#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001b41a969f50 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001b41abcebf0_0 .net "PC", 31 0, L_000001b41ac50370;  1 drivers
v000001b41abcd430_0 .net "cycles_consumed", 31 0, v000001b41abce330_0;  1 drivers
v000001b41abcf5f0_0 .var "input_clk", 0 0;
v000001b41abcf690_0 .var "rst", 0 0;
S_000001b41ab4cea0 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001b41a969f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001b41ab121e0 .functor NOR 1, v000001b41abcf5f0_0, v000001b41abbed00_0, C4<0>, C4<0>;
L_000001b41ab12250 .functor AND 1, v000001b41aba42e0_0, v000001b41aba56e0_0, C4<1>, C4<1>;
L_000001b41ab122c0 .functor AND 1, L_000001b41ab12250, L_000001b41abce0b0, C4<1>, C4<1>;
L_000001b41ab11530 .functor AND 1, v000001b41ab93920_0, v000001b41ab91da0_0, C4<1>, C4<1>;
L_000001b41ab10f80 .functor AND 1, L_000001b41ab11530, L_000001b41abcf730, C4<1>, C4<1>;
L_000001b41ab11920 .functor AND 1, v000001b41abbf660_0, v000001b41abbec60_0, C4<1>, C4<1>;
L_000001b41ab10960 .functor AND 1, L_000001b41ab11920, L_000001b41abcd1b0, C4<1>, C4<1>;
L_000001b41ab11290 .functor AND 1, v000001b41aba42e0_0, v000001b41aba56e0_0, C4<1>, C4<1>;
L_000001b41ab11ae0 .functor AND 1, L_000001b41ab11290, L_000001b41abcd7f0, C4<1>, C4<1>;
L_000001b41ab10b90 .functor AND 1, v000001b41ab93920_0, v000001b41ab91da0_0, C4<1>, C4<1>;
L_000001b41ab10c00 .functor AND 1, L_000001b41ab10b90, L_000001b41abcd390, C4<1>, C4<1>;
L_000001b41ab10ce0 .functor AND 1, v000001b41abbf660_0, v000001b41abbec60_0, C4<1>, C4<1>;
L_000001b41ab11a00 .functor AND 1, L_000001b41ab10ce0, L_000001b41abcd890, C4<1>, C4<1>;
L_000001b41abd5930 .functor NOT 1, L_000001b41ab121e0, C4<0>, C4<0>, C4<0>;
L_000001b41abd5af0 .functor NOT 1, L_000001b41ab121e0, C4<0>, C4<0>, C4<0>;
L_000001b41ac3a350 .functor NOT 1, L_000001b41ab121e0, C4<0>, C4<0>, C4<0>;
L_000001b41ac3be00 .functor NOT 1, L_000001b41ab121e0, C4<0>, C4<0>, C4<0>;
L_000001b41ac3bd20 .functor NOT 1, L_000001b41ab121e0, C4<0>, C4<0>, C4<0>;
L_000001b41ac50370 .functor BUFZ 32, v000001b41abbbba0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b41abc1640_0 .net "EX1_ALU_OPER1", 31 0, L_000001b41abd6f80;  1 drivers
v000001b41abbfde0_0 .net "EX1_ALU_OPER2", 31 0, L_000001b41ac3b000;  1 drivers
v000001b41abc0c40_0 .net "EX1_PC", 31 0, v000001b41aba2da0_0;  1 drivers
v000001b41abc0060_0 .net "EX1_PFC", 31 0, v000001b41aba2260_0;  1 drivers
v000001b41abbfe80_0 .net "EX1_PFC_to_IF", 31 0, L_000001b41abd3bf0;  1 drivers
v000001b41abc1460_0 .net "EX1_forward_to_B", 31 0, v000001b41aba3fc0_0;  1 drivers
v000001b41abc13c0_0 .net "EX1_is_beq", 0 0, v000001b41aba24e0_0;  1 drivers
v000001b41abc0380_0 .net "EX1_is_bne", 0 0, v000001b41aba2b20_0;  1 drivers
v000001b41abc0ce0_0 .net "EX1_is_jal", 0 0, v000001b41aba3160_0;  1 drivers
v000001b41abc10a0_0 .net "EX1_is_jr", 0 0, v000001b41aba1ea0_0;  1 drivers
v000001b41abc09c0_0 .net "EX1_is_oper2_immed", 0 0, v000001b41aba2580_0;  1 drivers
v000001b41abc0880_0 .net "EX1_memread", 0 0, v000001b41aba28a0_0;  1 drivers
v000001b41abc0d80_0 .net "EX1_memwrite", 0 0, v000001b41aba1c20_0;  1 drivers
v000001b41abc0100_0 .net "EX1_opcode", 11 0, v000001b41aba3700_0;  1 drivers
v000001b41abc0920_0 .net "EX1_predicted", 0 0, v000001b41aba2940_0;  1 drivers
v000001b41abbfd40_0 .net "EX1_rd_ind", 4 0, v000001b41aba29e0_0;  1 drivers
v000001b41abc0e20_0 .net "EX1_rd_indzero", 0 0, v000001b41aba1fe0_0;  1 drivers
v000001b41abc01a0_0 .net "EX1_regwrite", 0 0, v000001b41aba3c00_0;  1 drivers
v000001b41abc0f60_0 .net "EX1_rs1", 31 0, v000001b41aba2080_0;  1 drivers
v000001b41abc0a60_0 .net "EX1_rs1_ind", 4 0, v000001b41aba2620_0;  1 drivers
v000001b41abc1e60_0 .net "EX1_rs2", 31 0, v000001b41aba3840_0;  1 drivers
v000001b41abc1b40_0 .net "EX1_rs2_ind", 4 0, v000001b41aba2120_0;  1 drivers
v000001b41abc0240_0 .net "EX1_rs2_out", 31 0, L_000001b41ac3ad60;  1 drivers
v000001b41abc2180_0 .net "EX2_ALU_OPER1", 31 0, v000001b41aba4ba0_0;  1 drivers
v000001b41abc1820_0 .net "EX2_ALU_OPER2", 31 0, v000001b41aba5460_0;  1 drivers
v000001b41abc04c0_0 .net "EX2_ALU_OUT", 31 0, L_000001b41abd2110;  1 drivers
v000001b41abc0ec0_0 .net "EX2_PC", 31 0, v000001b41aba4100_0;  1 drivers
v000001b41abc1320_0 .net "EX2_PFC_to_IF", 31 0, v000001b41aba4ec0_0;  1 drivers
v000001b41abc02e0_0 .net "EX2_forward_to_B", 31 0, v000001b41aba4740_0;  1 drivers
v000001b41abc0420_0 .net "EX2_is_beq", 0 0, v000001b41aba50a0_0;  1 drivers
v000001b41abc0b00_0 .net "EX2_is_bne", 0 0, v000001b41aba4f60_0;  1 drivers
v000001b41abc1000_0 .net "EX2_is_jal", 0 0, v000001b41aba5000_0;  1 drivers
v000001b41abc1140_0 .net "EX2_is_jr", 0 0, v000001b41aba4420_0;  1 drivers
v000001b41abc0560_0 .net "EX2_is_oper2_immed", 0 0, v000001b41aba5500_0;  1 drivers
v000001b41abc2040_0 .net "EX2_memread", 0 0, v000001b41aba5140_0;  1 drivers
v000001b41abc18c0_0 .net "EX2_memwrite", 0 0, v000001b41aba4380_0;  1 drivers
v000001b41abc11e0_0 .net "EX2_opcode", 11 0, v000001b41aba5320_0;  1 drivers
v000001b41abc0600_0 .net "EX2_predicted", 0 0, v000001b41aba55a0_0;  1 drivers
v000001b41abc1dc0_0 .net "EX2_rd_ind", 4 0, v000001b41aba5640_0;  1 drivers
v000001b41abc06a0_0 .net "EX2_rd_indzero", 0 0, v000001b41aba56e0_0;  1 drivers
v000001b41abc0740_0 .net "EX2_regwrite", 0 0, v000001b41aba42e0_0;  1 drivers
v000001b41abc1280_0 .net "EX2_rs1", 31 0, v000001b41aba44c0_0;  1 drivers
v000001b41abc1a00_0 .net "EX2_rs1_ind", 4 0, v000001b41aba4560_0;  1 drivers
v000001b41abc1500_0 .net "EX2_rs2_ind", 4 0, v000001b41aba4600_0;  1 drivers
v000001b41abc15a0_0 .net "EX2_rs2_out", 31 0, v000001b41aba47e0_0;  1 drivers
v000001b41abc16e0_0 .net "ID_INST", 31 0, v000001b41aba6e10_0;  1 drivers
v000001b41abc1d20_0 .net "ID_PC", 31 0, v000001b41aba6ff0_0;  1 drivers
v000001b41abc1be0_0 .net "ID_PFC_to_EX", 31 0, L_000001b41abcfcd0;  1 drivers
v000001b41abc2220_0 .net "ID_PFC_to_IF", 31 0, L_000001b41abd03b0;  1 drivers
v000001b41abc1780_0 .net "ID_forward_to_B", 31 0, L_000001b41abd1990;  1 drivers
v000001b41abc1960_0 .net "ID_is_beq", 0 0, L_000001b41abd09f0;  1 drivers
v000001b41abc1aa0_0 .net "ID_is_bne", 0 0, L_000001b41abd0a90;  1 drivers
v000001b41abc1c80_0 .net "ID_is_j", 0 0, L_000001b41abd3010;  1 drivers
v000001b41abc1f00_0 .net "ID_is_jal", 0 0, L_000001b41abd21b0;  1 drivers
v000001b41abc1fa0_0 .net "ID_is_jr", 0 0, L_000001b41abd0b30;  1 drivers
v000001b41abc20e0_0 .net "ID_is_oper2_immed", 0 0, L_000001b41abd5460;  1 drivers
v000001b41abbfac0_0 .net "ID_memread", 0 0, L_000001b41abd2570;  1 drivers
v000001b41abbfb60_0 .net "ID_memwrite", 0 0, L_000001b41abd2e30;  1 drivers
v000001b41abbfc00_0 .net "ID_opcode", 11 0, v000001b41abbb380_0;  1 drivers
v000001b41abbfca0_0 .net "ID_predicted", 0 0, v000001b41aba9cf0_0;  1 drivers
v000001b41abc27c0_0 .net "ID_rd_ind", 4 0, v000001b41abbc1e0_0;  1 drivers
v000001b41abc2540_0 .net "ID_regwrite", 0 0, L_000001b41abd2890;  1 drivers
v000001b41abc2680_0 .net "ID_rs1", 31 0, v000001b41abadf30_0;  1 drivers
v000001b41abc2720_0 .net "ID_rs1_ind", 4 0, v000001b41abbc140_0;  1 drivers
v000001b41abc25e0_0 .net "ID_rs2", 31 0, v000001b41abae070_0;  1 drivers
v000001b41abc24a0_0 .net "ID_rs2_ind", 4 0, v000001b41abbb4c0_0;  1 drivers
v000001b41abc2860_0 .net "IF_INST", 31 0, L_000001b41abd5f50;  1 drivers
v000001b41abc2900_0 .net "IF_pc", 31 0, v000001b41abbbba0_0;  1 drivers
v000001b41abc29a0_0 .net "MEM_ALU_OUT", 31 0, v000001b41ab93d80_0;  1 drivers
v000001b41abc22c0_0 .net "MEM_Data_mem_out", 31 0, v000001b41abbd2c0_0;  1 drivers
v000001b41abc2400_0 .net "MEM_memread", 0 0, v000001b41ab92a20_0;  1 drivers
v000001b41abc2360_0 .net "MEM_memwrite", 0 0, v000001b41ab932e0_0;  1 drivers
v000001b41abcee70_0 .net "MEM_opcode", 11 0, v000001b41ab923e0_0;  1 drivers
v000001b41abcd570_0 .net "MEM_rd_ind", 4 0, v000001b41ab93100_0;  1 drivers
v000001b41abcde30_0 .net "MEM_rd_indzero", 0 0, v000001b41ab91da0_0;  1 drivers
v000001b41abcef10_0 .net "MEM_regwrite", 0 0, v000001b41ab93920_0;  1 drivers
v000001b41abce6f0_0 .net "MEM_rs2", 31 0, v000001b41ab928e0_0;  1 drivers
v000001b41abceb50_0 .net "PC", 31 0, L_000001b41ac50370;  alias, 1 drivers
v000001b41abce830_0 .net "STALL_ID1_FLUSH", 0 0, v000001b41aba8f30_0;  1 drivers
v000001b41abcdd90_0 .net "STALL_ID2_FLUSH", 0 0, v000001b41abaaf10_0;  1 drivers
v000001b41abcdc50_0 .net "STALL_IF_FLUSH", 0 0, v000001b41ababa50_0;  1 drivers
v000001b41abcedd0_0 .net "WB_ALU_OUT", 31 0, v000001b41abbe9e0_0;  1 drivers
v000001b41abce470_0 .net "WB_Data_mem_out", 31 0, v000001b41abbf520_0;  1 drivers
v000001b41abcd070_0 .net "WB_memread", 0 0, v000001b41abbd400_0;  1 drivers
v000001b41abcf410_0 .net "WB_rd_ind", 4 0, v000001b41abbebc0_0;  1 drivers
v000001b41abcf550_0 .net "WB_rd_indzero", 0 0, v000001b41abbec60_0;  1 drivers
v000001b41abce3d0_0 .net "WB_regwrite", 0 0, v000001b41abbf660_0;  1 drivers
v000001b41abcec90_0 .net "Wrong_prediction", 0 0, L_000001b41ac3bd90;  1 drivers
v000001b41abce1f0_0 .net *"_ivl_1", 0 0, L_000001b41ab12250;  1 drivers
v000001b41abcf2d0_0 .net *"_ivl_13", 0 0, L_000001b41ab11920;  1 drivers
v000001b41abcf190_0 .net *"_ivl_14", 0 0, L_000001b41abcd1b0;  1 drivers
v000001b41abce150_0 .net *"_ivl_19", 0 0, L_000001b41ab11290;  1 drivers
v000001b41abcd930_0 .net *"_ivl_2", 0 0, L_000001b41abce0b0;  1 drivers
v000001b41abce290_0 .net *"_ivl_20", 0 0, L_000001b41abcd7f0;  1 drivers
v000001b41abcf230_0 .net *"_ivl_25", 0 0, L_000001b41ab10b90;  1 drivers
v000001b41abce790_0 .net *"_ivl_26", 0 0, L_000001b41abcd390;  1 drivers
v000001b41abce8d0_0 .net *"_ivl_31", 0 0, L_000001b41ab10ce0;  1 drivers
v000001b41abcda70_0 .net *"_ivl_32", 0 0, L_000001b41abcd890;  1 drivers
v000001b41abcdbb0_0 .net *"_ivl_40", 31 0, L_000001b41abd2ed0;  1 drivers
L_000001b41abf0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b41abcd250_0 .net *"_ivl_43", 26 0, L_000001b41abf0c58;  1 drivers
L_000001b41abf0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b41abcded0_0 .net/2u *"_ivl_44", 31 0, L_000001b41abf0ca0;  1 drivers
v000001b41abcd4d0_0 .net *"_ivl_52", 31 0, L_000001b41ac40a10;  1 drivers
L_000001b41abf0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b41abcefb0_0 .net *"_ivl_55", 26 0, L_000001b41abf0d30;  1 drivers
L_000001b41abf0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b41abcf370_0 .net/2u *"_ivl_56", 31 0, L_000001b41abf0d78;  1 drivers
v000001b41abce510_0 .net *"_ivl_7", 0 0, L_000001b41ab11530;  1 drivers
v000001b41abcf7d0_0 .net *"_ivl_8", 0 0, L_000001b41abcf730;  1 drivers
v000001b41abcd610_0 .net "alu_selA", 1 0, L_000001b41abcd2f0;  1 drivers
v000001b41abcd6b0_0 .net "alu_selB", 1 0, L_000001b41abd0ef0;  1 drivers
v000001b41abced30_0 .net "clk", 0 0, L_000001b41ab121e0;  1 drivers
v000001b41abce330_0 .var "cycles_consumed", 31 0;
v000001b41abcd750_0 .net "exhaz", 0 0, L_000001b41ab10f80;  1 drivers
v000001b41abcf4b0_0 .net "exhaz2", 0 0, L_000001b41ab10c00;  1 drivers
v000001b41abcd9d0_0 .net "hlt", 0 0, v000001b41abbed00_0;  1 drivers
v000001b41abce650_0 .net "idhaz", 0 0, L_000001b41ab122c0;  1 drivers
v000001b41abcf050_0 .net "idhaz2", 0 0, L_000001b41ab11ae0;  1 drivers
v000001b41abcdcf0_0 .net "if_id_write", 0 0, v000001b41abad710_0;  1 drivers
v000001b41abcf0f0_0 .net "input_clk", 0 0, v000001b41abcf5f0_0;  1 drivers
v000001b41abce5b0_0 .net "is_branch_and_taken", 0 0, L_000001b41abd5d90;  1 drivers
v000001b41abce970_0 .net "memhaz", 0 0, L_000001b41ab10960;  1 drivers
v000001b41abcdf70_0 .net "memhaz2", 0 0, L_000001b41ab11a00;  1 drivers
v000001b41abce010_0 .net "pc_src", 2 0, L_000001b41abd1f30;  1 drivers
v000001b41abcdb10_0 .net "pc_write", 0 0, v000001b41ababeb0_0;  1 drivers
v000001b41abcd110_0 .net "rst", 0 0, v000001b41abcf690_0;  1 drivers
v000001b41abcea10_0 .net "store_rs2_forward", 1 0, L_000001b41abcff50;  1 drivers
v000001b41abceab0_0 .net "wdata_to_reg_file", 31 0, L_000001b41ac3bbd0;  1 drivers
E_000001b41ab28440/0 .event negedge, v000001b41aba9c50_0;
E_000001b41ab28440/1 .event posedge, v000001b41ab940a0_0;
E_000001b41ab28440 .event/or E_000001b41ab28440/0, E_000001b41ab28440/1;
L_000001b41abce0b0 .cmp/eq 5, v000001b41aba5640_0, v000001b41aba2620_0;
L_000001b41abcf730 .cmp/eq 5, v000001b41ab93100_0, v000001b41aba2620_0;
L_000001b41abcd1b0 .cmp/eq 5, v000001b41abbebc0_0, v000001b41aba2620_0;
L_000001b41abcd7f0 .cmp/eq 5, v000001b41aba5640_0, v000001b41aba2120_0;
L_000001b41abcd390 .cmp/eq 5, v000001b41ab93100_0, v000001b41aba2120_0;
L_000001b41abcd890 .cmp/eq 5, v000001b41abbebc0_0, v000001b41aba2120_0;
L_000001b41abd2ed0 .concat [ 5 27 0 0], v000001b41abbc1e0_0, L_000001b41abf0c58;
L_000001b41abd2250 .cmp/ne 32, L_000001b41abd2ed0, L_000001b41abf0ca0;
L_000001b41ac40a10 .concat [ 5 27 0 0], v000001b41aba5640_0, L_000001b41abf0d30;
L_000001b41ac412d0 .cmp/ne 32, L_000001b41ac40a10, L_000001b41abf0d78;
S_000001b41ab4d030 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001b41ab4cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001b41ab10880 .functor NOT 1, L_000001b41ab10f80, C4<0>, C4<0>, C4<0>;
L_000001b41ab108f0 .functor AND 1, L_000001b41ab10960, L_000001b41ab10880, C4<1>, C4<1>;
L_000001b41ab109d0 .functor OR 1, L_000001b41ab122c0, L_000001b41ab108f0, C4<0>, C4<0>;
L_000001b41ab10b20 .functor OR 1, L_000001b41ab122c0, L_000001b41ab10f80, C4<0>, C4<0>;
v000001b41ab36a10_0 .net *"_ivl_12", 0 0, L_000001b41ab10b20;  1 drivers
v000001b41ab36e70_0 .net *"_ivl_2", 0 0, L_000001b41ab10880;  1 drivers
v000001b41ab37690_0 .net *"_ivl_5", 0 0, L_000001b41ab108f0;  1 drivers
v000001b41ab37730_0 .net *"_ivl_7", 0 0, L_000001b41ab109d0;  1 drivers
v000001b41ab37870_0 .net "alu_selA", 1 0, L_000001b41abcd2f0;  alias, 1 drivers
v000001b41ab377d0_0 .net "exhaz", 0 0, L_000001b41ab10f80;  alias, 1 drivers
v000001b41ab38090_0 .net "idhaz", 0 0, L_000001b41ab122c0;  alias, 1 drivers
v000001b41ab37a50_0 .net "memhaz", 0 0, L_000001b41ab10960;  alias, 1 drivers
L_000001b41abcd2f0 .concat8 [ 1 1 0 0], L_000001b41ab109d0, L_000001b41ab10b20;
S_000001b41a936030 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001b41ab4cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001b41ab11b50 .functor NOT 1, L_000001b41ab10c00, C4<0>, C4<0>, C4<0>;
L_000001b41ab11bc0 .functor AND 1, L_000001b41ab11a00, L_000001b41ab11b50, C4<1>, C4<1>;
L_000001b41ab11450 .functor OR 1, L_000001b41ab11ae0, L_000001b41ab11bc0, C4<0>, C4<0>;
L_000001b41ab11060 .functor NOT 1, v000001b41aba2580_0, C4<0>, C4<0>, C4<0>;
L_000001b41ab11140 .functor AND 1, L_000001b41ab11450, L_000001b41ab11060, C4<1>, C4<1>;
L_000001b41ab116f0 .functor OR 1, L_000001b41ab11ae0, L_000001b41ab10c00, C4<0>, C4<0>;
L_000001b41ab113e0 .functor NOT 1, v000001b41aba2580_0, C4<0>, C4<0>, C4<0>;
L_000001b41ab11760 .functor AND 1, L_000001b41ab116f0, L_000001b41ab113e0, C4<1>, C4<1>;
v000001b41ab37910_0 .net "EX1_is_oper2_immed", 0 0, v000001b41aba2580_0;  alias, 1 drivers
v000001b41ab368d0_0 .net *"_ivl_11", 0 0, L_000001b41ab11140;  1 drivers
v000001b41ab37d70_0 .net *"_ivl_16", 0 0, L_000001b41ab116f0;  1 drivers
v000001b41ab37af0_0 .net *"_ivl_17", 0 0, L_000001b41ab113e0;  1 drivers
v000001b41ab37b90_0 .net *"_ivl_2", 0 0, L_000001b41ab11b50;  1 drivers
v000001b41ab37c30_0 .net *"_ivl_20", 0 0, L_000001b41ab11760;  1 drivers
v000001b41ab38630_0 .net *"_ivl_5", 0 0, L_000001b41ab11bc0;  1 drivers
v000001b41ab37cd0_0 .net *"_ivl_7", 0 0, L_000001b41ab11450;  1 drivers
v000001b41ab36b50_0 .net *"_ivl_8", 0 0, L_000001b41ab11060;  1 drivers
v000001b41ab36d30_0 .net "alu_selB", 1 0, L_000001b41abd0ef0;  alias, 1 drivers
v000001b41ab36c90_0 .net "exhaz", 0 0, L_000001b41ab10c00;  alias, 1 drivers
v000001b41ab384f0_0 .net "idhaz", 0 0, L_000001b41ab11ae0;  alias, 1 drivers
v000001b41ab36f10_0 .net "memhaz", 0 0, L_000001b41ab11a00;  alias, 1 drivers
L_000001b41abd0ef0 .concat8 [ 1 1 0 0], L_000001b41ab11140, L_000001b41ab11760;
S_000001b41a9361c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001b41ab4cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001b41ab12560 .functor NOT 1, L_000001b41ab10c00, C4<0>, C4<0>, C4<0>;
L_000001b41ab125d0 .functor AND 1, L_000001b41ab11a00, L_000001b41ab12560, C4<1>, C4<1>;
L_000001b41ab12640 .functor OR 1, L_000001b41ab11ae0, L_000001b41ab125d0, C4<0>, C4<0>;
L_000001b41ab126b0 .functor OR 1, L_000001b41ab11ae0, L_000001b41ab10c00, C4<0>, C4<0>;
v000001b41ab383b0_0 .net *"_ivl_12", 0 0, L_000001b41ab126b0;  1 drivers
v000001b41ab37e10_0 .net *"_ivl_2", 0 0, L_000001b41ab12560;  1 drivers
v000001b41ab386d0_0 .net *"_ivl_5", 0 0, L_000001b41ab125d0;  1 drivers
v000001b41ab381d0_0 .net *"_ivl_7", 0 0, L_000001b41ab12640;  1 drivers
v000001b41ab38770_0 .net "exhaz", 0 0, L_000001b41ab10c00;  alias, 1 drivers
v000001b41ab36970_0 .net "idhaz", 0 0, L_000001b41ab11ae0;  alias, 1 drivers
v000001b41aab4e60_0 .net "memhaz", 0 0, L_000001b41ab11a00;  alias, 1 drivers
v000001b41aab52c0_0 .net "store_rs2_forward", 1 0, L_000001b41abcff50;  alias, 1 drivers
L_000001b41abcff50 .concat8 [ 1 1 0 0], L_000001b41ab12640, L_000001b41ab126b0;
S_000001b41a8e69c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000001b41ab4cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001b41aab5ae0_0 .net "EX_ALU_OUT", 31 0, L_000001b41abd2110;  alias, 1 drivers
v000001b41aab4280_0 .net "EX_memread", 0 0, v000001b41aba5140_0;  alias, 1 drivers
v000001b41aa9eb60_0 .net "EX_memwrite", 0 0, v000001b41aba4380_0;  alias, 1 drivers
v000001b41aa9ed40_0 .net "EX_opcode", 11 0, v000001b41aba5320_0;  alias, 1 drivers
v000001b41ab91ee0_0 .net "EX_rd_ind", 4 0, v000001b41aba5640_0;  alias, 1 drivers
v000001b41ab934c0_0 .net "EX_rd_indzero", 0 0, L_000001b41ac412d0;  1 drivers
v000001b41ab94280_0 .net "EX_regwrite", 0 0, v000001b41aba42e0_0;  alias, 1 drivers
v000001b41ab92340_0 .net "EX_rs2_out", 31 0, v000001b41aba47e0_0;  alias, 1 drivers
v000001b41ab93d80_0 .var "MEM_ALU_OUT", 31 0;
v000001b41ab92a20_0 .var "MEM_memread", 0 0;
v000001b41ab932e0_0 .var "MEM_memwrite", 0 0;
v000001b41ab923e0_0 .var "MEM_opcode", 11 0;
v000001b41ab93100_0 .var "MEM_rd_ind", 4 0;
v000001b41ab91da0_0 .var "MEM_rd_indzero", 0 0;
v000001b41ab93920_0 .var "MEM_regwrite", 0 0;
v000001b41ab928e0_0 .var "MEM_rs2", 31 0;
v000001b41ab91c60_0 .net "clk", 0 0, L_000001b41ac3be00;  1 drivers
v000001b41ab940a0_0 .net "rst", 0 0, v000001b41abcf690_0;  alias, 1 drivers
E_000001b41ab28180 .event posedge, v000001b41ab940a0_0, v000001b41ab91c60_0;
S_000001b41a8e6b50 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001b41ab4cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001b41a941490 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b41a9414c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b41a941500 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b41a941538 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b41a941570 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b41a9415a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b41a9415e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b41a941618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b41a941650 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b41a941688 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b41a9416c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b41a9416f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b41a941730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b41a941768 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b41a9417a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b41a9417d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b41a941810 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b41a941848 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b41a941880 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b41a9418b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b41a9418f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b41a941928 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b41a941960 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b41a941998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b41a9419d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b41ac3a6d0 .functor XOR 1, L_000001b41ac3a5f0, v000001b41aba55a0_0, C4<0>, C4<0>;
L_000001b41ac3a740 .functor NOT 1, L_000001b41ac3a6d0, C4<0>, C4<0>, C4<0>;
L_000001b41ac3bcb0 .functor OR 1, v000001b41abcf690_0, L_000001b41ac3a740, C4<0>, C4<0>;
L_000001b41ac3bd90 .functor NOT 1, L_000001b41ac3bcb0, C4<0>, C4<0>, C4<0>;
v000001b41ab981f0_0 .net "ALU_OP", 3 0, v000001b41ab977f0_0;  1 drivers
v000001b41ab98a10_0 .net "BranchDecision", 0 0, L_000001b41ac3a5f0;  1 drivers
v000001b41ab98bf0_0 .net "CF", 0 0, v000001b41ab97570_0;  1 drivers
v000001b41ab99190_0 .net "EX_opcode", 11 0, v000001b41aba5320_0;  alias, 1 drivers
v000001b41ab985b0_0 .net "Wrong_prediction", 0 0, L_000001b41ac3bd90;  alias, 1 drivers
v000001b41ab99910_0 .net "ZF", 0 0, L_000001b41ac3b5b0;  1 drivers
L_000001b41abf0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b41ab98650_0 .net/2u *"_ivl_0", 31 0, L_000001b41abf0ce8;  1 drivers
v000001b41ab98e70_0 .net *"_ivl_11", 0 0, L_000001b41ac3bcb0;  1 drivers
v000001b41ab98970_0 .net *"_ivl_2", 31 0, L_000001b41abd2070;  1 drivers
v000001b41ab99690_0 .net *"_ivl_6", 0 0, L_000001b41ac3a6d0;  1 drivers
v000001b41ab98790_0 .net *"_ivl_8", 0 0, L_000001b41ac3a740;  1 drivers
v000001b41ab98b50_0 .net "alu_out", 31 0, L_000001b41abd2110;  alias, 1 drivers
v000001b41ab997d0_0 .net "alu_outw", 31 0, v000001b41ab97750_0;  1 drivers
v000001b41ab992d0_0 .net "is_beq", 0 0, v000001b41aba50a0_0;  alias, 1 drivers
v000001b41ab98830_0 .net "is_bne", 0 0, v000001b41aba4f60_0;  alias, 1 drivers
v000001b41ab986f0_0 .net "is_jal", 0 0, v000001b41aba5000_0;  alias, 1 drivers
v000001b41ab994b0_0 .net "oper1", 31 0, v000001b41aba4ba0_0;  alias, 1 drivers
v000001b41ab988d0_0 .net "oper2", 31 0, v000001b41aba5460_0;  alias, 1 drivers
v000001b41ab99550_0 .net "pc", 31 0, v000001b41aba4100_0;  alias, 1 drivers
v000001b41ab98c90_0 .net "predicted", 0 0, v000001b41aba55a0_0;  alias, 1 drivers
v000001b41ab990f0_0 .net "rst", 0 0, v000001b41abcf690_0;  alias, 1 drivers
L_000001b41abd2070 .arith/sum 32, v000001b41aba4100_0, L_000001b41abf0ce8;
L_000001b41abd2110 .functor MUXZ 32, v000001b41ab97750_0, L_000001b41abd2070, v000001b41aba5000_0, C4<>;
S_000001b41a959aa0 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001b41a8e6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001b41ac3a4a0 .functor AND 1, v000001b41aba50a0_0, L_000001b41ac3a3c0, C4<1>, C4<1>;
L_000001b41ac3a510 .functor NOT 1, L_000001b41ac3a3c0, C4<0>, C4<0>, C4<0>;
L_000001b41ac3a580 .functor AND 1, v000001b41aba4f60_0, L_000001b41ac3a510, C4<1>, C4<1>;
L_000001b41ac3a5f0 .functor OR 1, L_000001b41ac3a4a0, L_000001b41ac3a580, C4<0>, C4<0>;
v000001b41ab97070_0 .net "BranchDecision", 0 0, L_000001b41ac3a5f0;  alias, 1 drivers
v000001b41ab95d10_0 .net *"_ivl_2", 0 0, L_000001b41ac3a510;  1 drivers
v000001b41ab967b0_0 .net "is_beq", 0 0, v000001b41aba50a0_0;  alias, 1 drivers
v000001b41ab95db0_0 .net "is_beq_taken", 0 0, L_000001b41ac3a4a0;  1 drivers
v000001b41ab97cf0_0 .net "is_bne", 0 0, v000001b41aba4f60_0;  alias, 1 drivers
v000001b41ab95f90_0 .net "is_bne_taken", 0 0, L_000001b41ac3a580;  1 drivers
v000001b41ab97bb0_0 .net "is_eq", 0 0, L_000001b41ac3a3c0;  1 drivers
v000001b41ab972f0_0 .net "oper1", 31 0, v000001b41aba4ba0_0;  alias, 1 drivers
v000001b41ab974d0_0 .net "oper2", 31 0, v000001b41aba5460_0;  alias, 1 drivers
S_000001b41a959c30 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001b41a959aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001b41ac3add0 .functor XOR 1, L_000001b41abd4910, L_000001b41abd49b0, C4<0>, C4<0>;
L_000001b41ac3a9e0 .functor XOR 1, L_000001b41abd4c30, L_000001b41abd4af0, C4<0>, C4<0>;
L_000001b41ac3af20 .functor XOR 1, L_000001b41abd4a50, L_000001b41abd4b90, C4<0>, C4<0>;
L_000001b41ac3aac0 .functor XOR 1, L_000001b41abd4cd0, L_000001b41abd4d70, C4<0>, C4<0>;
L_000001b41ac3ba10 .functor XOR 1, L_000001b41abd4870, L_000001b41abd4e10, C4<0>, C4<0>;
L_000001b41ac3af90 .functor XOR 1, L_000001b41abd4eb0, L_000001b41abd4f50, C4<0>, C4<0>;
L_000001b41ac3b700 .functor XOR 1, L_000001b41ac3f070, L_000001b41ac3fa70, C4<0>, C4<0>;
L_000001b41ac3b0e0 .functor XOR 1, L_000001b41ac40290, L_000001b41ac3f570, C4<0>, C4<0>;
L_000001b41ac3b150 .functor XOR 1, L_000001b41ac3edf0, L_000001b41ac3f750, C4<0>, C4<0>;
L_000001b41ac3b1c0 .functor XOR 1, L_000001b41ac3f930, L_000001b41ac3e530, C4<0>, C4<0>;
L_000001b41ac3b230 .functor XOR 1, L_000001b41ac3f7f0, L_000001b41ac3e990, C4<0>, C4<0>;
L_000001b41ac3b2a0 .functor XOR 1, L_000001b41ac3e670, L_000001b41ac3e710, C4<0>, C4<0>;
L_000001b41ac3b310 .functor XOR 1, L_000001b41ac40510, L_000001b41ac3ef30, C4<0>, C4<0>;
L_000001b41ac3ba80 .functor XOR 1, L_000001b41ac3e5d0, L_000001b41ac3ea30, C4<0>, C4<0>;
L_000001b41ac3b3f0 .functor XOR 1, L_000001b41ac40470, L_000001b41ac3efd0, C4<0>, C4<0>;
L_000001b41ac3b460 .functor XOR 1, L_000001b41ac40010, L_000001b41ac3ec10, C4<0>, C4<0>;
L_000001b41ac39f60 .functor XOR 1, L_000001b41ac3f1b0, L_000001b41ac3ead0, C4<0>, C4<0>;
L_000001b41ac3b4d0 .functor XOR 1, L_000001b41ac3ecb0, L_000001b41ac3fb10, C4<0>, C4<0>;
L_000001b41ac3b620 .functor XOR 1, L_000001b41ac3ee90, L_000001b41ac3ed50, C4<0>, C4<0>;
L_000001b41ac3b690 .functor XOR 1, L_000001b41ac3f4d0, L_000001b41ac3f890, C4<0>, C4<0>;
L_000001b41ac3a430 .functor XOR 1, L_000001b41ac3f110, L_000001b41ac3f250, C4<0>, C4<0>;
L_000001b41ac3b770 .functor XOR 1, L_000001b41ac3fbb0, L_000001b41ac3f9d0, C4<0>, C4<0>;
L_000001b41ac3b7e0 .functor XOR 1, L_000001b41ac3e210, L_000001b41ac3df90, C4<0>, C4<0>;
L_000001b41ac3b850 .functor XOR 1, L_000001b41ac3fc50, L_000001b41ac3f2f0, C4<0>, C4<0>;
L_000001b41ac3a0b0 .functor XOR 1, L_000001b41ac3e7b0, L_000001b41ac3f390, C4<0>, C4<0>;
L_000001b41ac3b8c0 .functor XOR 1, L_000001b41ac3f430, L_000001b41ac3e2b0, C4<0>, C4<0>;
L_000001b41ac3b930 .functor XOR 1, L_000001b41ac3fcf0, L_000001b41ac40330, C4<0>, C4<0>;
L_000001b41ac39fd0 .functor XOR 1, L_000001b41ac3eb70, L_000001b41ac3e170, C4<0>, C4<0>;
L_000001b41ac3a040 .functor XOR 1, L_000001b41ac3f610, L_000001b41ac405b0, C4<0>, C4<0>;
L_000001b41ac3a120 .functor XOR 1, L_000001b41ac3f6b0, L_000001b41ac3fd90, C4<0>, C4<0>;
L_000001b41ac3a190 .functor XOR 1, L_000001b41ac40150, L_000001b41ac3fe30, C4<0>, C4<0>;
L_000001b41ac3a200 .functor XOR 1, L_000001b41ac3ff70, L_000001b41ac400b0, C4<0>, C4<0>;
L_000001b41ac3a3c0/0/0 .functor OR 1, L_000001b41ac401f0, L_000001b41ac403d0, L_000001b41ac40650, L_000001b41ac3e350;
L_000001b41ac3a3c0/0/4 .functor OR 1, L_000001b41ac406f0, L_000001b41ac3e030, L_000001b41ac3e0d0, L_000001b41ac3e3f0;
L_000001b41ac3a3c0/0/8 .functor OR 1, L_000001b41ac3e490, L_000001b41ac3e850, L_000001b41ac3e8f0, L_000001b41ac41230;
L_000001b41ac3a3c0/0/12 .functor OR 1, L_000001b41ac41190, L_000001b41ac40970, L_000001b41ac408d0, L_000001b41ac42450;
L_000001b41ac3a3c0/0/16 .functor OR 1, L_000001b41ac41370, L_000001b41ac42d10, L_000001b41ac42bd0, L_000001b41ac42090;
L_000001b41ac3a3c0/0/20 .functor OR 1, L_000001b41ac40830, L_000001b41ac40ab0, L_000001b41ac42a90, L_000001b41ac417d0;
L_000001b41ac3a3c0/0/24 .functor OR 1, L_000001b41ac41870, L_000001b41ac42130, L_000001b41ac426d0, L_000001b41ac42310;
L_000001b41ac3a3c0/0/28 .functor OR 1, L_000001b41ac40fb0, L_000001b41ac42950, L_000001b41ac41910, L_000001b41ac40bf0;
L_000001b41ac3a3c0/1/0 .functor OR 1, L_000001b41ac3a3c0/0/0, L_000001b41ac3a3c0/0/4, L_000001b41ac3a3c0/0/8, L_000001b41ac3a3c0/0/12;
L_000001b41ac3a3c0/1/4 .functor OR 1, L_000001b41ac3a3c0/0/16, L_000001b41ac3a3c0/0/20, L_000001b41ac3a3c0/0/24, L_000001b41ac3a3c0/0/28;
L_000001b41ac3a3c0 .functor NOR 1, L_000001b41ac3a3c0/1/0, L_000001b41ac3a3c0/1/4, C4<0>, C4<0>;
v000001b41ab931a0_0 .net *"_ivl_0", 0 0, L_000001b41ac3add0;  1 drivers
v000001b41ab92520_0 .net *"_ivl_101", 0 0, L_000001b41ac3ead0;  1 drivers
v000001b41ab91e40_0 .net *"_ivl_102", 0 0, L_000001b41ac3b4d0;  1 drivers
v000001b41ab92980_0 .net *"_ivl_105", 0 0, L_000001b41ac3ecb0;  1 drivers
v000001b41ab91f80_0 .net *"_ivl_107", 0 0, L_000001b41ac3fb10;  1 drivers
v000001b41ab93560_0 .net *"_ivl_108", 0 0, L_000001b41ac3b620;  1 drivers
v000001b41ab93240_0 .net *"_ivl_11", 0 0, L_000001b41abd4af0;  1 drivers
v000001b41ab927a0_0 .net *"_ivl_111", 0 0, L_000001b41ac3ee90;  1 drivers
v000001b41ab92020_0 .net *"_ivl_113", 0 0, L_000001b41ac3ed50;  1 drivers
v000001b41ab93740_0 .net *"_ivl_114", 0 0, L_000001b41ac3b690;  1 drivers
v000001b41ab925c0_0 .net *"_ivl_117", 0 0, L_000001b41ac3f4d0;  1 drivers
v000001b41ab93c40_0 .net *"_ivl_119", 0 0, L_000001b41ac3f890;  1 drivers
v000001b41ab94140_0 .net *"_ivl_12", 0 0, L_000001b41ac3af20;  1 drivers
v000001b41ab94000_0 .net *"_ivl_120", 0 0, L_000001b41ac3a430;  1 drivers
v000001b41ab93380_0 .net *"_ivl_123", 0 0, L_000001b41ac3f110;  1 drivers
v000001b41ab93600_0 .net *"_ivl_125", 0 0, L_000001b41ac3f250;  1 drivers
v000001b41ab92160_0 .net *"_ivl_126", 0 0, L_000001b41ac3b770;  1 drivers
v000001b41ab93420_0 .net *"_ivl_129", 0 0, L_000001b41ac3fbb0;  1 drivers
v000001b41ab92200_0 .net *"_ivl_131", 0 0, L_000001b41ac3f9d0;  1 drivers
v000001b41ab93a60_0 .net *"_ivl_132", 0 0, L_000001b41ac3b7e0;  1 drivers
v000001b41ab92700_0 .net *"_ivl_135", 0 0, L_000001b41ac3e210;  1 drivers
v000001b41ab92840_0 .net *"_ivl_137", 0 0, L_000001b41ac3df90;  1 drivers
v000001b41ab92660_0 .net *"_ivl_138", 0 0, L_000001b41ac3b850;  1 drivers
v000001b41ab92ac0_0 .net *"_ivl_141", 0 0, L_000001b41ac3fc50;  1 drivers
v000001b41ab93ba0_0 .net *"_ivl_143", 0 0, L_000001b41ac3f2f0;  1 drivers
v000001b41ab936a0_0 .net *"_ivl_144", 0 0, L_000001b41ac3a0b0;  1 drivers
v000001b41ab937e0_0 .net *"_ivl_147", 0 0, L_000001b41ac3e7b0;  1 drivers
v000001b41ab93880_0 .net *"_ivl_149", 0 0, L_000001b41ac3f390;  1 drivers
v000001b41ab92f20_0 .net *"_ivl_15", 0 0, L_000001b41abd4a50;  1 drivers
v000001b41ab91b20_0 .net *"_ivl_150", 0 0, L_000001b41ac3b8c0;  1 drivers
v000001b41ab939c0_0 .net *"_ivl_153", 0 0, L_000001b41ac3f430;  1 drivers
v000001b41ab92e80_0 .net *"_ivl_155", 0 0, L_000001b41ac3e2b0;  1 drivers
v000001b41ab92b60_0 .net *"_ivl_156", 0 0, L_000001b41ac3b930;  1 drivers
v000001b41ab93ce0_0 .net *"_ivl_159", 0 0, L_000001b41ac3fcf0;  1 drivers
v000001b41ab941e0_0 .net *"_ivl_161", 0 0, L_000001b41ac40330;  1 drivers
v000001b41ab92c00_0 .net *"_ivl_162", 0 0, L_000001b41ac39fd0;  1 drivers
v000001b41ab93b00_0 .net *"_ivl_165", 0 0, L_000001b41ac3eb70;  1 drivers
v000001b41ab922a0_0 .net *"_ivl_167", 0 0, L_000001b41ac3e170;  1 drivers
v000001b41ab92480_0 .net *"_ivl_168", 0 0, L_000001b41ac3a040;  1 drivers
v000001b41ab920c0_0 .net *"_ivl_17", 0 0, L_000001b41abd4b90;  1 drivers
v000001b41ab92ca0_0 .net *"_ivl_171", 0 0, L_000001b41ac3f610;  1 drivers
v000001b41ab93e20_0 .net *"_ivl_173", 0 0, L_000001b41ac405b0;  1 drivers
v000001b41ab92d40_0 .net *"_ivl_174", 0 0, L_000001b41ac3a120;  1 drivers
v000001b41ab93ec0_0 .net *"_ivl_177", 0 0, L_000001b41ac3f6b0;  1 drivers
v000001b41ab92de0_0 .net *"_ivl_179", 0 0, L_000001b41ac3fd90;  1 drivers
v000001b41ab92fc0_0 .net *"_ivl_18", 0 0, L_000001b41ac3aac0;  1 drivers
v000001b41ab93060_0 .net *"_ivl_180", 0 0, L_000001b41ac3a190;  1 drivers
v000001b41ab91bc0_0 .net *"_ivl_183", 0 0, L_000001b41ac40150;  1 drivers
v000001b41ab91d00_0 .net *"_ivl_185", 0 0, L_000001b41ac3fe30;  1 drivers
v000001b41ab94640_0 .net *"_ivl_186", 0 0, L_000001b41ac3a200;  1 drivers
v000001b41ab94960_0 .net *"_ivl_190", 0 0, L_000001b41ac3ff70;  1 drivers
v000001b41ab943c0_0 .net *"_ivl_192", 0 0, L_000001b41ac400b0;  1 drivers
v000001b41ab94b40_0 .net *"_ivl_194", 0 0, L_000001b41ac401f0;  1 drivers
v000001b41ab945a0_0 .net *"_ivl_196", 0 0, L_000001b41ac403d0;  1 drivers
v000001b41ab95400_0 .net *"_ivl_198", 0 0, L_000001b41ac40650;  1 drivers
v000001b41ab95680_0 .net *"_ivl_200", 0 0, L_000001b41ac3e350;  1 drivers
v000001b41ab94e60_0 .net *"_ivl_202", 0 0, L_000001b41ac406f0;  1 drivers
v000001b41ab95860_0 .net *"_ivl_204", 0 0, L_000001b41ac3e030;  1 drivers
v000001b41ab946e0_0 .net *"_ivl_206", 0 0, L_000001b41ac3e0d0;  1 drivers
v000001b41ab94d20_0 .net *"_ivl_208", 0 0, L_000001b41ac3e3f0;  1 drivers
v000001b41ab94780_0 .net *"_ivl_21", 0 0, L_000001b41abd4cd0;  1 drivers
v000001b41ab94f00_0 .net *"_ivl_210", 0 0, L_000001b41ac3e490;  1 drivers
v000001b41ab94fa0_0 .net *"_ivl_212", 0 0, L_000001b41ac3e850;  1 drivers
v000001b41ab94dc0_0 .net *"_ivl_214", 0 0, L_000001b41ac3e8f0;  1 drivers
v000001b41ab94460_0 .net *"_ivl_216", 0 0, L_000001b41ac41230;  1 drivers
v000001b41ab950e0_0 .net *"_ivl_218", 0 0, L_000001b41ac41190;  1 drivers
v000001b41ab95040_0 .net *"_ivl_220", 0 0, L_000001b41ac40970;  1 drivers
v000001b41ab95180_0 .net *"_ivl_222", 0 0, L_000001b41ac408d0;  1 drivers
v000001b41ab94820_0 .net *"_ivl_224", 0 0, L_000001b41ac42450;  1 drivers
v000001b41ab95540_0 .net *"_ivl_226", 0 0, L_000001b41ac41370;  1 drivers
v000001b41ab94a00_0 .net *"_ivl_228", 0 0, L_000001b41ac42d10;  1 drivers
v000001b41ab94aa0_0 .net *"_ivl_23", 0 0, L_000001b41abd4d70;  1 drivers
v000001b41ab948c0_0 .net *"_ivl_230", 0 0, L_000001b41ac42bd0;  1 drivers
v000001b41ab94be0_0 .net *"_ivl_232", 0 0, L_000001b41ac42090;  1 drivers
v000001b41ab955e0_0 .net *"_ivl_234", 0 0, L_000001b41ac40830;  1 drivers
v000001b41ab952c0_0 .net *"_ivl_236", 0 0, L_000001b41ac40ab0;  1 drivers
v000001b41ab95220_0 .net *"_ivl_238", 0 0, L_000001b41ac42a90;  1 drivers
v000001b41ab954a0_0 .net *"_ivl_24", 0 0, L_000001b41ac3ba10;  1 drivers
v000001b41ab95360_0 .net *"_ivl_240", 0 0, L_000001b41ac417d0;  1 drivers
v000001b41ab94320_0 .net *"_ivl_242", 0 0, L_000001b41ac41870;  1 drivers
v000001b41ab95720_0 .net *"_ivl_244", 0 0, L_000001b41ac42130;  1 drivers
v000001b41ab957c0_0 .net *"_ivl_246", 0 0, L_000001b41ac426d0;  1 drivers
v000001b41ab94c80_0 .net *"_ivl_248", 0 0, L_000001b41ac42310;  1 drivers
v000001b41ab95900_0 .net *"_ivl_250", 0 0, L_000001b41ac40fb0;  1 drivers
v000001b41ab959a0_0 .net *"_ivl_252", 0 0, L_000001b41ac42950;  1 drivers
v000001b41ab94500_0 .net *"_ivl_254", 0 0, L_000001b41ac41910;  1 drivers
v000001b41aab5720_0 .net *"_ivl_256", 0 0, L_000001b41ac40bf0;  1 drivers
v000001b41ab97930_0 .net *"_ivl_27", 0 0, L_000001b41abd4870;  1 drivers
v000001b41ab96f30_0 .net *"_ivl_29", 0 0, L_000001b41abd4e10;  1 drivers
v000001b41ab96030_0 .net *"_ivl_3", 0 0, L_000001b41abd4910;  1 drivers
v000001b41ab97430_0 .net *"_ivl_30", 0 0, L_000001b41ac3af90;  1 drivers
v000001b41ab96850_0 .net *"_ivl_33", 0 0, L_000001b41abd4eb0;  1 drivers
v000001b41ab96170_0 .net *"_ivl_35", 0 0, L_000001b41abd4f50;  1 drivers
v000001b41ab96b70_0 .net *"_ivl_36", 0 0, L_000001b41ac3b700;  1 drivers
v000001b41ab971b0_0 .net *"_ivl_39", 0 0, L_000001b41ac3f070;  1 drivers
v000001b41ab97f70_0 .net *"_ivl_41", 0 0, L_000001b41ac3fa70;  1 drivers
v000001b41ab960d0_0 .net *"_ivl_42", 0 0, L_000001b41ac3b0e0;  1 drivers
v000001b41ab96ad0_0 .net *"_ivl_45", 0 0, L_000001b41ac40290;  1 drivers
v000001b41ab98010_0 .net *"_ivl_47", 0 0, L_000001b41ac3f570;  1 drivers
v000001b41ab96210_0 .net *"_ivl_48", 0 0, L_000001b41ac3b150;  1 drivers
v000001b41ab968f0_0 .net *"_ivl_5", 0 0, L_000001b41abd49b0;  1 drivers
v000001b41ab97e30_0 .net *"_ivl_51", 0 0, L_000001b41ac3edf0;  1 drivers
v000001b41ab96c10_0 .net *"_ivl_53", 0 0, L_000001b41ac3f750;  1 drivers
v000001b41ab965d0_0 .net *"_ivl_54", 0 0, L_000001b41ac3b1c0;  1 drivers
v000001b41ab976b0_0 .net *"_ivl_57", 0 0, L_000001b41ac3f930;  1 drivers
v000001b41ab95e50_0 .net *"_ivl_59", 0 0, L_000001b41ac3e530;  1 drivers
v000001b41ab96cb0_0 .net *"_ivl_6", 0 0, L_000001b41ac3a9e0;  1 drivers
v000001b41ab96670_0 .net *"_ivl_60", 0 0, L_000001b41ac3b230;  1 drivers
v000001b41ab95ef0_0 .net *"_ivl_63", 0 0, L_000001b41ac3f7f0;  1 drivers
v000001b41ab962b0_0 .net *"_ivl_65", 0 0, L_000001b41ac3e990;  1 drivers
v000001b41ab98290_0 .net *"_ivl_66", 0 0, L_000001b41ac3b2a0;  1 drivers
v000001b41ab96350_0 .net *"_ivl_69", 0 0, L_000001b41ac3e670;  1 drivers
v000001b41ab979d0_0 .net *"_ivl_71", 0 0, L_000001b41ac3e710;  1 drivers
v000001b41ab96a30_0 .net *"_ivl_72", 0 0, L_000001b41ac3b310;  1 drivers
v000001b41ab96d50_0 .net *"_ivl_75", 0 0, L_000001b41ac40510;  1 drivers
v000001b41ab97390_0 .net *"_ivl_77", 0 0, L_000001b41ac3ef30;  1 drivers
v000001b41ab963f0_0 .net *"_ivl_78", 0 0, L_000001b41ac3ba80;  1 drivers
v000001b41ab97a70_0 .net *"_ivl_81", 0 0, L_000001b41ac3e5d0;  1 drivers
v000001b41ab96df0_0 .net *"_ivl_83", 0 0, L_000001b41ac3ea30;  1 drivers
v000001b41ab96fd0_0 .net *"_ivl_84", 0 0, L_000001b41ac3b3f0;  1 drivers
v000001b41ab96990_0 .net *"_ivl_87", 0 0, L_000001b41ac40470;  1 drivers
v000001b41ab97ed0_0 .net *"_ivl_89", 0 0, L_000001b41ac3efd0;  1 drivers
v000001b41ab96490_0 .net *"_ivl_9", 0 0, L_000001b41abd4c30;  1 drivers
v000001b41ab97250_0 .net *"_ivl_90", 0 0, L_000001b41ac3b460;  1 drivers
v000001b41ab96e90_0 .net *"_ivl_93", 0 0, L_000001b41ac40010;  1 drivers
v000001b41ab980b0_0 .net *"_ivl_95", 0 0, L_000001b41ac3ec10;  1 drivers
v000001b41ab95b30_0 .net *"_ivl_96", 0 0, L_000001b41ac39f60;  1 drivers
v000001b41ab96530_0 .net *"_ivl_99", 0 0, L_000001b41ac3f1b0;  1 drivers
v000001b41ab96710_0 .net "a", 31 0, v000001b41aba4ba0_0;  alias, 1 drivers
v000001b41ab95c70_0 .net "b", 31 0, v000001b41aba5460_0;  alias, 1 drivers
v000001b41ab97b10_0 .net "out", 0 0, L_000001b41ac3a3c0;  alias, 1 drivers
v000001b41ab95bd0_0 .net "temp", 31 0, L_000001b41ac3fed0;  1 drivers
L_000001b41abd4910 .part v000001b41aba4ba0_0, 0, 1;
L_000001b41abd49b0 .part v000001b41aba5460_0, 0, 1;
L_000001b41abd4c30 .part v000001b41aba4ba0_0, 1, 1;
L_000001b41abd4af0 .part v000001b41aba5460_0, 1, 1;
L_000001b41abd4a50 .part v000001b41aba4ba0_0, 2, 1;
L_000001b41abd4b90 .part v000001b41aba5460_0, 2, 1;
L_000001b41abd4cd0 .part v000001b41aba4ba0_0, 3, 1;
L_000001b41abd4d70 .part v000001b41aba5460_0, 3, 1;
L_000001b41abd4870 .part v000001b41aba4ba0_0, 4, 1;
L_000001b41abd4e10 .part v000001b41aba5460_0, 4, 1;
L_000001b41abd4eb0 .part v000001b41aba4ba0_0, 5, 1;
L_000001b41abd4f50 .part v000001b41aba5460_0, 5, 1;
L_000001b41ac3f070 .part v000001b41aba4ba0_0, 6, 1;
L_000001b41ac3fa70 .part v000001b41aba5460_0, 6, 1;
L_000001b41ac40290 .part v000001b41aba4ba0_0, 7, 1;
L_000001b41ac3f570 .part v000001b41aba5460_0, 7, 1;
L_000001b41ac3edf0 .part v000001b41aba4ba0_0, 8, 1;
L_000001b41ac3f750 .part v000001b41aba5460_0, 8, 1;
L_000001b41ac3f930 .part v000001b41aba4ba0_0, 9, 1;
L_000001b41ac3e530 .part v000001b41aba5460_0, 9, 1;
L_000001b41ac3f7f0 .part v000001b41aba4ba0_0, 10, 1;
L_000001b41ac3e990 .part v000001b41aba5460_0, 10, 1;
L_000001b41ac3e670 .part v000001b41aba4ba0_0, 11, 1;
L_000001b41ac3e710 .part v000001b41aba5460_0, 11, 1;
L_000001b41ac40510 .part v000001b41aba4ba0_0, 12, 1;
L_000001b41ac3ef30 .part v000001b41aba5460_0, 12, 1;
L_000001b41ac3e5d0 .part v000001b41aba4ba0_0, 13, 1;
L_000001b41ac3ea30 .part v000001b41aba5460_0, 13, 1;
L_000001b41ac40470 .part v000001b41aba4ba0_0, 14, 1;
L_000001b41ac3efd0 .part v000001b41aba5460_0, 14, 1;
L_000001b41ac40010 .part v000001b41aba4ba0_0, 15, 1;
L_000001b41ac3ec10 .part v000001b41aba5460_0, 15, 1;
L_000001b41ac3f1b0 .part v000001b41aba4ba0_0, 16, 1;
L_000001b41ac3ead0 .part v000001b41aba5460_0, 16, 1;
L_000001b41ac3ecb0 .part v000001b41aba4ba0_0, 17, 1;
L_000001b41ac3fb10 .part v000001b41aba5460_0, 17, 1;
L_000001b41ac3ee90 .part v000001b41aba4ba0_0, 18, 1;
L_000001b41ac3ed50 .part v000001b41aba5460_0, 18, 1;
L_000001b41ac3f4d0 .part v000001b41aba4ba0_0, 19, 1;
L_000001b41ac3f890 .part v000001b41aba5460_0, 19, 1;
L_000001b41ac3f110 .part v000001b41aba4ba0_0, 20, 1;
L_000001b41ac3f250 .part v000001b41aba5460_0, 20, 1;
L_000001b41ac3fbb0 .part v000001b41aba4ba0_0, 21, 1;
L_000001b41ac3f9d0 .part v000001b41aba5460_0, 21, 1;
L_000001b41ac3e210 .part v000001b41aba4ba0_0, 22, 1;
L_000001b41ac3df90 .part v000001b41aba5460_0, 22, 1;
L_000001b41ac3fc50 .part v000001b41aba4ba0_0, 23, 1;
L_000001b41ac3f2f0 .part v000001b41aba5460_0, 23, 1;
L_000001b41ac3e7b0 .part v000001b41aba4ba0_0, 24, 1;
L_000001b41ac3f390 .part v000001b41aba5460_0, 24, 1;
L_000001b41ac3f430 .part v000001b41aba4ba0_0, 25, 1;
L_000001b41ac3e2b0 .part v000001b41aba5460_0, 25, 1;
L_000001b41ac3fcf0 .part v000001b41aba4ba0_0, 26, 1;
L_000001b41ac40330 .part v000001b41aba5460_0, 26, 1;
L_000001b41ac3eb70 .part v000001b41aba4ba0_0, 27, 1;
L_000001b41ac3e170 .part v000001b41aba5460_0, 27, 1;
L_000001b41ac3f610 .part v000001b41aba4ba0_0, 28, 1;
L_000001b41ac405b0 .part v000001b41aba5460_0, 28, 1;
L_000001b41ac3f6b0 .part v000001b41aba4ba0_0, 29, 1;
L_000001b41ac3fd90 .part v000001b41aba5460_0, 29, 1;
L_000001b41ac40150 .part v000001b41aba4ba0_0, 30, 1;
L_000001b41ac3fe30 .part v000001b41aba5460_0, 30, 1;
LS_000001b41ac3fed0_0_0 .concat8 [ 1 1 1 1], L_000001b41ac3add0, L_000001b41ac3a9e0, L_000001b41ac3af20, L_000001b41ac3aac0;
LS_000001b41ac3fed0_0_4 .concat8 [ 1 1 1 1], L_000001b41ac3ba10, L_000001b41ac3af90, L_000001b41ac3b700, L_000001b41ac3b0e0;
LS_000001b41ac3fed0_0_8 .concat8 [ 1 1 1 1], L_000001b41ac3b150, L_000001b41ac3b1c0, L_000001b41ac3b230, L_000001b41ac3b2a0;
LS_000001b41ac3fed0_0_12 .concat8 [ 1 1 1 1], L_000001b41ac3b310, L_000001b41ac3ba80, L_000001b41ac3b3f0, L_000001b41ac3b460;
LS_000001b41ac3fed0_0_16 .concat8 [ 1 1 1 1], L_000001b41ac39f60, L_000001b41ac3b4d0, L_000001b41ac3b620, L_000001b41ac3b690;
LS_000001b41ac3fed0_0_20 .concat8 [ 1 1 1 1], L_000001b41ac3a430, L_000001b41ac3b770, L_000001b41ac3b7e0, L_000001b41ac3b850;
LS_000001b41ac3fed0_0_24 .concat8 [ 1 1 1 1], L_000001b41ac3a0b0, L_000001b41ac3b8c0, L_000001b41ac3b930, L_000001b41ac39fd0;
LS_000001b41ac3fed0_0_28 .concat8 [ 1 1 1 1], L_000001b41ac3a040, L_000001b41ac3a120, L_000001b41ac3a190, L_000001b41ac3a200;
LS_000001b41ac3fed0_1_0 .concat8 [ 4 4 4 4], LS_000001b41ac3fed0_0_0, LS_000001b41ac3fed0_0_4, LS_000001b41ac3fed0_0_8, LS_000001b41ac3fed0_0_12;
LS_000001b41ac3fed0_1_4 .concat8 [ 4 4 4 4], LS_000001b41ac3fed0_0_16, LS_000001b41ac3fed0_0_20, LS_000001b41ac3fed0_0_24, LS_000001b41ac3fed0_0_28;
L_000001b41ac3fed0 .concat8 [ 16 16 0 0], LS_000001b41ac3fed0_1_0, LS_000001b41ac3fed0_1_4;
L_000001b41ac3ff70 .part v000001b41aba4ba0_0, 31, 1;
L_000001b41ac400b0 .part v000001b41aba5460_0, 31, 1;
L_000001b41ac401f0 .part L_000001b41ac3fed0, 0, 1;
L_000001b41ac403d0 .part L_000001b41ac3fed0, 1, 1;
L_000001b41ac40650 .part L_000001b41ac3fed0, 2, 1;
L_000001b41ac3e350 .part L_000001b41ac3fed0, 3, 1;
L_000001b41ac406f0 .part L_000001b41ac3fed0, 4, 1;
L_000001b41ac3e030 .part L_000001b41ac3fed0, 5, 1;
L_000001b41ac3e0d0 .part L_000001b41ac3fed0, 6, 1;
L_000001b41ac3e3f0 .part L_000001b41ac3fed0, 7, 1;
L_000001b41ac3e490 .part L_000001b41ac3fed0, 8, 1;
L_000001b41ac3e850 .part L_000001b41ac3fed0, 9, 1;
L_000001b41ac3e8f0 .part L_000001b41ac3fed0, 10, 1;
L_000001b41ac41230 .part L_000001b41ac3fed0, 11, 1;
L_000001b41ac41190 .part L_000001b41ac3fed0, 12, 1;
L_000001b41ac40970 .part L_000001b41ac3fed0, 13, 1;
L_000001b41ac408d0 .part L_000001b41ac3fed0, 14, 1;
L_000001b41ac42450 .part L_000001b41ac3fed0, 15, 1;
L_000001b41ac41370 .part L_000001b41ac3fed0, 16, 1;
L_000001b41ac42d10 .part L_000001b41ac3fed0, 17, 1;
L_000001b41ac42bd0 .part L_000001b41ac3fed0, 18, 1;
L_000001b41ac42090 .part L_000001b41ac3fed0, 19, 1;
L_000001b41ac40830 .part L_000001b41ac3fed0, 20, 1;
L_000001b41ac40ab0 .part L_000001b41ac3fed0, 21, 1;
L_000001b41ac42a90 .part L_000001b41ac3fed0, 22, 1;
L_000001b41ac417d0 .part L_000001b41ac3fed0, 23, 1;
L_000001b41ac41870 .part L_000001b41ac3fed0, 24, 1;
L_000001b41ac42130 .part L_000001b41ac3fed0, 25, 1;
L_000001b41ac426d0 .part L_000001b41ac3fed0, 26, 1;
L_000001b41ac42310 .part L_000001b41ac3fed0, 27, 1;
L_000001b41ac40fb0 .part L_000001b41ac3fed0, 28, 1;
L_000001b41ac42950 .part L_000001b41ac3fed0, 29, 1;
L_000001b41ac41910 .part L_000001b41ac3fed0, 30, 1;
L_000001b41ac40bf0 .part L_000001b41ac3fed0, 31, 1;
S_000001b41a99d8a0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001b41a8e6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001b41ab27fc0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001b41ac3b5b0 .functor NOT 1, L_000001b41abd4050, C4<0>, C4<0>, C4<0>;
v000001b41ab97d90_0 .net "A", 31 0, v000001b41aba4ba0_0;  alias, 1 drivers
v000001b41ab97110_0 .net "ALUOP", 3 0, v000001b41ab977f0_0;  alias, 1 drivers
v000001b41ab98150_0 .net "B", 31 0, v000001b41aba5460_0;  alias, 1 drivers
v000001b41ab97570_0 .var "CF", 0 0;
v000001b41ab97610_0 .net "ZF", 0 0, L_000001b41ac3b5b0;  alias, 1 drivers
v000001b41ab97c50_0 .net *"_ivl_1", 0 0, L_000001b41abd4050;  1 drivers
v000001b41ab97750_0 .var "res", 31 0;
E_000001b41ab28780 .event anyedge, v000001b41ab97110_0, v000001b41ab96710_0, v000001b41ab95c70_0, v000001b41ab97570_0;
L_000001b41abd4050 .reduce/or v000001b41ab97750_0;
S_000001b41a99da30 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001b41a8e6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001b41ab9a2f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b41ab9a328 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b41ab9a360 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b41ab9a398 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b41ab9a3d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b41ab9a408 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b41ab9a440 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b41ab9a478 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b41ab9a4b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b41ab9a4e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b41ab9a520 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b41ab9a558 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b41ab9a590 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b41ab9a5c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b41ab9a600 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b41ab9a638 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b41ab9a670 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b41ab9a6a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b41ab9a6e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b41ab9a718 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b41ab9a750 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b41ab9a788 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b41ab9a7c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b41ab9a7f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b41ab9a830 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b41ab977f0_0 .var "ALU_OP", 3 0;
v000001b41ab97890_0 .net "opcode", 11 0, v000001b41aba5320_0;  alias, 1 drivers
E_000001b41ab28900 .event anyedge, v000001b41aa9ed40_0;
S_000001b41a9a0140 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001b41ab4cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001b41aba23a0_0 .net "EX1_forward_to_B", 31 0, v000001b41aba3fc0_0;  alias, 1 drivers
v000001b41aba1f40_0 .net "EX_PFC", 31 0, v000001b41aba2260_0;  alias, 1 drivers
v000001b41aba37a0_0 .net "EX_PFC_to_IF", 31 0, L_000001b41abd3bf0;  alias, 1 drivers
v000001b41aba30c0_0 .net "alu_selA", 1 0, L_000001b41abcd2f0;  alias, 1 drivers
v000001b41aba3660_0 .net "alu_selB", 1 0, L_000001b41abd0ef0;  alias, 1 drivers
v000001b41aba1b80_0 .net "ex_haz", 31 0, v000001b41ab93d80_0;  alias, 1 drivers
v000001b41aba3ca0_0 .net "id_haz", 31 0, L_000001b41abd2110;  alias, 1 drivers
v000001b41aba3340_0 .net "is_jr", 0 0, v000001b41aba1ea0_0;  alias, 1 drivers
v000001b41aba2d00_0 .net "mem_haz", 31 0, L_000001b41ac3bbd0;  alias, 1 drivers
v000001b41aba2a80_0 .net "oper1", 31 0, L_000001b41abd6f80;  alias, 1 drivers
v000001b41aba1ae0_0 .net "oper2", 31 0, L_000001b41ac3b000;  alias, 1 drivers
v000001b41aba35c0_0 .net "pc", 31 0, v000001b41aba2da0_0;  alias, 1 drivers
v000001b41aba2440_0 .net "rs1", 31 0, v000001b41aba2080_0;  alias, 1 drivers
v000001b41aba2300_0 .net "rs2_in", 31 0, v000001b41aba3840_0;  alias, 1 drivers
v000001b41aba3e80_0 .net "rs2_out", 31 0, L_000001b41ac3ad60;  alias, 1 drivers
v000001b41aba2e40_0 .net "store_rs2_forward", 1 0, L_000001b41abcff50;  alias, 1 drivers
L_000001b41abd3bf0 .functor MUXZ 32, v000001b41aba2260_0, L_000001b41abd6f80, v000001b41aba1ea0_0, C4<>;
S_000001b41a9a02d0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001b41a9a0140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001b41ab27ec0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001b41abd55b0 .functor NOT 1, L_000001b41abd47d0, C4<0>, C4<0>, C4<0>;
L_000001b41abd63b0 .functor NOT 1, L_000001b41abd29d0, C4<0>, C4<0>, C4<0>;
L_000001b41abd6b90 .functor NOT 1, L_000001b41abd2610, C4<0>, C4<0>, C4<0>;
L_000001b41abd6c00 .functor NOT 1, L_000001b41abd2430, C4<0>, C4<0>, C4<0>;
L_000001b41abd5070 .functor AND 32, L_000001b41abd6b20, v000001b41aba2080_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b41abd5150 .functor AND 32, L_000001b41abd51c0, L_000001b41ac3bbd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b41abd5620 .functor OR 32, L_000001b41abd5070, L_000001b41abd5150, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b41abd5690 .functor AND 32, L_000001b41abd6420, v000001b41ab93d80_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b41abd5700 .functor OR 32, L_000001b41abd5620, L_000001b41abd5690, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b41abd6c70 .functor AND 32, L_000001b41abd50e0, L_000001b41abd2110, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b41abd6f80 .functor OR 32, L_000001b41abd5700, L_000001b41abd6c70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b41ab99410_0 .net *"_ivl_1", 0 0, L_000001b41abd47d0;  1 drivers
v000001b41ab995f0_0 .net *"_ivl_13", 0 0, L_000001b41abd2610;  1 drivers
v000001b41ab98470_0 .net *"_ivl_14", 0 0, L_000001b41abd6b90;  1 drivers
v000001b41ab99730_0 .net *"_ivl_19", 0 0, L_000001b41abd26b0;  1 drivers
v000001b41ab98510_0 .net *"_ivl_2", 0 0, L_000001b41abd55b0;  1 drivers
v000001b41ab9ea40_0 .net *"_ivl_23", 0 0, L_000001b41abd4230;  1 drivers
v000001b41ab9f760_0 .net *"_ivl_27", 0 0, L_000001b41abd2430;  1 drivers
v000001b41ab9e400_0 .net *"_ivl_28", 0 0, L_000001b41abd6c00;  1 drivers
v000001b41ab9e4a0_0 .net *"_ivl_33", 0 0, L_000001b41abd42d0;  1 drivers
v000001b41ab9e180_0 .net *"_ivl_37", 0 0, L_000001b41abd3470;  1 drivers
v000001b41ab9f260_0 .net *"_ivl_40", 31 0, L_000001b41abd5070;  1 drivers
v000001b41ab9f300_0 .net *"_ivl_42", 31 0, L_000001b41abd5150;  1 drivers
v000001b41ab9f440_0 .net *"_ivl_44", 31 0, L_000001b41abd5620;  1 drivers
v000001b41ab9f4e0_0 .net *"_ivl_46", 31 0, L_000001b41abd5690;  1 drivers
v000001b41ab9e680_0 .net *"_ivl_48", 31 0, L_000001b41abd5700;  1 drivers
v000001b41ab9ee00_0 .net *"_ivl_50", 31 0, L_000001b41abd6c70;  1 drivers
v000001b41ab9f3a0_0 .net *"_ivl_7", 0 0, L_000001b41abd29d0;  1 drivers
v000001b41ab9e220_0 .net *"_ivl_8", 0 0, L_000001b41abd63b0;  1 drivers
v000001b41ab9f120_0 .net "ina", 31 0, v000001b41aba2080_0;  alias, 1 drivers
v000001b41ab9ec20_0 .net "inb", 31 0, L_000001b41ac3bbd0;  alias, 1 drivers
v000001b41ab9f580_0 .net "inc", 31 0, v000001b41ab93d80_0;  alias, 1 drivers
v000001b41ab9e0e0_0 .net "ind", 31 0, L_000001b41abd2110;  alias, 1 drivers
v000001b41ab9f620_0 .net "out", 31 0, L_000001b41abd6f80;  alias, 1 drivers
v000001b41ab9f6c0_0 .net "s0", 31 0, L_000001b41abd6b20;  1 drivers
v000001b41ab9e860_0 .net "s1", 31 0, L_000001b41abd51c0;  1 drivers
v000001b41ab9e2c0_0 .net "s2", 31 0, L_000001b41abd6420;  1 drivers
v000001b41ab9e360_0 .net "s3", 31 0, L_000001b41abd50e0;  1 drivers
v000001b41ab9e540_0 .net "sel", 1 0, L_000001b41abcd2f0;  alias, 1 drivers
L_000001b41abd47d0 .part L_000001b41abcd2f0, 1, 1;
LS_000001b41abd2f70_0_0 .concat [ 1 1 1 1], L_000001b41abd55b0, L_000001b41abd55b0, L_000001b41abd55b0, L_000001b41abd55b0;
LS_000001b41abd2f70_0_4 .concat [ 1 1 1 1], L_000001b41abd55b0, L_000001b41abd55b0, L_000001b41abd55b0, L_000001b41abd55b0;
LS_000001b41abd2f70_0_8 .concat [ 1 1 1 1], L_000001b41abd55b0, L_000001b41abd55b0, L_000001b41abd55b0, L_000001b41abd55b0;
LS_000001b41abd2f70_0_12 .concat [ 1 1 1 1], L_000001b41abd55b0, L_000001b41abd55b0, L_000001b41abd55b0, L_000001b41abd55b0;
LS_000001b41abd2f70_0_16 .concat [ 1 1 1 1], L_000001b41abd55b0, L_000001b41abd55b0, L_000001b41abd55b0, L_000001b41abd55b0;
LS_000001b41abd2f70_0_20 .concat [ 1 1 1 1], L_000001b41abd55b0, L_000001b41abd55b0, L_000001b41abd55b0, L_000001b41abd55b0;
LS_000001b41abd2f70_0_24 .concat [ 1 1 1 1], L_000001b41abd55b0, L_000001b41abd55b0, L_000001b41abd55b0, L_000001b41abd55b0;
LS_000001b41abd2f70_0_28 .concat [ 1 1 1 1], L_000001b41abd55b0, L_000001b41abd55b0, L_000001b41abd55b0, L_000001b41abd55b0;
LS_000001b41abd2f70_1_0 .concat [ 4 4 4 4], LS_000001b41abd2f70_0_0, LS_000001b41abd2f70_0_4, LS_000001b41abd2f70_0_8, LS_000001b41abd2f70_0_12;
LS_000001b41abd2f70_1_4 .concat [ 4 4 4 4], LS_000001b41abd2f70_0_16, LS_000001b41abd2f70_0_20, LS_000001b41abd2f70_0_24, LS_000001b41abd2f70_0_28;
L_000001b41abd2f70 .concat [ 16 16 0 0], LS_000001b41abd2f70_1_0, LS_000001b41abd2f70_1_4;
L_000001b41abd29d0 .part L_000001b41abcd2f0, 0, 1;
LS_000001b41abd38d0_0_0 .concat [ 1 1 1 1], L_000001b41abd63b0, L_000001b41abd63b0, L_000001b41abd63b0, L_000001b41abd63b0;
LS_000001b41abd38d0_0_4 .concat [ 1 1 1 1], L_000001b41abd63b0, L_000001b41abd63b0, L_000001b41abd63b0, L_000001b41abd63b0;
LS_000001b41abd38d0_0_8 .concat [ 1 1 1 1], L_000001b41abd63b0, L_000001b41abd63b0, L_000001b41abd63b0, L_000001b41abd63b0;
LS_000001b41abd38d0_0_12 .concat [ 1 1 1 1], L_000001b41abd63b0, L_000001b41abd63b0, L_000001b41abd63b0, L_000001b41abd63b0;
LS_000001b41abd38d0_0_16 .concat [ 1 1 1 1], L_000001b41abd63b0, L_000001b41abd63b0, L_000001b41abd63b0, L_000001b41abd63b0;
LS_000001b41abd38d0_0_20 .concat [ 1 1 1 1], L_000001b41abd63b0, L_000001b41abd63b0, L_000001b41abd63b0, L_000001b41abd63b0;
LS_000001b41abd38d0_0_24 .concat [ 1 1 1 1], L_000001b41abd63b0, L_000001b41abd63b0, L_000001b41abd63b0, L_000001b41abd63b0;
LS_000001b41abd38d0_0_28 .concat [ 1 1 1 1], L_000001b41abd63b0, L_000001b41abd63b0, L_000001b41abd63b0, L_000001b41abd63b0;
LS_000001b41abd38d0_1_0 .concat [ 4 4 4 4], LS_000001b41abd38d0_0_0, LS_000001b41abd38d0_0_4, LS_000001b41abd38d0_0_8, LS_000001b41abd38d0_0_12;
LS_000001b41abd38d0_1_4 .concat [ 4 4 4 4], LS_000001b41abd38d0_0_16, LS_000001b41abd38d0_0_20, LS_000001b41abd38d0_0_24, LS_000001b41abd38d0_0_28;
L_000001b41abd38d0 .concat [ 16 16 0 0], LS_000001b41abd38d0_1_0, LS_000001b41abd38d0_1_4;
L_000001b41abd2610 .part L_000001b41abcd2f0, 1, 1;
LS_000001b41abd40f0_0_0 .concat [ 1 1 1 1], L_000001b41abd6b90, L_000001b41abd6b90, L_000001b41abd6b90, L_000001b41abd6b90;
LS_000001b41abd40f0_0_4 .concat [ 1 1 1 1], L_000001b41abd6b90, L_000001b41abd6b90, L_000001b41abd6b90, L_000001b41abd6b90;
LS_000001b41abd40f0_0_8 .concat [ 1 1 1 1], L_000001b41abd6b90, L_000001b41abd6b90, L_000001b41abd6b90, L_000001b41abd6b90;
LS_000001b41abd40f0_0_12 .concat [ 1 1 1 1], L_000001b41abd6b90, L_000001b41abd6b90, L_000001b41abd6b90, L_000001b41abd6b90;
LS_000001b41abd40f0_0_16 .concat [ 1 1 1 1], L_000001b41abd6b90, L_000001b41abd6b90, L_000001b41abd6b90, L_000001b41abd6b90;
LS_000001b41abd40f0_0_20 .concat [ 1 1 1 1], L_000001b41abd6b90, L_000001b41abd6b90, L_000001b41abd6b90, L_000001b41abd6b90;
LS_000001b41abd40f0_0_24 .concat [ 1 1 1 1], L_000001b41abd6b90, L_000001b41abd6b90, L_000001b41abd6b90, L_000001b41abd6b90;
LS_000001b41abd40f0_0_28 .concat [ 1 1 1 1], L_000001b41abd6b90, L_000001b41abd6b90, L_000001b41abd6b90, L_000001b41abd6b90;
LS_000001b41abd40f0_1_0 .concat [ 4 4 4 4], LS_000001b41abd40f0_0_0, LS_000001b41abd40f0_0_4, LS_000001b41abd40f0_0_8, LS_000001b41abd40f0_0_12;
LS_000001b41abd40f0_1_4 .concat [ 4 4 4 4], LS_000001b41abd40f0_0_16, LS_000001b41abd40f0_0_20, LS_000001b41abd40f0_0_24, LS_000001b41abd40f0_0_28;
L_000001b41abd40f0 .concat [ 16 16 0 0], LS_000001b41abd40f0_1_0, LS_000001b41abd40f0_1_4;
L_000001b41abd26b0 .part L_000001b41abcd2f0, 0, 1;
LS_000001b41abd4190_0_0 .concat [ 1 1 1 1], L_000001b41abd26b0, L_000001b41abd26b0, L_000001b41abd26b0, L_000001b41abd26b0;
LS_000001b41abd4190_0_4 .concat [ 1 1 1 1], L_000001b41abd26b0, L_000001b41abd26b0, L_000001b41abd26b0, L_000001b41abd26b0;
LS_000001b41abd4190_0_8 .concat [ 1 1 1 1], L_000001b41abd26b0, L_000001b41abd26b0, L_000001b41abd26b0, L_000001b41abd26b0;
LS_000001b41abd4190_0_12 .concat [ 1 1 1 1], L_000001b41abd26b0, L_000001b41abd26b0, L_000001b41abd26b0, L_000001b41abd26b0;
LS_000001b41abd4190_0_16 .concat [ 1 1 1 1], L_000001b41abd26b0, L_000001b41abd26b0, L_000001b41abd26b0, L_000001b41abd26b0;
LS_000001b41abd4190_0_20 .concat [ 1 1 1 1], L_000001b41abd26b0, L_000001b41abd26b0, L_000001b41abd26b0, L_000001b41abd26b0;
LS_000001b41abd4190_0_24 .concat [ 1 1 1 1], L_000001b41abd26b0, L_000001b41abd26b0, L_000001b41abd26b0, L_000001b41abd26b0;
LS_000001b41abd4190_0_28 .concat [ 1 1 1 1], L_000001b41abd26b0, L_000001b41abd26b0, L_000001b41abd26b0, L_000001b41abd26b0;
LS_000001b41abd4190_1_0 .concat [ 4 4 4 4], LS_000001b41abd4190_0_0, LS_000001b41abd4190_0_4, LS_000001b41abd4190_0_8, LS_000001b41abd4190_0_12;
LS_000001b41abd4190_1_4 .concat [ 4 4 4 4], LS_000001b41abd4190_0_16, LS_000001b41abd4190_0_20, LS_000001b41abd4190_0_24, LS_000001b41abd4190_0_28;
L_000001b41abd4190 .concat [ 16 16 0 0], LS_000001b41abd4190_1_0, LS_000001b41abd4190_1_4;
L_000001b41abd4230 .part L_000001b41abcd2f0, 1, 1;
LS_000001b41abd4370_0_0 .concat [ 1 1 1 1], L_000001b41abd4230, L_000001b41abd4230, L_000001b41abd4230, L_000001b41abd4230;
LS_000001b41abd4370_0_4 .concat [ 1 1 1 1], L_000001b41abd4230, L_000001b41abd4230, L_000001b41abd4230, L_000001b41abd4230;
LS_000001b41abd4370_0_8 .concat [ 1 1 1 1], L_000001b41abd4230, L_000001b41abd4230, L_000001b41abd4230, L_000001b41abd4230;
LS_000001b41abd4370_0_12 .concat [ 1 1 1 1], L_000001b41abd4230, L_000001b41abd4230, L_000001b41abd4230, L_000001b41abd4230;
LS_000001b41abd4370_0_16 .concat [ 1 1 1 1], L_000001b41abd4230, L_000001b41abd4230, L_000001b41abd4230, L_000001b41abd4230;
LS_000001b41abd4370_0_20 .concat [ 1 1 1 1], L_000001b41abd4230, L_000001b41abd4230, L_000001b41abd4230, L_000001b41abd4230;
LS_000001b41abd4370_0_24 .concat [ 1 1 1 1], L_000001b41abd4230, L_000001b41abd4230, L_000001b41abd4230, L_000001b41abd4230;
LS_000001b41abd4370_0_28 .concat [ 1 1 1 1], L_000001b41abd4230, L_000001b41abd4230, L_000001b41abd4230, L_000001b41abd4230;
LS_000001b41abd4370_1_0 .concat [ 4 4 4 4], LS_000001b41abd4370_0_0, LS_000001b41abd4370_0_4, LS_000001b41abd4370_0_8, LS_000001b41abd4370_0_12;
LS_000001b41abd4370_1_4 .concat [ 4 4 4 4], LS_000001b41abd4370_0_16, LS_000001b41abd4370_0_20, LS_000001b41abd4370_0_24, LS_000001b41abd4370_0_28;
L_000001b41abd4370 .concat [ 16 16 0 0], LS_000001b41abd4370_1_0, LS_000001b41abd4370_1_4;
L_000001b41abd2430 .part L_000001b41abcd2f0, 0, 1;
LS_000001b41abd30b0_0_0 .concat [ 1 1 1 1], L_000001b41abd6c00, L_000001b41abd6c00, L_000001b41abd6c00, L_000001b41abd6c00;
LS_000001b41abd30b0_0_4 .concat [ 1 1 1 1], L_000001b41abd6c00, L_000001b41abd6c00, L_000001b41abd6c00, L_000001b41abd6c00;
LS_000001b41abd30b0_0_8 .concat [ 1 1 1 1], L_000001b41abd6c00, L_000001b41abd6c00, L_000001b41abd6c00, L_000001b41abd6c00;
LS_000001b41abd30b0_0_12 .concat [ 1 1 1 1], L_000001b41abd6c00, L_000001b41abd6c00, L_000001b41abd6c00, L_000001b41abd6c00;
LS_000001b41abd30b0_0_16 .concat [ 1 1 1 1], L_000001b41abd6c00, L_000001b41abd6c00, L_000001b41abd6c00, L_000001b41abd6c00;
LS_000001b41abd30b0_0_20 .concat [ 1 1 1 1], L_000001b41abd6c00, L_000001b41abd6c00, L_000001b41abd6c00, L_000001b41abd6c00;
LS_000001b41abd30b0_0_24 .concat [ 1 1 1 1], L_000001b41abd6c00, L_000001b41abd6c00, L_000001b41abd6c00, L_000001b41abd6c00;
LS_000001b41abd30b0_0_28 .concat [ 1 1 1 1], L_000001b41abd6c00, L_000001b41abd6c00, L_000001b41abd6c00, L_000001b41abd6c00;
LS_000001b41abd30b0_1_0 .concat [ 4 4 4 4], LS_000001b41abd30b0_0_0, LS_000001b41abd30b0_0_4, LS_000001b41abd30b0_0_8, LS_000001b41abd30b0_0_12;
LS_000001b41abd30b0_1_4 .concat [ 4 4 4 4], LS_000001b41abd30b0_0_16, LS_000001b41abd30b0_0_20, LS_000001b41abd30b0_0_24, LS_000001b41abd30b0_0_28;
L_000001b41abd30b0 .concat [ 16 16 0 0], LS_000001b41abd30b0_1_0, LS_000001b41abd30b0_1_4;
L_000001b41abd42d0 .part L_000001b41abcd2f0, 1, 1;
LS_000001b41abd3c90_0_0 .concat [ 1 1 1 1], L_000001b41abd42d0, L_000001b41abd42d0, L_000001b41abd42d0, L_000001b41abd42d0;
LS_000001b41abd3c90_0_4 .concat [ 1 1 1 1], L_000001b41abd42d0, L_000001b41abd42d0, L_000001b41abd42d0, L_000001b41abd42d0;
LS_000001b41abd3c90_0_8 .concat [ 1 1 1 1], L_000001b41abd42d0, L_000001b41abd42d0, L_000001b41abd42d0, L_000001b41abd42d0;
LS_000001b41abd3c90_0_12 .concat [ 1 1 1 1], L_000001b41abd42d0, L_000001b41abd42d0, L_000001b41abd42d0, L_000001b41abd42d0;
LS_000001b41abd3c90_0_16 .concat [ 1 1 1 1], L_000001b41abd42d0, L_000001b41abd42d0, L_000001b41abd42d0, L_000001b41abd42d0;
LS_000001b41abd3c90_0_20 .concat [ 1 1 1 1], L_000001b41abd42d0, L_000001b41abd42d0, L_000001b41abd42d0, L_000001b41abd42d0;
LS_000001b41abd3c90_0_24 .concat [ 1 1 1 1], L_000001b41abd42d0, L_000001b41abd42d0, L_000001b41abd42d0, L_000001b41abd42d0;
LS_000001b41abd3c90_0_28 .concat [ 1 1 1 1], L_000001b41abd42d0, L_000001b41abd42d0, L_000001b41abd42d0, L_000001b41abd42d0;
LS_000001b41abd3c90_1_0 .concat [ 4 4 4 4], LS_000001b41abd3c90_0_0, LS_000001b41abd3c90_0_4, LS_000001b41abd3c90_0_8, LS_000001b41abd3c90_0_12;
LS_000001b41abd3c90_1_4 .concat [ 4 4 4 4], LS_000001b41abd3c90_0_16, LS_000001b41abd3c90_0_20, LS_000001b41abd3c90_0_24, LS_000001b41abd3c90_0_28;
L_000001b41abd3c90 .concat [ 16 16 0 0], LS_000001b41abd3c90_1_0, LS_000001b41abd3c90_1_4;
L_000001b41abd3470 .part L_000001b41abcd2f0, 0, 1;
LS_000001b41abd3650_0_0 .concat [ 1 1 1 1], L_000001b41abd3470, L_000001b41abd3470, L_000001b41abd3470, L_000001b41abd3470;
LS_000001b41abd3650_0_4 .concat [ 1 1 1 1], L_000001b41abd3470, L_000001b41abd3470, L_000001b41abd3470, L_000001b41abd3470;
LS_000001b41abd3650_0_8 .concat [ 1 1 1 1], L_000001b41abd3470, L_000001b41abd3470, L_000001b41abd3470, L_000001b41abd3470;
LS_000001b41abd3650_0_12 .concat [ 1 1 1 1], L_000001b41abd3470, L_000001b41abd3470, L_000001b41abd3470, L_000001b41abd3470;
LS_000001b41abd3650_0_16 .concat [ 1 1 1 1], L_000001b41abd3470, L_000001b41abd3470, L_000001b41abd3470, L_000001b41abd3470;
LS_000001b41abd3650_0_20 .concat [ 1 1 1 1], L_000001b41abd3470, L_000001b41abd3470, L_000001b41abd3470, L_000001b41abd3470;
LS_000001b41abd3650_0_24 .concat [ 1 1 1 1], L_000001b41abd3470, L_000001b41abd3470, L_000001b41abd3470, L_000001b41abd3470;
LS_000001b41abd3650_0_28 .concat [ 1 1 1 1], L_000001b41abd3470, L_000001b41abd3470, L_000001b41abd3470, L_000001b41abd3470;
LS_000001b41abd3650_1_0 .concat [ 4 4 4 4], LS_000001b41abd3650_0_0, LS_000001b41abd3650_0_4, LS_000001b41abd3650_0_8, LS_000001b41abd3650_0_12;
LS_000001b41abd3650_1_4 .concat [ 4 4 4 4], LS_000001b41abd3650_0_16, LS_000001b41abd3650_0_20, LS_000001b41abd3650_0_24, LS_000001b41abd3650_0_28;
L_000001b41abd3650 .concat [ 16 16 0 0], LS_000001b41abd3650_1_0, LS_000001b41abd3650_1_4;
S_000001b41a958200 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001b41a9a02d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b41abd6b20 .functor AND 32, L_000001b41abd2f70, L_000001b41abd38d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b41ab98ab0_0 .net "in1", 31 0, L_000001b41abd2f70;  1 drivers
v000001b41ab99050_0 .net "in2", 31 0, L_000001b41abd38d0;  1 drivers
v000001b41ab98330_0 .net "out", 31 0, L_000001b41abd6b20;  alias, 1 drivers
S_000001b41a958390 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001b41a9a02d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b41abd51c0 .functor AND 32, L_000001b41abd40f0, L_000001b41abd4190, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b41ab98d30_0 .net "in1", 31 0, L_000001b41abd40f0;  1 drivers
v000001b41ab999b0_0 .net "in2", 31 0, L_000001b41abd4190;  1 drivers
v000001b41ab98dd0_0 .net "out", 31 0, L_000001b41abd51c0;  alias, 1 drivers
S_000001b41a990940 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001b41a9a02d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b41abd6420 .functor AND 32, L_000001b41abd4370, L_000001b41abd30b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b41ab98f10_0 .net "in1", 31 0, L_000001b41abd4370;  1 drivers
v000001b41ab99870_0 .net "in2", 31 0, L_000001b41abd30b0;  1 drivers
v000001b41ab983d0_0 .net "out", 31 0, L_000001b41abd6420;  alias, 1 drivers
S_000001b41ab9af00 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001b41a9a02d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b41abd50e0 .functor AND 32, L_000001b41abd3c90, L_000001b41abd3650, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b41ab98fb0_0 .net "in1", 31 0, L_000001b41abd3c90;  1 drivers
v000001b41ab99230_0 .net "in2", 31 0, L_000001b41abd3650;  1 drivers
v000001b41ab99370_0 .net "out", 31 0, L_000001b41abd50e0;  alias, 1 drivers
S_000001b41ab9b090 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001b41a9a0140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001b41ab27b00 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001b41abd6ce0 .functor NOT 1, L_000001b41abd3510, C4<0>, C4<0>, C4<0>;
L_000001b41abd6d50 .functor NOT 1, L_000001b41abd4410, C4<0>, C4<0>, C4<0>;
L_000001b41abd6e30 .functor NOT 1, L_000001b41abd2c50, C4<0>, C4<0>, C4<0>;
L_000001b41ab11300 .functor NOT 1, L_000001b41abd4550, C4<0>, C4<0>, C4<0>;
L_000001b41ac3ab30 .functor AND 32, L_000001b41abd6ea0, v000001b41aba3fc0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b41ac3aeb0 .functor AND 32, L_000001b41abd6dc0, L_000001b41ac3bbd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b41ac3a270 .functor OR 32, L_000001b41ac3ab30, L_000001b41ac3aeb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b41ac3aba0 .functor AND 32, L_000001b41abd6f10, v000001b41ab93d80_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b41ac3b070 .functor OR 32, L_000001b41ac3a270, L_000001b41ac3aba0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b41ac3aa50 .functor AND 32, L_000001b41ac3ae40, L_000001b41abd2110, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b41ac3b000 .functor OR 32, L_000001b41ac3b070, L_000001b41ac3aa50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b41ab9ef40_0 .net *"_ivl_1", 0 0, L_000001b41abd3510;  1 drivers
v000001b41ab9efe0_0 .net *"_ivl_13", 0 0, L_000001b41abd2c50;  1 drivers
v000001b41ab9be80_0 .net *"_ivl_14", 0 0, L_000001b41abd6e30;  1 drivers
v000001b41ab9de60_0 .net *"_ivl_19", 0 0, L_000001b41abd3970;  1 drivers
v000001b41ab9bd40_0 .net *"_ivl_2", 0 0, L_000001b41abd6ce0;  1 drivers
v000001b41ab9bde0_0 .net *"_ivl_23", 0 0, L_000001b41abd3a10;  1 drivers
v000001b41ab9df00_0 .net *"_ivl_27", 0 0, L_000001b41abd4550;  1 drivers
v000001b41ab9bf20_0 .net *"_ivl_28", 0 0, L_000001b41ab11300;  1 drivers
v000001b41ab9d280_0 .net *"_ivl_33", 0 0, L_000001b41abd3290;  1 drivers
v000001b41ab9d460_0 .net *"_ivl_37", 0 0, L_000001b41abd3830;  1 drivers
v000001b41ab9bc00_0 .net *"_ivl_40", 31 0, L_000001b41ac3ab30;  1 drivers
v000001b41ab9c880_0 .net *"_ivl_42", 31 0, L_000001b41ac3aeb0;  1 drivers
v000001b41ab9c380_0 .net *"_ivl_44", 31 0, L_000001b41ac3a270;  1 drivers
v000001b41ab9bca0_0 .net *"_ivl_46", 31 0, L_000001b41ac3aba0;  1 drivers
v000001b41ab9c060_0 .net *"_ivl_48", 31 0, L_000001b41ac3b070;  1 drivers
v000001b41ab9c420_0 .net *"_ivl_50", 31 0, L_000001b41ac3aa50;  1 drivers
v000001b41ab9c1a0_0 .net *"_ivl_7", 0 0, L_000001b41abd4410;  1 drivers
v000001b41ab9d5a0_0 .net *"_ivl_8", 0 0, L_000001b41abd6d50;  1 drivers
v000001b41ab9c600_0 .net "ina", 31 0, v000001b41aba3fc0_0;  alias, 1 drivers
v000001b41ab9c100_0 .net "inb", 31 0, L_000001b41ac3bbd0;  alias, 1 drivers
v000001b41ab9cec0_0 .net "inc", 31 0, v000001b41ab93d80_0;  alias, 1 drivers
v000001b41ab9bb60_0 .net "ind", 31 0, L_000001b41abd2110;  alias, 1 drivers
v000001b41ab9d6e0_0 .net "out", 31 0, L_000001b41ac3b000;  alias, 1 drivers
v000001b41ab9ca60_0 .net "s0", 31 0, L_000001b41abd6ea0;  1 drivers
v000001b41ab9cd80_0 .net "s1", 31 0, L_000001b41abd6dc0;  1 drivers
v000001b41ab9c6a0_0 .net "s2", 31 0, L_000001b41abd6f10;  1 drivers
v000001b41ab9dc80_0 .net "s3", 31 0, L_000001b41ac3ae40;  1 drivers
v000001b41ab9c240_0 .net "sel", 1 0, L_000001b41abd0ef0;  alias, 1 drivers
L_000001b41abd3510 .part L_000001b41abd0ef0, 1, 1;
LS_000001b41abd35b0_0_0 .concat [ 1 1 1 1], L_000001b41abd6ce0, L_000001b41abd6ce0, L_000001b41abd6ce0, L_000001b41abd6ce0;
LS_000001b41abd35b0_0_4 .concat [ 1 1 1 1], L_000001b41abd6ce0, L_000001b41abd6ce0, L_000001b41abd6ce0, L_000001b41abd6ce0;
LS_000001b41abd35b0_0_8 .concat [ 1 1 1 1], L_000001b41abd6ce0, L_000001b41abd6ce0, L_000001b41abd6ce0, L_000001b41abd6ce0;
LS_000001b41abd35b0_0_12 .concat [ 1 1 1 1], L_000001b41abd6ce0, L_000001b41abd6ce0, L_000001b41abd6ce0, L_000001b41abd6ce0;
LS_000001b41abd35b0_0_16 .concat [ 1 1 1 1], L_000001b41abd6ce0, L_000001b41abd6ce0, L_000001b41abd6ce0, L_000001b41abd6ce0;
LS_000001b41abd35b0_0_20 .concat [ 1 1 1 1], L_000001b41abd6ce0, L_000001b41abd6ce0, L_000001b41abd6ce0, L_000001b41abd6ce0;
LS_000001b41abd35b0_0_24 .concat [ 1 1 1 1], L_000001b41abd6ce0, L_000001b41abd6ce0, L_000001b41abd6ce0, L_000001b41abd6ce0;
LS_000001b41abd35b0_0_28 .concat [ 1 1 1 1], L_000001b41abd6ce0, L_000001b41abd6ce0, L_000001b41abd6ce0, L_000001b41abd6ce0;
LS_000001b41abd35b0_1_0 .concat [ 4 4 4 4], LS_000001b41abd35b0_0_0, LS_000001b41abd35b0_0_4, LS_000001b41abd35b0_0_8, LS_000001b41abd35b0_0_12;
LS_000001b41abd35b0_1_4 .concat [ 4 4 4 4], LS_000001b41abd35b0_0_16, LS_000001b41abd35b0_0_20, LS_000001b41abd35b0_0_24, LS_000001b41abd35b0_0_28;
L_000001b41abd35b0 .concat [ 16 16 0 0], LS_000001b41abd35b0_1_0, LS_000001b41abd35b0_1_4;
L_000001b41abd4410 .part L_000001b41abd0ef0, 0, 1;
LS_000001b41abd3fb0_0_0 .concat [ 1 1 1 1], L_000001b41abd6d50, L_000001b41abd6d50, L_000001b41abd6d50, L_000001b41abd6d50;
LS_000001b41abd3fb0_0_4 .concat [ 1 1 1 1], L_000001b41abd6d50, L_000001b41abd6d50, L_000001b41abd6d50, L_000001b41abd6d50;
LS_000001b41abd3fb0_0_8 .concat [ 1 1 1 1], L_000001b41abd6d50, L_000001b41abd6d50, L_000001b41abd6d50, L_000001b41abd6d50;
LS_000001b41abd3fb0_0_12 .concat [ 1 1 1 1], L_000001b41abd6d50, L_000001b41abd6d50, L_000001b41abd6d50, L_000001b41abd6d50;
LS_000001b41abd3fb0_0_16 .concat [ 1 1 1 1], L_000001b41abd6d50, L_000001b41abd6d50, L_000001b41abd6d50, L_000001b41abd6d50;
LS_000001b41abd3fb0_0_20 .concat [ 1 1 1 1], L_000001b41abd6d50, L_000001b41abd6d50, L_000001b41abd6d50, L_000001b41abd6d50;
LS_000001b41abd3fb0_0_24 .concat [ 1 1 1 1], L_000001b41abd6d50, L_000001b41abd6d50, L_000001b41abd6d50, L_000001b41abd6d50;
LS_000001b41abd3fb0_0_28 .concat [ 1 1 1 1], L_000001b41abd6d50, L_000001b41abd6d50, L_000001b41abd6d50, L_000001b41abd6d50;
LS_000001b41abd3fb0_1_0 .concat [ 4 4 4 4], LS_000001b41abd3fb0_0_0, LS_000001b41abd3fb0_0_4, LS_000001b41abd3fb0_0_8, LS_000001b41abd3fb0_0_12;
LS_000001b41abd3fb0_1_4 .concat [ 4 4 4 4], LS_000001b41abd3fb0_0_16, LS_000001b41abd3fb0_0_20, LS_000001b41abd3fb0_0_24, LS_000001b41abd3fb0_0_28;
L_000001b41abd3fb0 .concat [ 16 16 0 0], LS_000001b41abd3fb0_1_0, LS_000001b41abd3fb0_1_4;
L_000001b41abd2c50 .part L_000001b41abd0ef0, 1, 1;
LS_000001b41abd3150_0_0 .concat [ 1 1 1 1], L_000001b41abd6e30, L_000001b41abd6e30, L_000001b41abd6e30, L_000001b41abd6e30;
LS_000001b41abd3150_0_4 .concat [ 1 1 1 1], L_000001b41abd6e30, L_000001b41abd6e30, L_000001b41abd6e30, L_000001b41abd6e30;
LS_000001b41abd3150_0_8 .concat [ 1 1 1 1], L_000001b41abd6e30, L_000001b41abd6e30, L_000001b41abd6e30, L_000001b41abd6e30;
LS_000001b41abd3150_0_12 .concat [ 1 1 1 1], L_000001b41abd6e30, L_000001b41abd6e30, L_000001b41abd6e30, L_000001b41abd6e30;
LS_000001b41abd3150_0_16 .concat [ 1 1 1 1], L_000001b41abd6e30, L_000001b41abd6e30, L_000001b41abd6e30, L_000001b41abd6e30;
LS_000001b41abd3150_0_20 .concat [ 1 1 1 1], L_000001b41abd6e30, L_000001b41abd6e30, L_000001b41abd6e30, L_000001b41abd6e30;
LS_000001b41abd3150_0_24 .concat [ 1 1 1 1], L_000001b41abd6e30, L_000001b41abd6e30, L_000001b41abd6e30, L_000001b41abd6e30;
LS_000001b41abd3150_0_28 .concat [ 1 1 1 1], L_000001b41abd6e30, L_000001b41abd6e30, L_000001b41abd6e30, L_000001b41abd6e30;
LS_000001b41abd3150_1_0 .concat [ 4 4 4 4], LS_000001b41abd3150_0_0, LS_000001b41abd3150_0_4, LS_000001b41abd3150_0_8, LS_000001b41abd3150_0_12;
LS_000001b41abd3150_1_4 .concat [ 4 4 4 4], LS_000001b41abd3150_0_16, LS_000001b41abd3150_0_20, LS_000001b41abd3150_0_24, LS_000001b41abd3150_0_28;
L_000001b41abd3150 .concat [ 16 16 0 0], LS_000001b41abd3150_1_0, LS_000001b41abd3150_1_4;
L_000001b41abd3970 .part L_000001b41abd0ef0, 0, 1;
LS_000001b41abd31f0_0_0 .concat [ 1 1 1 1], L_000001b41abd3970, L_000001b41abd3970, L_000001b41abd3970, L_000001b41abd3970;
LS_000001b41abd31f0_0_4 .concat [ 1 1 1 1], L_000001b41abd3970, L_000001b41abd3970, L_000001b41abd3970, L_000001b41abd3970;
LS_000001b41abd31f0_0_8 .concat [ 1 1 1 1], L_000001b41abd3970, L_000001b41abd3970, L_000001b41abd3970, L_000001b41abd3970;
LS_000001b41abd31f0_0_12 .concat [ 1 1 1 1], L_000001b41abd3970, L_000001b41abd3970, L_000001b41abd3970, L_000001b41abd3970;
LS_000001b41abd31f0_0_16 .concat [ 1 1 1 1], L_000001b41abd3970, L_000001b41abd3970, L_000001b41abd3970, L_000001b41abd3970;
LS_000001b41abd31f0_0_20 .concat [ 1 1 1 1], L_000001b41abd3970, L_000001b41abd3970, L_000001b41abd3970, L_000001b41abd3970;
LS_000001b41abd31f0_0_24 .concat [ 1 1 1 1], L_000001b41abd3970, L_000001b41abd3970, L_000001b41abd3970, L_000001b41abd3970;
LS_000001b41abd31f0_0_28 .concat [ 1 1 1 1], L_000001b41abd3970, L_000001b41abd3970, L_000001b41abd3970, L_000001b41abd3970;
LS_000001b41abd31f0_1_0 .concat [ 4 4 4 4], LS_000001b41abd31f0_0_0, LS_000001b41abd31f0_0_4, LS_000001b41abd31f0_0_8, LS_000001b41abd31f0_0_12;
LS_000001b41abd31f0_1_4 .concat [ 4 4 4 4], LS_000001b41abd31f0_0_16, LS_000001b41abd31f0_0_20, LS_000001b41abd31f0_0_24, LS_000001b41abd31f0_0_28;
L_000001b41abd31f0 .concat [ 16 16 0 0], LS_000001b41abd31f0_1_0, LS_000001b41abd31f0_1_4;
L_000001b41abd3a10 .part L_000001b41abd0ef0, 1, 1;
LS_000001b41abd3ab0_0_0 .concat [ 1 1 1 1], L_000001b41abd3a10, L_000001b41abd3a10, L_000001b41abd3a10, L_000001b41abd3a10;
LS_000001b41abd3ab0_0_4 .concat [ 1 1 1 1], L_000001b41abd3a10, L_000001b41abd3a10, L_000001b41abd3a10, L_000001b41abd3a10;
LS_000001b41abd3ab0_0_8 .concat [ 1 1 1 1], L_000001b41abd3a10, L_000001b41abd3a10, L_000001b41abd3a10, L_000001b41abd3a10;
LS_000001b41abd3ab0_0_12 .concat [ 1 1 1 1], L_000001b41abd3a10, L_000001b41abd3a10, L_000001b41abd3a10, L_000001b41abd3a10;
LS_000001b41abd3ab0_0_16 .concat [ 1 1 1 1], L_000001b41abd3a10, L_000001b41abd3a10, L_000001b41abd3a10, L_000001b41abd3a10;
LS_000001b41abd3ab0_0_20 .concat [ 1 1 1 1], L_000001b41abd3a10, L_000001b41abd3a10, L_000001b41abd3a10, L_000001b41abd3a10;
LS_000001b41abd3ab0_0_24 .concat [ 1 1 1 1], L_000001b41abd3a10, L_000001b41abd3a10, L_000001b41abd3a10, L_000001b41abd3a10;
LS_000001b41abd3ab0_0_28 .concat [ 1 1 1 1], L_000001b41abd3a10, L_000001b41abd3a10, L_000001b41abd3a10, L_000001b41abd3a10;
LS_000001b41abd3ab0_1_0 .concat [ 4 4 4 4], LS_000001b41abd3ab0_0_0, LS_000001b41abd3ab0_0_4, LS_000001b41abd3ab0_0_8, LS_000001b41abd3ab0_0_12;
LS_000001b41abd3ab0_1_4 .concat [ 4 4 4 4], LS_000001b41abd3ab0_0_16, LS_000001b41abd3ab0_0_20, LS_000001b41abd3ab0_0_24, LS_000001b41abd3ab0_0_28;
L_000001b41abd3ab0 .concat [ 16 16 0 0], LS_000001b41abd3ab0_1_0, LS_000001b41abd3ab0_1_4;
L_000001b41abd4550 .part L_000001b41abd0ef0, 0, 1;
LS_000001b41abd2750_0_0 .concat [ 1 1 1 1], L_000001b41ab11300, L_000001b41ab11300, L_000001b41ab11300, L_000001b41ab11300;
LS_000001b41abd2750_0_4 .concat [ 1 1 1 1], L_000001b41ab11300, L_000001b41ab11300, L_000001b41ab11300, L_000001b41ab11300;
LS_000001b41abd2750_0_8 .concat [ 1 1 1 1], L_000001b41ab11300, L_000001b41ab11300, L_000001b41ab11300, L_000001b41ab11300;
LS_000001b41abd2750_0_12 .concat [ 1 1 1 1], L_000001b41ab11300, L_000001b41ab11300, L_000001b41ab11300, L_000001b41ab11300;
LS_000001b41abd2750_0_16 .concat [ 1 1 1 1], L_000001b41ab11300, L_000001b41ab11300, L_000001b41ab11300, L_000001b41ab11300;
LS_000001b41abd2750_0_20 .concat [ 1 1 1 1], L_000001b41ab11300, L_000001b41ab11300, L_000001b41ab11300, L_000001b41ab11300;
LS_000001b41abd2750_0_24 .concat [ 1 1 1 1], L_000001b41ab11300, L_000001b41ab11300, L_000001b41ab11300, L_000001b41ab11300;
LS_000001b41abd2750_0_28 .concat [ 1 1 1 1], L_000001b41ab11300, L_000001b41ab11300, L_000001b41ab11300, L_000001b41ab11300;
LS_000001b41abd2750_1_0 .concat [ 4 4 4 4], LS_000001b41abd2750_0_0, LS_000001b41abd2750_0_4, LS_000001b41abd2750_0_8, LS_000001b41abd2750_0_12;
LS_000001b41abd2750_1_4 .concat [ 4 4 4 4], LS_000001b41abd2750_0_16, LS_000001b41abd2750_0_20, LS_000001b41abd2750_0_24, LS_000001b41abd2750_0_28;
L_000001b41abd2750 .concat [ 16 16 0 0], LS_000001b41abd2750_1_0, LS_000001b41abd2750_1_4;
L_000001b41abd3290 .part L_000001b41abd0ef0, 1, 1;
LS_000001b41abd3330_0_0 .concat [ 1 1 1 1], L_000001b41abd3290, L_000001b41abd3290, L_000001b41abd3290, L_000001b41abd3290;
LS_000001b41abd3330_0_4 .concat [ 1 1 1 1], L_000001b41abd3290, L_000001b41abd3290, L_000001b41abd3290, L_000001b41abd3290;
LS_000001b41abd3330_0_8 .concat [ 1 1 1 1], L_000001b41abd3290, L_000001b41abd3290, L_000001b41abd3290, L_000001b41abd3290;
LS_000001b41abd3330_0_12 .concat [ 1 1 1 1], L_000001b41abd3290, L_000001b41abd3290, L_000001b41abd3290, L_000001b41abd3290;
LS_000001b41abd3330_0_16 .concat [ 1 1 1 1], L_000001b41abd3290, L_000001b41abd3290, L_000001b41abd3290, L_000001b41abd3290;
LS_000001b41abd3330_0_20 .concat [ 1 1 1 1], L_000001b41abd3290, L_000001b41abd3290, L_000001b41abd3290, L_000001b41abd3290;
LS_000001b41abd3330_0_24 .concat [ 1 1 1 1], L_000001b41abd3290, L_000001b41abd3290, L_000001b41abd3290, L_000001b41abd3290;
LS_000001b41abd3330_0_28 .concat [ 1 1 1 1], L_000001b41abd3290, L_000001b41abd3290, L_000001b41abd3290, L_000001b41abd3290;
LS_000001b41abd3330_1_0 .concat [ 4 4 4 4], LS_000001b41abd3330_0_0, LS_000001b41abd3330_0_4, LS_000001b41abd3330_0_8, LS_000001b41abd3330_0_12;
LS_000001b41abd3330_1_4 .concat [ 4 4 4 4], LS_000001b41abd3330_0_16, LS_000001b41abd3330_0_20, LS_000001b41abd3330_0_24, LS_000001b41abd3330_0_28;
L_000001b41abd3330 .concat [ 16 16 0 0], LS_000001b41abd3330_1_0, LS_000001b41abd3330_1_4;
L_000001b41abd3830 .part L_000001b41abd0ef0, 0, 1;
LS_000001b41abd33d0_0_0 .concat [ 1 1 1 1], L_000001b41abd3830, L_000001b41abd3830, L_000001b41abd3830, L_000001b41abd3830;
LS_000001b41abd33d0_0_4 .concat [ 1 1 1 1], L_000001b41abd3830, L_000001b41abd3830, L_000001b41abd3830, L_000001b41abd3830;
LS_000001b41abd33d0_0_8 .concat [ 1 1 1 1], L_000001b41abd3830, L_000001b41abd3830, L_000001b41abd3830, L_000001b41abd3830;
LS_000001b41abd33d0_0_12 .concat [ 1 1 1 1], L_000001b41abd3830, L_000001b41abd3830, L_000001b41abd3830, L_000001b41abd3830;
LS_000001b41abd33d0_0_16 .concat [ 1 1 1 1], L_000001b41abd3830, L_000001b41abd3830, L_000001b41abd3830, L_000001b41abd3830;
LS_000001b41abd33d0_0_20 .concat [ 1 1 1 1], L_000001b41abd3830, L_000001b41abd3830, L_000001b41abd3830, L_000001b41abd3830;
LS_000001b41abd33d0_0_24 .concat [ 1 1 1 1], L_000001b41abd3830, L_000001b41abd3830, L_000001b41abd3830, L_000001b41abd3830;
LS_000001b41abd33d0_0_28 .concat [ 1 1 1 1], L_000001b41abd3830, L_000001b41abd3830, L_000001b41abd3830, L_000001b41abd3830;
LS_000001b41abd33d0_1_0 .concat [ 4 4 4 4], LS_000001b41abd33d0_0_0, LS_000001b41abd33d0_0_4, LS_000001b41abd33d0_0_8, LS_000001b41abd33d0_0_12;
LS_000001b41abd33d0_1_4 .concat [ 4 4 4 4], LS_000001b41abd33d0_0_16, LS_000001b41abd33d0_0_20, LS_000001b41abd33d0_0_24, LS_000001b41abd33d0_0_28;
L_000001b41abd33d0 .concat [ 16 16 0 0], LS_000001b41abd33d0_1_0, LS_000001b41abd33d0_1_4;
S_000001b41ab9b3b0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001b41ab9b090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b41abd6ea0 .functor AND 32, L_000001b41abd35b0, L_000001b41abd3fb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b41ab9f080_0 .net "in1", 31 0, L_000001b41abd35b0;  1 drivers
v000001b41ab9eb80_0 .net "in2", 31 0, L_000001b41abd3fb0;  1 drivers
v000001b41ab9e900_0 .net "out", 31 0, L_000001b41abd6ea0;  alias, 1 drivers
S_000001b41ab9b220 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001b41ab9b090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b41abd6dc0 .functor AND 32, L_000001b41abd3150, L_000001b41abd31f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b41ab9f1c0_0 .net "in1", 31 0, L_000001b41abd3150;  1 drivers
v000001b41ab9e5e0_0 .net "in2", 31 0, L_000001b41abd31f0;  1 drivers
v000001b41ab9e720_0 .net "out", 31 0, L_000001b41abd6dc0;  alias, 1 drivers
S_000001b41ab9b540 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001b41ab9b090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b41abd6f10 .functor AND 32, L_000001b41abd3ab0, L_000001b41abd2750, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b41ab9eea0_0 .net "in1", 31 0, L_000001b41abd3ab0;  1 drivers
v000001b41ab9e7c0_0 .net "in2", 31 0, L_000001b41abd2750;  1 drivers
v000001b41ab9e9a0_0 .net "out", 31 0, L_000001b41abd6f10;  alias, 1 drivers
S_000001b41ab9ad70 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001b41ab9b090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b41ac3ae40 .functor AND 32, L_000001b41abd3330, L_000001b41abd33d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b41ab9eae0_0 .net "in1", 31 0, L_000001b41abd3330;  1 drivers
v000001b41ab9ecc0_0 .net "in2", 31 0, L_000001b41abd33d0;  1 drivers
v000001b41ab9ed60_0 .net "out", 31 0, L_000001b41ac3ae40;  alias, 1 drivers
S_000001b41ab9b6d0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001b41a9a0140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001b41ab29340 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001b41ac3a970 .functor NOT 1, L_000001b41abd2a70, C4<0>, C4<0>, C4<0>;
L_000001b41ac3a660 .functor NOT 1, L_000001b41abd2b10, C4<0>, C4<0>, C4<0>;
L_000001b41ac3b9a0 .functor NOT 1, L_000001b41abd36f0, C4<0>, C4<0>, C4<0>;
L_000001b41ac3a2e0 .functor NOT 1, L_000001b41abd3e70, C4<0>, C4<0>, C4<0>;
L_000001b41ac3b540 .functor AND 32, L_000001b41ac3acf0, v000001b41aba3840_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b41ac3a820 .functor AND 32, L_000001b41ac3a7b0, L_000001b41ac3bbd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b41ac3b380 .functor OR 32, L_000001b41ac3b540, L_000001b41ac3a820, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b41ac3a900 .functor AND 32, L_000001b41ac3baf0, v000001b41ab93d80_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b41ac3ac10 .functor OR 32, L_000001b41ac3b380, L_000001b41ac3a900, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b41ac3ac80 .functor AND 32, L_000001b41ac3a890, L_000001b41abd2110, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b41ac3ad60 .functor OR 32, L_000001b41ac3ac10, L_000001b41ac3ac80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b41ab9cf60_0 .net *"_ivl_1", 0 0, L_000001b41abd2a70;  1 drivers
v000001b41ab9db40_0 .net *"_ivl_13", 0 0, L_000001b41abd36f0;  1 drivers
v000001b41ab9d960_0 .net *"_ivl_14", 0 0, L_000001b41ac3b9a0;  1 drivers
v000001b41ab9d500_0 .net *"_ivl_19", 0 0, L_000001b41abd2cf0;  1 drivers
v000001b41ab9c920_0 .net *"_ivl_2", 0 0, L_000001b41ac3a970;  1 drivers
v000001b41ab9cc40_0 .net *"_ivl_23", 0 0, L_000001b41abd2d90;  1 drivers
v000001b41ab9c9c0_0 .net *"_ivl_27", 0 0, L_000001b41abd3e70;  1 drivers
v000001b41ab9dd20_0 .net *"_ivl_28", 0 0, L_000001b41ac3a2e0;  1 drivers
v000001b41ab9ce20_0 .net *"_ivl_33", 0 0, L_000001b41abd27f0;  1 drivers
v000001b41ab9d000_0 .net *"_ivl_37", 0 0, L_000001b41abd3790;  1 drivers
v000001b41ab9da00_0 .net *"_ivl_40", 31 0, L_000001b41ac3b540;  1 drivers
v000001b41ab9ddc0_0 .net *"_ivl_42", 31 0, L_000001b41ac3a820;  1 drivers
v000001b41ab9c560_0 .net *"_ivl_44", 31 0, L_000001b41ac3b380;  1 drivers
v000001b41ab9d8c0_0 .net *"_ivl_46", 31 0, L_000001b41ac3a900;  1 drivers
v000001b41ab9d0a0_0 .net *"_ivl_48", 31 0, L_000001b41ac3ac10;  1 drivers
v000001b41ab9d140_0 .net *"_ivl_50", 31 0, L_000001b41ac3ac80;  1 drivers
v000001b41ab9d1e0_0 .net *"_ivl_7", 0 0, L_000001b41abd2b10;  1 drivers
v000001b41ab9d320_0 .net *"_ivl_8", 0 0, L_000001b41ac3a660;  1 drivers
v000001b41ab9d3c0_0 .net "ina", 31 0, v000001b41aba3840_0;  alias, 1 drivers
v000001b41ab9daa0_0 .net "inb", 31 0, L_000001b41ac3bbd0;  alias, 1 drivers
v000001b41ab9e040_0 .net "inc", 31 0, v000001b41ab93d80_0;  alias, 1 drivers
v000001b41ab9dbe0_0 .net "ind", 31 0, L_000001b41abd2110;  alias, 1 drivers
v000001b41ab9b8e0_0 .net "out", 31 0, L_000001b41ac3ad60;  alias, 1 drivers
v000001b41ab9b980_0 .net "s0", 31 0, L_000001b41ac3acf0;  1 drivers
v000001b41ab9ba20_0 .net "s1", 31 0, L_000001b41ac3a7b0;  1 drivers
v000001b41ab9bac0_0 .net "s2", 31 0, L_000001b41ac3baf0;  1 drivers
v000001b41aba32a0_0 .net "s3", 31 0, L_000001b41ac3a890;  1 drivers
v000001b41aba3de0_0 .net "sel", 1 0, L_000001b41abcff50;  alias, 1 drivers
L_000001b41abd2a70 .part L_000001b41abcff50, 1, 1;
LS_000001b41abd3b50_0_0 .concat [ 1 1 1 1], L_000001b41ac3a970, L_000001b41ac3a970, L_000001b41ac3a970, L_000001b41ac3a970;
LS_000001b41abd3b50_0_4 .concat [ 1 1 1 1], L_000001b41ac3a970, L_000001b41ac3a970, L_000001b41ac3a970, L_000001b41ac3a970;
LS_000001b41abd3b50_0_8 .concat [ 1 1 1 1], L_000001b41ac3a970, L_000001b41ac3a970, L_000001b41ac3a970, L_000001b41ac3a970;
LS_000001b41abd3b50_0_12 .concat [ 1 1 1 1], L_000001b41ac3a970, L_000001b41ac3a970, L_000001b41ac3a970, L_000001b41ac3a970;
LS_000001b41abd3b50_0_16 .concat [ 1 1 1 1], L_000001b41ac3a970, L_000001b41ac3a970, L_000001b41ac3a970, L_000001b41ac3a970;
LS_000001b41abd3b50_0_20 .concat [ 1 1 1 1], L_000001b41ac3a970, L_000001b41ac3a970, L_000001b41ac3a970, L_000001b41ac3a970;
LS_000001b41abd3b50_0_24 .concat [ 1 1 1 1], L_000001b41ac3a970, L_000001b41ac3a970, L_000001b41ac3a970, L_000001b41ac3a970;
LS_000001b41abd3b50_0_28 .concat [ 1 1 1 1], L_000001b41ac3a970, L_000001b41ac3a970, L_000001b41ac3a970, L_000001b41ac3a970;
LS_000001b41abd3b50_1_0 .concat [ 4 4 4 4], LS_000001b41abd3b50_0_0, LS_000001b41abd3b50_0_4, LS_000001b41abd3b50_0_8, LS_000001b41abd3b50_0_12;
LS_000001b41abd3b50_1_4 .concat [ 4 4 4 4], LS_000001b41abd3b50_0_16, LS_000001b41abd3b50_0_20, LS_000001b41abd3b50_0_24, LS_000001b41abd3b50_0_28;
L_000001b41abd3b50 .concat [ 16 16 0 0], LS_000001b41abd3b50_1_0, LS_000001b41abd3b50_1_4;
L_000001b41abd2b10 .part L_000001b41abcff50, 0, 1;
LS_000001b41abd22f0_0_0 .concat [ 1 1 1 1], L_000001b41ac3a660, L_000001b41ac3a660, L_000001b41ac3a660, L_000001b41ac3a660;
LS_000001b41abd22f0_0_4 .concat [ 1 1 1 1], L_000001b41ac3a660, L_000001b41ac3a660, L_000001b41ac3a660, L_000001b41ac3a660;
LS_000001b41abd22f0_0_8 .concat [ 1 1 1 1], L_000001b41ac3a660, L_000001b41ac3a660, L_000001b41ac3a660, L_000001b41ac3a660;
LS_000001b41abd22f0_0_12 .concat [ 1 1 1 1], L_000001b41ac3a660, L_000001b41ac3a660, L_000001b41ac3a660, L_000001b41ac3a660;
LS_000001b41abd22f0_0_16 .concat [ 1 1 1 1], L_000001b41ac3a660, L_000001b41ac3a660, L_000001b41ac3a660, L_000001b41ac3a660;
LS_000001b41abd22f0_0_20 .concat [ 1 1 1 1], L_000001b41ac3a660, L_000001b41ac3a660, L_000001b41ac3a660, L_000001b41ac3a660;
LS_000001b41abd22f0_0_24 .concat [ 1 1 1 1], L_000001b41ac3a660, L_000001b41ac3a660, L_000001b41ac3a660, L_000001b41ac3a660;
LS_000001b41abd22f0_0_28 .concat [ 1 1 1 1], L_000001b41ac3a660, L_000001b41ac3a660, L_000001b41ac3a660, L_000001b41ac3a660;
LS_000001b41abd22f0_1_0 .concat [ 4 4 4 4], LS_000001b41abd22f0_0_0, LS_000001b41abd22f0_0_4, LS_000001b41abd22f0_0_8, LS_000001b41abd22f0_0_12;
LS_000001b41abd22f0_1_4 .concat [ 4 4 4 4], LS_000001b41abd22f0_0_16, LS_000001b41abd22f0_0_20, LS_000001b41abd22f0_0_24, LS_000001b41abd22f0_0_28;
L_000001b41abd22f0 .concat [ 16 16 0 0], LS_000001b41abd22f0_1_0, LS_000001b41abd22f0_1_4;
L_000001b41abd36f0 .part L_000001b41abcff50, 1, 1;
LS_000001b41abd3d30_0_0 .concat [ 1 1 1 1], L_000001b41ac3b9a0, L_000001b41ac3b9a0, L_000001b41ac3b9a0, L_000001b41ac3b9a0;
LS_000001b41abd3d30_0_4 .concat [ 1 1 1 1], L_000001b41ac3b9a0, L_000001b41ac3b9a0, L_000001b41ac3b9a0, L_000001b41ac3b9a0;
LS_000001b41abd3d30_0_8 .concat [ 1 1 1 1], L_000001b41ac3b9a0, L_000001b41ac3b9a0, L_000001b41ac3b9a0, L_000001b41ac3b9a0;
LS_000001b41abd3d30_0_12 .concat [ 1 1 1 1], L_000001b41ac3b9a0, L_000001b41ac3b9a0, L_000001b41ac3b9a0, L_000001b41ac3b9a0;
LS_000001b41abd3d30_0_16 .concat [ 1 1 1 1], L_000001b41ac3b9a0, L_000001b41ac3b9a0, L_000001b41ac3b9a0, L_000001b41ac3b9a0;
LS_000001b41abd3d30_0_20 .concat [ 1 1 1 1], L_000001b41ac3b9a0, L_000001b41ac3b9a0, L_000001b41ac3b9a0, L_000001b41ac3b9a0;
LS_000001b41abd3d30_0_24 .concat [ 1 1 1 1], L_000001b41ac3b9a0, L_000001b41ac3b9a0, L_000001b41ac3b9a0, L_000001b41ac3b9a0;
LS_000001b41abd3d30_0_28 .concat [ 1 1 1 1], L_000001b41ac3b9a0, L_000001b41ac3b9a0, L_000001b41ac3b9a0, L_000001b41ac3b9a0;
LS_000001b41abd3d30_1_0 .concat [ 4 4 4 4], LS_000001b41abd3d30_0_0, LS_000001b41abd3d30_0_4, LS_000001b41abd3d30_0_8, LS_000001b41abd3d30_0_12;
LS_000001b41abd3d30_1_4 .concat [ 4 4 4 4], LS_000001b41abd3d30_0_16, LS_000001b41abd3d30_0_20, LS_000001b41abd3d30_0_24, LS_000001b41abd3d30_0_28;
L_000001b41abd3d30 .concat [ 16 16 0 0], LS_000001b41abd3d30_1_0, LS_000001b41abd3d30_1_4;
L_000001b41abd2cf0 .part L_000001b41abcff50, 0, 1;
LS_000001b41abd3dd0_0_0 .concat [ 1 1 1 1], L_000001b41abd2cf0, L_000001b41abd2cf0, L_000001b41abd2cf0, L_000001b41abd2cf0;
LS_000001b41abd3dd0_0_4 .concat [ 1 1 1 1], L_000001b41abd2cf0, L_000001b41abd2cf0, L_000001b41abd2cf0, L_000001b41abd2cf0;
LS_000001b41abd3dd0_0_8 .concat [ 1 1 1 1], L_000001b41abd2cf0, L_000001b41abd2cf0, L_000001b41abd2cf0, L_000001b41abd2cf0;
LS_000001b41abd3dd0_0_12 .concat [ 1 1 1 1], L_000001b41abd2cf0, L_000001b41abd2cf0, L_000001b41abd2cf0, L_000001b41abd2cf0;
LS_000001b41abd3dd0_0_16 .concat [ 1 1 1 1], L_000001b41abd2cf0, L_000001b41abd2cf0, L_000001b41abd2cf0, L_000001b41abd2cf0;
LS_000001b41abd3dd0_0_20 .concat [ 1 1 1 1], L_000001b41abd2cf0, L_000001b41abd2cf0, L_000001b41abd2cf0, L_000001b41abd2cf0;
LS_000001b41abd3dd0_0_24 .concat [ 1 1 1 1], L_000001b41abd2cf0, L_000001b41abd2cf0, L_000001b41abd2cf0, L_000001b41abd2cf0;
LS_000001b41abd3dd0_0_28 .concat [ 1 1 1 1], L_000001b41abd2cf0, L_000001b41abd2cf0, L_000001b41abd2cf0, L_000001b41abd2cf0;
LS_000001b41abd3dd0_1_0 .concat [ 4 4 4 4], LS_000001b41abd3dd0_0_0, LS_000001b41abd3dd0_0_4, LS_000001b41abd3dd0_0_8, LS_000001b41abd3dd0_0_12;
LS_000001b41abd3dd0_1_4 .concat [ 4 4 4 4], LS_000001b41abd3dd0_0_16, LS_000001b41abd3dd0_0_20, LS_000001b41abd3dd0_0_24, LS_000001b41abd3dd0_0_28;
L_000001b41abd3dd0 .concat [ 16 16 0 0], LS_000001b41abd3dd0_1_0, LS_000001b41abd3dd0_1_4;
L_000001b41abd2d90 .part L_000001b41abcff50, 1, 1;
LS_000001b41abd45f0_0_0 .concat [ 1 1 1 1], L_000001b41abd2d90, L_000001b41abd2d90, L_000001b41abd2d90, L_000001b41abd2d90;
LS_000001b41abd45f0_0_4 .concat [ 1 1 1 1], L_000001b41abd2d90, L_000001b41abd2d90, L_000001b41abd2d90, L_000001b41abd2d90;
LS_000001b41abd45f0_0_8 .concat [ 1 1 1 1], L_000001b41abd2d90, L_000001b41abd2d90, L_000001b41abd2d90, L_000001b41abd2d90;
LS_000001b41abd45f0_0_12 .concat [ 1 1 1 1], L_000001b41abd2d90, L_000001b41abd2d90, L_000001b41abd2d90, L_000001b41abd2d90;
LS_000001b41abd45f0_0_16 .concat [ 1 1 1 1], L_000001b41abd2d90, L_000001b41abd2d90, L_000001b41abd2d90, L_000001b41abd2d90;
LS_000001b41abd45f0_0_20 .concat [ 1 1 1 1], L_000001b41abd2d90, L_000001b41abd2d90, L_000001b41abd2d90, L_000001b41abd2d90;
LS_000001b41abd45f0_0_24 .concat [ 1 1 1 1], L_000001b41abd2d90, L_000001b41abd2d90, L_000001b41abd2d90, L_000001b41abd2d90;
LS_000001b41abd45f0_0_28 .concat [ 1 1 1 1], L_000001b41abd2d90, L_000001b41abd2d90, L_000001b41abd2d90, L_000001b41abd2d90;
LS_000001b41abd45f0_1_0 .concat [ 4 4 4 4], LS_000001b41abd45f0_0_0, LS_000001b41abd45f0_0_4, LS_000001b41abd45f0_0_8, LS_000001b41abd45f0_0_12;
LS_000001b41abd45f0_1_4 .concat [ 4 4 4 4], LS_000001b41abd45f0_0_16, LS_000001b41abd45f0_0_20, LS_000001b41abd45f0_0_24, LS_000001b41abd45f0_0_28;
L_000001b41abd45f0 .concat [ 16 16 0 0], LS_000001b41abd45f0_1_0, LS_000001b41abd45f0_1_4;
L_000001b41abd3e70 .part L_000001b41abcff50, 0, 1;
LS_000001b41abd3f10_0_0 .concat [ 1 1 1 1], L_000001b41ac3a2e0, L_000001b41ac3a2e0, L_000001b41ac3a2e0, L_000001b41ac3a2e0;
LS_000001b41abd3f10_0_4 .concat [ 1 1 1 1], L_000001b41ac3a2e0, L_000001b41ac3a2e0, L_000001b41ac3a2e0, L_000001b41ac3a2e0;
LS_000001b41abd3f10_0_8 .concat [ 1 1 1 1], L_000001b41ac3a2e0, L_000001b41ac3a2e0, L_000001b41ac3a2e0, L_000001b41ac3a2e0;
LS_000001b41abd3f10_0_12 .concat [ 1 1 1 1], L_000001b41ac3a2e0, L_000001b41ac3a2e0, L_000001b41ac3a2e0, L_000001b41ac3a2e0;
LS_000001b41abd3f10_0_16 .concat [ 1 1 1 1], L_000001b41ac3a2e0, L_000001b41ac3a2e0, L_000001b41ac3a2e0, L_000001b41ac3a2e0;
LS_000001b41abd3f10_0_20 .concat [ 1 1 1 1], L_000001b41ac3a2e0, L_000001b41ac3a2e0, L_000001b41ac3a2e0, L_000001b41ac3a2e0;
LS_000001b41abd3f10_0_24 .concat [ 1 1 1 1], L_000001b41ac3a2e0, L_000001b41ac3a2e0, L_000001b41ac3a2e0, L_000001b41ac3a2e0;
LS_000001b41abd3f10_0_28 .concat [ 1 1 1 1], L_000001b41ac3a2e0, L_000001b41ac3a2e0, L_000001b41ac3a2e0, L_000001b41ac3a2e0;
LS_000001b41abd3f10_1_0 .concat [ 4 4 4 4], LS_000001b41abd3f10_0_0, LS_000001b41abd3f10_0_4, LS_000001b41abd3f10_0_8, LS_000001b41abd3f10_0_12;
LS_000001b41abd3f10_1_4 .concat [ 4 4 4 4], LS_000001b41abd3f10_0_16, LS_000001b41abd3f10_0_20, LS_000001b41abd3f10_0_24, LS_000001b41abd3f10_0_28;
L_000001b41abd3f10 .concat [ 16 16 0 0], LS_000001b41abd3f10_1_0, LS_000001b41abd3f10_1_4;
L_000001b41abd27f0 .part L_000001b41abcff50, 1, 1;
LS_000001b41abd4690_0_0 .concat [ 1 1 1 1], L_000001b41abd27f0, L_000001b41abd27f0, L_000001b41abd27f0, L_000001b41abd27f0;
LS_000001b41abd4690_0_4 .concat [ 1 1 1 1], L_000001b41abd27f0, L_000001b41abd27f0, L_000001b41abd27f0, L_000001b41abd27f0;
LS_000001b41abd4690_0_8 .concat [ 1 1 1 1], L_000001b41abd27f0, L_000001b41abd27f0, L_000001b41abd27f0, L_000001b41abd27f0;
LS_000001b41abd4690_0_12 .concat [ 1 1 1 1], L_000001b41abd27f0, L_000001b41abd27f0, L_000001b41abd27f0, L_000001b41abd27f0;
LS_000001b41abd4690_0_16 .concat [ 1 1 1 1], L_000001b41abd27f0, L_000001b41abd27f0, L_000001b41abd27f0, L_000001b41abd27f0;
LS_000001b41abd4690_0_20 .concat [ 1 1 1 1], L_000001b41abd27f0, L_000001b41abd27f0, L_000001b41abd27f0, L_000001b41abd27f0;
LS_000001b41abd4690_0_24 .concat [ 1 1 1 1], L_000001b41abd27f0, L_000001b41abd27f0, L_000001b41abd27f0, L_000001b41abd27f0;
LS_000001b41abd4690_0_28 .concat [ 1 1 1 1], L_000001b41abd27f0, L_000001b41abd27f0, L_000001b41abd27f0, L_000001b41abd27f0;
LS_000001b41abd4690_1_0 .concat [ 4 4 4 4], LS_000001b41abd4690_0_0, LS_000001b41abd4690_0_4, LS_000001b41abd4690_0_8, LS_000001b41abd4690_0_12;
LS_000001b41abd4690_1_4 .concat [ 4 4 4 4], LS_000001b41abd4690_0_16, LS_000001b41abd4690_0_20, LS_000001b41abd4690_0_24, LS_000001b41abd4690_0_28;
L_000001b41abd4690 .concat [ 16 16 0 0], LS_000001b41abd4690_1_0, LS_000001b41abd4690_1_4;
L_000001b41abd3790 .part L_000001b41abcff50, 0, 1;
LS_000001b41abd4730_0_0 .concat [ 1 1 1 1], L_000001b41abd3790, L_000001b41abd3790, L_000001b41abd3790, L_000001b41abd3790;
LS_000001b41abd4730_0_4 .concat [ 1 1 1 1], L_000001b41abd3790, L_000001b41abd3790, L_000001b41abd3790, L_000001b41abd3790;
LS_000001b41abd4730_0_8 .concat [ 1 1 1 1], L_000001b41abd3790, L_000001b41abd3790, L_000001b41abd3790, L_000001b41abd3790;
LS_000001b41abd4730_0_12 .concat [ 1 1 1 1], L_000001b41abd3790, L_000001b41abd3790, L_000001b41abd3790, L_000001b41abd3790;
LS_000001b41abd4730_0_16 .concat [ 1 1 1 1], L_000001b41abd3790, L_000001b41abd3790, L_000001b41abd3790, L_000001b41abd3790;
LS_000001b41abd4730_0_20 .concat [ 1 1 1 1], L_000001b41abd3790, L_000001b41abd3790, L_000001b41abd3790, L_000001b41abd3790;
LS_000001b41abd4730_0_24 .concat [ 1 1 1 1], L_000001b41abd3790, L_000001b41abd3790, L_000001b41abd3790, L_000001b41abd3790;
LS_000001b41abd4730_0_28 .concat [ 1 1 1 1], L_000001b41abd3790, L_000001b41abd3790, L_000001b41abd3790, L_000001b41abd3790;
LS_000001b41abd4730_1_0 .concat [ 4 4 4 4], LS_000001b41abd4730_0_0, LS_000001b41abd4730_0_4, LS_000001b41abd4730_0_8, LS_000001b41abd4730_0_12;
LS_000001b41abd4730_1_4 .concat [ 4 4 4 4], LS_000001b41abd4730_0_16, LS_000001b41abd4730_0_20, LS_000001b41abd4730_0_24, LS_000001b41abd4730_0_28;
L_000001b41abd4730 .concat [ 16 16 0 0], LS_000001b41abd4730_1_0, LS_000001b41abd4730_1_4;
S_000001b41ab9a8c0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001b41ab9b6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b41ac3acf0 .functor AND 32, L_000001b41abd3b50, L_000001b41abd22f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b41ab9d780_0 .net "in1", 31 0, L_000001b41abd3b50;  1 drivers
v000001b41ab9d820_0 .net "in2", 31 0, L_000001b41abd22f0;  1 drivers
v000001b41ab9bfc0_0 .net "out", 31 0, L_000001b41ac3acf0;  alias, 1 drivers
S_000001b41ab9aa50 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001b41ab9b6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b41ac3a7b0 .functor AND 32, L_000001b41abd3d30, L_000001b41abd3dd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b41ab9c740_0 .net "in1", 31 0, L_000001b41abd3d30;  1 drivers
v000001b41ab9c7e0_0 .net "in2", 31 0, L_000001b41abd3dd0;  1 drivers
v000001b41ab9cce0_0 .net "out", 31 0, L_000001b41ac3a7b0;  alias, 1 drivers
S_000001b41ab9abe0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001b41ab9b6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b41ac3baf0 .functor AND 32, L_000001b41abd45f0, L_000001b41abd3f10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b41ab9cb00_0 .net "in1", 31 0, L_000001b41abd45f0;  1 drivers
v000001b41ab9d640_0 .net "in2", 31 0, L_000001b41abd3f10;  1 drivers
v000001b41ab9dfa0_0 .net "out", 31 0, L_000001b41ac3baf0;  alias, 1 drivers
S_000001b41aba00b0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001b41ab9b6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b41ac3a890 .functor AND 32, L_000001b41abd4690, L_000001b41abd4730, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b41ab9cba0_0 .net "in1", 31 0, L_000001b41abd4690;  1 drivers
v000001b41ab9c2e0_0 .net "in2", 31 0, L_000001b41abd4730;  1 drivers
v000001b41ab9c4c0_0 .net "out", 31 0, L_000001b41ac3a890;  alias, 1 drivers
S_000001b41aba0a10 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001b41ab4cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001b41aba58b0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b41aba58e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b41aba5920 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b41aba5958 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b41aba5990 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b41aba59c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b41aba5a00 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b41aba5a38 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b41aba5a70 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b41aba5aa8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b41aba5ae0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b41aba5b18 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b41aba5b50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b41aba5b88 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b41aba5bc0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b41aba5bf8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b41aba5c30 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b41aba5c68 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b41aba5ca0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b41aba5cd8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b41aba5d10 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b41aba5d48 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b41aba5d80 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b41aba5db8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b41aba5df0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b41aba2da0_0 .var "EX1_PC", 31 0;
v000001b41aba2260_0 .var "EX1_PFC", 31 0;
v000001b41aba3fc0_0 .var "EX1_forward_to_B", 31 0;
v000001b41aba24e0_0 .var "EX1_is_beq", 0 0;
v000001b41aba2b20_0 .var "EX1_is_bne", 0 0;
v000001b41aba3160_0 .var "EX1_is_jal", 0 0;
v000001b41aba1ea0_0 .var "EX1_is_jr", 0 0;
v000001b41aba2580_0 .var "EX1_is_oper2_immed", 0 0;
v000001b41aba28a0_0 .var "EX1_memread", 0 0;
v000001b41aba1c20_0 .var "EX1_memwrite", 0 0;
v000001b41aba3700_0 .var "EX1_opcode", 11 0;
v000001b41aba2940_0 .var "EX1_predicted", 0 0;
v000001b41aba29e0_0 .var "EX1_rd_ind", 4 0;
v000001b41aba1fe0_0 .var "EX1_rd_indzero", 0 0;
v000001b41aba3c00_0 .var "EX1_regwrite", 0 0;
v000001b41aba2080_0 .var "EX1_rs1", 31 0;
v000001b41aba2620_0 .var "EX1_rs1_ind", 4 0;
v000001b41aba3840_0 .var "EX1_rs2", 31 0;
v000001b41aba2120_0 .var "EX1_rs2_ind", 4 0;
v000001b41aba26c0_0 .net "FLUSH", 0 0, v000001b41aba8f30_0;  alias, 1 drivers
v000001b41aba38e0_0 .net "ID_PC", 31 0, v000001b41aba6ff0_0;  alias, 1 drivers
v000001b41aba3b60_0 .net "ID_PFC_to_EX", 31 0, L_000001b41abcfcd0;  alias, 1 drivers
v000001b41aba2ee0_0 .net "ID_forward_to_B", 31 0, L_000001b41abd1990;  alias, 1 drivers
v000001b41aba3f20_0 .net "ID_is_beq", 0 0, L_000001b41abd09f0;  alias, 1 drivers
v000001b41aba3ac0_0 .net "ID_is_bne", 0 0, L_000001b41abd0a90;  alias, 1 drivers
v000001b41aba3980_0 .net "ID_is_jal", 0 0, L_000001b41abd21b0;  alias, 1 drivers
v000001b41aba3d40_0 .net "ID_is_jr", 0 0, L_000001b41abd0b30;  alias, 1 drivers
v000001b41aba3a20_0 .net "ID_is_oper2_immed", 0 0, L_000001b41abd5460;  alias, 1 drivers
v000001b41aba2bc0_0 .net "ID_memread", 0 0, L_000001b41abd2570;  alias, 1 drivers
v000001b41aba2760_0 .net "ID_memwrite", 0 0, L_000001b41abd2e30;  alias, 1 drivers
v000001b41aba4060_0 .net "ID_opcode", 11 0, v000001b41abbb380_0;  alias, 1 drivers
v000001b41aba21c0_0 .net "ID_predicted", 0 0, v000001b41aba9cf0_0;  alias, 1 drivers
v000001b41aba2f80_0 .net "ID_rd_ind", 4 0, v000001b41abbc1e0_0;  alias, 1 drivers
v000001b41aba33e0_0 .net "ID_rd_indzero", 0 0, L_000001b41abd2250;  1 drivers
v000001b41aba1900_0 .net "ID_regwrite", 0 0, L_000001b41abd2890;  alias, 1 drivers
v000001b41aba3020_0 .net "ID_rs1", 31 0, v000001b41abadf30_0;  alias, 1 drivers
v000001b41aba2800_0 .net "ID_rs1_ind", 4 0, v000001b41abbc140_0;  alias, 1 drivers
v000001b41aba19a0_0 .net "ID_rs2", 31 0, v000001b41abae070_0;  alias, 1 drivers
v000001b41aba1e00_0 .net "ID_rs2_ind", 4 0, v000001b41abbb4c0_0;  alias, 1 drivers
v000001b41aba2c60_0 .net "clk", 0 0, L_000001b41abd5af0;  1 drivers
v000001b41aba3200_0 .net "rst", 0 0, v000001b41abcf690_0;  alias, 1 drivers
E_000001b41ab29380 .event posedge, v000001b41ab940a0_0, v000001b41aba2c60_0;
S_000001b41aba0ba0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001b41ab4cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001b41aba5e30 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b41aba5e68 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b41aba5ea0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b41aba5ed8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b41aba5f10 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b41aba5f48 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b41aba5f80 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b41aba5fb8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b41aba5ff0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b41aba6028 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b41aba6060 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b41aba6098 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b41aba60d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b41aba6108 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b41aba6140 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b41aba6178 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b41aba61b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b41aba61e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b41aba6220 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b41aba6258 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b41aba6290 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b41aba62c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b41aba6300 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b41aba6338 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b41aba6370 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b41aba3480_0 .net "EX1_ALU_OPER1", 31 0, L_000001b41abd6f80;  alias, 1 drivers
v000001b41aba3520_0 .net "EX1_ALU_OPER2", 31 0, L_000001b41ac3b000;  alias, 1 drivers
v000001b41aba1a40_0 .net "EX1_PC", 31 0, v000001b41aba2da0_0;  alias, 1 drivers
v000001b41aba1cc0_0 .net "EX1_PFC_to_IF", 31 0, L_000001b41abd3bf0;  alias, 1 drivers
v000001b41aba1d60_0 .net "EX1_forward_to_B", 31 0, v000001b41aba3fc0_0;  alias, 1 drivers
v000001b41aba4920_0 .net "EX1_is_beq", 0 0, v000001b41aba24e0_0;  alias, 1 drivers
v000001b41aba4240_0 .net "EX1_is_bne", 0 0, v000001b41aba2b20_0;  alias, 1 drivers
v000001b41aba5280_0 .net "EX1_is_jal", 0 0, v000001b41aba3160_0;  alias, 1 drivers
v000001b41aba49c0_0 .net "EX1_is_jr", 0 0, v000001b41aba1ea0_0;  alias, 1 drivers
v000001b41aba4a60_0 .net "EX1_is_oper2_immed", 0 0, v000001b41aba2580_0;  alias, 1 drivers
v000001b41aba4e20_0 .net "EX1_memread", 0 0, v000001b41aba28a0_0;  alias, 1 drivers
v000001b41aba4880_0 .net "EX1_memwrite", 0 0, v000001b41aba1c20_0;  alias, 1 drivers
v000001b41aba4c40_0 .net "EX1_opcode", 11 0, v000001b41aba3700_0;  alias, 1 drivers
v000001b41aba53c0_0 .net "EX1_predicted", 0 0, v000001b41aba2940_0;  alias, 1 drivers
v000001b41aba4ce0_0 .net "EX1_rd_ind", 4 0, v000001b41aba29e0_0;  alias, 1 drivers
v000001b41aba5780_0 .net "EX1_rd_indzero", 0 0, v000001b41aba1fe0_0;  alias, 1 drivers
v000001b41aba51e0_0 .net "EX1_regwrite", 0 0, v000001b41aba3c00_0;  alias, 1 drivers
v000001b41aba4b00_0 .net "EX1_rs1", 31 0, v000001b41aba2080_0;  alias, 1 drivers
v000001b41aba4d80_0 .net "EX1_rs1_ind", 4 0, v000001b41aba2620_0;  alias, 1 drivers
v000001b41aba41a0_0 .net "EX1_rs2_ind", 4 0, v000001b41aba2120_0;  alias, 1 drivers
v000001b41aba46a0_0 .net "EX1_rs2_out", 31 0, L_000001b41ac3ad60;  alias, 1 drivers
v000001b41aba4ba0_0 .var "EX2_ALU_OPER1", 31 0;
v000001b41aba5460_0 .var "EX2_ALU_OPER2", 31 0;
v000001b41aba4100_0 .var "EX2_PC", 31 0;
v000001b41aba4ec0_0 .var "EX2_PFC_to_IF", 31 0;
v000001b41aba4740_0 .var "EX2_forward_to_B", 31 0;
v000001b41aba50a0_0 .var "EX2_is_beq", 0 0;
v000001b41aba4f60_0 .var "EX2_is_bne", 0 0;
v000001b41aba5000_0 .var "EX2_is_jal", 0 0;
v000001b41aba4420_0 .var "EX2_is_jr", 0 0;
v000001b41aba5500_0 .var "EX2_is_oper2_immed", 0 0;
v000001b41aba5140_0 .var "EX2_memread", 0 0;
v000001b41aba4380_0 .var "EX2_memwrite", 0 0;
v000001b41aba5320_0 .var "EX2_opcode", 11 0;
v000001b41aba55a0_0 .var "EX2_predicted", 0 0;
v000001b41aba5640_0 .var "EX2_rd_ind", 4 0;
v000001b41aba56e0_0 .var "EX2_rd_indzero", 0 0;
v000001b41aba42e0_0 .var "EX2_regwrite", 0 0;
v000001b41aba44c0_0 .var "EX2_rs1", 31 0;
v000001b41aba4560_0 .var "EX2_rs1_ind", 4 0;
v000001b41aba4600_0 .var "EX2_rs2_ind", 4 0;
v000001b41aba47e0_0 .var "EX2_rs2_out", 31 0;
v000001b41aba9930_0 .net "FLUSH", 0 0, v000001b41abaaf10_0;  alias, 1 drivers
v000001b41aba9a70_0 .net "clk", 0 0, L_000001b41ac3a350;  1 drivers
v000001b41abab370_0 .net "rst", 0 0, v000001b41abcf690_0;  alias, 1 drivers
E_000001b41ab29700 .event posedge, v000001b41ab940a0_0, v000001b41aba9a70_0;
S_000001b41aba1370 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001b41ab4cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001b41abae3c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b41abae3f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b41abae430 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b41abae468 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b41abae4a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b41abae4d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b41abae510 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b41abae548 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b41abae580 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b41abae5b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b41abae5f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b41abae628 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b41abae660 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b41abae698 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b41abae6d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b41abae708 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b41abae740 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b41abae778 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b41abae7b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b41abae7e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b41abae820 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b41abae858 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b41abae890 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b41abae8c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b41abae900 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b41abd5540 .functor OR 1, L_000001b41abd09f0, L_000001b41abd0a90, C4<0>, C4<0>;
L_000001b41abd5d90 .functor AND 1, L_000001b41abd5540, L_000001b41abd62d0, C4<1>, C4<1>;
L_000001b41abd6960 .functor OR 1, L_000001b41abd09f0, L_000001b41abd0a90, C4<0>, C4<0>;
L_000001b41abd5fc0 .functor AND 1, L_000001b41abd6960, L_000001b41abd62d0, C4<1>, C4<1>;
L_000001b41abd58c0 .functor OR 1, L_000001b41abd09f0, L_000001b41abd0a90, C4<0>, C4<0>;
L_000001b41abd6030 .functor AND 1, L_000001b41abd58c0, v000001b41aba9cf0_0, C4<1>, C4<1>;
v000001b41aba73b0_0 .net "EX1_memread", 0 0, v000001b41aba28a0_0;  alias, 1 drivers
v000001b41aba6550_0 .net "EX1_opcode", 11 0, v000001b41aba3700_0;  alias, 1 drivers
v000001b41aba8210_0 .net "EX1_rd_ind", 4 0, v000001b41aba29e0_0;  alias, 1 drivers
v000001b41aba7450_0 .net "EX1_rd_indzero", 0 0, v000001b41aba1fe0_0;  alias, 1 drivers
v000001b41aba82b0_0 .net "EX2_memread", 0 0, v000001b41aba5140_0;  alias, 1 drivers
v000001b41aba7b30_0 .net "EX2_opcode", 11 0, v000001b41aba5320_0;  alias, 1 drivers
v000001b41aba6af0_0 .net "EX2_rd_ind", 4 0, v000001b41aba5640_0;  alias, 1 drivers
v000001b41aba8710_0 .net "EX2_rd_indzero", 0 0, v000001b41aba56e0_0;  alias, 1 drivers
v000001b41aba6a50_0 .net "ID_EX1_flush", 0 0, v000001b41aba8f30_0;  alias, 1 drivers
v000001b41aba6f50_0 .net "ID_EX2_flush", 0 0, v000001b41abaaf10_0;  alias, 1 drivers
v000001b41aba6730_0 .net "ID_is_beq", 0 0, L_000001b41abd09f0;  alias, 1 drivers
v000001b41aba8350_0 .net "ID_is_bne", 0 0, L_000001b41abd0a90;  alias, 1 drivers
v000001b41aba7270_0 .net "ID_is_j", 0 0, L_000001b41abd3010;  alias, 1 drivers
v000001b41aba65f0_0 .net "ID_is_jal", 0 0, L_000001b41abd21b0;  alias, 1 drivers
v000001b41aba71d0_0 .net "ID_is_jr", 0 0, L_000001b41abd0b30;  alias, 1 drivers
v000001b41aba8170_0 .net "ID_opcode", 11 0, v000001b41abbb380_0;  alias, 1 drivers
v000001b41aba7810_0 .net "ID_rs1_ind", 4 0, v000001b41abbc140_0;  alias, 1 drivers
v000001b41aba8490_0 .net "ID_rs2_ind", 4 0, v000001b41abbb4c0_0;  alias, 1 drivers
v000001b41aba7090_0 .net "IF_ID_flush", 0 0, v000001b41ababa50_0;  alias, 1 drivers
v000001b41aba8990_0 .net "IF_ID_write", 0 0, v000001b41abad710_0;  alias, 1 drivers
v000001b41aba85d0_0 .net "PC_src", 2 0, L_000001b41abd1f30;  alias, 1 drivers
v000001b41aba8030_0 .net "PFC_to_EX", 31 0, L_000001b41abcfcd0;  alias, 1 drivers
v000001b41aba78b0_0 .net "PFC_to_IF", 31 0, L_000001b41abd03b0;  alias, 1 drivers
v000001b41aba8530_0 .net "WB_rd_ind", 4 0, v000001b41abbebc0_0;  alias, 1 drivers
v000001b41aba8b70_0 .net "Wrong_prediction", 0 0, L_000001b41ac3bd90;  alias, 1 drivers
v000001b41aba6910_0 .net *"_ivl_11", 0 0, L_000001b41abd5fc0;  1 drivers
v000001b41aba69b0_0 .net *"_ivl_13", 9 0, L_000001b41abcfaf0;  1 drivers
v000001b41aba7630_0 .net *"_ivl_15", 9 0, L_000001b41abd1a30;  1 drivers
v000001b41aba6870_0 .net *"_ivl_16", 9 0, L_000001b41abd0770;  1 drivers
v000001b41aba7950_0 .net *"_ivl_19", 9 0, L_000001b41abd1ad0;  1 drivers
v000001b41aba79f0_0 .net *"_ivl_20", 9 0, L_000001b41abd0c70;  1 drivers
v000001b41aba7ef0_0 .net *"_ivl_25", 0 0, L_000001b41abd58c0;  1 drivers
v000001b41aba8670_0 .net *"_ivl_27", 0 0, L_000001b41abd6030;  1 drivers
v000001b41aba7a90_0 .net *"_ivl_29", 9 0, L_000001b41abd0310;  1 drivers
v000001b41aba6410_0 .net *"_ivl_3", 0 0, L_000001b41abd5540;  1 drivers
L_000001b41abf01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001b41aba7bd0_0 .net/2u *"_ivl_30", 9 0, L_000001b41abf01f0;  1 drivers
v000001b41aba7130_0 .net *"_ivl_32", 9 0, L_000001b41abcfc30;  1 drivers
v000001b41aba64b0_0 .net *"_ivl_35", 9 0, L_000001b41abd0450;  1 drivers
v000001b41aba7d10_0 .net *"_ivl_37", 9 0, L_000001b41abd0810;  1 drivers
v000001b41aba6b90_0 .net *"_ivl_38", 9 0, L_000001b41abd1b70;  1 drivers
v000001b41aba7310_0 .net *"_ivl_40", 9 0, L_000001b41abd1c10;  1 drivers
L_000001b41abf0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b41aba6eb0_0 .net/2s *"_ivl_45", 21 0, L_000001b41abf0238;  1 drivers
L_000001b41abf0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b41aba74f0_0 .net/2s *"_ivl_50", 21 0, L_000001b41abf0280;  1 drivers
v000001b41aba87b0_0 .net *"_ivl_9", 0 0, L_000001b41abd6960;  1 drivers
v000001b41aba83f0_0 .net "clk", 0 0, L_000001b41ab121e0;  alias, 1 drivers
v000001b41aba7f90_0 .net "forward_to_B", 31 0, L_000001b41abd1990;  alias, 1 drivers
v000001b41aba7c70_0 .net "imm", 31 0, v000001b41abad3f0_0;  1 drivers
v000001b41aba8850_0 .net "inst", 31 0, v000001b41aba6e10_0;  alias, 1 drivers
v000001b41aba7db0_0 .net "is_branch_and_taken", 0 0, L_000001b41abd5d90;  alias, 1 drivers
v000001b41aba7590_0 .net "is_oper2_immed", 0 0, L_000001b41abd5460;  alias, 1 drivers
v000001b41aba88f0_0 .net "mem_read", 0 0, L_000001b41abd2570;  alias, 1 drivers
v000001b41aba7e50_0 .net "mem_write", 0 0, L_000001b41abd2e30;  alias, 1 drivers
v000001b41aba80d0_0 .net "pc", 31 0, v000001b41aba6ff0_0;  alias, 1 drivers
v000001b41aba76d0_0 .net "pc_write", 0 0, v000001b41ababeb0_0;  alias, 1 drivers
v000001b41aba8a30_0 .net "predicted", 0 0, L_000001b41abd62d0;  1 drivers
v000001b41aba8ad0_0 .net "predicted_to_EX", 0 0, v000001b41aba9cf0_0;  alias, 1 drivers
v000001b41aba6690_0 .net "reg_write", 0 0, L_000001b41abd2890;  alias, 1 drivers
v000001b41aba67d0_0 .net "reg_write_from_wb", 0 0, v000001b41abbf660_0;  alias, 1 drivers
v000001b41aba7770_0 .net "rs1", 31 0, v000001b41abadf30_0;  alias, 1 drivers
v000001b41aba6c30_0 .net "rs2", 31 0, v000001b41abae070_0;  alias, 1 drivers
v000001b41aba6cd0_0 .net "rst", 0 0, v000001b41abcf690_0;  alias, 1 drivers
v000001b41aba6d70_0 .net "wr_reg_data", 31 0, L_000001b41ac3bbd0;  alias, 1 drivers
L_000001b41abd1990 .functor MUXZ 32, v000001b41abae070_0, v000001b41abad3f0_0, L_000001b41abd5460, C4<>;
L_000001b41abcfaf0 .part v000001b41aba6ff0_0, 0, 10;
L_000001b41abd1a30 .part v000001b41aba6e10_0, 0, 10;
L_000001b41abd0770 .arith/sum 10, L_000001b41abcfaf0, L_000001b41abd1a30;
L_000001b41abd1ad0 .part v000001b41aba6e10_0, 0, 10;
L_000001b41abd0c70 .functor MUXZ 10, L_000001b41abd1ad0, L_000001b41abd0770, L_000001b41abd5fc0, C4<>;
L_000001b41abd0310 .part v000001b41aba6ff0_0, 0, 10;
L_000001b41abcfc30 .arith/sum 10, L_000001b41abd0310, L_000001b41abf01f0;
L_000001b41abd0450 .part v000001b41aba6ff0_0, 0, 10;
L_000001b41abd0810 .part v000001b41aba6e10_0, 0, 10;
L_000001b41abd1b70 .arith/sum 10, L_000001b41abd0450, L_000001b41abd0810;
L_000001b41abd1c10 .functor MUXZ 10, L_000001b41abd1b70, L_000001b41abcfc30, L_000001b41abd6030, C4<>;
L_000001b41abd03b0 .concat8 [ 10 22 0 0], L_000001b41abd0c70, L_000001b41abf0238;
L_000001b41abcfcd0 .concat8 [ 10 22 0 0], L_000001b41abd1c10, L_000001b41abf0280;
S_000001b41ab9fd90 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001b41aba1370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001b41abae940 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b41abae978 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b41abae9b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b41abae9e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b41abaea20 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b41abaea58 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b41abaea90 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b41abaeac8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b41abaeb00 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b41abaeb38 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b41abaeb70 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b41abaeba8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b41abaebe0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b41abaec18 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b41abaec50 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b41abaec88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b41abaecc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b41abaecf8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b41abaed30 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b41abaed68 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b41abaeda0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b41abaedd8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b41abaee10 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b41abaee48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b41abaee80 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b41abd6570 .functor OR 1, L_000001b41abd62d0, L_000001b41abd04f0, C4<0>, C4<0>;
L_000001b41abd5850 .functor OR 1, L_000001b41abd6570, L_000001b41abd1df0, C4<0>, C4<0>;
v000001b41abab190_0 .net "EX1_opcode", 11 0, v000001b41aba3700_0;  alias, 1 drivers
v000001b41aba9d90_0 .net "EX2_opcode", 11 0, v000001b41aba5320_0;  alias, 1 drivers
v000001b41aba9e30_0 .net "ID_opcode", 11 0, v000001b41abbb380_0;  alias, 1 drivers
v000001b41abaa6f0_0 .net "PC_src", 2 0, L_000001b41abd1f30;  alias, 1 drivers
v000001b41abaa5b0_0 .net "Wrong_prediction", 0 0, L_000001b41ac3bd90;  alias, 1 drivers
L_000001b41abf03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001b41abaa650_0 .net/2u *"_ivl_0", 2 0, L_000001b41abf03e8;  1 drivers
v000001b41aba94d0_0 .net *"_ivl_10", 0 0, L_000001b41abd0270;  1 drivers
L_000001b41abf0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001b41abaa290_0 .net/2u *"_ivl_12", 2 0, L_000001b41abf0508;  1 drivers
L_000001b41abf0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001b41aba9ed0_0 .net/2u *"_ivl_14", 11 0, L_000001b41abf0550;  1 drivers
v000001b41aba9570_0 .net *"_ivl_16", 0 0, L_000001b41abd04f0;  1 drivers
v000001b41abaa470_0 .net *"_ivl_19", 0 0, L_000001b41abd6570;  1 drivers
L_000001b41abf0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001b41abaa010_0 .net/2u *"_ivl_2", 11 0, L_000001b41abf0430;  1 drivers
L_000001b41abf0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001b41abaa3d0_0 .net/2u *"_ivl_20", 11 0, L_000001b41abf0598;  1 drivers
v000001b41abaa0b0_0 .net *"_ivl_22", 0 0, L_000001b41abd1df0;  1 drivers
v000001b41aba9070_0 .net *"_ivl_25", 0 0, L_000001b41abd5850;  1 drivers
L_000001b41abf05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001b41abaa1f0_0 .net/2u *"_ivl_26", 2 0, L_000001b41abf05e0;  1 drivers
L_000001b41abf0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001b41abaa330_0 .net/2u *"_ivl_28", 2 0, L_000001b41abf0628;  1 drivers
v000001b41abaa830_0 .net *"_ivl_30", 2 0, L_000001b41abcfe10;  1 drivers
v000001b41abaa790_0 .net *"_ivl_32", 2 0, L_000001b41abd0d10;  1 drivers
v000001b41abab2d0_0 .net *"_ivl_34", 2 0, L_000001b41abd1e90;  1 drivers
v000001b41aba92f0_0 .net *"_ivl_4", 0 0, L_000001b41abd0bd0;  1 drivers
L_000001b41abf0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001b41abaa8d0_0 .net/2u *"_ivl_6", 2 0, L_000001b41abf0478;  1 drivers
L_000001b41abf04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001b41aba8c10_0 .net/2u *"_ivl_8", 11 0, L_000001b41abf04c0;  1 drivers
v000001b41aba91b0_0 .net "clk", 0 0, L_000001b41ab121e0;  alias, 1 drivers
v000001b41aba9610_0 .net "predicted", 0 0, L_000001b41abd62d0;  alias, 1 drivers
v000001b41abaa970_0 .net "predicted_to_EX", 0 0, v000001b41aba9cf0_0;  alias, 1 drivers
v000001b41aba8df0_0 .net "rst", 0 0, v000001b41abcf690_0;  alias, 1 drivers
v000001b41aba8e90_0 .net "state", 1 0, v000001b41abab230_0;  1 drivers
L_000001b41abd0bd0 .cmp/eq 12, v000001b41abbb380_0, L_000001b41abf0430;
L_000001b41abd0270 .cmp/eq 12, v000001b41aba3700_0, L_000001b41abf04c0;
L_000001b41abd04f0 .cmp/eq 12, v000001b41abbb380_0, L_000001b41abf0550;
L_000001b41abd1df0 .cmp/eq 12, v000001b41abbb380_0, L_000001b41abf0598;
L_000001b41abcfe10 .functor MUXZ 3, L_000001b41abf0628, L_000001b41abf05e0, L_000001b41abd5850, C4<>;
L_000001b41abd0d10 .functor MUXZ 3, L_000001b41abcfe10, L_000001b41abf0508, L_000001b41abd0270, C4<>;
L_000001b41abd1e90 .functor MUXZ 3, L_000001b41abd0d10, L_000001b41abf0478, L_000001b41abd0bd0, C4<>;
L_000001b41abd1f30 .functor MUXZ 3, L_000001b41abd1e90, L_000001b41abf03e8, L_000001b41ac3bd90, C4<>;
S_000001b41aba1500 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001b41ab9fd90;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001b41abaeec0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b41abaeef8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b41abaef30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b41abaef68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b41abaefa0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b41abaefd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b41abaf010 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b41abaf048 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b41abaf080 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b41abaf0b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b41abaf0f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b41abaf128 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b41abaf160 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b41abaf198 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b41abaf1d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b41abaf208 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b41abaf240 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b41abaf278 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b41abaf2b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b41abaf2e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b41abaf320 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b41abaf358 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b41abaf390 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b41abaf3c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b41abaf400 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b41abd6650 .functor OR 1, L_000001b41abd1cb0, L_000001b41abd1d50, C4<0>, C4<0>;
L_000001b41abd52a0 .functor OR 1, L_000001b41abd0950, L_000001b41abd10d0, C4<0>, C4<0>;
L_000001b41abd5380 .functor AND 1, L_000001b41abd6650, L_000001b41abd52a0, C4<1>, C4<1>;
L_000001b41abd60a0 .functor NOT 1, L_000001b41abd5380, C4<0>, C4<0>, C4<0>;
L_000001b41abd6260 .functor OR 1, v000001b41abcf690_0, L_000001b41abd60a0, C4<0>, C4<0>;
L_000001b41abd62d0 .functor NOT 1, L_000001b41abd6260, C4<0>, C4<0>, C4<0>;
v000001b41abaad30_0 .net "EX_opcode", 11 0, v000001b41aba5320_0;  alias, 1 drivers
v000001b41aba9430_0 .net "ID_opcode", 11 0, v000001b41abbb380_0;  alias, 1 drivers
v000001b41abaab50_0 .net "Wrong_prediction", 0 0, L_000001b41ac3bd90;  alias, 1 drivers
L_000001b41abf02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001b41abab0f0_0 .net/2u *"_ivl_0", 11 0, L_000001b41abf02c8;  1 drivers
L_000001b41abf0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001b41abaa150_0 .net/2u *"_ivl_10", 1 0, L_000001b41abf0358;  1 drivers
v000001b41aba8fd0_0 .net *"_ivl_12", 0 0, L_000001b41abd0950;  1 drivers
L_000001b41abf03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001b41aba8d50_0 .net/2u *"_ivl_14", 1 0, L_000001b41abf03a0;  1 drivers
v000001b41aba97f0_0 .net *"_ivl_16", 0 0, L_000001b41abd10d0;  1 drivers
v000001b41aba99d0_0 .net *"_ivl_19", 0 0, L_000001b41abd52a0;  1 drivers
v000001b41aba9250_0 .net *"_ivl_2", 0 0, L_000001b41abd1cb0;  1 drivers
v000001b41abaadd0_0 .net *"_ivl_21", 0 0, L_000001b41abd5380;  1 drivers
v000001b41aba96b0_0 .net *"_ivl_22", 0 0, L_000001b41abd60a0;  1 drivers
v000001b41aba9750_0 .net *"_ivl_25", 0 0, L_000001b41abd6260;  1 drivers
L_000001b41abf0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001b41aba9890_0 .net/2u *"_ivl_4", 11 0, L_000001b41abf0310;  1 drivers
v000001b41aba8cb0_0 .net *"_ivl_6", 0 0, L_000001b41abd1d50;  1 drivers
v000001b41aba9bb0_0 .net *"_ivl_9", 0 0, L_000001b41abd6650;  1 drivers
v000001b41aba9c50_0 .net "clk", 0 0, L_000001b41ab121e0;  alias, 1 drivers
v000001b41abaa510_0 .net "predicted", 0 0, L_000001b41abd62d0;  alias, 1 drivers
v000001b41aba9cf0_0 .var "predicted_to_EX", 0 0;
v000001b41aba9b10_0 .net "rst", 0 0, v000001b41abcf690_0;  alias, 1 drivers
v000001b41abab230_0 .var "state", 1 0;
E_000001b41ab28ec0 .event posedge, v000001b41aba9c50_0, v000001b41ab940a0_0;
L_000001b41abd1cb0 .cmp/eq 12, v000001b41abbb380_0, L_000001b41abf02c8;
L_000001b41abd1d50 .cmp/eq 12, v000001b41abbb380_0, L_000001b41abf0310;
L_000001b41abd0950 .cmp/eq 2, v000001b41abab230_0, L_000001b41abf0358;
L_000001b41abd10d0 .cmp/eq 2, v000001b41abab230_0, L_000001b41abf03a0;
S_000001b41aba0d30 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001b41aba1370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001b41abb1450 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b41abb1488 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b41abb14c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b41abb14f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b41abb1530 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b41abb1568 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b41abb15a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b41abb15d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b41abb1610 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b41abb1648 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b41abb1680 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b41abb16b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b41abb16f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b41abb1728 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b41abb1760 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b41abb1798 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b41abb17d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b41abb1808 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b41abb1840 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b41abb1878 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b41abb18b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b41abb18e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b41abb1920 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b41abb1958 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b41abb1990 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b41abaaa10_0 .net "EX1_memread", 0 0, v000001b41aba28a0_0;  alias, 1 drivers
v000001b41abaaab0_0 .net "EX1_rd_ind", 4 0, v000001b41aba29e0_0;  alias, 1 drivers
v000001b41abaabf0_0 .net "EX1_rd_indzero", 0 0, v000001b41aba1fe0_0;  alias, 1 drivers
v000001b41abaac90_0 .net "EX2_memread", 0 0, v000001b41aba5140_0;  alias, 1 drivers
v000001b41aba9390_0 .net "EX2_rd_ind", 4 0, v000001b41aba5640_0;  alias, 1 drivers
v000001b41abaae70_0 .net "EX2_rd_indzero", 0 0, v000001b41aba56e0_0;  alias, 1 drivers
v000001b41aba8f30_0 .var "ID_EX1_flush", 0 0;
v000001b41abaaf10_0 .var "ID_EX2_flush", 0 0;
v000001b41abaafb0_0 .net "ID_opcode", 11 0, v000001b41abbb380_0;  alias, 1 drivers
v000001b41abab050_0 .net "ID_rs1_ind", 4 0, v000001b41abbc140_0;  alias, 1 drivers
v000001b41aba9110_0 .net "ID_rs2_ind", 4 0, v000001b41abbb4c0_0;  alias, 1 drivers
v000001b41abad710_0 .var "IF_ID_Write", 0 0;
v000001b41ababa50_0 .var "IF_ID_flush", 0 0;
v000001b41ababeb0_0 .var "PC_Write", 0 0;
v000001b41abaca90_0 .net "Wrong_prediction", 0 0, L_000001b41ac3bd90;  alias, 1 drivers
E_000001b41ab28d00/0 .event anyedge, v000001b41ab985b0_0, v000001b41aba28a0_0, v000001b41aba1fe0_0, v000001b41aba2800_0;
E_000001b41ab28d00/1 .event anyedge, v000001b41aba29e0_0, v000001b41aba1e00_0, v000001b41aab4280_0, v000001b41aba56e0_0;
E_000001b41ab28d00/2 .event anyedge, v000001b41ab91ee0_0, v000001b41aba4060_0;
E_000001b41ab28d00 .event/or E_000001b41ab28d00/0, E_000001b41ab28d00/1, E_000001b41ab28d00/2;
S_000001b41aba0880 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001b41aba1370;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001b41abb99e0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b41abb9a18 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b41abb9a50 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b41abb9a88 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b41abb9ac0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b41abb9af8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b41abb9b30 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b41abb9b68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b41abb9ba0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b41abb9bd8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b41abb9c10 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b41abb9c48 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b41abb9c80 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b41abb9cb8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b41abb9cf0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b41abb9d28 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b41abb9d60 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b41abb9d98 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b41abb9dd0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b41abb9e08 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b41abb9e40 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b41abb9e78 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b41abb9eb0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b41abb9ee8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b41abb9f20 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b41abd67a0 .functor OR 1, L_000001b41abcf870, L_000001b41abd0590, C4<0>, C4<0>;
L_000001b41abd59a0 .functor OR 1, L_000001b41abd67a0, L_000001b41abcf910, C4<0>, C4<0>;
L_000001b41abd66c0 .functor OR 1, L_000001b41abd59a0, L_000001b41abcf9b0, C4<0>, C4<0>;
L_000001b41abd6810 .functor OR 1, L_000001b41abd66c0, L_000001b41abcfff0, C4<0>, C4<0>;
L_000001b41abd5310 .functor OR 1, L_000001b41abd6810, L_000001b41abcfd70, C4<0>, C4<0>;
L_000001b41abd5a80 .functor OR 1, L_000001b41abd5310, L_000001b41abd0130, C4<0>, C4<0>;
L_000001b41abd68f0 .functor OR 1, L_000001b41abd5a80, L_000001b41abd01d0, C4<0>, C4<0>;
L_000001b41abd5460 .functor OR 1, L_000001b41abd68f0, L_000001b41abd0630, C4<0>, C4<0>;
L_000001b41abd5bd0 .functor OR 1, L_000001b41abd24d0, L_000001b41abd2390, C4<0>, C4<0>;
L_000001b41abd54d0 .functor OR 1, L_000001b41abd5bd0, L_000001b41abd2bb0, C4<0>, C4<0>;
L_000001b41abd6ab0 .functor OR 1, L_000001b41abd54d0, L_000001b41abd44b0, C4<0>, C4<0>;
L_000001b41abd6500 .functor OR 1, L_000001b41abd6ab0, L_000001b41abd2930, C4<0>, C4<0>;
v000001b41abab5f0_0 .net "ID_opcode", 11 0, v000001b41abbb380_0;  alias, 1 drivers
L_000001b41abf0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001b41abace50_0 .net/2u *"_ivl_0", 11 0, L_000001b41abf0670;  1 drivers
L_000001b41abf0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001b41abac270_0 .net/2u *"_ivl_10", 11 0, L_000001b41abf0700;  1 drivers
L_000001b41abf0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001b41abad8f0_0 .net/2u *"_ivl_102", 11 0, L_000001b41abf0bc8;  1 drivers
L_000001b41abf0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001b41abac950_0 .net/2u *"_ivl_106", 11 0, L_000001b41abf0c10;  1 drivers
v000001b41abab7d0_0 .net *"_ivl_12", 0 0, L_000001b41abcf910;  1 drivers
v000001b41abab550_0 .net *"_ivl_15", 0 0, L_000001b41abd59a0;  1 drivers
L_000001b41abf0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001b41abacd10_0 .net/2u *"_ivl_16", 11 0, L_000001b41abf0748;  1 drivers
v000001b41abac130_0 .net *"_ivl_18", 0 0, L_000001b41abcf9b0;  1 drivers
v000001b41ababaf0_0 .net *"_ivl_2", 0 0, L_000001b41abcf870;  1 drivers
v000001b41abad5d0_0 .net *"_ivl_21", 0 0, L_000001b41abd66c0;  1 drivers
L_000001b41abf0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001b41ababf50_0 .net/2u *"_ivl_22", 11 0, L_000001b41abf0790;  1 drivers
v000001b41abac810_0 .net *"_ivl_24", 0 0, L_000001b41abcfff0;  1 drivers
v000001b41abab870_0 .net *"_ivl_27", 0 0, L_000001b41abd6810;  1 drivers
L_000001b41abf07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001b41ababff0_0 .net/2u *"_ivl_28", 11 0, L_000001b41abf07d8;  1 drivers
v000001b41abac090_0 .net *"_ivl_30", 0 0, L_000001b41abcfd70;  1 drivers
v000001b41abad990_0 .net *"_ivl_33", 0 0, L_000001b41abd5310;  1 drivers
L_000001b41abf0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001b41abab910_0 .net/2u *"_ivl_34", 11 0, L_000001b41abf0820;  1 drivers
v000001b41abac4f0_0 .net *"_ivl_36", 0 0, L_000001b41abd0130;  1 drivers
v000001b41abac1d0_0 .net *"_ivl_39", 0 0, L_000001b41abd5a80;  1 drivers
L_000001b41abf06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001b41abada30_0 .net/2u *"_ivl_4", 11 0, L_000001b41abf06b8;  1 drivers
L_000001b41abf0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001b41abab9b0_0 .net/2u *"_ivl_40", 11 0, L_000001b41abf0868;  1 drivers
v000001b41abacdb0_0 .net *"_ivl_42", 0 0, L_000001b41abd01d0;  1 drivers
v000001b41abad350_0 .net *"_ivl_45", 0 0, L_000001b41abd68f0;  1 drivers
L_000001b41abf08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001b41abacf90_0 .net/2u *"_ivl_46", 11 0, L_000001b41abf08b0;  1 drivers
v000001b41abab730_0 .net *"_ivl_48", 0 0, L_000001b41abd0630;  1 drivers
L_000001b41abf08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001b41abadad0_0 .net/2u *"_ivl_52", 11 0, L_000001b41abf08f8;  1 drivers
L_000001b41abf0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001b41abadb70_0 .net/2u *"_ivl_56", 11 0, L_000001b41abf0940;  1 drivers
v000001b41abad7b0_0 .net *"_ivl_6", 0 0, L_000001b41abd0590;  1 drivers
L_000001b41abf0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001b41abacef0_0 .net/2u *"_ivl_60", 11 0, L_000001b41abf0988;  1 drivers
L_000001b41abf09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001b41abad030_0 .net/2u *"_ivl_64", 11 0, L_000001b41abf09d0;  1 drivers
L_000001b41abf0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001b41abad0d0_0 .net/2u *"_ivl_68", 11 0, L_000001b41abf0a18;  1 drivers
L_000001b41abf0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001b41ababc30_0 .net/2u *"_ivl_72", 11 0, L_000001b41abf0a60;  1 drivers
v000001b41abad170_0 .net *"_ivl_74", 0 0, L_000001b41abd24d0;  1 drivers
L_000001b41abf0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001b41abac310_0 .net/2u *"_ivl_76", 11 0, L_000001b41abf0aa8;  1 drivers
v000001b41abac590_0 .net *"_ivl_78", 0 0, L_000001b41abd2390;  1 drivers
v000001b41abac630_0 .net *"_ivl_81", 0 0, L_000001b41abd5bd0;  1 drivers
L_000001b41abf0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001b41ababe10_0 .net/2u *"_ivl_82", 11 0, L_000001b41abf0af0;  1 drivers
v000001b41abad530_0 .net *"_ivl_84", 0 0, L_000001b41abd2bb0;  1 drivers
v000001b41ababcd0_0 .net *"_ivl_87", 0 0, L_000001b41abd54d0;  1 drivers
L_000001b41abf0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001b41abac9f0_0 .net/2u *"_ivl_88", 11 0, L_000001b41abf0b38;  1 drivers
v000001b41abad210_0 .net *"_ivl_9", 0 0, L_000001b41abd67a0;  1 drivers
v000001b41abad490_0 .net *"_ivl_90", 0 0, L_000001b41abd44b0;  1 drivers
v000001b41abac8b0_0 .net *"_ivl_93", 0 0, L_000001b41abd6ab0;  1 drivers
L_000001b41abf0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001b41abacc70_0 .net/2u *"_ivl_94", 11 0, L_000001b41abf0b80;  1 drivers
v000001b41abacb30_0 .net *"_ivl_96", 0 0, L_000001b41abd2930;  1 drivers
v000001b41abad2b0_0 .net *"_ivl_99", 0 0, L_000001b41abd6500;  1 drivers
v000001b41abac3b0_0 .net "is_beq", 0 0, L_000001b41abd09f0;  alias, 1 drivers
v000001b41abab410_0 .net "is_bne", 0 0, L_000001b41abd0a90;  alias, 1 drivers
v000001b41abab4b0_0 .net "is_j", 0 0, L_000001b41abd3010;  alias, 1 drivers
v000001b41abab690_0 .net "is_jal", 0 0, L_000001b41abd21b0;  alias, 1 drivers
v000001b41ababb90_0 .net "is_jr", 0 0, L_000001b41abd0b30;  alias, 1 drivers
v000001b41abac6d0_0 .net "is_oper2_immed", 0 0, L_000001b41abd5460;  alias, 1 drivers
v000001b41abacbd0_0 .net "memread", 0 0, L_000001b41abd2570;  alias, 1 drivers
v000001b41abac450_0 .net "memwrite", 0 0, L_000001b41abd2e30;  alias, 1 drivers
v000001b41abad670_0 .net "regwrite", 0 0, L_000001b41abd2890;  alias, 1 drivers
L_000001b41abcf870 .cmp/eq 12, v000001b41abbb380_0, L_000001b41abf0670;
L_000001b41abd0590 .cmp/eq 12, v000001b41abbb380_0, L_000001b41abf06b8;
L_000001b41abcf910 .cmp/eq 12, v000001b41abbb380_0, L_000001b41abf0700;
L_000001b41abcf9b0 .cmp/eq 12, v000001b41abbb380_0, L_000001b41abf0748;
L_000001b41abcfff0 .cmp/eq 12, v000001b41abbb380_0, L_000001b41abf0790;
L_000001b41abcfd70 .cmp/eq 12, v000001b41abbb380_0, L_000001b41abf07d8;
L_000001b41abd0130 .cmp/eq 12, v000001b41abbb380_0, L_000001b41abf0820;
L_000001b41abd01d0 .cmp/eq 12, v000001b41abbb380_0, L_000001b41abf0868;
L_000001b41abd0630 .cmp/eq 12, v000001b41abbb380_0, L_000001b41abf08b0;
L_000001b41abd09f0 .cmp/eq 12, v000001b41abbb380_0, L_000001b41abf08f8;
L_000001b41abd0a90 .cmp/eq 12, v000001b41abbb380_0, L_000001b41abf0940;
L_000001b41abd0b30 .cmp/eq 12, v000001b41abbb380_0, L_000001b41abf0988;
L_000001b41abd21b0 .cmp/eq 12, v000001b41abbb380_0, L_000001b41abf09d0;
L_000001b41abd3010 .cmp/eq 12, v000001b41abbb380_0, L_000001b41abf0a18;
L_000001b41abd24d0 .cmp/eq 12, v000001b41abbb380_0, L_000001b41abf0a60;
L_000001b41abd2390 .cmp/eq 12, v000001b41abbb380_0, L_000001b41abf0aa8;
L_000001b41abd2bb0 .cmp/eq 12, v000001b41abbb380_0, L_000001b41abf0af0;
L_000001b41abd44b0 .cmp/eq 12, v000001b41abbb380_0, L_000001b41abf0b38;
L_000001b41abd2930 .cmp/eq 12, v000001b41abbb380_0, L_000001b41abf0b80;
L_000001b41abd2890 .reduce/nor L_000001b41abd6500;
L_000001b41abd2570 .cmp/eq 12, v000001b41abbb380_0, L_000001b41abf0bc8;
L_000001b41abd2e30 .cmp/eq 12, v000001b41abbb380_0, L_000001b41abf0c10;
S_000001b41aba0ec0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001b41aba1370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001b41abb9f60 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b41abb9f98 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b41abb9fd0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b41abba008 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b41abba040 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b41abba078 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b41abba0b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b41abba0e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b41abba120 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b41abba158 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b41abba190 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b41abba1c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b41abba200 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b41abba238 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b41abba270 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b41abba2a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b41abba2e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b41abba318 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b41abba350 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b41abba388 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b41abba3c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b41abba3f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b41abba430 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b41abba468 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b41abba4a0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b41abad3f0_0 .var "Immed", 31 0;
v000001b41ababd70_0 .net "Inst", 31 0, v000001b41aba6e10_0;  alias, 1 drivers
v000001b41abac770_0 .net "opcode", 11 0, v000001b41abbb380_0;  alias, 1 drivers
E_000001b41ab28dc0 .event anyedge, v000001b41aba4060_0, v000001b41ababd70_0;
S_000001b41ab9ff20 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001b41aba1370;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001b41abadf30_0 .var "Read_data1", 31 0;
v000001b41abae070_0 .var "Read_data2", 31 0;
v000001b41abae110_0 .net "Read_reg1", 4 0, v000001b41abbc140_0;  alias, 1 drivers
v000001b41abae1b0_0 .net "Read_reg2", 4 0, v000001b41abbb4c0_0;  alias, 1 drivers
v000001b41abae250_0 .net "Write_data", 31 0, L_000001b41ac3bbd0;  alias, 1 drivers
v000001b41abae2f0_0 .net "Write_en", 0 0, v000001b41abbf660_0;  alias, 1 drivers
v000001b41abadc10_0 .net "Write_reg", 4 0, v000001b41abbebc0_0;  alias, 1 drivers
v000001b41abaddf0_0 .net "clk", 0 0, L_000001b41ab121e0;  alias, 1 drivers
v000001b41abadcb0_0 .var/i "i", 31 0;
v000001b41abadd50 .array "reg_file", 0 31, 31 0;
v000001b41abade90_0 .net "rst", 0 0, v000001b41abcf690_0;  alias, 1 drivers
E_000001b41ab295c0 .event posedge, v000001b41aba9c50_0;
S_000001b41aba06f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001b41ab9ff20;
 .timescale 0 0;
v000001b41abadfd0_0 .var/i "i", 31 0;
S_000001b41aba1690 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001b41ab4cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001b41abba4e0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b41abba518 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b41abba550 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b41abba588 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b41abba5c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b41abba5f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b41abba630 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b41abba668 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b41abba6a0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b41abba6d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b41abba710 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b41abba748 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b41abba780 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b41abba7b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b41abba7f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b41abba828 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b41abba860 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b41abba898 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b41abba8d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b41abba908 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b41abba940 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b41abba978 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b41abba9b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b41abba9e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b41abbaa20 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b41aba6e10_0 .var "ID_INST", 31 0;
v000001b41aba6ff0_0 .var "ID_PC", 31 0;
v000001b41abbb380_0 .var "ID_opcode", 11 0;
v000001b41abbc1e0_0 .var "ID_rd_ind", 4 0;
v000001b41abbc140_0 .var "ID_rs1_ind", 4 0;
v000001b41abbb4c0_0 .var "ID_rs2_ind", 4 0;
v000001b41abbc280_0 .net "IF_FLUSH", 0 0, v000001b41ababa50_0;  alias, 1 drivers
v000001b41abbaca0_0 .net "IF_INST", 31 0, L_000001b41abd5f50;  alias, 1 drivers
v000001b41abbb920_0 .net "IF_PC", 31 0, v000001b41abbbba0_0;  alias, 1 drivers
v000001b41abbb880_0 .net "clk", 0 0, L_000001b41abd5930;  1 drivers
v000001b41abbcc80_0 .net "if_id_Write", 0 0, v000001b41abad710_0;  alias, 1 drivers
v000001b41abbade0_0 .net "rst", 0 0, v000001b41abcf690_0;  alias, 1 drivers
E_000001b41ab28b80 .event posedge, v000001b41ab940a0_0, v000001b41abbb880_0;
S_000001b41aba0240 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001b41ab4cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001b41abbde00_0 .net "EX1_PFC", 31 0, L_000001b41abd3bf0;  alias, 1 drivers
v000001b41abbe620_0 .net "EX2_PFC", 31 0, v000001b41aba4ec0_0;  alias, 1 drivers
v000001b41abbdea0_0 .net "ID_PFC", 31 0, L_000001b41abd03b0;  alias, 1 drivers
v000001b41abbf020_0 .net "PC_src", 2 0, L_000001b41abd1f30;  alias, 1 drivers
v000001b41abbf2a0_0 .net "PC_write", 0 0, v000001b41ababeb0_0;  alias, 1 drivers
L_000001b41abf0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b41abbeda0_0 .net/2u *"_ivl_0", 31 0, L_000001b41abf0088;  1 drivers
v000001b41abbd900_0 .net "clk", 0 0, L_000001b41ab121e0;  alias, 1 drivers
v000001b41abbf0c0_0 .net "inst", 31 0, L_000001b41abd5f50;  alias, 1 drivers
v000001b41abbf160_0 .net "inst_mem_in", 31 0, v000001b41abbbba0_0;  alias, 1 drivers
v000001b41abbea80_0 .net "pc_reg_in", 31 0, L_000001b41abd61f0;  1 drivers
v000001b41abbf200_0 .net "rst", 0 0, v000001b41abcf690_0;  alias, 1 drivers
L_000001b41abd1030 .arith/sum 32, v000001b41abbbba0_0, L_000001b41abf0088;
S_000001b41aba03d0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001b41aba0240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001b41abd5f50 .functor BUFZ 32, L_000001b41abd1fd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b41abbb9c0_0 .net "Data_Out", 31 0, L_000001b41abd5f50;  alias, 1 drivers
v000001b41abbb2e0 .array "InstMem", 0 1023, 31 0;
v000001b41abbc0a0_0 .net *"_ivl_0", 31 0, L_000001b41abd1fd0;  1 drivers
v000001b41abbc320_0 .net *"_ivl_3", 9 0, L_000001b41abd13f0;  1 drivers
v000001b41abbba60_0 .net *"_ivl_4", 11 0, L_000001b41abd18f0;  1 drivers
L_000001b41abf01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b41abbbf60_0 .net *"_ivl_7", 1 0, L_000001b41abf01a8;  1 drivers
v000001b41abbbb00_0 .net "addr", 31 0, v000001b41abbbba0_0;  alias, 1 drivers
v000001b41abbce60_0 .net "clk", 0 0, L_000001b41ab121e0;  alias, 1 drivers
v000001b41abbcb40_0 .var/i "i", 31 0;
L_000001b41abd1fd0 .array/port v000001b41abbb2e0, L_000001b41abd18f0;
L_000001b41abd13f0 .part v000001b41abbbba0_0, 0, 10;
L_000001b41abd18f0 .concat [ 10 2 0 0], L_000001b41abd13f0, L_000001b41abf01a8;
S_000001b41aba0560 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001b41aba0240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001b41ab29080 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001b41abbb1a0_0 .net "DataIn", 31 0, L_000001b41abd61f0;  alias, 1 drivers
v000001b41abbbba0_0 .var "DataOut", 31 0;
v000001b41abbb560_0 .net "PC_Write", 0 0, v000001b41ababeb0_0;  alias, 1 drivers
v000001b41abbb600_0 .net "clk", 0 0, L_000001b41ab121e0;  alias, 1 drivers
v000001b41abbc8c0_0 .net "rst", 0 0, v000001b41abcf690_0;  alias, 1 drivers
S_000001b41aba1050 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001b41aba0240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001b41ab28e00 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001b41ab12720 .functor NOT 1, L_000001b41abd1670, C4<0>, C4<0>, C4<0>;
L_000001b41ab12790 .functor NOT 1, L_000001b41abcfeb0, C4<0>, C4<0>, C4<0>;
L_000001b41ab12480 .functor AND 1, L_000001b41ab12720, L_000001b41ab12790, C4<1>, C4<1>;
L_000001b41ab124f0 .functor NOT 1, L_000001b41abd1490, C4<0>, C4<0>, C4<0>;
L_000001b41aaaca20 .functor AND 1, L_000001b41ab12480, L_000001b41ab124f0, C4<1>, C4<1>;
L_000001b41aaac470 .functor AND 32, L_000001b41abd1530, L_000001b41abd1030, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b41aaacda0 .functor NOT 1, L_000001b41abd15d0, C4<0>, C4<0>, C4<0>;
L_000001b41aaace10 .functor NOT 1, L_000001b41abd06d0, C4<0>, C4<0>, C4<0>;
L_000001b41abd6730 .functor AND 1, L_000001b41aaacda0, L_000001b41aaace10, C4<1>, C4<1>;
L_000001b41abd5c40 .functor AND 1, L_000001b41abd6730, L_000001b41abd0db0, C4<1>, C4<1>;
L_000001b41abd6110 .functor AND 32, L_000001b41abd1710, L_000001b41abd03b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b41abd5e70 .functor OR 32, L_000001b41aaac470, L_000001b41abd6110, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b41abd5e00 .functor NOT 1, L_000001b41abd1210, C4<0>, C4<0>, C4<0>;
L_000001b41abd5cb0 .functor AND 1, L_000001b41abd5e00, L_000001b41abcfa50, C4<1>, C4<1>;
L_000001b41abd6a40 .functor NOT 1, L_000001b41abd17b0, C4<0>, C4<0>, C4<0>;
L_000001b41abd5ee0 .functor AND 1, L_000001b41abd5cb0, L_000001b41abd6a40, C4<1>, C4<1>;
L_000001b41abd65e0 .functor AND 32, L_000001b41abd1170, v000001b41abbbba0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b41abd5770 .functor OR 32, L_000001b41abd5e70, L_000001b41abd65e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b41abd5b60 .functor NOT 1, L_000001b41abd1850, C4<0>, C4<0>, C4<0>;
L_000001b41abd53f0 .functor AND 1, L_000001b41abd5b60, L_000001b41abd12b0, C4<1>, C4<1>;
L_000001b41abd57e0 .functor AND 1, L_000001b41abd53f0, L_000001b41abd08b0, C4<1>, C4<1>;
L_000001b41abd69d0 .functor AND 32, L_000001b41abcfb90, L_000001b41abd3bf0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b41abd6880 .functor OR 32, L_000001b41abd5770, L_000001b41abd69d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b41abd6490 .functor NOT 1, L_000001b41abd0090, C4<0>, C4<0>, C4<0>;
L_000001b41abd6180 .functor AND 1, L_000001b41abd1350, L_000001b41abd6490, C4<1>, C4<1>;
L_000001b41abd5230 .functor NOT 1, L_000001b41abd0e50, C4<0>, C4<0>, C4<0>;
L_000001b41abd5a10 .functor AND 1, L_000001b41abd6180, L_000001b41abd5230, C4<1>, C4<1>;
L_000001b41abd5d20 .functor AND 32, L_000001b41abd0f90, v000001b41aba4ec0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b41abd61f0 .functor OR 32, L_000001b41abd6880, L_000001b41abd5d20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b41abbbc40_0 .net *"_ivl_1", 0 0, L_000001b41abd1670;  1 drivers
v000001b41abbbce0_0 .net *"_ivl_11", 0 0, L_000001b41abd1490;  1 drivers
v000001b41abbbec0_0 .net *"_ivl_12", 0 0, L_000001b41ab124f0;  1 drivers
v000001b41abbc000_0 .net *"_ivl_14", 0 0, L_000001b41aaaca20;  1 drivers
v000001b41abbd040_0 .net *"_ivl_16", 31 0, L_000001b41abd1530;  1 drivers
v000001b41abbc780_0 .net *"_ivl_18", 31 0, L_000001b41aaac470;  1 drivers
v000001b41abbcbe0_0 .net *"_ivl_2", 0 0, L_000001b41ab12720;  1 drivers
v000001b41abbc820_0 .net *"_ivl_21", 0 0, L_000001b41abd15d0;  1 drivers
v000001b41abbb6a0_0 .net *"_ivl_22", 0 0, L_000001b41aaacda0;  1 drivers
v000001b41abbc960_0 .net *"_ivl_25", 0 0, L_000001b41abd06d0;  1 drivers
v000001b41abbcd20_0 .net *"_ivl_26", 0 0, L_000001b41aaace10;  1 drivers
v000001b41abbb740_0 .net *"_ivl_28", 0 0, L_000001b41abd6730;  1 drivers
v000001b41abbbd80_0 .net *"_ivl_31", 0 0, L_000001b41abd0db0;  1 drivers
v000001b41abbc5a0_0 .net *"_ivl_32", 0 0, L_000001b41abd5c40;  1 drivers
v000001b41abbc460_0 .net *"_ivl_34", 31 0, L_000001b41abd1710;  1 drivers
v000001b41abbcfa0_0 .net *"_ivl_36", 31 0, L_000001b41abd6110;  1 drivers
v000001b41abbb7e0_0 .net *"_ivl_38", 31 0, L_000001b41abd5e70;  1 drivers
v000001b41abbc3c0_0 .net *"_ivl_41", 0 0, L_000001b41abd1210;  1 drivers
v000001b41abbc640_0 .net *"_ivl_42", 0 0, L_000001b41abd5e00;  1 drivers
v000001b41abbb100_0 .net *"_ivl_45", 0 0, L_000001b41abcfa50;  1 drivers
v000001b41abbc500_0 .net *"_ivl_46", 0 0, L_000001b41abd5cb0;  1 drivers
v000001b41abbc6e0_0 .net *"_ivl_49", 0 0, L_000001b41abd17b0;  1 drivers
v000001b41abbbe20_0 .net *"_ivl_5", 0 0, L_000001b41abcfeb0;  1 drivers
v000001b41abbca00_0 .net *"_ivl_50", 0 0, L_000001b41abd6a40;  1 drivers
v000001b41abbad40_0 .net *"_ivl_52", 0 0, L_000001b41abd5ee0;  1 drivers
v000001b41abbcf00_0 .net *"_ivl_54", 31 0, L_000001b41abd1170;  1 drivers
v000001b41abbd0e0_0 .net *"_ivl_56", 31 0, L_000001b41abd65e0;  1 drivers
v000001b41abbcaa0_0 .net *"_ivl_58", 31 0, L_000001b41abd5770;  1 drivers
v000001b41abbcdc0_0 .net *"_ivl_6", 0 0, L_000001b41ab12790;  1 drivers
v000001b41abbd180_0 .net *"_ivl_61", 0 0, L_000001b41abd1850;  1 drivers
v000001b41abbd220_0 .net *"_ivl_62", 0 0, L_000001b41abd5b60;  1 drivers
v000001b41abbaac0_0 .net *"_ivl_65", 0 0, L_000001b41abd12b0;  1 drivers
v000001b41abbab60_0 .net *"_ivl_66", 0 0, L_000001b41abd53f0;  1 drivers
v000001b41abbac00_0 .net *"_ivl_69", 0 0, L_000001b41abd08b0;  1 drivers
v000001b41abbae80_0 .net *"_ivl_70", 0 0, L_000001b41abd57e0;  1 drivers
v000001b41abbafc0_0 .net *"_ivl_72", 31 0, L_000001b41abcfb90;  1 drivers
v000001b41abbaf20_0 .net *"_ivl_74", 31 0, L_000001b41abd69d0;  1 drivers
v000001b41abbb060_0 .net *"_ivl_76", 31 0, L_000001b41abd6880;  1 drivers
v000001b41abbb240_0 .net *"_ivl_79", 0 0, L_000001b41abd1350;  1 drivers
v000001b41abbe300_0 .net *"_ivl_8", 0 0, L_000001b41ab12480;  1 drivers
v000001b41abbd5e0_0 .net *"_ivl_81", 0 0, L_000001b41abd0090;  1 drivers
v000001b41abbd720_0 .net *"_ivl_82", 0 0, L_000001b41abd6490;  1 drivers
v000001b41abbe580_0 .net *"_ivl_84", 0 0, L_000001b41abd6180;  1 drivers
v000001b41abbe260_0 .net *"_ivl_87", 0 0, L_000001b41abd0e50;  1 drivers
v000001b41abbf700_0 .net *"_ivl_88", 0 0, L_000001b41abd5230;  1 drivers
v000001b41abbd7c0_0 .net *"_ivl_90", 0 0, L_000001b41abd5a10;  1 drivers
v000001b41abbdfe0_0 .net *"_ivl_92", 31 0, L_000001b41abd0f90;  1 drivers
v000001b41abbf5c0_0 .net *"_ivl_94", 31 0, L_000001b41abd5d20;  1 drivers
v000001b41abbe3a0_0 .net "ina", 31 0, L_000001b41abd1030;  1 drivers
v000001b41abbdd60_0 .net "inb", 31 0, L_000001b41abd03b0;  alias, 1 drivers
v000001b41abbe6c0_0 .net "inc", 31 0, v000001b41abbbba0_0;  alias, 1 drivers
v000001b41abbfa20_0 .net "ind", 31 0, L_000001b41abd3bf0;  alias, 1 drivers
v000001b41abbf480_0 .net "ine", 31 0, v000001b41aba4ec0_0;  alias, 1 drivers
L_000001b41abf00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b41abbeee0_0 .net "inf", 31 0, L_000001b41abf00d0;  1 drivers
L_000001b41abf0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b41abbdcc0_0 .net "ing", 31 0, L_000001b41abf0118;  1 drivers
L_000001b41abf0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b41abbf3e0_0 .net "inh", 31 0, L_000001b41abf0160;  1 drivers
v000001b41abbf840_0 .net "out", 31 0, L_000001b41abd61f0;  alias, 1 drivers
v000001b41abbef80_0 .net "sel", 2 0, L_000001b41abd1f30;  alias, 1 drivers
L_000001b41abd1670 .part L_000001b41abd1f30, 2, 1;
L_000001b41abcfeb0 .part L_000001b41abd1f30, 1, 1;
L_000001b41abd1490 .part L_000001b41abd1f30, 0, 1;
LS_000001b41abd1530_0_0 .concat [ 1 1 1 1], L_000001b41aaaca20, L_000001b41aaaca20, L_000001b41aaaca20, L_000001b41aaaca20;
LS_000001b41abd1530_0_4 .concat [ 1 1 1 1], L_000001b41aaaca20, L_000001b41aaaca20, L_000001b41aaaca20, L_000001b41aaaca20;
LS_000001b41abd1530_0_8 .concat [ 1 1 1 1], L_000001b41aaaca20, L_000001b41aaaca20, L_000001b41aaaca20, L_000001b41aaaca20;
LS_000001b41abd1530_0_12 .concat [ 1 1 1 1], L_000001b41aaaca20, L_000001b41aaaca20, L_000001b41aaaca20, L_000001b41aaaca20;
LS_000001b41abd1530_0_16 .concat [ 1 1 1 1], L_000001b41aaaca20, L_000001b41aaaca20, L_000001b41aaaca20, L_000001b41aaaca20;
LS_000001b41abd1530_0_20 .concat [ 1 1 1 1], L_000001b41aaaca20, L_000001b41aaaca20, L_000001b41aaaca20, L_000001b41aaaca20;
LS_000001b41abd1530_0_24 .concat [ 1 1 1 1], L_000001b41aaaca20, L_000001b41aaaca20, L_000001b41aaaca20, L_000001b41aaaca20;
LS_000001b41abd1530_0_28 .concat [ 1 1 1 1], L_000001b41aaaca20, L_000001b41aaaca20, L_000001b41aaaca20, L_000001b41aaaca20;
LS_000001b41abd1530_1_0 .concat [ 4 4 4 4], LS_000001b41abd1530_0_0, LS_000001b41abd1530_0_4, LS_000001b41abd1530_0_8, LS_000001b41abd1530_0_12;
LS_000001b41abd1530_1_4 .concat [ 4 4 4 4], LS_000001b41abd1530_0_16, LS_000001b41abd1530_0_20, LS_000001b41abd1530_0_24, LS_000001b41abd1530_0_28;
L_000001b41abd1530 .concat [ 16 16 0 0], LS_000001b41abd1530_1_0, LS_000001b41abd1530_1_4;
L_000001b41abd15d0 .part L_000001b41abd1f30, 2, 1;
L_000001b41abd06d0 .part L_000001b41abd1f30, 1, 1;
L_000001b41abd0db0 .part L_000001b41abd1f30, 0, 1;
LS_000001b41abd1710_0_0 .concat [ 1 1 1 1], L_000001b41abd5c40, L_000001b41abd5c40, L_000001b41abd5c40, L_000001b41abd5c40;
LS_000001b41abd1710_0_4 .concat [ 1 1 1 1], L_000001b41abd5c40, L_000001b41abd5c40, L_000001b41abd5c40, L_000001b41abd5c40;
LS_000001b41abd1710_0_8 .concat [ 1 1 1 1], L_000001b41abd5c40, L_000001b41abd5c40, L_000001b41abd5c40, L_000001b41abd5c40;
LS_000001b41abd1710_0_12 .concat [ 1 1 1 1], L_000001b41abd5c40, L_000001b41abd5c40, L_000001b41abd5c40, L_000001b41abd5c40;
LS_000001b41abd1710_0_16 .concat [ 1 1 1 1], L_000001b41abd5c40, L_000001b41abd5c40, L_000001b41abd5c40, L_000001b41abd5c40;
LS_000001b41abd1710_0_20 .concat [ 1 1 1 1], L_000001b41abd5c40, L_000001b41abd5c40, L_000001b41abd5c40, L_000001b41abd5c40;
LS_000001b41abd1710_0_24 .concat [ 1 1 1 1], L_000001b41abd5c40, L_000001b41abd5c40, L_000001b41abd5c40, L_000001b41abd5c40;
LS_000001b41abd1710_0_28 .concat [ 1 1 1 1], L_000001b41abd5c40, L_000001b41abd5c40, L_000001b41abd5c40, L_000001b41abd5c40;
LS_000001b41abd1710_1_0 .concat [ 4 4 4 4], LS_000001b41abd1710_0_0, LS_000001b41abd1710_0_4, LS_000001b41abd1710_0_8, LS_000001b41abd1710_0_12;
LS_000001b41abd1710_1_4 .concat [ 4 4 4 4], LS_000001b41abd1710_0_16, LS_000001b41abd1710_0_20, LS_000001b41abd1710_0_24, LS_000001b41abd1710_0_28;
L_000001b41abd1710 .concat [ 16 16 0 0], LS_000001b41abd1710_1_0, LS_000001b41abd1710_1_4;
L_000001b41abd1210 .part L_000001b41abd1f30, 2, 1;
L_000001b41abcfa50 .part L_000001b41abd1f30, 1, 1;
L_000001b41abd17b0 .part L_000001b41abd1f30, 0, 1;
LS_000001b41abd1170_0_0 .concat [ 1 1 1 1], L_000001b41abd5ee0, L_000001b41abd5ee0, L_000001b41abd5ee0, L_000001b41abd5ee0;
LS_000001b41abd1170_0_4 .concat [ 1 1 1 1], L_000001b41abd5ee0, L_000001b41abd5ee0, L_000001b41abd5ee0, L_000001b41abd5ee0;
LS_000001b41abd1170_0_8 .concat [ 1 1 1 1], L_000001b41abd5ee0, L_000001b41abd5ee0, L_000001b41abd5ee0, L_000001b41abd5ee0;
LS_000001b41abd1170_0_12 .concat [ 1 1 1 1], L_000001b41abd5ee0, L_000001b41abd5ee0, L_000001b41abd5ee0, L_000001b41abd5ee0;
LS_000001b41abd1170_0_16 .concat [ 1 1 1 1], L_000001b41abd5ee0, L_000001b41abd5ee0, L_000001b41abd5ee0, L_000001b41abd5ee0;
LS_000001b41abd1170_0_20 .concat [ 1 1 1 1], L_000001b41abd5ee0, L_000001b41abd5ee0, L_000001b41abd5ee0, L_000001b41abd5ee0;
LS_000001b41abd1170_0_24 .concat [ 1 1 1 1], L_000001b41abd5ee0, L_000001b41abd5ee0, L_000001b41abd5ee0, L_000001b41abd5ee0;
LS_000001b41abd1170_0_28 .concat [ 1 1 1 1], L_000001b41abd5ee0, L_000001b41abd5ee0, L_000001b41abd5ee0, L_000001b41abd5ee0;
LS_000001b41abd1170_1_0 .concat [ 4 4 4 4], LS_000001b41abd1170_0_0, LS_000001b41abd1170_0_4, LS_000001b41abd1170_0_8, LS_000001b41abd1170_0_12;
LS_000001b41abd1170_1_4 .concat [ 4 4 4 4], LS_000001b41abd1170_0_16, LS_000001b41abd1170_0_20, LS_000001b41abd1170_0_24, LS_000001b41abd1170_0_28;
L_000001b41abd1170 .concat [ 16 16 0 0], LS_000001b41abd1170_1_0, LS_000001b41abd1170_1_4;
L_000001b41abd1850 .part L_000001b41abd1f30, 2, 1;
L_000001b41abd12b0 .part L_000001b41abd1f30, 1, 1;
L_000001b41abd08b0 .part L_000001b41abd1f30, 0, 1;
LS_000001b41abcfb90_0_0 .concat [ 1 1 1 1], L_000001b41abd57e0, L_000001b41abd57e0, L_000001b41abd57e0, L_000001b41abd57e0;
LS_000001b41abcfb90_0_4 .concat [ 1 1 1 1], L_000001b41abd57e0, L_000001b41abd57e0, L_000001b41abd57e0, L_000001b41abd57e0;
LS_000001b41abcfb90_0_8 .concat [ 1 1 1 1], L_000001b41abd57e0, L_000001b41abd57e0, L_000001b41abd57e0, L_000001b41abd57e0;
LS_000001b41abcfb90_0_12 .concat [ 1 1 1 1], L_000001b41abd57e0, L_000001b41abd57e0, L_000001b41abd57e0, L_000001b41abd57e0;
LS_000001b41abcfb90_0_16 .concat [ 1 1 1 1], L_000001b41abd57e0, L_000001b41abd57e0, L_000001b41abd57e0, L_000001b41abd57e0;
LS_000001b41abcfb90_0_20 .concat [ 1 1 1 1], L_000001b41abd57e0, L_000001b41abd57e0, L_000001b41abd57e0, L_000001b41abd57e0;
LS_000001b41abcfb90_0_24 .concat [ 1 1 1 1], L_000001b41abd57e0, L_000001b41abd57e0, L_000001b41abd57e0, L_000001b41abd57e0;
LS_000001b41abcfb90_0_28 .concat [ 1 1 1 1], L_000001b41abd57e0, L_000001b41abd57e0, L_000001b41abd57e0, L_000001b41abd57e0;
LS_000001b41abcfb90_1_0 .concat [ 4 4 4 4], LS_000001b41abcfb90_0_0, LS_000001b41abcfb90_0_4, LS_000001b41abcfb90_0_8, LS_000001b41abcfb90_0_12;
LS_000001b41abcfb90_1_4 .concat [ 4 4 4 4], LS_000001b41abcfb90_0_16, LS_000001b41abcfb90_0_20, LS_000001b41abcfb90_0_24, LS_000001b41abcfb90_0_28;
L_000001b41abcfb90 .concat [ 16 16 0 0], LS_000001b41abcfb90_1_0, LS_000001b41abcfb90_1_4;
L_000001b41abd1350 .part L_000001b41abd1f30, 2, 1;
L_000001b41abd0090 .part L_000001b41abd1f30, 1, 1;
L_000001b41abd0e50 .part L_000001b41abd1f30, 0, 1;
LS_000001b41abd0f90_0_0 .concat [ 1 1 1 1], L_000001b41abd5a10, L_000001b41abd5a10, L_000001b41abd5a10, L_000001b41abd5a10;
LS_000001b41abd0f90_0_4 .concat [ 1 1 1 1], L_000001b41abd5a10, L_000001b41abd5a10, L_000001b41abd5a10, L_000001b41abd5a10;
LS_000001b41abd0f90_0_8 .concat [ 1 1 1 1], L_000001b41abd5a10, L_000001b41abd5a10, L_000001b41abd5a10, L_000001b41abd5a10;
LS_000001b41abd0f90_0_12 .concat [ 1 1 1 1], L_000001b41abd5a10, L_000001b41abd5a10, L_000001b41abd5a10, L_000001b41abd5a10;
LS_000001b41abd0f90_0_16 .concat [ 1 1 1 1], L_000001b41abd5a10, L_000001b41abd5a10, L_000001b41abd5a10, L_000001b41abd5a10;
LS_000001b41abd0f90_0_20 .concat [ 1 1 1 1], L_000001b41abd5a10, L_000001b41abd5a10, L_000001b41abd5a10, L_000001b41abd5a10;
LS_000001b41abd0f90_0_24 .concat [ 1 1 1 1], L_000001b41abd5a10, L_000001b41abd5a10, L_000001b41abd5a10, L_000001b41abd5a10;
LS_000001b41abd0f90_0_28 .concat [ 1 1 1 1], L_000001b41abd5a10, L_000001b41abd5a10, L_000001b41abd5a10, L_000001b41abd5a10;
LS_000001b41abd0f90_1_0 .concat [ 4 4 4 4], LS_000001b41abd0f90_0_0, LS_000001b41abd0f90_0_4, LS_000001b41abd0f90_0_8, LS_000001b41abd0f90_0_12;
LS_000001b41abd0f90_1_4 .concat [ 4 4 4 4], LS_000001b41abd0f90_0_16, LS_000001b41abd0f90_0_20, LS_000001b41abd0f90_0_24, LS_000001b41abd0f90_0_28;
L_000001b41abd0f90 .concat [ 16 16 0 0], LS_000001b41abd0f90_1_0, LS_000001b41abd0f90_1_4;
S_000001b41aba11e0 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000001b41ab4cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001b41abbda40_0 .net "Write_Data", 31 0, v000001b41ab928e0_0;  alias, 1 drivers
v000001b41abbdf40_0 .net "addr", 31 0, v000001b41ab93d80_0;  alias, 1 drivers
v000001b41abbe760_0 .net "clk", 0 0, L_000001b41ab121e0;  alias, 1 drivers
v000001b41abbeb20_0 .net "mem_out", 31 0, v000001b41abbd2c0_0;  alias, 1 drivers
v000001b41abbe120_0 .net "mem_read", 0 0, v000001b41ab92a20_0;  alias, 1 drivers
v000001b41abbe4e0_0 .net "mem_write", 0 0, v000001b41ab932e0_0;  alias, 1 drivers
S_000001b41ab9f8e0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001b41aba11e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001b41abbe440 .array "DataMem", 1023 0, 31 0;
v000001b41abbe080_0 .net "Data_In", 31 0, v000001b41ab928e0_0;  alias, 1 drivers
v000001b41abbd2c0_0 .var "Data_Out", 31 0;
v000001b41abbf340_0 .net "Write_en", 0 0, v000001b41ab932e0_0;  alias, 1 drivers
v000001b41abbd860_0 .net "addr", 31 0, v000001b41ab93d80_0;  alias, 1 drivers
v000001b41abbd680_0 .net "clk", 0 0, L_000001b41ab121e0;  alias, 1 drivers
v000001b41abbd9a0_0 .var/i "i", 31 0;
S_000001b41ab9fa70 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000001b41ab4cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001b41abc4a80 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b41abc4ab8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b41abc4af0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b41abc4b28 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b41abc4b60 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b41abc4b98 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b41abc4bd0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b41abc4c08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b41abc4c40 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b41abc4c78 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b41abc4cb0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b41abc4ce8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b41abc4d20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b41abc4d58 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b41abc4d90 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b41abc4dc8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b41abc4e00 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b41abc4e38 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b41abc4e70 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b41abc4ea8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b41abc4ee0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b41abc4f18 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b41abc4f50 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b41abc4f88 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b41abc4fc0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b41abbe800_0 .net "MEM_ALU_OUT", 31 0, v000001b41ab93d80_0;  alias, 1 drivers
v000001b41abbe1c0_0 .net "MEM_Data_mem_out", 31 0, v000001b41abbd2c0_0;  alias, 1 drivers
v000001b41abbf8e0_0 .net "MEM_memread", 0 0, v000001b41ab92a20_0;  alias, 1 drivers
v000001b41abbe8a0_0 .net "MEM_opcode", 11 0, v000001b41ab923e0_0;  alias, 1 drivers
v000001b41abbdae0_0 .net "MEM_rd_ind", 4 0, v000001b41ab93100_0;  alias, 1 drivers
v000001b41abbdb80_0 .net "MEM_rd_indzero", 0 0, v000001b41ab91da0_0;  alias, 1 drivers
v000001b41abbe940_0 .net "MEM_regwrite", 0 0, v000001b41ab93920_0;  alias, 1 drivers
v000001b41abbe9e0_0 .var "WB_ALU_OUT", 31 0;
v000001b41abbf520_0 .var "WB_Data_mem_out", 31 0;
v000001b41abbd400_0 .var "WB_memread", 0 0;
v000001b41abbebc0_0 .var "WB_rd_ind", 4 0;
v000001b41abbec60_0 .var "WB_rd_indzero", 0 0;
v000001b41abbf660_0 .var "WB_regwrite", 0 0;
v000001b41abbf7a0_0 .net "clk", 0 0, L_000001b41ac3bd20;  1 drivers
v000001b41abbed00_0 .var "hlt", 0 0;
v000001b41abbee40_0 .net "rst", 0 0, v000001b41abcf690_0;  alias, 1 drivers
E_000001b41ab28c00 .event posedge, v000001b41ab940a0_0, v000001b41abbf7a0_0;
S_000001b41ab9fc00 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000001b41ab4cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001b41ac3bc40 .functor AND 32, v000001b41abbf520_0, L_000001b41ac41410, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b41ac3be70 .functor NOT 1, v000001b41abbd400_0, C4<0>, C4<0>, C4<0>;
L_000001b41ac3bb60 .functor AND 32, v000001b41abbe9e0_0, L_000001b41ac414b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b41ac3bbd0 .functor OR 32, L_000001b41ac3bc40, L_000001b41ac3bb60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b41abbf980_0 .net "Write_Data_RegFile", 31 0, L_000001b41ac3bbd0;  alias, 1 drivers
v000001b41abbd360_0 .net *"_ivl_0", 31 0, L_000001b41ac41410;  1 drivers
v000001b41abbd4a0_0 .net *"_ivl_2", 31 0, L_000001b41ac3bc40;  1 drivers
v000001b41abbd540_0 .net *"_ivl_4", 0 0, L_000001b41ac3be70;  1 drivers
v000001b41abbdc20_0 .net *"_ivl_6", 31 0, L_000001b41ac414b0;  1 drivers
v000001b41abbff20_0 .net *"_ivl_8", 31 0, L_000001b41ac3bb60;  1 drivers
v000001b41abc0ba0_0 .net "alu_out", 31 0, v000001b41abbe9e0_0;  alias, 1 drivers
v000001b41abc07e0_0 .net "mem_out", 31 0, v000001b41abbf520_0;  alias, 1 drivers
v000001b41abbffc0_0 .net "mem_read", 0 0, v000001b41abbd400_0;  alias, 1 drivers
LS_000001b41ac41410_0_0 .concat [ 1 1 1 1], v000001b41abbd400_0, v000001b41abbd400_0, v000001b41abbd400_0, v000001b41abbd400_0;
LS_000001b41ac41410_0_4 .concat [ 1 1 1 1], v000001b41abbd400_0, v000001b41abbd400_0, v000001b41abbd400_0, v000001b41abbd400_0;
LS_000001b41ac41410_0_8 .concat [ 1 1 1 1], v000001b41abbd400_0, v000001b41abbd400_0, v000001b41abbd400_0, v000001b41abbd400_0;
LS_000001b41ac41410_0_12 .concat [ 1 1 1 1], v000001b41abbd400_0, v000001b41abbd400_0, v000001b41abbd400_0, v000001b41abbd400_0;
LS_000001b41ac41410_0_16 .concat [ 1 1 1 1], v000001b41abbd400_0, v000001b41abbd400_0, v000001b41abbd400_0, v000001b41abbd400_0;
LS_000001b41ac41410_0_20 .concat [ 1 1 1 1], v000001b41abbd400_0, v000001b41abbd400_0, v000001b41abbd400_0, v000001b41abbd400_0;
LS_000001b41ac41410_0_24 .concat [ 1 1 1 1], v000001b41abbd400_0, v000001b41abbd400_0, v000001b41abbd400_0, v000001b41abbd400_0;
LS_000001b41ac41410_0_28 .concat [ 1 1 1 1], v000001b41abbd400_0, v000001b41abbd400_0, v000001b41abbd400_0, v000001b41abbd400_0;
LS_000001b41ac41410_1_0 .concat [ 4 4 4 4], LS_000001b41ac41410_0_0, LS_000001b41ac41410_0_4, LS_000001b41ac41410_0_8, LS_000001b41ac41410_0_12;
LS_000001b41ac41410_1_4 .concat [ 4 4 4 4], LS_000001b41ac41410_0_16, LS_000001b41ac41410_0_20, LS_000001b41ac41410_0_24, LS_000001b41ac41410_0_28;
L_000001b41ac41410 .concat [ 16 16 0 0], LS_000001b41ac41410_1_0, LS_000001b41ac41410_1_4;
LS_000001b41ac414b0_0_0 .concat [ 1 1 1 1], L_000001b41ac3be70, L_000001b41ac3be70, L_000001b41ac3be70, L_000001b41ac3be70;
LS_000001b41ac414b0_0_4 .concat [ 1 1 1 1], L_000001b41ac3be70, L_000001b41ac3be70, L_000001b41ac3be70, L_000001b41ac3be70;
LS_000001b41ac414b0_0_8 .concat [ 1 1 1 1], L_000001b41ac3be70, L_000001b41ac3be70, L_000001b41ac3be70, L_000001b41ac3be70;
LS_000001b41ac414b0_0_12 .concat [ 1 1 1 1], L_000001b41ac3be70, L_000001b41ac3be70, L_000001b41ac3be70, L_000001b41ac3be70;
LS_000001b41ac414b0_0_16 .concat [ 1 1 1 1], L_000001b41ac3be70, L_000001b41ac3be70, L_000001b41ac3be70, L_000001b41ac3be70;
LS_000001b41ac414b0_0_20 .concat [ 1 1 1 1], L_000001b41ac3be70, L_000001b41ac3be70, L_000001b41ac3be70, L_000001b41ac3be70;
LS_000001b41ac414b0_0_24 .concat [ 1 1 1 1], L_000001b41ac3be70, L_000001b41ac3be70, L_000001b41ac3be70, L_000001b41ac3be70;
LS_000001b41ac414b0_0_28 .concat [ 1 1 1 1], L_000001b41ac3be70, L_000001b41ac3be70, L_000001b41ac3be70, L_000001b41ac3be70;
LS_000001b41ac414b0_1_0 .concat [ 4 4 4 4], LS_000001b41ac414b0_0_0, LS_000001b41ac414b0_0_4, LS_000001b41ac414b0_0_8, LS_000001b41ac414b0_0_12;
LS_000001b41ac414b0_1_4 .concat [ 4 4 4 4], LS_000001b41ac414b0_0_16, LS_000001b41ac414b0_0_20, LS_000001b41ac414b0_0_24, LS_000001b41ac414b0_0_28;
L_000001b41ac414b0 .concat [ 16 16 0 0], LS_000001b41ac414b0_1_0, LS_000001b41ac414b0_1_4;
    .scope S_000001b41aba0560;
T_0 ;
    %wait E_000001b41ab28ec0;
    %load/vec4 v000001b41abbc8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001b41abbbba0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b41abbb560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001b41abbb1a0_0;
    %assign/vec4 v000001b41abbbba0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001b41aba03d0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b41abbcb40_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001b41abbcb40_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b41abbcb40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b41abbb2e0, 0, 4;
    %load/vec4 v000001b41abbcb40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b41abbcb40_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b41abbb2e0, 0, 4;
    %pushi/vec4 537067530, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b41abbb2e0, 0, 4;
    %pushi/vec4 807337984, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b41abbb2e0, 0, 4;
    %pushi/vec4 260128, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b41abbb2e0, 0, 4;
    %pushi/vec4 137248, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b41abbb2e0, 0, 4;
    %pushi/vec4 2035744, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b41abbb2e0, 0, 4;
    %pushi/vec4 2885812225, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b41abbb2e0, 0, 4;
    %pushi/vec4 2885877762, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b41abbb2e0, 0, 4;
    %pushi/vec4 537133071, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b41abbb2e0, 0, 4;
    %pushi/vec4 537198612, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b41abbb2e0, 0, 4;
    %pushi/vec4 8726560, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b41abbb2e0, 0, 4;
    %pushi/vec4 10756130, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b41abbb2e0, 0, 4;
    %pushi/vec4 10758178, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b41abbb2e0, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b41abbb2e0, 0, 4;
    %pushi/vec4 2886008836, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b41abbb2e0, 0, 4;
    %pushi/vec4 537264153, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b41abbb2e0, 0, 4;
    %pushi/vec4 537329694, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b41abbb2e0, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b41abbb2e0, 0, 4;
    %pushi/vec4 13056038, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b41abbb2e0, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b41abbb2e0, 0, 4;
    %pushi/vec4 2886074373, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b41abbb2e0, 0, 4;
    %pushi/vec4 2886139910, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b41abbb2e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b41abbb2e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b41abbb2e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b41abbb2e0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b41abbb2e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b41abbb2e0, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001b41aba1690;
T_2 ;
    %wait E_000001b41ab28b80;
    %load/vec4 v000001b41abbade0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001b41aba6ff0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b41aba6e10_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b41abbc1e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b41abbb4c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b41abbc140_0, 0;
    %assign/vec4 v000001b41abbb380_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001b41abbcc80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001b41abbc280_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001b41aba6ff0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b41aba6e10_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b41abbc1e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b41abbb4c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b41abbc140_0, 0;
    %assign/vec4 v000001b41abbb380_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001b41abbcc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001b41abbaca0_0;
    %assign/vec4 v000001b41aba6e10_0, 0;
    %load/vec4 v000001b41abbb920_0;
    %assign/vec4 v000001b41aba6ff0_0, 0;
    %load/vec4 v000001b41abbaca0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001b41abbb4c0_0, 0;
    %load/vec4 v000001b41abbaca0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001b41abbb380_0, 4, 5;
    %load/vec4 v000001b41abbaca0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001b41abbaca0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001b41abbb380_0, 4, 5;
    %load/vec4 v000001b41abbaca0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001b41abbaca0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b41abbaca0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001b41abbaca0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001b41abbaca0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001b41abbaca0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001b41abbc140_0, 0;
    %load/vec4 v000001b41abbaca0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001b41abbaca0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001b41abbc1e0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001b41abbaca0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001b41abbc1e0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001b41abbaca0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001b41abbc1e0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001b41ab9ff20;
T_3 ;
    %wait E_000001b41ab28ec0;
    %load/vec4 v000001b41abade90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b41abadcb0_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001b41abadcb0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b41abadcb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b41abadd50, 0, 4;
    %load/vec4 v000001b41abadcb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b41abadcb0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001b41abadc10_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001b41abae2f0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001b41abae250_0;
    %load/vec4 v000001b41abadc10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b41abadd50, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b41abadd50, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001b41ab9ff20;
T_4 ;
    %wait E_000001b41ab295c0;
    %load/vec4 v000001b41abadc10_0;
    %load/vec4 v000001b41abae110_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001b41abadc10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001b41abae2f0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001b41abae250_0;
    %assign/vec4 v000001b41abadf30_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001b41abae110_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001b41abadd50, 4;
    %assign/vec4 v000001b41abadf30_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001b41ab9ff20;
T_5 ;
    %wait E_000001b41ab295c0;
    %load/vec4 v000001b41abadc10_0;
    %load/vec4 v000001b41abae1b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001b41abadc10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001b41abae2f0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001b41abae250_0;
    %assign/vec4 v000001b41abae070_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001b41abae1b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001b41abadd50, 4;
    %assign/vec4 v000001b41abae070_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001b41ab9ff20;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001b41aba06f0;
    %jmp t_0;
    .scope S_000001b41aba06f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b41abadfd0_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001b41abadfd0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001b41abadfd0_0;
    %ix/getv/s 4, v000001b41abadfd0_0;
    %load/vec4a v000001b41abadd50, 4;
    %ix/getv/s 4, v000001b41abadfd0_0;
    %load/vec4a v000001b41abadd50, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001b41abadfd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b41abadfd0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001b41ab9ff20;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001b41aba0ec0;
T_7 ;
    %wait E_000001b41ab28dc0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b41abad3f0_0, 0, 32;
    %load/vec4 v000001b41abac770_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b41abac770_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001b41ababd70_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001b41abad3f0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001b41abac770_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b41abac770_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b41abac770_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001b41ababd70_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001b41abad3f0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001b41ababd70_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001b41ababd70_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001b41abad3f0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001b41aba1500;
T_8 ;
    %wait E_000001b41ab28ec0;
    %load/vec4 v000001b41aba9b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b41abab230_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001b41abaad30_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b41abaad30_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001b41abab230_0;
    %load/vec4 v000001b41abaab50_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001b41abab230_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b41abab230_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001b41abab230_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001b41abab230_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001b41abab230_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001b41abab230_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001b41aba1500;
T_9 ;
    %wait E_000001b41ab28ec0;
    %load/vec4 v000001b41aba9b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b41aba9cf0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001b41abaa510_0;
    %assign/vec4 v000001b41aba9cf0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001b41aba0d30;
T_10 ;
    %wait E_000001b41ab28d00;
    %load/vec4 v000001b41abaca90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b41ababeb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b41abad710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b41ababa50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b41aba8f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b41abaaf10_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001b41abaaa10_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001b41abaabf0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001b41abab050_0;
    %load/vec4 v000001b41abaaab0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001b41aba9110_0;
    %load/vec4 v000001b41abaaab0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001b41abaac90_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001b41abaae70_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001b41abab050_0;
    %load/vec4 v000001b41aba9390_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001b41aba9110_0;
    %load/vec4 v000001b41aba9390_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b41ababeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b41abad710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b41ababa50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b41aba8f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b41abaaf10_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001b41abaafb0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b41ababeb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b41abad710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b41ababa50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b41aba8f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b41abaaf10_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b41ababeb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b41abad710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b41ababa50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b41aba8f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b41abaaf10_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001b41aba0a10;
T_11 ;
    %wait E_000001b41ab29380;
    %load/vec4 v000001b41aba3200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001b41aba1fe0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b41aba3fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b41aba3160_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b41aba1ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b41aba2b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b41aba24e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b41aba2580_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b41aba2940_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b41aba2260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b41aba1c20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b41aba28a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b41aba3c00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b41aba3840_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b41aba2080_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b41aba2da0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b41aba29e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b41aba2120_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b41aba2620_0, 0;
    %assign/vec4 v000001b41aba3700_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001b41aba26c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001b41aba4060_0;
    %assign/vec4 v000001b41aba3700_0, 0;
    %load/vec4 v000001b41aba2800_0;
    %assign/vec4 v000001b41aba2620_0, 0;
    %load/vec4 v000001b41aba1e00_0;
    %assign/vec4 v000001b41aba2120_0, 0;
    %load/vec4 v000001b41aba2f80_0;
    %assign/vec4 v000001b41aba29e0_0, 0;
    %load/vec4 v000001b41aba38e0_0;
    %assign/vec4 v000001b41aba2da0_0, 0;
    %load/vec4 v000001b41aba3020_0;
    %assign/vec4 v000001b41aba2080_0, 0;
    %load/vec4 v000001b41aba19a0_0;
    %assign/vec4 v000001b41aba3840_0, 0;
    %load/vec4 v000001b41aba1900_0;
    %assign/vec4 v000001b41aba3c00_0, 0;
    %load/vec4 v000001b41aba2bc0_0;
    %assign/vec4 v000001b41aba28a0_0, 0;
    %load/vec4 v000001b41aba2760_0;
    %assign/vec4 v000001b41aba1c20_0, 0;
    %load/vec4 v000001b41aba3b60_0;
    %assign/vec4 v000001b41aba2260_0, 0;
    %load/vec4 v000001b41aba21c0_0;
    %assign/vec4 v000001b41aba2940_0, 0;
    %load/vec4 v000001b41aba3a20_0;
    %assign/vec4 v000001b41aba2580_0, 0;
    %load/vec4 v000001b41aba3f20_0;
    %assign/vec4 v000001b41aba24e0_0, 0;
    %load/vec4 v000001b41aba3ac0_0;
    %assign/vec4 v000001b41aba2b20_0, 0;
    %load/vec4 v000001b41aba3d40_0;
    %assign/vec4 v000001b41aba1ea0_0, 0;
    %load/vec4 v000001b41aba3980_0;
    %assign/vec4 v000001b41aba3160_0, 0;
    %load/vec4 v000001b41aba2ee0_0;
    %assign/vec4 v000001b41aba3fc0_0, 0;
    %load/vec4 v000001b41aba33e0_0;
    %assign/vec4 v000001b41aba1fe0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001b41aba1fe0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b41aba3fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b41aba3160_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b41aba1ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b41aba2b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b41aba24e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b41aba2580_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b41aba2940_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b41aba2260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b41aba1c20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b41aba28a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b41aba3c00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b41aba3840_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b41aba2080_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b41aba2da0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b41aba29e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b41aba2120_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b41aba2620_0, 0;
    %assign/vec4 v000001b41aba3700_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001b41aba0ba0;
T_12 ;
    %wait E_000001b41ab29700;
    %load/vec4 v000001b41abab370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001b41aba56e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b41aba4ec0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b41aba4740_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b41aba5000_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b41aba4420_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b41aba4f60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b41aba50a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b41aba5500_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b41aba55a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b41aba4380_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b41aba5140_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b41aba42e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b41aba47e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b41aba44c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b41aba4100_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b41aba5640_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b41aba4600_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b41aba4560_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001b41aba5320_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b41aba5460_0, 0;
    %assign/vec4 v000001b41aba4ba0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001b41aba9930_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001b41aba3480_0;
    %assign/vec4 v000001b41aba4ba0_0, 0;
    %load/vec4 v000001b41aba3520_0;
    %assign/vec4 v000001b41aba5460_0, 0;
    %load/vec4 v000001b41aba4c40_0;
    %assign/vec4 v000001b41aba5320_0, 0;
    %load/vec4 v000001b41aba4d80_0;
    %assign/vec4 v000001b41aba4560_0, 0;
    %load/vec4 v000001b41aba41a0_0;
    %assign/vec4 v000001b41aba4600_0, 0;
    %load/vec4 v000001b41aba4ce0_0;
    %assign/vec4 v000001b41aba5640_0, 0;
    %load/vec4 v000001b41aba1a40_0;
    %assign/vec4 v000001b41aba4100_0, 0;
    %load/vec4 v000001b41aba4b00_0;
    %assign/vec4 v000001b41aba44c0_0, 0;
    %load/vec4 v000001b41aba46a0_0;
    %assign/vec4 v000001b41aba47e0_0, 0;
    %load/vec4 v000001b41aba51e0_0;
    %assign/vec4 v000001b41aba42e0_0, 0;
    %load/vec4 v000001b41aba4e20_0;
    %assign/vec4 v000001b41aba5140_0, 0;
    %load/vec4 v000001b41aba4880_0;
    %assign/vec4 v000001b41aba4380_0, 0;
    %load/vec4 v000001b41aba53c0_0;
    %assign/vec4 v000001b41aba55a0_0, 0;
    %load/vec4 v000001b41aba4a60_0;
    %assign/vec4 v000001b41aba5500_0, 0;
    %load/vec4 v000001b41aba4920_0;
    %assign/vec4 v000001b41aba50a0_0, 0;
    %load/vec4 v000001b41aba4240_0;
    %assign/vec4 v000001b41aba4f60_0, 0;
    %load/vec4 v000001b41aba49c0_0;
    %assign/vec4 v000001b41aba4420_0, 0;
    %load/vec4 v000001b41aba5280_0;
    %assign/vec4 v000001b41aba5000_0, 0;
    %load/vec4 v000001b41aba1d60_0;
    %assign/vec4 v000001b41aba4740_0, 0;
    %load/vec4 v000001b41aba1cc0_0;
    %assign/vec4 v000001b41aba4ec0_0, 0;
    %load/vec4 v000001b41aba5780_0;
    %assign/vec4 v000001b41aba56e0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001b41aba56e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b41aba4ec0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b41aba4740_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b41aba5000_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b41aba4420_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b41aba4f60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b41aba50a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b41aba5500_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b41aba55a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b41aba4380_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b41aba5140_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b41aba42e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b41aba47e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b41aba44c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b41aba4100_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b41aba5640_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b41aba4600_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b41aba4560_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001b41aba5320_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b41aba5460_0, 0;
    %assign/vec4 v000001b41aba4ba0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001b41a99da30;
T_13 ;
    %wait E_000001b41ab28900;
    %load/vec4 v000001b41ab97890_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b41ab977f0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b41ab977f0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b41ab977f0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b41ab977f0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b41ab977f0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b41ab977f0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b41ab977f0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b41ab977f0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b41ab977f0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b41ab977f0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b41ab977f0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b41ab977f0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b41ab977f0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b41ab977f0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b41ab977f0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b41ab977f0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001b41ab977f0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001b41ab977f0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001b41ab977f0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001b41ab977f0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001b41ab977f0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001b41ab977f0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001b41a99d8a0;
T_14 ;
    %wait E_000001b41ab28780;
    %load/vec4 v000001b41ab97110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001b41ab97d90_0;
    %pad/u 33;
    %load/vec4 v000001b41ab98150_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001b41ab97750_0, 0;
    %assign/vec4 v000001b41ab97570_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001b41ab97d90_0;
    %pad/u 33;
    %load/vec4 v000001b41ab98150_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001b41ab97750_0, 0;
    %assign/vec4 v000001b41ab97570_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001b41ab97d90_0;
    %pad/u 33;
    %load/vec4 v000001b41ab98150_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001b41ab97750_0, 0;
    %assign/vec4 v000001b41ab97570_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001b41ab97d90_0;
    %pad/u 33;
    %load/vec4 v000001b41ab98150_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001b41ab97750_0, 0;
    %assign/vec4 v000001b41ab97570_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001b41ab97d90_0;
    %pad/u 33;
    %load/vec4 v000001b41ab98150_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001b41ab97750_0, 0;
    %assign/vec4 v000001b41ab97570_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001b41ab97d90_0;
    %pad/u 33;
    %load/vec4 v000001b41ab98150_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001b41ab97750_0, 0;
    %assign/vec4 v000001b41ab97570_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001b41ab98150_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001b41ab97570_0;
    %load/vec4 v000001b41ab98150_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001b41ab97d90_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001b41ab98150_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001b41ab98150_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001b41ab97570_0, 0;
    %load/vec4 v000001b41ab97d90_0;
    %ix/getv 4, v000001b41ab98150_0;
    %shiftl 4;
    %assign/vec4 v000001b41ab97750_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001b41ab98150_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001b41ab97570_0;
    %load/vec4 v000001b41ab98150_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001b41ab97d90_0;
    %load/vec4 v000001b41ab98150_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001b41ab98150_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001b41ab97570_0, 0;
    %load/vec4 v000001b41ab97d90_0;
    %ix/getv 4, v000001b41ab98150_0;
    %shiftr 4;
    %assign/vec4 v000001b41ab97750_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b41ab97570_0, 0;
    %load/vec4 v000001b41ab97d90_0;
    %load/vec4 v000001b41ab98150_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001b41ab97750_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b41ab97570_0, 0;
    %load/vec4 v000001b41ab98150_0;
    %load/vec4 v000001b41ab97d90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001b41ab97750_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001b41a8e69c0;
T_15 ;
    %wait E_000001b41ab28180;
    %load/vec4 v000001b41ab940a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001b41ab91da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b41ab93920_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b41ab932e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b41ab92a20_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001b41ab923e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b41ab93100_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b41ab928e0_0, 0;
    %assign/vec4 v000001b41ab93d80_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001b41aab5ae0_0;
    %assign/vec4 v000001b41ab93d80_0, 0;
    %load/vec4 v000001b41ab92340_0;
    %assign/vec4 v000001b41ab928e0_0, 0;
    %load/vec4 v000001b41ab91ee0_0;
    %assign/vec4 v000001b41ab93100_0, 0;
    %load/vec4 v000001b41aa9ed40_0;
    %assign/vec4 v000001b41ab923e0_0, 0;
    %load/vec4 v000001b41aab4280_0;
    %assign/vec4 v000001b41ab92a20_0, 0;
    %load/vec4 v000001b41aa9eb60_0;
    %assign/vec4 v000001b41ab932e0_0, 0;
    %load/vec4 v000001b41ab94280_0;
    %assign/vec4 v000001b41ab93920_0, 0;
    %load/vec4 v000001b41ab934c0_0;
    %assign/vec4 v000001b41ab91da0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001b41ab9f8e0;
T_16 ;
    %wait E_000001b41ab295c0;
    %load/vec4 v000001b41abbf340_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001b41abbe080_0;
    %load/vec4 v000001b41abbd860_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b41abbe440, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001b41ab9f8e0;
T_17 ;
    %wait E_000001b41ab295c0;
    %load/vec4 v000001b41abbd860_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001b41abbe440, 4;
    %assign/vec4 v000001b41abbd2c0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001b41ab9f8e0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b41abbd9a0_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001b41abbd9a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b41abbd9a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b41abbe440, 0, 4;
    %load/vec4 v000001b41abbd9a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b41abbd9a0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000001b41ab9f8e0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b41abbd9a0_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001b41abbd9a0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001b41abbd9a0_0;
    %load/vec4a v000001b41abbe440, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001b41abbd9a0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001b41abbd9a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b41abbd9a0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001b41ab9fa70;
T_20 ;
    %wait E_000001b41ab28c00;
    %load/vec4 v000001b41abbee40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001b41abbec60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b41abbed00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b41abbf660_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b41abbd400_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b41abbebc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b41abbf520_0, 0;
    %assign/vec4 v000001b41abbe9e0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001b41abbe800_0;
    %assign/vec4 v000001b41abbe9e0_0, 0;
    %load/vec4 v000001b41abbe1c0_0;
    %assign/vec4 v000001b41abbf520_0, 0;
    %load/vec4 v000001b41abbf8e0_0;
    %assign/vec4 v000001b41abbd400_0, 0;
    %load/vec4 v000001b41abbdae0_0;
    %assign/vec4 v000001b41abbebc0_0, 0;
    %load/vec4 v000001b41abbe940_0;
    %assign/vec4 v000001b41abbf660_0, 0;
    %load/vec4 v000001b41abbdb80_0;
    %assign/vec4 v000001b41abbec60_0, 0;
    %load/vec4 v000001b41abbe8a0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001b41abbed00_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001b41ab4cea0;
T_21 ;
    %wait E_000001b41ab28440;
    %load/vec4 v000001b41abcd110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b41abce330_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001b41abce330_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001b41abce330_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001b41a969f50;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b41abcf5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b41abcf690_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001b41a969f50;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001b41abcf5f0_0;
    %inv;
    %assign/vec4 v000001b41abcf5f0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001b41a969f50;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./Swapping/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b41abcf690_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b41abcf690_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001b41abcd430_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
