# //  ModelSim SE 10.1b Apr 26 2012 Linux 4.4.0-64-generic
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading project bram_sim
# Compile of Patmos.v was successful.
# Compile of patmos_nexys4ddr.vhdl was successful.
# 2 compiles, 0 failed with no errors. 
vsim work.patmos_top
# vsim work.patmos_top 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: [1] /home/andreas/t-crest/patmos/sim/bram_sim/patmos_nexys4ddr.vhdl(267): (vopt-3473) Component instance "clk_manager_inst_0 : clk_manager" is not bound.
# ** Warning: [1] /home/andreas/t-crest/patmos/sim/bram_sim/patmos_nexys4ddr.vhdl(345): (vopt-3473) Component instance "ocp_burst_to_ddr2_ctrl_inst_0 : ocp_burst_to_ddr2_ctrl" is not bound.
# ** Warning: [1] /home/andreas/t-crest/patmos/sim/bram_sim/patmos_nexys4ddr.vhdl(385): (vopt-3473) Component instance "ddr2_ctrl_inst_0 : ddr2_ctrl" is not bound.
# ** Warning: [1] /home/andreas/t-crest/patmos/sim/bram_sim/patmos_nexys4ddr.vhdl(451): (vopt-3473) Component instance "nexys4ddr_io_inst_0 : nexys4ddr_io" is not bound.
# ** Warning: /home/andreas/t-crest/patmos/sim/bram_sim/Patmos.v(9206): (vopt-2685) [TFMPC] - Too few port connections for 'txQueue'.  Expected 9, found 8.
# ** Warning: /home/andreas/t-crest/patmos/sim/bram_sim/Patmos.v(9206): (vopt-2718) [TFMPC] - Missing connection for port 'io_count'.
# ** Warning: /home/andreas/t-crest/patmos/sim/bram_sim/Patmos.v(9215): (vopt-2685) [TFMPC] - Too few port connections for 'rxQueue'.  Expected 9, found 7.
# ** Warning: /home/andreas/t-crest/patmos/sim/bram_sim/Patmos.v(9215): (vopt-2718) [TFMPC] - Missing connection for port 'io_count'.
# ** Warning: /home/andreas/t-crest/patmos/sim/bram_sim/Patmos.v(9215): (vopt-2718) [TFMPC] - Missing connection for port 'io_enq_ready'.
# ** Warning: /home/andreas/t-crest/patmos/sim/bram_sim/Patmos.v(16268): (vopt-2685) [TFMPC] - Too few port connections for 'bp'.  Expected 19, found 17.
# ** Warning: /home/andreas/t-crest/patmos/sim/bram_sim/Patmos.v(16268): (vopt-2718) [TFMPC] - Missing connection for port 'io_perf_miss'.
# ** Warning: /home/andreas/t-crest/patmos/sim/bram_sim/Patmos.v(16268): (vopt-2718) [TFMPC] - Missing connection for port 'io_perf_hit'.
# ** Warning: /home/andreas/t-crest/patmos/sim/bram_sim/Patmos.v(16337): (vopt-2685) [TFMPC] - Too few port connections for 'wc'.  Expected 29, found 28.
# ** Warning: /home/andreas/t-crest/patmos/sim/bram_sim/Patmos.v(16337): (vopt-2718) [TFMPC] - Missing connection for port 'io_writeMaster_S_Data'.
# ** Warning: /home/andreas/t-crest/patmos/sim/bram_sim/Patmos.v(17414): (vopt-2685) [TFMPC] - Too few port connections for 'core'.  Expected 38, found 37.
# ** Warning: /home/andreas/t-crest/patmos/sim/bram_sim/Patmos.v(17414): (vopt-2718) [TFMPC] - Missing connection for port 'io_superMode'.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.patmos_top(rtl)#1
# ** Warning: (vsim-3473) Component instance "clk_manager_inst_0 : clk_manager" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /patmos_top File: /home/andreas/t-crest/patmos/sim/bram_sim/patmos_nexys4ddr.vhdl
# ** Warning: (vsim-3473) Component instance "ocp_burst_to_ddr2_ctrl_inst_0 : ocp_burst_to_ddr2_ctrl" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /patmos_top File: /home/andreas/t-crest/patmos/sim/bram_sim/patmos_nexys4ddr.vhdl
# ** Warning: (vsim-3473) Component instance "ddr2_ctrl_inst_0 : ddr2_ctrl" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /patmos_top File: /home/andreas/t-crest/patmos/sim/bram_sim/patmos_nexys4ddr.vhdl
# Loading work.Patmos(fast)
# ** Warning: (vsim-3473) Component instance "nexys4ddr_io_inst_0 : nexys4ddr_io" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /patmos_top File: /home/andreas/t-crest/patmos/sim/bram_sim/patmos_nexys4ddr.vhdl
add wave -position insertpoint  \
sim:/patmos_top/clk_in \
sim:/patmos_top/cpu_reset_btn \
sim:/patmos_top/green_leds \
sim:/patmos_top/rgb_leds \
sim:/patmos_top/seven_segments \
sim:/patmos_top/seven_segments_drive \
sim:/patmos_top/buttons \
sim:/patmos_top/switches \
sim:/patmos_top/uart_txd \
sim:/patmos_top/uart_rxd \
sim:/patmos_top/ddr2_dq \
sim:/patmos_top/ddr2_dqs_n \
sim:/patmos_top/ddr2_dqs_p \
sim:/patmos_top/ddr2_addr \
sim:/patmos_top/ddr2_ba \
sim:/patmos_top/ddr2_ras_n \
sim:/patmos_top/ddr2_cas_n \
sim:/patmos_top/ddr2_we_n \
sim:/patmos_top/ddr2_ck_p \
sim:/patmos_top/ddr2_ck_n \
sim:/patmos_top/ddr2_cke \
sim:/patmos_top/ddr2_cs_n \
sim:/patmos_top/ddr2_dm \
sim:/patmos_top/ddr2_odt \
sim:/patmos_top/clk_int \
sim:/patmos_top/clk_200 \
sim:/patmos_top/clk_pwm \
sim:/patmos_top/reset_int \
sim:/patmos_top/reset_ddr \
sim:/patmos_top/res_reg1 \
sim:/patmos_top/res_reg2 \
sim:/patmos_top/locked \
sim:/patmos_top/cpu_reset_btn_debounced \
sim:/patmos_top/cpu_reset_btn_prev \
sim:/patmos_top/cpu_reset_btn_sync_int \
sim:/patmos_top/cpu_reset_btn_sync \
sim:/patmos_top/debounce_count \
sim:/patmos_top/nexys4DDRIO_MCmd \
sim:/patmos_top/nexys4DDRIO_MAddr \
sim:/patmos_top/nexys4DDRIO_MData \
sim:/patmos_top/nexys4DDRIO_MByteEn \
sim:/patmos_top/nexys4DDRIO_SResp \
sim:/patmos_top/nexys4DDRIO_SData \
sim:/patmos_top/MCmd_bridge \
sim:/patmos_top/MAddr_bridge \
sim:/patmos_top/MData_bridge \
sim:/patmos_top/MDataValid_bridge \
sim:/patmos_top/MDataByteEn_bridge \
sim:/patmos_top/SResp_bridge \
sim:/patmos_top/SData_bridge \
sim:/patmos_top/SCmdAccept_bridge \
sim:/patmos_top/SDataAccept_bridge \
sim:/patmos_top/app_addr_bridge \
sim:/patmos_top/app_cmd_bridge \
sim:/patmos_top/app_en_bridge \
sim:/patmos_top/app_wdf_data_bridge \
sim:/patmos_top/app_wdf_end_bridge \
sim:/patmos_top/app_wdf_mask_bridge \
sim:/patmos_top/app_wdf_wren_bridge \
sim:/patmos_top/app_rd_data_bridge \
sim:/patmos_top/app_rd_data_end_bridge \
sim:/patmos_top/app_rd_data_valid_bridge \
sim:/patmos_top/app_rdy_bridge \
sim:/patmos_top/app_wdf_rdy_bridge \
sim:/patmos_top/DEBOUNCE_TIME
force -freeze sim:/patmos_top/clk_in 0 0, 1 {5 ns} -r 10
run 1000
# Causality operation skipped due to absense of debug database file
run 1000000
run 10000
run 1000000
run 10000000
run 10000000
run 100000000
force -freeze sim:/patmos_top/cpu_reset_btn 1 0 -cancel 10000
force -drive sim:/patmos_top/cpu_reset_btn 1 0 -cancel 10000
run 100000
force -drive sim:/patmos_top/cpu_reset_btn 1 0 -cancel 10000
run 10000
run 10000000
run 100000000
run 100
# Compile of patmos_nexys4ddr.vhdl failed with 1 errors.
quit -sim
# Compile of patmos_nexys4ddr.vhdl failed with 1 errors.
# Compile of patmos_nexys4ddr.vhdl failed with 1 errors.
# Compile of patmos_nexys4ddr.vhdl was successful.
vsim work.patmos_top
# vsim work.patmos_top 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error: /home/andreas/t-crest/patmos/sim/bram_sim/patmos_nexys4ddr.vhdl(164): (vopt-1270) Bad default binding for component instance "comp : Patmos".
#  (Component port "io_sSRam32CtrlPins_ramIn_din" is not on the entity.)
# ** Warning: [1] /home/andreas/t-crest/patmos/sim/bram_sim/patmos_nexys4ddr.vhdl(164): (vopt-3473) Component instance "comp : Patmos" is not bound.
# Optimization failed
# Error loading design
# Compile of Patmos.v was successful.
# Compile of patmos_nexys4ddr.vhdl was successful.
vsim work.patmos_top
# vsim work.patmos_top 
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: /home/andreas/t-crest/patmos/sim/bram_sim/patmos_nexys4ddr.vhdl(164): (vopt-1130) Port "io_comConf_S_Reset_n" of entity "Patmos" is not in the component being instantiated.
# ** Error: /home/andreas/t-crest/patmos/sim/bram_sim/patmos_nexys4ddr.vhdl(164): (vopt-1130) Port "io_comConf_S_Flag" of entity "Patmos" is not in the component being instantiated.
# Optimization failed
# Error loading design
# Compile of patmos_nexys4ddr.vhdl failed with 1 errors.
# Load canceled
# Compile of patmos_nexys4ddr.vhdl failed with 1 errors.
# Compile of patmos_nexys4ddr.vhdl failed with 1 errors.
# Compile of patmos_nexys4ddr.vhdl was successful.
vsim work.patmos_top
# vsim work.patmos_top 
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/andreas/t-crest/patmos/sim/bram_sim/Patmos.v(10664): (vopt-2685) [TFMPC] - Too few port connections for 'txQueue'.  Expected 9, found 8.
# ** Warning: /home/andreas/t-crest/patmos/sim/bram_sim/Patmos.v(10664): (vopt-2718) [TFMPC] - Missing connection for port 'io_count'.
# ** Warning: /home/andreas/t-crest/patmos/sim/bram_sim/Patmos.v(10673): (vopt-2685) [TFMPC] - Too few port connections for 'rxQueue'.  Expected 9, found 7.
# ** Warning: /home/andreas/t-crest/patmos/sim/bram_sim/Patmos.v(10673): (vopt-2718) [TFMPC] - Missing connection for port 'io_count'.
# ** Warning: /home/andreas/t-crest/patmos/sim/bram_sim/Patmos.v(10673): (vopt-2718) [TFMPC] - Missing connection for port 'io_enq_ready'.
# ** Warning: /home/andreas/t-crest/patmos/sim/bram_sim/Patmos.v(12113): (vopt-2685) [TFMPC] - Too few port connections for 'Keys'.  Expected 14, found 12.
# ** Warning: /home/andreas/t-crest/patmos/sim/bram_sim/Patmos.v(12113): (vopt-2718) [TFMPC] - Missing connection for port 'io_keysIntrs_0'.
# ** Warning: /home/andreas/t-crest/patmos/sim/bram_sim/Patmos.v(12113): (vopt-2718) [TFMPC] - Missing connection for port 'io_keysIntrs_1'.
# ** Warning: /home/andreas/t-crest/patmos/sim/bram_sim/Patmos.v(17870): (vopt-2685) [TFMPC] - Too few port connections for 'bp'.  Expected 19, found 17.
# ** Warning: /home/andreas/t-crest/patmos/sim/bram_sim/Patmos.v(17870): (vopt-2718) [TFMPC] - Missing connection for port 'io_perf_miss'.
# ** Warning: /home/andreas/t-crest/patmos/sim/bram_sim/Patmos.v(17870): (vopt-2718) [TFMPC] - Missing connection for port 'io_perf_hit'.
# ** Warning: /home/andreas/t-crest/patmos/sim/bram_sim/Patmos.v(17939): (vopt-2685) [TFMPC] - Too few port connections for 'wc'.  Expected 29, found 28.
# ** Warning: /home/andreas/t-crest/patmos/sim/bram_sim/Patmos.v(17939): (vopt-2718) [TFMPC] - Missing connection for port 'io_writeMaster_S_Data'.
# ** Warning: /home/andreas/t-crest/patmos/sim/bram_sim/Patmos.v(19388): (vopt-2685) [TFMPC] - Too few port connections for 'core'.  Expected 34, found 33.
# ** Warning: /home/andreas/t-crest/patmos/sim/bram_sim/Patmos.v(19388): (vopt-2718) [TFMPC] - Missing connection for port 'io_superMode'.
# ** Error: Failure to obtain a VHDL simulation license. Unable to checkout any of these license features:  qhsimvh or msimhdlsim
# Error loading design
vsim work.patmos_top
# vsim work.patmos_top 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.patmos_top(rtl)#1
# Loading work.Patmos(fast)
add wave -position insertpoint  \
sim:/patmos_top/clk \
sim:/patmos_top/led \
sim:/patmos_top/key \
sim:/patmos_top/txd \
sim:/patmos_top/rxd \
sim:/patmos_top/oSRAM_A \
sim:/patmos_top/oSRAM_ADSC_N \
sim:/patmos_top/oSRAM_OE_N \
sim:/patmos_top/oSRAM_WE_N \
sim:/patmos_top/oSRAM_BE_N \
sim:/patmos_top/oSRAM_GW_N \
sim:/patmos_top/oSRAM_CE1_N \
sim:/patmos_top/oSRAM_CE2 \
sim:/patmos_top/oSRAM_CE3_N \
sim:/patmos_top/oSRAM_ADSP_N \
sim:/patmos_top/oSRAM_ADV_N \
sim:/patmos_top/SRAM_DQ \
sim:/patmos_top/oSRAM_CLK \
sim:/patmos_top/clk_int \
sim:/patmos_top/int_res \
sim:/patmos_top/res_reg1 \
sim:/patmos_top/res_reg2 \
sim:/patmos_top/res_cnt \
sim:/patmos_top/sram_out_dout_ena \
sim:/patmos_top/sram_out_dout \
sim:/patmos_top/sram_in_din \
sim:/patmos_top/sram_in_din_reg
force -freeze sim:/patmos_top/clk 0 0, 1 {5 ns} -r 10
force -drive sim:/patmos_top/int_res 1 0 -cancel 1000
run 1000
run 1000
