#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f925ec0b2f0 .scope module, "MUX_WIDTH_CHAN" "MUX_WIDTH_CHAN" 2 5;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "sel"
    .port_info 2 /INPUT 32 "in_bus"
P_0x7f925ec03790 .param/l "CHANNELS" 0 2 7, +C4<00000000000000000000000000000100>;
P_0x7f925ec037d0 .param/l "WIDTH" 0 2 6, +C4<00000000000000000000000000001000>;
L_0x7f925ec1c970 .functor BUFZ 8, L_0x7f925ec1c770, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7f925ec1be20_0 .net *"_s4", 7 0, L_0x7f925ec1c770;  1 drivers
v0x7f925ec1bee0_0 .net *"_s6", 3 0, L_0x7f925ec1c830;  1 drivers
L_0x104bde008 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7f925ec1bf90_0 .net *"_s9", 2 0, L_0x104bde008;  1 drivers
o0x104bac158 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f925ec1c050_0 .net "in_bus", 31 0, o0x104bac158;  0 drivers
v0x7f925ec1c100 .array "input_array", 3 0;
v0x7f925ec1c100_0 .net v0x7f925ec1c100 0, 7 0, L_0x7f925ec1c3d0; 1 drivers
v0x7f925ec1c100_1 .net v0x7f925ec1c100 1, 7 0, L_0x7f925ec1c490; 1 drivers
v0x7f925ec1c100_2 .net v0x7f925ec1c100 2, 7 0, L_0x7f925ec1c590; 1 drivers
v0x7f925ec1c100_3 .net v0x7f925ec1c100 3, 7 0, L_0x7f925ec1c630; 1 drivers
v0x7f925ec1c220_0 .net "out", 7 0, L_0x7f925ec1c970;  1 drivers
o0x104bac278 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f925ec1c2d0_0 .net "sel", 0 0, o0x104bac278;  0 drivers
L_0x7f925ec1c3d0 .part o0x104bac158, 0, 8;
L_0x7f925ec1c490 .part o0x104bac158, 8, 8;
L_0x7f925ec1c590 .part o0x104bac158, 16, 8;
L_0x7f925ec1c630 .part o0x104bac158, 24, 8;
L_0x7f925ec1c770 .array/port v0x7f925ec1c100, L_0x7f925ec1c830;
L_0x7f925ec1c830 .concat [ 1 3 0 0], o0x104bac278, L_0x104bde008;
S_0x7f925ec03240 .scope generate, "array_assignments[0]" "array_assignments[0]" 2 23, 2 23 0, S_0x7f925ec0b2f0;
 .timescale 0 0;
P_0x7f925ec033a0 .param/l "ig" 0 2 23, +C4<00>;
S_0x7f925ec0b6c0 .scope generate, "array_assignments[1]" "array_assignments[1]" 2 23, 2 23 0, S_0x7f925ec0b2f0;
 .timescale 0 0;
P_0x7f925ec03470 .param/l "ig" 0 2 23, +C4<01>;
S_0x7f925ec0b820 .scope generate, "array_assignments[2]" "array_assignments[2]" 2 23, 2 23 0, S_0x7f925ec0b2f0;
 .timescale 0 0;
P_0x7f925ec0a0d0 .param/l "ig" 0 2 23, +C4<010>;
S_0x7f925ec0b980 .scope generate, "array_assignments[3]" "array_assignments[3]" 2 23, 2 23 0, S_0x7f925ec0b2f0;
 .timescale 0 0;
P_0x7f925ec0bb30 .param/l "ig" 0 2 23, +C4<011>;
S_0x7f925ec0bbb0 .scope function, "clogb2" "clogb2" 2 30, 2 30 0, S_0x7f925ec0b2f0;
 .timescale 0 0;
v0x7f925ec0bda0_0 .var/i "clogb2", 31 0;
v0x7f925ec1bc30_0 .var "depth", 0 0;
v0x7f925ec1bcd0_0 .var/i "i", 31 0;
v0x7f925ec1bd70_0 .var/i "result", 31 0;
TD_MUX_WIDTH_CHAN.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f925ec1bcd0_0, 0, 32;
T_0.0 ;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x7f925ec1bcd0_0;
    %pow/s;
    %load/vec4 v0x7f925ec1bc30_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x7f925ec1bcd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f925ec1bd70_0, 0, 32;
    %load/vec4 v0x7f925ec1bcd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f925ec1bcd0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x7f925ec1bd70_0;
    %store/vec4 v0x7f925ec0bda0_0, 0, 32;
    %end;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "MUX_WIDTH_CHAN.v";
