<?xml version="1.0"?>
<Interface Version="1" Minor="1">
	<Ifc Id="ROOT" Top="1">
		<Bus Id="A">
			<Port Id="3" Dir="IN"/>
			<Port Id="2" Dir="IN"/>
			<Port Id="1" Dir="IN"/>
			<Port Id="0" Dir="IN"/>
		</Bus>
		<Bus Id="B">
			<Port Id="3" Dir="IN"/>
			<Port Id="2" Dir="IN"/>
			<Port Id="1" Dir="IN"/>
			<Port Id="0" Dir="IN"/>
		</Bus>
		<Bus Id="S">
			<Port Id="7" Dir="OUT"/>
			<Port Id="6" Dir="OUT"/>
			<Port Id="5" Dir="OUT"/>
			<Port Id="4" Dir="OUT"/>
			<Port Id="3" Dir="OUT"/>
			<Port Id="2" Dir="OUT"/>
			<Port Id="1" Dir="OUT"/>
			<Port Id="0" Dir="OUT"/>
		</Bus>
		<Bus Id="clock">
			<Port Id="14" Dir="INOUT"/>
			<Port Id="13" Dir="INOUT"/>
			<Port Id="12" Dir="INOUT"/>
			<Port Id="11" Dir="INOUT"/>
			<Port Id="10" Dir="INOUT"/>
			<Port Id="9" Dir="INOUT"/>
			<Port Id="8" Dir="INOUT"/>
			<Port Id="7" Dir="INOUT"/>
			<Port Id="6" Dir="INOUT"/>
			<Port Id="5" Dir="INOUT"/>
			<Port Id="4" Dir="INOUT"/>
			<Port Id="3" Dir="INOUT"/>
			<Port Id="2" Dir="INOUT"/>
			<Port Id="1" Dir="INOUT"/>
			<Port Id="0" Dir="INOUT"/>
		</Bus>
		<Bus Id="anode_sig">
			<Port Id="3" Dir="OUT"/>
			<Port Id="2" Dir="OUT"/>
			<Port Id="1" Dir="OUT"/>
			<Port Id="0" Dir="OUT"/>
		</Bus>
		<Port Id="clr" Dir="IN"/>
		<Port Id="clk" Dir="IN"/>
		<Port Id="a" Dir="OUT"/>
		<Port Id="b" Dir="OUT"/>
		<Port Id="c" Dir="OUT"/>
		<Port Id="d" Dir="OUT"/>
		<Port Id="e" Dir="OUT"/>
		<Port Id="f" Dir="OUT"/>
		<Port Id="g" Dir="OUT"/>
	</Ifc>
</Interface>

