INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:11:43 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.372ns  (required time - arrival time)
  Source:                 buffer22/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            buffer6/outs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (clk rise@7.200ns - clk rise@0.000ns)
  Data Path Delay:        5.799ns  (logic 1.596ns (27.521%)  route 4.203ns (72.479%))
  Logic Levels:           16  (CARRY4=7 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.683 - 7.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1052, unset)         0.508     0.508    buffer22/clk
    SLICE_X5Y122         FDRE                                         r  buffer22/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.216     0.724 f  buffer22/outs_reg[0]/Q
                         net (fo=46, routed)          0.623     1.347    buffer22/control/fullReg_reg_2
    SLICE_X4Y116         LUT4 (Prop_lut4_I3_O)        0.051     1.398 r  buffer22/control/dataReg[0]_i_2__0/O
                         net (fo=7, routed)           0.260     1.658    control_merge0/fork_valid/generateBlocks[0].regblock/transmitValue_reg_11
    SLICE_X4Y117         LUT6 (Prop_lut6_I2_O)        0.129     1.787 r  control_merge0/fork_valid/generateBlocks[0].regblock/ctrlEnd_ready_i_3/O
                         net (fo=11, routed)          0.262     2.049    control_merge2/tehb/control/transmitValue_reg_18
    SLICE_X3Y117         LUT6 (Prop_lut6_I1_O)        0.043     2.092 f  control_merge2/tehb/control/i___8_i_2/O
                         net (fo=12, routed)          0.401     2.493    control_merge2/tehb/control/dataReg_reg[0]
    SLICE_X9Y119         LUT5 (Prop_lut5_I4_O)        0.043     2.536 r  control_merge2/tehb/control/transmitValue_i_2__2/O
                         net (fo=105, routed)         0.533     3.069    control_merge2/tehb/control/transmitValue_reg_3
    SLICE_X18Y122        LUT6 (Prop_lut6_I0_O)        0.043     3.112 r  control_merge2/tehb/control/outs[0]_i_1__2/O
                         net (fo=4, routed)           0.326     3.439    addi19/lhs[0]
    SLICE_X13Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.279     3.718 r  addi19/dataReg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.718    addi19/dataReg_reg[4]_i_2_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.767 r  addi19/dataReg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.767    addi19/dataReg_reg[8]_i_2_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.816 r  addi19/dataReg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.007     3.822    addi19/dataReg_reg[12]_i_2_n_0
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.871 r  addi19/dataReg_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.871    addi19/dataReg_reg[16]_i_2_n_0
    SLICE_X13Y126        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     3.978 f  addi19/dataReg_reg[20]_i_2/O[2]
                         net (fo=2, routed)           0.367     4.345    control_merge0/tehb/control/result[18]
    SLICE_X14Y129        LUT5 (Prop_lut5_I0_O)        0.118     4.463 f  control_merge0/tehb/control/Memory[0][19]_i_1/O
                         net (fo=4, routed)           0.457     4.920    buffer5/fifo/D[19]
    SLICE_X19Y126        LUT3 (Prop_lut3_I1_O)        0.043     4.963 f  buffer5/fifo/outs[0]_i_41/O
                         net (fo=1, routed)           0.260     5.223    cmpi0/buffer5_outs[9]
    SLICE_X18Y126        LUT6 (Prop_lut6_I4_O)        0.043     5.266 r  cmpi0/outs[0]_i_16/O
                         net (fo=1, routed)           0.172     5.438    cmpi0/outs[0]_i_16_n_0
    SLICE_X17Y126        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     5.680 r  cmpi0/outs_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.680    cmpi0/outs_reg[0]_i_4_n_0
    SLICE_X17Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.729 r  cmpi0/outs_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.535     6.264    buffer5/fifo/result[0]
    SLICE_X11Y122        LUT4 (Prop_lut4_I0_O)        0.043     6.307 r  buffer5/fifo/outs[0]_i_1__5/O
                         net (fo=1, routed)           0.000     6.307    buffer6/outs_reg[0]_1
    SLICE_X11Y122        FDRE                                         r  buffer6/outs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.200     7.200 r  
                                                      0.000     7.200 r  clk (IN)
                         net (fo=1052, unset)         0.483     7.683    buffer6/clk
    SLICE_X11Y122        FDRE                                         r  buffer6/outs_reg[0]/C
                         clock pessimism              0.000     7.683    
                         clock uncertainty           -0.035     7.647    
    SLICE_X11Y122        FDRE (Setup_fdre_C_D)        0.032     7.679    buffer6/outs_reg[0]
  -------------------------------------------------------------------
                         required time                          7.679    
                         arrival time                          -6.307    
  -------------------------------------------------------------------
                         slack                                  1.372    




