Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date             : Sat May 25 22:34:00 2024
| Host             : Jupiter running 64-bit major release  (build 9200)
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.257        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.159        |
| Device Static (W)        | 0.098        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 83.8         |
| Junction Temperature (C) | 26.2         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.005 |        8 |       --- |             --- |
| Slice Logic             |     0.006 |     2365 |       --- |             --- |
|   LUT as Logic          |     0.006 |     1197 |     63400 |            1.89 |
|   Register              |    <0.001 |      777 |    126800 |            0.61 |
|   CARRY4                |    <0.001 |       24 |     15850 |            0.15 |
|   F7/F8 Muxes           |    <0.001 |       65 |     63400 |            0.10 |
|   LUT as Shift Register |    <0.001 |       10 |     19000 |            0.05 |
|   Others                |     0.000 |       38 |       --- |             --- |
| Signals                 |     0.008 |     1890 |       --- |             --- |
| Block RAM               |     0.004 |      1.5 |       135 |            1.11 |
| MMCM                    |     0.135 |        1 |         6 |           16.67 |
| I/O                     |    <0.001 |        4 |       210 |            1.90 |
| Static Power            |     0.098 |          |           |                 |
| Total                   |     0.257 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.039 |       0.024 |      0.015 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.093 |       0.075 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+---------------------------------------------------+-----------------+
| Clock                         | Domain                                            | Constraint (ns) |
+-------------------------------+---------------------------------------------------+-----------------+
| CLK100MHZ                     | CLK100MHZ                                         |            10.0 |
| clkfbout_system_clk_wiz_0_0   | system_i/clk_gen/inst/clkfbout_system_clk_wiz_0_0 |            10.0 |
| clkfbout_system_clk_wiz_0_0_1 | system_i/clk_gen/inst/clkfbout_system_clk_wiz_0_0 |            10.0 |
| sys_clk_pin                   | CLK100MHZ                                         |            10.0 |
| sys_clk_system_clk_wiz_0_0    | system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0  |            10.0 |
| sys_clk_system_clk_wiz_0_0_1  | system_i/clk_gen/inst/sys_clk_system_clk_wiz_0_0  |            10.0 |
+-------------------------------+---------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------+-----------+
| Name                  | Power (W) |
+-----------------------+-----------+
| system_wrapper        |     0.159 |
|   system_i            |     0.159 |
|     axi_uart          |     0.001 |
|       U0              |     0.001 |
|     clk_gen           |     0.136 |
|       inst            |     0.136 |
|     controller_system |     0.002 |
|       inst            |     0.002 |
|     cpu_core          |     0.015 |
|       inst            |     0.015 |
|     data_memory       |     0.002 |
|       U0              |     0.002 |
|     program_memory    |     0.003 |
|       U0              |     0.003 |
+-----------------------+-----------+


