# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab2.gen/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" \
"../../../../lab2.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../lab2.srcs/sources_1/new/register_file.v" \
"../../../../lab2.srcs/sources_1/new/fifo.v" \
"../../../../lab2.srcs/sim_1/new/register_file_test.v" \
"../../../../lab2.srcs/sim_1/new/blk_mem_gen_0_test.v" \
"../../../../lab2.srcs/sim_1/new/dist_mem_gen_0_test.v" \
"../../../../lab2.srcs/sim_1/new/FIFO_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
