; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_24(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, i32 %6, i32 %7) local_unnamed_addr !dbg !7 {
  %9 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #4, !dbg !10
  %10 = shl i32 %9, 8, !dbg !11
  %11 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %12 = shl i32 %11, 2, !dbg !12
  %13 = and i32 %12, 252, !dbg !12
  %14 = shl i32 %11, 1, !dbg !12
  %15 = and i32 %14, 254, !dbg !12
  %16 = or disjoint i32 %10, %13, !dbg !13
  %17 = or disjoint i32 %10, %15, !dbg !13
  %18 = icmp slt i32 %16, 1280, !dbg !14
  %19 = icmp slt i32 %17, 1280, !dbg !14
  %20 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #4, !dbg !15
  %21 = shl i32 %20, 2, !dbg !16
  %22 = lshr i32 %11, 6, !dbg !17
  %.lobit = and i32 %22, 1, !dbg !17
  %23 = or disjoint i32 %21, %.lobit, !dbg !18
  %24 = or disjoint i32 %23, 2, !dbg !18
  %25 = icmp slt i32 %23, 4, !dbg !19
  %26 = icmp slt i32 %24, 4, !dbg !19
  %.frozen = freeze i32 %16, !dbg !20
  %27 = sdiv i32 %.frozen, 320, !dbg !20
  %28 = mul i32 %27, 320, !dbg !21
  %.decomposed = sub i32 %.frozen, %28, !dbg !21
  %29 = srem i32 %17, 320, !dbg !21
  %30 = mul i32 %23, 320, !dbg !22
  %31 = mul i32 %24, 320, !dbg !22
  %32 = mul i32 %27, 1280, !dbg !23
  %33 = add i32 %32, %.decomposed, !dbg !24
  %34 = add i32 %33, %30, !dbg !25
  %35 = add i32 %33, %31, !dbg !25
  %36 = sext i32 %34 to i64, !dbg !26
  %37 = getelementptr float, ptr addrspace(1) %0, i64 %36, !dbg !26
  %38 = sext i32 %35 to i64, !dbg !26
  %39 = getelementptr float, ptr addrspace(1) %0, i64 %38, !dbg !26
  %40 = and i1 %18, %25, !dbg !27
  %41 = and i1 %26, %18, !dbg !27
  %42 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %37, i1 %40) #4, !dbg !28
  %43 = extractvalue { i32, i32, i32, i32 } %42, 0, !dbg !28
  %44 = extractvalue { i32, i32, i32, i32 } %42, 1, !dbg !28
  %45 = extractvalue { i32, i32, i32, i32 } %42, 2, !dbg !28
  %46 = extractvalue { i32, i32, i32, i32 } %42, 3, !dbg !28
  %47 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %39, i1 %41) #4, !dbg !28
  %48 = extractvalue { i32, i32, i32, i32 } %47, 0, !dbg !28
  %49 = extractvalue { i32, i32, i32, i32 } %47, 1, !dbg !28
  %50 = extractvalue { i32, i32, i32, i32 } %47, 2, !dbg !28
  %51 = extractvalue { i32, i32, i32, i32 } %47, 3, !dbg !28
  %52 = and i32 %12, 508, !dbg !28
  %53 = lshr i32 %12, 6, !dbg !28
  %54 = and i32 %53, 4, !dbg !28
  %55 = add nuw nsw i32 %54, %52, !dbg !28
  %56 = zext nneg i32 %55 to i64, !dbg !28
  %57 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %56, !dbg !28
  tail call void asm sideeffect "@$5 st.shared.v4.b32 [ $0 + 0 ], { $1, $2, $3, $4 };", "r,r,r,r,r,b"(ptr addrspace(3) %57, i32 %43, i32 %44, i32 %45, i32 %46, i1 true) #4, !dbg !28
  tail call void @llvm.nvvm.barrier0(), !dbg !28
  %58 = zext nneg i32 %15 to i64, !dbg !28
  %59 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %58, !dbg !28
  %60 = load <2 x float>, ptr addrspace(3) %59, align 8, !dbg !28
  %61 = getelementptr inbounds i8, ptr addrspace(3) %59, i64 1040, !dbg !28
  %62 = load <2 x float>, ptr addrspace(3) %61, align 8, !dbg !28
  tail call void @llvm.nvvm.barrier0(), !dbg !28
  tail call void asm sideeffect "@$5 st.shared.v4.b32 [ $0 + 0 ], { $1, $2, $3, $4 };", "r,r,r,r,r,b"(ptr addrspace(3) %57, i32 %48, i32 %49, i32 %50, i32 %51, i1 true) #4, !dbg !28
  tail call void @llvm.nvvm.barrier0(), !dbg !28
  %63 = load <2 x float>, ptr addrspace(3) %59, align 8, !dbg !28
  %64 = load <2 x float>, ptr addrspace(3) %61, align 8, !dbg !28
  %65 = sext i32 %29 to i64, !dbg !29
  %66 = getelementptr float, ptr addrspace(1) %1, i64 %65, !dbg !29
  %67 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %66, i1 %19) #4, !dbg !30
  %68 = getelementptr float, ptr addrspace(1) %2, i64 %65, !dbg !31
  %69 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %68, i1 %19) #4, !dbg !32
  %70 = extractvalue { i32, i32 } %69, 0, !dbg !32
  %71 = extractvalue { i32, i32 } %69, 1, !dbg !32
  %72 = bitcast i32 %70 to float, !dbg !32
  %73 = bitcast i32 %71 to float, !dbg !32
  %74 = getelementptr float, ptr addrspace(1) %3, i64 %65, !dbg !33
  %75 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %74, i1 %19) #4, !dbg !34
  %76 = getelementptr float, ptr addrspace(1) %4, i64 %65, !dbg !35
  %77 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %76, i1 %19) #4, !dbg !36
  %78 = fadd float %72, 0x3EE4F8B580000000, !dbg !37
  %79 = fadd float %73, 0x3EE4F8B580000000, !dbg !37
  %80 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !38
  %.not.i = icmp eq i32 %80, 0, !dbg !38
  %81 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !38
  %.not1.i = icmp eq i32 %81, 0, !dbg !38
  br i1 %.not.i, label %87, label %82, !dbg !38

82:                                               ; preds = %8
  br i1 %.not1.i, label %85, label %83, !dbg !38

83:                                               ; preds = %82
  %84 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %78) #4, !dbg !38
  br label %__nv_sqrtf.exit, !dbg !38

85:                                               ; preds = %82
  %86 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %78) #4, !dbg !38
  br label %__nv_sqrtf.exit, !dbg !38

87:                                               ; preds = %8
  br i1 %.not1.i, label %90, label %88, !dbg !38

88:                                               ; preds = %87
  %89 = tail call float @llvm.nvvm.sqrt.rn.f(float %78) #4, !dbg !38
  br label %__nv_sqrtf.exit, !dbg !38

90:                                               ; preds = %87
  %91 = tail call float @llvm.nvvm.sqrt.approx.f(float %78) #4, !dbg !38
  br label %__nv_sqrtf.exit, !dbg !38

__nv_sqrtf.exit:                                  ; preds = %83, %85, %88, %90
  %.0.i = phi float [ %84, %83 ], [ %86, %85 ], [ %89, %88 ], [ %91, %90 ], !dbg !38
  %92 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !38
  %.not.i9 = icmp eq i32 %92, 0, !dbg !38
  %93 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !38
  %.not1.i12 = icmp eq i32 %93, 0, !dbg !38
  br i1 %.not.i9, label %99, label %94, !dbg !38

94:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i12, label %97, label %95, !dbg !38

95:                                               ; preds = %94
  %96 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %79) #4, !dbg !38
  br label %__nv_sqrtf.exit13, !dbg !38

97:                                               ; preds = %94
  %98 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %79) #4, !dbg !38
  br label %__nv_sqrtf.exit13, !dbg !38

99:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i12, label %102, label %100, !dbg !38

100:                                              ; preds = %99
  %101 = tail call float @llvm.nvvm.sqrt.rn.f(float %79) #4, !dbg !38
  br label %__nv_sqrtf.exit13, !dbg !38

102:                                              ; preds = %99
  %103 = tail call float @llvm.nvvm.sqrt.approx.f(float %79) #4, !dbg !38
  br label %__nv_sqrtf.exit13, !dbg !38

__nv_sqrtf.exit13:                                ; preds = %95, %97, %100, %102
  %.0.i11 = phi float [ %96, %95 ], [ %98, %97 ], [ %101, %100 ], [ %103, %102 ], !dbg !38
  %104 = extractelement <2 x float> %64, i64 1, !dbg !28
  %105 = extractvalue { i32, i32 } %67, 1, !dbg !30
  %106 = bitcast i32 %105 to float, !dbg !30
  %107 = fsub float %104, %106, !dbg !39
  %108 = extractelement <2 x float> %64, i64 0, !dbg !28
  %109 = extractvalue { i32, i32 } %67, 0, !dbg !30
  %110 = bitcast i32 %109 to float, !dbg !30
  %111 = fsub float %108, %110, !dbg !39
  %112 = extractelement <2 x float> %63, i64 1, !dbg !28
  %113 = fsub float %112, %106, !dbg !39
  %114 = extractelement <2 x float> %63, i64 0, !dbg !28
  %115 = fsub float %114, %110, !dbg !39
  %116 = extractelement <2 x float> %62, i64 1, !dbg !28
  %117 = fsub float %116, %106, !dbg !39
  %118 = extractelement <2 x float> %62, i64 0, !dbg !28
  %119 = fsub float %118, %110, !dbg !39
  %120 = extractelement <2 x float> %60, i64 1, !dbg !28
  %121 = fsub float %120, %106, !dbg !39
  %122 = extractelement <2 x float> %60, i64 0, !dbg !28
  %123 = fsub float %122, %110, !dbg !39
  %124 = extractvalue { i32, i32 } %77, 1, !dbg !36
  %125 = bitcast i32 %124 to float, !dbg !36
  %126 = extractvalue { i32, i32 } %77, 0, !dbg !36
  %127 = bitcast i32 %126 to float, !dbg !36
  %128 = extractvalue { i32, i32 } %75, 1, !dbg !34
  %129 = bitcast i32 %128 to float, !dbg !34
  %130 = extractvalue { i32, i32 } %75, 0, !dbg !34
  %131 = bitcast i32 %130 to float, !dbg !34
  %132 = icmp slt i32 %21, 4, !dbg !19
  %133 = and i32 %11, 127, !dbg !12
  %134 = or disjoint i32 %133, %10, !dbg !13
  %135 = or disjoint i32 %134, 128, !dbg !13
  %136 = icmp slt i32 %135, 1280, !dbg !14
  %137 = and i1 %132, %136, !dbg !27
  %138 = icmp slt i32 %134, 1280, !dbg !14
  %139 = and i1 %132, %138, !dbg !27
  %140 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #4, !dbg !40
  %141 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i11) #4, !dbg !40
  %142 = fmul float %123, %140, !dbg !41
  %143 = fmul float %121, %141, !dbg !41
  %144 = fmul float %119, %140, !dbg !41
  %145 = fmul float %117, %141, !dbg !41
  %146 = fmul float %115, %140, !dbg !41
  %147 = fmul float %113, %141, !dbg !41
  %148 = fmul float %111, %140, !dbg !41
  %149 = fmul float %107, %141, !dbg !41
  %150 = fmul float %142, %131, !dbg !42
  %151 = fmul float %143, %129, !dbg !42
  %152 = fmul float %144, %131, !dbg !42
  %153 = fmul float %145, %129, !dbg !42
  %154 = fmul float %146, %131, !dbg !42
  %155 = fmul float %147, %129, !dbg !42
  %156 = fmul float %148, %131, !dbg !42
  %157 = fmul float %149, %129, !dbg !42
  %158 = fadd float %150, %127, !dbg !43
  %159 = fadd float %151, %125, !dbg !43
  %160 = fadd float %152, %127, !dbg !43
  %161 = fadd float %153, %125, !dbg !43
  %162 = fadd float %154, %127, !dbg !43
  %163 = fadd float %155, %125, !dbg !43
  %164 = fadd float %156, %127, !dbg !43
  %165 = fadd float %157, %125, !dbg !43
  %166 = add i32 %134, %20, !dbg !44
  %167 = shl i32 %166, 2, !dbg !44
  %168 = add i32 %135, %20, !dbg !44
  %169 = shl i32 %168, 2, !dbg !44
  %170 = sext i32 %167 to i64, !dbg !45
  %171 = getelementptr float, ptr addrspace(1) %5, i64 %170, !dbg !45
  %172 = sext i32 %169 to i64, !dbg !45
  %173 = getelementptr float, ptr addrspace(1) %5, i64 %172, !dbg !45
  tail call void @llvm.nvvm.barrier0(), !dbg !46
  %174 = shl i32 %11, 3, !dbg !46
  %175 = and i32 %174, 1016, !dbg !46
  %176 = lshr exact i32 %175, 2, !dbg !46
  %177 = add nuw nsw i32 %176, %175, !dbg !46
  %178 = zext nneg i32 %177 to i64, !dbg !46
  %179 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %178, !dbg !46
  %180 = bitcast float %158 to <1 x i32>, !dbg !46
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %179, <1 x i32> %180, i1 true) #4, !dbg !46
  %181 = or disjoint i32 %175, 4, !dbg !46
  %182 = lshr exact i32 %181, 2, !dbg !46
  %183 = add nuw nsw i32 %182, %181, !dbg !46
  %184 = zext nneg i32 %183 to i64, !dbg !46
  %185 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %184, !dbg !46
  %186 = bitcast float %159 to <1 x i32>, !dbg !46
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %185, <1 x i32> %186, i1 true) #4, !dbg !46
  %187 = or disjoint i32 %175, 1, !dbg !46
  %188 = add nuw nsw i32 %187, %176, !dbg !46
  %189 = zext nneg i32 %188 to i64, !dbg !46
  %190 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %189, !dbg !46
  %191 = bitcast float %160 to <1 x i32>, !dbg !46
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %190, <1 x i32> %191, i1 true) #4, !dbg !46
  %192 = or disjoint i32 %175, 5, !dbg !46
  %193 = lshr i32 %192, 2, !dbg !46
  %194 = add nuw nsw i32 %193, %192, !dbg !46
  %195 = zext nneg i32 %194 to i64, !dbg !46
  %196 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %195, !dbg !46
  %197 = bitcast float %161 to <1 x i32>, !dbg !46
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %196, <1 x i32> %197, i1 true) #4, !dbg !46
  %198 = or disjoint i32 %175, 2, !dbg !46
  %199 = add nuw nsw i32 %198, %176, !dbg !46
  %200 = zext nneg i32 %199 to i64, !dbg !46
  %201 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %200, !dbg !46
  %202 = bitcast float %162 to <1 x i32>, !dbg !46
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %201, <1 x i32> %202, i1 true) #4, !dbg !46
  %203 = or disjoint i32 %175, 6, !dbg !46
  %204 = lshr i32 %203, 2, !dbg !46
  %205 = add nuw nsw i32 %204, %203, !dbg !46
  %206 = zext nneg i32 %205 to i64, !dbg !46
  %207 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %206, !dbg !46
  %208 = bitcast float %163 to <1 x i32>, !dbg !46
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %207, <1 x i32> %208, i1 true) #4, !dbg !46
  %209 = or disjoint i32 %175, 3, !dbg !46
  %210 = add nuw nsw i32 %209, %176, !dbg !46
  %211 = zext nneg i32 %210 to i64, !dbg !46
  %212 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %211, !dbg !46
  %213 = bitcast float %164 to <1 x i32>, !dbg !46
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %212, <1 x i32> %213, i1 true) #4, !dbg !46
  %214 = or disjoint i32 %175, 7, !dbg !46
  %215 = lshr i32 %214, 2, !dbg !46
  %216 = add nuw nsw i32 %215, %214, !dbg !46
  %217 = zext nneg i32 %216 to i64, !dbg !46
  %218 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %217, !dbg !46
  %219 = bitcast float %165 to <1 x i32>, !dbg !46
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %218, <1 x i32> %219, i1 true) #4, !dbg !46
  tail call void @llvm.nvvm.barrier0(), !dbg !46
  %220 = lshr exact i32 %52, 2, !dbg !46
  %221 = add nuw nsw i32 %220, %52, !dbg !46
  %222 = zext nneg i32 %221 to i64, !dbg !46
  %223 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %222, !dbg !46
  %224 = load i32, ptr addrspace(3) %223, align 4, !dbg !46
  %225 = or disjoint i32 %52, 1, !dbg !46
  %226 = add nuw nsw i32 %225, %220, !dbg !46
  %227 = zext nneg i32 %226 to i64, !dbg !46
  %228 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %227, !dbg !46
  %229 = load i32, ptr addrspace(3) %228, align 4, !dbg !46
  %230 = or disjoint i32 %52, 2, !dbg !46
  %231 = add nuw nsw i32 %230, %220, !dbg !46
  %232 = zext nneg i32 %231 to i64, !dbg !46
  %233 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %232, !dbg !46
  %234 = load i32, ptr addrspace(3) %233, align 4, !dbg !46
  %235 = or disjoint i32 %52, 3, !dbg !46
  %236 = add nuw nsw i32 %235, %220, !dbg !46
  %237 = zext nneg i32 %236 to i64, !dbg !46
  %238 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %237, !dbg !46
  %239 = load i32, ptr addrspace(3) %238, align 4, !dbg !46
  %240 = or disjoint i32 %52, 512, !dbg !46
  %241 = lshr exact i32 %240, 2, !dbg !46
  %242 = add nuw nsw i32 %241, %240, !dbg !46
  %243 = zext nneg i32 %242 to i64, !dbg !46
  %244 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %243, !dbg !46
  %245 = load i32, ptr addrspace(3) %244, align 4, !dbg !46
  %246 = or disjoint i32 %52, 513, !dbg !46
  %247 = lshr i32 %246, 2, !dbg !46
  %248 = add nuw nsw i32 %247, %246, !dbg !46
  %249 = zext nneg i32 %248 to i64, !dbg !46
  %250 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %249, !dbg !46
  %251 = load i32, ptr addrspace(3) %250, align 4, !dbg !46
  %252 = or disjoint i32 %52, 514, !dbg !46
  %253 = lshr i32 %252, 2, !dbg !46
  %254 = add nuw nsw i32 %253, %252, !dbg !46
  %255 = zext nneg i32 %254 to i64, !dbg !46
  %256 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %255, !dbg !46
  %257 = load i32, ptr addrspace(3) %256, align 4, !dbg !46
  %258 = or disjoint i32 %52, 515, !dbg !46
  %259 = lshr i32 %258, 2, !dbg !46
  %260 = add nuw nsw i32 %259, %258, !dbg !46
  %261 = zext nneg i32 %260 to i64, !dbg !46
  %262 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %261, !dbg !46
  %263 = load i32, ptr addrspace(3) %262, align 4, !dbg !46
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %224, i32 %229, i32 %234, i32 %239, ptr addrspace(1) %171, i1 %139) #4, !dbg !46
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %245, i32 %251, i32 %257, i32 %263, ptr addrspace(1) %173, i1 %137) #4, !dbg !46
  ret void, !dbg !47
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #3

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #4 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cx4w3feea6ge6s673vfqqe7uuzqvylxugfahmsyvviyzwdktjckp.py", directory: "inductor_cache/x4")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_24, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_24, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_24", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_24", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 28, scope: !7)
!16 = !DILocation(line: 25, column: 33, scope: !7)
!17 = !DILocation(line: 26, column: 44, scope: !7)
!18 = !DILocation(line: 26, column: 23, scope: !7)
!19 = !DILocation(line: 27, column: 21, scope: !7)
!20 = !DILocation(line: 30, column: 19, scope: !7)
!21 = !DILocation(line: 29, column: 19, scope: !7)
!22 = !DILocation(line: 32, column: 39, scope: !7)
!23 = !DILocation(line: 32, column: 49, scope: !7)
!24 = !DILocation(line: 32, column: 35, scope: !7)
!25 = !DILocation(line: 32, column: 44, scope: !7)
!26 = !DILocation(line: 32, column: 30, scope: !7)
!27 = !DILocation(line: 32, column: 62, scope: !7)
!28 = !DILocation(line: 32, column: 54, scope: !7)
!29 = !DILocation(line: 33, column: 30, scope: !7)
!30 = !DILocation(line: 33, column: 35, scope: !7)
!31 = !DILocation(line: 34, column: 30, scope: !7)
!32 = !DILocation(line: 34, column: 35, scope: !7)
!33 = !DILocation(line: 35, column: 31, scope: !7)
!34 = !DILocation(line: 35, column: 36, scope: !7)
!35 = !DILocation(line: 36, column: 31, scope: !7)
!36 = !DILocation(line: 36, column: 36, scope: !7)
!37 = !DILocation(line: 39, column: 18, scope: !7)
!38 = !DILocation(line: 40, column: 26, scope: !7)
!39 = !DILocation(line: 37, column: 18, scope: !7)
!40 = !DILocation(line: 42, column: 18, scope: !7)
!41 = !DILocation(line: 45, column: 19, scope: !7)
!42 = !DILocation(line: 46, column: 20, scope: !7)
!43 = !DILocation(line: 47, column: 20, scope: !7)
!44 = !DILocation(line: 48, column: 30, scope: !7)
!45 = !DILocation(line: 48, column: 25, scope: !7)
!46 = !DILocation(line: 48, column: 44, scope: !7)
!47 = !DILocation(line: 48, column: 4, scope: !7)
