(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2023-09-06T06:20:17Z")
 (DESIGN "Design01")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.4")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "Design01")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb Net_158.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_1\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_1\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_2\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_1.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_2.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_3\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_3.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_4\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_4.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_5\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_5.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_ColorSensor\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_ColorSensor\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_6.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Control_Reg_1\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT MODIN11_0.q MODIN11_0.main_5 (2.533:2.533:2.533))
    (INTERCONNECT MODIN11_0.q MODIN11_1.main_5 (3.456:3.456:3.456))
    (INTERCONNECT MODIN11_0.q \\Timer_4\:TimerUDB\:capt_int_temp\\.main_5 (2.535:2.535:2.535))
    (INTERCONNECT MODIN11_1.q MODIN11_0.main_4 (3.534:3.534:3.534))
    (INTERCONNECT MODIN11_1.q MODIN11_1.main_4 (2.629:2.629:2.629))
    (INTERCONNECT MODIN11_1.q \\Timer_4\:TimerUDB\:capt_int_temp\\.main_4 (3.525:3.525:3.525))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN11_0.main_7 (2.699:2.699:2.699))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN11_1.main_7 (3.581:3.581:3.581))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_4\:TimerUDB\:capt_int_temp\\.main_7 (2.690:2.690:2.690))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN11_0.main_6 (2.841:2.841:2.841))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN11_1.main_6 (3.436:3.436:3.436))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_4\:TimerUDB\:capt_int_temp\\.main_6 (2.830:2.830:2.830))
    (INTERCONNECT MODIN5_0.q MODIN5_0.main_5 (3.261:3.261:3.261))
    (INTERCONNECT MODIN5_0.q MODIN5_1.main_5 (3.254:3.254:3.254))
    (INTERCONNECT MODIN5_0.q \\Timer_2\:TimerUDB\:capt_int_temp\\.main_5 (3.267:3.267:3.267))
    (INTERCONNECT MODIN5_1.q MODIN5_0.main_4 (3.116:3.116:3.116))
    (INTERCONNECT MODIN5_1.q MODIN5_1.main_4 (2.952:2.952:2.952))
    (INTERCONNECT MODIN5_1.q \\Timer_2\:TimerUDB\:capt_int_temp\\.main_4 (3.107:3.107:3.107))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN5_0.main_7 (2.924:2.924:2.924))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN5_1.main_7 (2.938:2.938:2.938))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_2\:TimerUDB\:capt_int_temp\\.main_7 (2.939:2.939:2.939))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN5_0.main_6 (3.278:3.278:3.278))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN5_1.main_6 (3.277:3.277:3.277))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_2\:TimerUDB\:capt_int_temp\\.main_6 (3.304:3.304:3.304))
    (INTERCONNECT MODIN8_0.q MODIN8_0.main_5 (2.314:2.314:2.314))
    (INTERCONNECT MODIN8_0.q MODIN8_1.main_5 (3.407:3.407:3.407))
    (INTERCONNECT MODIN8_0.q \\Timer_3\:TimerUDB\:capt_int_temp\\.main_5 (3.417:3.417:3.417))
    (INTERCONNECT MODIN8_1.q MODIN8_0.main_4 (3.708:3.708:3.708))
    (INTERCONNECT MODIN8_1.q MODIN8_1.main_4 (2.807:2.807:2.807))
    (INTERCONNECT MODIN8_1.q \\Timer_3\:TimerUDB\:capt_int_temp\\.main_4 (2.807:2.807:2.807))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN8_0.main_7 (3.828:3.828:3.828))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN8_1.main_7 (3.120:3.120:3.120))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_3\:TimerUDB\:capt_int_temp\\.main_7 (3.142:3.142:3.142))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN8_0.main_6 (3.657:3.657:3.657))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN8_1.main_6 (2.782:2.782:2.782))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_3\:TimerUDB\:capt_int_temp\\.main_6 (2.793:2.793:2.793))
    (INTERCONNECT Motor_1_ENA\(0\).pad_out Motor_1_ENA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_2_ENB\(0\).pad_out Motor_2_ENB\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:genblk8\:stsreg\\.interrupt isr_6.interrupt (6.680:6.680:6.680))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_0 \\Counter_ColorSensor\:CounterUDB\:disable_run_i\\.main_0 (3.469:3.469:3.469))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_0 \\Counter_ColorSensor\:CounterUDB\:reload\\.main_0 (3.469:3.469:3.469))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_0 \\Counter_ColorSensor\:CounterUDB\:sSTSReg\:stsreg\\.reset (5.941:5.941:5.941))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_0 \\PWM_ColorSensor\:PWMUDB\:genblk8\:stsreg\\.reset (8.315:8.315:8.315))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_0 \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.ar_0 (9.197:9.197:9.197))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_0 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_0 (7.739:7.739:7.739))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_0 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_0 (7.332:7.332:7.332))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_0 \\PWM_ColorSensor\:PWMUDB\:status_0\\.ar_0 (4.511:4.511:4.511))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_0 \\PWM_ColorSensor\:PWMUDB\:trig_disable\\.ar_0 (9.197:9.197:9.197))
    (INTERCONNECT \\PWM_Slave\:PWMHW\\.cmp Motor_2_ENB\(0\).pin_input (3.671:3.671:3.671))
    (INTERCONNECT Net_158.q isr_1.interrupt (7.823:7.823:7.823))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Front_Echo_1\(0\).fb MODIN5_0.main_0 (7.477:7.477:7.477))
    (INTERCONNECT Front_Echo_1\(0\).fb MODIN5_1.main_0 (7.168:7.168:7.168))
    (INTERCONNECT Front_Echo_1\(0\).fb \\Timer_2\:TimerUDB\:capt_fifo_load\\.main_0 (7.477:7.477:7.477))
    (INTERCONNECT Front_Echo_1\(0\).fb \\Timer_2\:TimerUDB\:capt_int_temp\\.main_0 (7.169:7.169:7.169))
    (INTERCONNECT Front_Echo_1\(0\).fb \\Timer_2\:TimerUDB\:capture_last\\.main_0 (7.169:7.169:7.169))
    (INTERCONNECT Front_Echo_1\(0\).fb \\Timer_2\:TimerUDB\:run_mode\\.main_0 (8.822:8.822:8.822))
    (INTERCONNECT Front_Echo_1\(0\).fb \\Timer_2\:TimerUDB\:timer_enable\\.main_0 (8.822:8.822:8.822))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN11_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN11_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN5_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN5_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN8_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN8_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_2\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_2\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_2\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_2\:TimerUDB\:run_mode\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_2\:TimerUDB\:timer_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_2\:TimerUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_3\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_3\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_3\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_3\:TimerUDB\:run_mode\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_3\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_3\:TimerUDB\:timer_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_3\:TimerUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_4\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_4\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_4\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_4\:TimerUDB\:run_mode\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_4\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_4\:TimerUDB\:timer_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_4\:TimerUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_5\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_5\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_5\:TimerUDB\:int_capt_count_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_5\:TimerUDB\:int_capt_count_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_5\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_5\:TimerUDB\:run_mode\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_5\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_5\:TimerUDB\:timer_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_5\:TimerUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Front_Trigger_1\(0\).fb MODIN5_0.main_1 (7.112:7.112:7.112))
    (INTERCONNECT Front_Trigger_1\(0\).fb MODIN5_1.main_1 (7.123:7.123:7.123))
    (INTERCONNECT Front_Trigger_1\(0\).fb \\Timer_2\:TimerUDB\:capt_int_temp\\.main_1 (8.915:8.915:8.915))
    (INTERCONNECT Front_Trigger_1\(0\).fb \\Timer_2\:TimerUDB\:rstSts\:stsreg\\.reset (7.608:7.608:7.608))
    (INTERCONNECT Front_Trigger_1\(0\).fb \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (8.202:8.202:8.202))
    (INTERCONNECT Front_Trigger_1\(0\).fb \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (8.895:8.895:8.895))
    (INTERCONNECT Front_Trigger_1\(0\).fb \\Timer_2\:TimerUDB\:timer_enable\\.main_1 (8.050:8.050:8.050))
    (INTERCONNECT Front_Trigger_1\(0\).fb \\Timer_2\:TimerUDB\:trig_disable\\.main_0 (8.050:8.050:8.050))
    (INTERCONNECT Right_Echo\(0\).fb MODIN8_0.main_0 (8.239:8.239:8.239))
    (INTERCONNECT Right_Echo\(0\).fb MODIN8_1.main_0 (6.654:6.654:6.654))
    (INTERCONNECT Right_Echo\(0\).fb \\Timer_3\:TimerUDB\:capt_fifo_load\\.main_0 (6.654:6.654:6.654))
    (INTERCONNECT Right_Echo\(0\).fb \\Timer_3\:TimerUDB\:capt_int_temp\\.main_0 (6.913:6.913:6.913))
    (INTERCONNECT Right_Echo\(0\).fb \\Timer_3\:TimerUDB\:capture_last\\.main_0 (6.913:6.913:6.913))
    (INTERCONNECT Right_Echo\(0\).fb \\Timer_3\:TimerUDB\:run_mode\\.main_1 (6.640:6.640:6.640))
    (INTERCONNECT Right_Echo\(0\).fb \\Timer_3\:TimerUDB\:timer_enable\\.main_1 (6.640:6.640:6.640))
    (INTERCONNECT \\Timer_3\:TimerUDB\:rstSts\:stsreg\\.interrupt isr_3.interrupt (6.264:6.264:6.264))
    (INTERCONNECT Right_Trigger\(0\).fb MODIN8_0.main_3 (9.959:9.959:9.959))
    (INTERCONNECT Right_Trigger\(0\).fb MODIN8_1.main_3 (8.327:8.327:8.327))
    (INTERCONNECT Right_Trigger\(0\).fb \\Timer_3\:TimerUDB\:capt_int_temp\\.main_3 (7.895:7.895:7.895))
    (INTERCONNECT Right_Trigger\(0\).fb \\Timer_3\:TimerUDB\:rstSts\:stsreg\\.reset (8.646:8.646:8.646))
    (INTERCONNECT Right_Trigger\(0\).fb \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (8.340:8.340:8.340))
    (INTERCONNECT Right_Trigger\(0\).fb \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (7.918:7.918:7.918))
    (INTERCONNECT Right_Trigger\(0\).fb \\Timer_3\:TimerUDB\:timer_enable\\.main_5 (7.743:7.743:7.743))
    (INTERCONNECT Right_Trigger\(0\).fb \\Timer_3\:TimerUDB\:trig_disable\\.main_3 (7.743:7.743:7.743))
    (INTERCONNECT Left_Echo\(0\).fb MODIN11_0.main_0 (6.797:6.797:6.797))
    (INTERCONNECT Left_Echo\(0\).fb MODIN11_1.main_0 (8.107:8.107:8.107))
    (INTERCONNECT Left_Echo\(0\).fb \\Timer_4\:TimerUDB\:capt_fifo_load\\.main_0 (6.905:6.905:6.905))
    (INTERCONNECT Left_Echo\(0\).fb \\Timer_4\:TimerUDB\:capt_int_temp\\.main_0 (6.905:6.905:6.905))
    (INTERCONNECT Left_Echo\(0\).fb \\Timer_4\:TimerUDB\:capture_last\\.main_0 (6.797:6.797:6.797))
    (INTERCONNECT Left_Echo\(0\).fb \\Timer_4\:TimerUDB\:run_mode\\.main_1 (6.905:6.905:6.905))
    (INTERCONNECT Left_Echo\(0\).fb \\Timer_4\:TimerUDB\:timer_enable\\.main_1 (7.429:7.429:7.429))
    (INTERCONNECT \\Timer_4\:TimerUDB\:rstSts\:stsreg\\.interrupt isr_4.interrupt (9.125:9.125:9.125))
    (INTERCONNECT Left_Trigger\(0\).fb MODIN11_0.main_3 (7.107:7.107:7.107))
    (INTERCONNECT Left_Trigger\(0\).fb MODIN11_1.main_3 (7.968:7.968:7.968))
    (INTERCONNECT Left_Trigger\(0\).fb \\Timer_4\:TimerUDB\:capt_int_temp\\.main_3 (7.132:7.132:7.132))
    (INTERCONNECT Left_Trigger\(0\).fb \\Timer_4\:TimerUDB\:rstSts\:stsreg\\.reset (7.071:7.071:7.071))
    (INTERCONNECT Left_Trigger\(0\).fb \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (7.091:7.091:7.091))
    (INTERCONNECT Left_Trigger\(0\).fb \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (7.090:7.090:7.090))
    (INTERCONNECT Left_Trigger\(0\).fb \\Timer_4\:TimerUDB\:timer_enable\\.main_5 (7.145:7.145:7.145))
    (INTERCONNECT Left_Trigger\(0\).fb \\Timer_4\:TimerUDB\:trig_disable\\.main_3 (7.145:7.145:7.145))
    (INTERCONNECT Front_Echo_2\(0\).fb \\Timer_5\:TimerUDB\:capt_fifo_load\\.main_0 (6.865:6.865:6.865))
    (INTERCONNECT Front_Echo_2\(0\).fb \\Timer_5\:TimerUDB\:capt_int_temp\\.main_2 (6.865:6.865:6.865))
    (INTERCONNECT Front_Echo_2\(0\).fb \\Timer_5\:TimerUDB\:capture_last\\.main_0 (7.327:7.327:7.327))
    (INTERCONNECT Front_Echo_2\(0\).fb \\Timer_5\:TimerUDB\:int_capt_count_0\\.main_2 (5.687:5.687:5.687))
    (INTERCONNECT Front_Echo_2\(0\).fb \\Timer_5\:TimerUDB\:int_capt_count_1\\.main_2 (6.890:6.890:6.890))
    (INTERCONNECT Front_Echo_2\(0\).fb \\Timer_5\:TimerUDB\:run_mode\\.main_1 (6.893:6.893:6.893))
    (INTERCONNECT Front_Echo_2\(0\).fb \\Timer_5\:TimerUDB\:timer_enable\\.main_1 (6.893:6.893:6.893))
    (INTERCONNECT \\Timer_5\:TimerUDB\:rstSts\:stsreg\\.interrupt isr_5.interrupt (6.540:6.540:6.540))
    (INTERCONNECT Front_Trigger_2\(0\).fb \\Timer_5\:TimerUDB\:capt_int_temp\\.main_6 (8.856:8.856:8.856))
    (INTERCONNECT Front_Trigger_2\(0\).fb \\Timer_5\:TimerUDB\:int_capt_count_0\\.main_6 (14.676:14.676:14.676))
    (INTERCONNECT Front_Trigger_2\(0\).fb \\Timer_5\:TimerUDB\:int_capt_count_1\\.main_6 (8.978:8.978:8.978))
    (INTERCONNECT Front_Trigger_2\(0\).fb \\Timer_5\:TimerUDB\:rstSts\:stsreg\\.reset (10.239:10.239:10.239))
    (INTERCONNECT Front_Trigger_2\(0\).fb \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (12.237:12.237:12.237))
    (INTERCONNECT Front_Trigger_2\(0\).fb \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (13.333:13.333:13.333))
    (INTERCONNECT Front_Trigger_2\(0\).fb \\Timer_5\:TimerUDB\:timer_enable\\.main_5 (8.983:8.983:8.983))
    (INTERCONNECT Front_Trigger_2\(0\).fb \\Timer_5\:TimerUDB\:trig_disable\\.main_3 (8.983:8.983:8.983))
    (INTERCONNECT Net_288.q \\Counter_ColorSensor\:CounterUDB\:hwCapture\\.main_0 (4.604:4.604:4.604))
    (INTERCONNECT Net_288.q \\Counter_ColorSensor\:CounterUDB\:prevCapture\\.main_0 (2.924:2.924:2.924))
    (INTERCONNECT Net_288.q \\Counter_ColorSensor\:CounterUDB\:reload\\.main_1 (4.604:4.604:4.604))
    (INTERCONNECT CS_out\(0\).fb \\Counter_ColorSensor\:CounterUDB\:count_enable\\.main_3 (4.681:4.681:4.681))
    (INTERCONNECT CS_out\(0\).fb \\Counter_ColorSensor\:CounterUDB\:count_stored_i\\.main_0 (4.681:4.681:4.681))
    (INTERCONNECT \\PWM_Master\:PWMHW\\.cmp Motor_1_ENA\(0\).pin_input (7.408:7.408:7.408))
    (INTERCONNECT Motor_1_Phase_A\(0\).fb \\QuadDec_1\:bQuadDec\:quad_A_delayed_0\\.main_0 (5.685:5.685:5.685))
    (INTERCONNECT Motor_1_Phase_B\(0\).fb \\QuadDec_1\:bQuadDec\:quad_B_delayed_0\\.main_0 (5.232:5.232:5.232))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:pollcount_0\\.main_2 (4.611:4.611:4.611))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:pollcount_1\\.main_3 (4.611:4.611:4.611))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_last\\.main_0 (4.611:4.611:4.611))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_postpoll\\.main_1 (7.713:7.713:7.713))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_state_0\\.main_9 (6.945:6.945:6.945))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_state_2\\.main_8 (7.627:7.627:7.627))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_status_3\\.main_6 (6.945:6.945:6.945))
    (INTERCONNECT Net_47.q Tx_1\(0\).pin_input (6.559:6.559:6.559))
    (INTERCONNECT \\Timer_2\:TimerUDB\:rstSts\:stsreg\\.interrupt isr_2.interrupt (7.072:7.072:7.072))
    (INTERCONNECT ClockBlock.dclk_glb_4 Net_288.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Counter_ColorSensor\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Counter_ColorSensor\:CounterUDB\:disable_run_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Counter_ColorSensor\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Counter_ColorSensor\:CounterUDB\:prevCapture\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Counter_ColorSensor\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Counter_ColorSensor\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Counter_ColorSensor\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_ColorSensor\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_ColorSensor\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_ColorSensor\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_ColorSensor\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_ColorSensor\:PWMUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Motor_2_Phase_A\(0\).fb \\QuadDec_2\:bQuadDec\:quad_A_delayed_0\\.main_0 (8.780:8.780:8.780))
    (INTERCONNECT Motor_2_Phase_B\(0\).fb \\QuadDec_2\:bQuadDec\:quad_B_delayed_0\\.main_0 (6.592:6.592:6.592))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.cl1_comb \\Counter_ColorSensor\:CounterUDB\:prevCompare\\.main_0 (2.920:2.920:2.920))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.cl1_comb \\Counter_ColorSensor\:CounterUDB\:status_0\\.main_0 (2.920:2.920:2.920))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\Counter_ColorSensor\:CounterUDB\:count_enable\\.main_0 (2.320:2.320:2.320))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:count_enable\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_1 (4.168:4.168:4.168))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:count_enable\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_1 (4.168:4.168:4.168))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:count_enable\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_1 (3.080:3.080:3.080))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:count_enable\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_1 (3.080:3.080:3.080))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:count_stored_i\\.q \\Counter_ColorSensor\:CounterUDB\:count_enable\\.main_2 (2.297:2.297:2.297))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:disable_run_i\\.q \\Counter_ColorSensor\:CounterUDB\:count_enable\\.main_1 (4.891:4.891:4.891))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:disable_run_i\\.q \\Counter_ColorSensor\:CounterUDB\:disable_run_i\\.main_1 (2.627:2.627:2.627))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:hwCapture\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.f0_load (7.221:7.221:7.221))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:hwCapture\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.f0_load (6.677:6.677:6.677))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:hwCapture\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.f0_load (8.312:8.312:8.312))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:hwCapture\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.f0_load (8.313:8.313:8.313))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:hwCapture\\.q \\Counter_ColorSensor\:CounterUDB\:sSTSReg\:stsreg\\.status_4 (9.534:9.534:9.534))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:overflow_reg_i\\.q \\Counter_ColorSensor\:CounterUDB\:disable_run_i\\.main_3 (6.033:6.033:6.033))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:overflow_reg_i\\.q \\Counter_ColorSensor\:CounterUDB\:overflow_status\\.main_1 (3.200:3.200:3.200))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:overflow_status\\.q \\Counter_ColorSensor\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (5.267:5.267:5.267))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\Counter_ColorSensor\:CounterUDB\:disable_run_i\\.main_2 (4.002:4.002:4.002))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\Counter_ColorSensor\:CounterUDB\:overflow_reg_i\\.main_0 (3.223:3.223:3.223))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\Counter_ColorSensor\:CounterUDB\:overflow_status\\.main_0 (3.223:3.223:3.223))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\Counter_ColorSensor\:CounterUDB\:reload\\.main_3 (4.002:4.002:4.002))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:prevCapture\\.q \\Counter_ColorSensor\:CounterUDB\:hwCapture\\.main_1 (3.665:3.665:3.665))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:prevCapture\\.q \\Counter_ColorSensor\:CounterUDB\:reload\\.main_2 (3.665:3.665:3.665))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:prevCompare\\.q \\Counter_ColorSensor\:CounterUDB\:status_0\\.main_1 (2.299:2.299:2.299))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:reload\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_0 (3.095:3.095:3.095))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:reload\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_0 (3.094:3.094:3.094))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:reload\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_0 (4.183:4.183:4.183))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:reload\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_0 (4.184:4.184:4.184))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.ce0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.ce0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:status_0\\.q \\Counter_ColorSensor\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (5.551:5.551:5.551))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.z0_comb \\Counter_ColorSensor\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (5.901:5.901:5.901))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.f0_blk_stat_comb \\Counter_ColorSensor\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.903:2.903:2.903))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.f0_bus_stat_comb \\Counter_ColorSensor\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.904:2.904:2.904))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_288.main_1 (2.310:2.310:2.310))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_ColorSensor\:PWMUDB\:prevCompare1\\.main_0 (2.310:2.310:2.310))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_ColorSensor\:PWMUDB\:status_0\\.main_1 (4.734:4.734:4.734))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.main_0 (2.329:2.329:2.329))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_ColorSensor\:PWMUDB\:trig_disable\\.main_0 (2.329:2.329:2.329))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:prevCompare1\\.q \\PWM_ColorSensor\:PWMUDB\:status_0\\.main_0 (5.894:5.894:5.894))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.q Net_288.main_0 (5.372:5.372:5.372))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.q \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.main_1 (2.635:2.635:2.635))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.q \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (4.687:4.687:4.687))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.q \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (5.366:5.366:5.366))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.q \\PWM_ColorSensor\:PWMUDB\:status_2\\.main_0 (2.635:2.635:2.635))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.q \\PWM_ColorSensor\:PWMUDB\:trig_disable\\.main_1 (2.635:2.635:2.635))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.ce0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:status_0\\.q \\PWM_ColorSensor\:PWMUDB\:genblk8\:stsreg\\.status_0 (4.420:4.420:4.420))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:status_2\\.q \\PWM_ColorSensor\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.922:2.922:2.922))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\PWM_ColorSensor\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.295:2.295:2.295))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.main_2 (5.021:5.021:5.021))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (3.675:3.675:3.675))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (3.113:3.113:3.113))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_ColorSensor\:PWMUDB\:status_2\\.main_1 (5.021:5.021:5.021))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_ColorSensor\:PWMUDB\:trig_disable\\.main_2 (5.021:5.021:5.021))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:trig_disable\\.q \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.main_3 (2.283:2.283:2.283))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:trig_disable\\.q \\PWM_ColorSensor\:PWMUDB\:trig_disable\\.main_3 (2.283:2.283:2.283))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_1\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (2.302:2.302:2.302))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_1\:Cnt16\:CounterUDB\:status_0\\.main_0 (2.302:2.302:2.302))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\QuadDec_1\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.836:2.836:2.836))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (5.495:5.495:5.495))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (5.513:5.513:5.513))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:count_stored_i\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.299:2.299:2.299))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_1\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (2.298:2.298:2.298))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_1\:Cnt16\:CounterUDB\:reload\\.main_2 (2.298:2.298:2.298))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_1\:Cnt16\:CounterUDB\:status_2\\.main_0 (2.298:2.298:2.298))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_1\:Net_1275\\.main_1 (2.298:2.298:2.298))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.303:2.303:2.303))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:status_0\\.main_1 (3.432:3.432:3.432))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_1\:Net_530\\.main_2 (6.720:6.720:6.720))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_1\:Net_611\\.main_2 (6.720:6.720:6.720))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (2.806:2.806:2.806))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (2.792:2.792:2.792))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:status_0\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.315:2.315:2.315))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_1\:Cnt16\:CounterUDB\:reload\\.main_1 (4.369:4.369:4.369))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (5.836:5.836:5.836))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_1\:Cnt16\:CounterUDB\:status_3\\.main_0 (8.812:8.812:8.812))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_1\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (9.727:9.727:9.727))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_1\:Net_1275\\.main_0 (4.369:4.369:4.369))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:status_2\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.318:2.318:2.318))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:status_3\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (6.771:6.771:6.771))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.305:2.305:2.305))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.303:2.303:2.303))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.890:2.890:2.890))
    (INTERCONNECT \\QuadDec_1\:Net_1203\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:count_enable\\.main_2 (6.542:6.542:6.542))
    (INTERCONNECT \\QuadDec_1\:Net_1203\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (6.542:6.542:6.542))
    (INTERCONNECT \\QuadDec_1\:Net_1203\\.q \\QuadDec_1\:Net_1203\\.main_1 (3.844:3.844:3.844))
    (INTERCONNECT \\QuadDec_1\:Net_1251\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (9.517:9.517:9.517))
    (INTERCONNECT \\QuadDec_1\:Net_1251\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (10.075:10.075:10.075))
    (INTERCONNECT \\QuadDec_1\:Net_1251\\.q \\QuadDec_1\:Net_1251\\.main_0 (4.419:4.419:4.419))
    (INTERCONNECT \\QuadDec_1\:Net_1251\\.q \\QuadDec_1\:Net_1251_split\\.main_0 (4.396:4.396:4.396))
    (INTERCONNECT \\QuadDec_1\:Net_1251\\.q \\QuadDec_1\:Net_530\\.main_1 (5.118:5.118:5.118))
    (INTERCONNECT \\QuadDec_1\:Net_1251\\.q \\QuadDec_1\:Net_611\\.main_1 (5.118:5.118:5.118))
    (INTERCONNECT \\QuadDec_1\:Net_1251_split\\.q \\QuadDec_1\:Net_1251\\.main_7 (2.289:2.289:2.289))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:reload\\.main_0 (7.290:7.290:7.290))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (7.262:7.262:7.262))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:Net_1203\\.main_0 (7.593:7.593:7.593))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:Net_1251\\.main_1 (6.153:6.153:6.153))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:Net_1251_split\\.main_1 (5.588:5.588:5.588))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:Net_1260\\.main_0 (3.799:3.799:3.799))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:bQuadDec\:Stsreg\\.status_2 (10.525:10.525:10.525))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:bQuadDec\:error\\.main_0 (3.799:3.799:3.799))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:bQuadDec\:state_0\\.main_0 (7.593:7.593:7.593))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:bQuadDec\:state_1\\.main_0 (6.153:6.153:6.153))
    (INTERCONNECT \\QuadDec_1\:Net_1275\\.q \\QuadDec_1\:Net_530\\.main_0 (6.249:6.249:6.249))
    (INTERCONNECT \\QuadDec_1\:Net_1275\\.q \\QuadDec_1\:Net_611\\.main_0 (6.249:6.249:6.249))
    (INTERCONNECT \\QuadDec_1\:Net_530\\.q \\QuadDec_1\:bQuadDec\:Stsreg\\.status_0 (2.324:2.324:2.324))
    (INTERCONNECT \\QuadDec_1\:Net_611\\.q \\QuadDec_1\:bQuadDec\:Stsreg\\.status_1 (2.299:2.299:2.299))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:Net_1203\\.main_4 (6.211:6.211:6.211))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:Net_1251\\.main_4 (4.276:4.276:4.276))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:Net_1251_split\\.main_4 (4.261:4.261:4.261))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:Net_1260\\.main_1 (4.169:4.169:4.169))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:bQuadDec\:Stsreg\\.status_3 (7.550:7.550:7.550))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:bQuadDec\:error\\.main_3 (4.169:4.169:4.169))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:bQuadDec\:state_0\\.main_3 (6.211:6.211:6.211))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:bQuadDec\:state_1\\.main_3 (4.276:4.276:4.276))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_1\:bQuadDec\:quad_A_delayed_1\\.main_0 (2.887:2.887:2.887))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_1\:bQuadDec\:quad_A_filt\\.main_0 (2.887:2.887:2.887))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_1\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.233:2.233:2.233))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_1\:bQuadDec\:quad_A_filt\\.main_1 (2.233:2.233:2.233))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_delayed_2\\.q \\QuadDec_1\:bQuadDec\:quad_A_filt\\.main_2 (2.236:2.236:2.236))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_1\:Net_1203\\.main_2 (7.934:7.934:7.934))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_1\:Net_1251\\.main_2 (6.101:6.101:6.101))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_1\:Net_1251_split\\.main_2 (5.524:5.524:5.524))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_1\:bQuadDec\:error\\.main_1 (7.009:7.009:7.009))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_1\:bQuadDec\:quad_A_filt\\.main_3 (2.231:2.231:2.231))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_1\:bQuadDec\:state_0\\.main_1 (7.934:7.934:7.934))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_1\:bQuadDec\:state_1\\.main_1 (6.101:6.101:6.101))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_1\:bQuadDec\:quad_B_delayed_1\\.main_0 (2.234:2.234:2.234))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_1\:bQuadDec\:quad_B_filt\\.main_0 (2.234:2.234:2.234))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_1\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.238:2.238:2.238))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_1\:bQuadDec\:quad_B_filt\\.main_1 (2.238:2.238:2.238))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_delayed_2\\.q \\QuadDec_1\:bQuadDec\:quad_B_filt\\.main_2 (2.229:2.229:2.229))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_1\:Net_1203\\.main_3 (4.031:4.031:4.031))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_1\:Net_1251\\.main_3 (4.964:4.964:4.964))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_1\:Net_1251_split\\.main_3 (4.947:4.947:4.947))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_1\:bQuadDec\:error\\.main_2 (5.349:5.349:5.349))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_1\:bQuadDec\:quad_B_filt\\.main_3 (2.528:2.528:2.528))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_1\:bQuadDec\:state_0\\.main_2 (4.031:4.031:4.031))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_1\:bQuadDec\:state_1\\.main_2 (4.964:4.964:4.964))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_0\\.q \\QuadDec_1\:Net_1203\\.main_6 (2.631:2.631:2.631))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_0\\.q \\QuadDec_1\:Net_1251\\.main_6 (4.306:4.306:4.306))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_0\\.q \\QuadDec_1\:Net_1251_split\\.main_6 (4.288:4.288:4.288))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_0\\.q \\QuadDec_1\:Net_1260\\.main_3 (3.531:3.531:3.531))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_0\\.q \\QuadDec_1\:bQuadDec\:error\\.main_5 (3.531:3.531:3.531))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_0\\.q \\QuadDec_1\:bQuadDec\:state_0\\.main_5 (2.631:2.631:2.631))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_0\\.q \\QuadDec_1\:bQuadDec\:state_1\\.main_5 (4.306:4.306:4.306))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_1\\.q \\QuadDec_1\:Net_1203\\.main_5 (7.615:7.615:7.615))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_1\\.q \\QuadDec_1\:Net_1251\\.main_5 (3.740:3.740:3.740))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_1\\.q \\QuadDec_1\:Net_1251_split\\.main_5 (4.537:4.537:4.537))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_1\\.q \\QuadDec_1\:Net_1260\\.main_2 (6.689:6.689:6.689))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_1\\.q \\QuadDec_1\:bQuadDec\:error\\.main_4 (6.689:6.689:6.689))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_1\\.q \\QuadDec_1\:bQuadDec\:state_0\\.main_4 (7.615:7.615:7.615))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_1\\.q \\QuadDec_1\:bQuadDec\:state_1\\.main_4 (3.740:3.740:3.740))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_2\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (2.322:2.322:2.322))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_2\:Cnt16\:CounterUDB\:status_0\\.main_0 (2.322:2.322:2.322))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\QuadDec_2\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.934:2.934:2.934))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (4.476:4.476:4.476))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (3.523:3.523:3.523))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:count_stored_i\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.311:2.311:2.311))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_2\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (6.676:6.676:6.676))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_2\:Cnt16\:CounterUDB\:reload\\.main_2 (3.839:3.839:3.839))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_2\:Cnt16\:CounterUDB\:status_2\\.main_0 (6.676:6.676:6.676))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_2\:Net_1275\\.main_1 (2.321:2.321:2.321))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.295:2.295:2.295))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:status_0\\.main_1 (2.606:2.606:2.606))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_2\:Net_530\\.main_2 (2.609:2.609:2.609))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_2\:Net_611\\.main_2 (2.609:2.609:2.609))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (3.830:3.830:3.830))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (4.379:4.379:4.379))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.ce0 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:status_0\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.317:2.317:2.317))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_2\:Cnt16\:CounterUDB\:reload\\.main_1 (4.403:4.403:4.403))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (4.511:4.511:4.511))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_2\:Cnt16\:CounterUDB\:status_3\\.main_0 (3.540:3.540:3.540))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_2\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (3.954:3.954:3.954))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_2\:Net_1275\\.main_0 (3.954:3.954:3.954))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:status_2\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (6.616:6.616:6.616))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:status_3\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (2.312:2.312:2.312))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\QuadDec_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.305:2.305:2.305))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\QuadDec_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.296:2.296:2.296))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.313:2.313:2.313))
    (INTERCONNECT \\QuadDec_2\:Net_1203\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:count_enable\\.main_2 (3.409:3.409:3.409))
    (INTERCONNECT \\QuadDec_2\:Net_1203\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (3.409:3.409:3.409))
    (INTERCONNECT \\QuadDec_2\:Net_1203\\.q \\QuadDec_2\:Net_1203\\.main_1 (2.633:2.633:2.633))
    (INTERCONNECT \\QuadDec_2\:Net_1251\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (5.220:5.220:5.220))
    (INTERCONNECT \\QuadDec_2\:Net_1251\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (5.781:5.781:5.781))
    (INTERCONNECT \\QuadDec_2\:Net_1251\\.q \\QuadDec_2\:Net_1251\\.main_0 (4.219:4.219:4.219))
    (INTERCONNECT \\QuadDec_2\:Net_1251\\.q \\QuadDec_2\:Net_1251_split\\.main_0 (3.667:3.667:3.667))
    (INTERCONNECT \\QuadDec_2\:Net_1251\\.q \\QuadDec_2\:Net_530\\.main_1 (4.825:4.825:4.825))
    (INTERCONNECT \\QuadDec_2\:Net_1251\\.q \\QuadDec_2\:Net_611\\.main_1 (4.825:4.825:4.825))
    (INTERCONNECT \\QuadDec_2\:Net_1251_split\\.q \\QuadDec_2\:Net_1251\\.main_7 (2.293:2.293:2.293))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:reload\\.main_0 (3.881:3.881:3.881))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (4.365:4.365:4.365))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:Net_1203\\.main_0 (3.880:3.880:3.880))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:Net_1251\\.main_1 (3.881:3.881:3.881))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:Net_1251_split\\.main_1 (3.731:3.731:3.731))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:Net_1260\\.main_0 (3.881:3.881:3.881))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:bQuadDec\:Stsreg\\.status_2 (3.746:3.746:3.746))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:bQuadDec\:error\\.main_0 (3.880:3.880:3.880))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:bQuadDec\:state_0\\.main_0 (3.880:3.880:3.880))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:bQuadDec\:state_1\\.main_0 (3.880:3.880:3.880))
    (INTERCONNECT \\QuadDec_2\:Net_1275\\.q \\QuadDec_2\:Net_530\\.main_0 (2.303:2.303:2.303))
    (INTERCONNECT \\QuadDec_2\:Net_1275\\.q \\QuadDec_2\:Net_611\\.main_0 (2.303:2.303:2.303))
    (INTERCONNECT \\QuadDec_2\:Net_530\\.q \\QuadDec_2\:bQuadDec\:Stsreg\\.status_0 (2.937:2.937:2.937))
    (INTERCONNECT \\QuadDec_2\:Net_611\\.q \\QuadDec_2\:bQuadDec\:Stsreg\\.status_1 (2.942:2.942:2.942))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:Net_1203\\.main_4 (4.687:4.687:4.687))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:Net_1251\\.main_4 (4.882:4.882:4.882))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:Net_1251_split\\.main_4 (5.869:5.869:5.869))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:Net_1260\\.main_1 (4.882:4.882:4.882))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:bQuadDec\:Stsreg\\.status_3 (7.449:7.449:7.449))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:bQuadDec\:error\\.main_3 (4.888:4.888:4.888))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:bQuadDec\:state_0\\.main_3 (4.888:4.888:4.888))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:bQuadDec\:state_1\\.main_3 (4.687:4.687:4.687))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_2\:bQuadDec\:quad_A_delayed_1\\.main_0 (2.297:2.297:2.297))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_2\:bQuadDec\:quad_A_filt\\.main_0 (2.297:2.297:2.297))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_2\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.300:2.300:2.300))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_2\:bQuadDec\:quad_A_filt\\.main_1 (2.300:2.300:2.300))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_delayed_2\\.q \\QuadDec_2\:bQuadDec\:quad_A_filt\\.main_2 (2.311:2.311:2.311))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_2\:Net_1203\\.main_2 (7.997:7.997:7.997))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_2\:Net_1251\\.main_2 (7.997:7.997:7.997))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_2\:Net_1251_split\\.main_2 (8.458:8.458:8.458))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_2\:bQuadDec\:error\\.main_1 (9.006:9.006:9.006))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_2\:bQuadDec\:quad_A_filt\\.main_3 (3.264:3.264:3.264))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_2\:bQuadDec\:state_0\\.main_1 (9.006:9.006:9.006))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_2\:bQuadDec\:state_1\\.main_1 (7.997:7.997:7.997))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_2\:bQuadDec\:quad_B_delayed_1\\.main_0 (2.913:2.913:2.913))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_2\:bQuadDec\:quad_B_filt\\.main_0 (2.913:2.913:2.913))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_2\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.306:2.306:2.306))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_2\:bQuadDec\:quad_B_filt\\.main_1 (2.306:2.306:2.306))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_delayed_2\\.q \\QuadDec_2\:bQuadDec\:quad_B_filt\\.main_2 (2.308:2.308:2.308))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_2\:Net_1203\\.main_3 (6.754:6.754:6.754))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_2\:Net_1251\\.main_3 (6.754:6.754:6.754))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_2\:Net_1251_split\\.main_3 (6.176:6.176:6.176))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_2\:bQuadDec\:error\\.main_2 (6.759:6.759:6.759))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_2\:bQuadDec\:quad_B_filt\\.main_3 (2.608:2.608:2.608))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_2\:bQuadDec\:state_0\\.main_2 (6.759:6.759:6.759))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_2\:bQuadDec\:state_1\\.main_2 (6.754:6.754:6.754))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_0\\.q \\QuadDec_2\:Net_1203\\.main_6 (3.356:3.356:3.356))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_0\\.q \\QuadDec_2\:Net_1251\\.main_6 (3.363:3.363:3.363))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_0\\.q \\QuadDec_2\:Net_1251_split\\.main_6 (3.095:3.095:3.095))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_0\\.q \\QuadDec_2\:Net_1260\\.main_3 (3.363:3.363:3.363))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_0\\.q \\QuadDec_2\:bQuadDec\:error\\.main_5 (3.354:3.354:3.354))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_0\\.q \\QuadDec_2\:bQuadDec\:state_0\\.main_5 (3.354:3.354:3.354))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_0\\.q \\QuadDec_2\:bQuadDec\:state_1\\.main_5 (3.356:3.356:3.356))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_1\\.q \\QuadDec_2\:Net_1203\\.main_5 (3.798:3.798:3.798))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_1\\.q \\QuadDec_2\:Net_1251\\.main_5 (5.045:5.045:5.045))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_1\\.q \\QuadDec_2\:Net_1251_split\\.main_5 (4.361:4.361:4.361))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_1\\.q \\QuadDec_2\:Net_1260\\.main_2 (5.045:5.045:5.045))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_1\\.q \\QuadDec_2\:bQuadDec\:error\\.main_4 (5.050:5.050:5.050))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_1\\.q \\QuadDec_2\:bQuadDec\:state_0\\.main_4 (5.050:5.050:5.050))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_1\\.q \\QuadDec_2\:bQuadDec\:state_1\\.main_4 (3.798:3.798:3.798))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 Net_158.main_0 (7.873:7.873:7.873))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.cs_addr_1 (4.564:4.564:4.564))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.cs_addr_1 (3.929:3.929:3.929))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.cs_addr_1 (4.658:4.658:4.658))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_1\:TimerUDB\:status_tc\\.main_0 (7.873:7.873:7.873))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb Net_158.main_1 (7.992:7.992:7.992))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.cs_addr_0 (4.237:4.237:4.237))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.cs_addr_0 (4.802:4.802:4.802))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.cs_addr_0 (3.463:3.463:3.463))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\Timer_1\:TimerUDB\:status_tc\\.main_1 (7.992:7.992:7.992))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.ce0 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.f0_blk_stat_comb \\Timer_1\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.855:2.855:2.855))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.f0_bus_stat_comb \\Timer_1\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.854:2.854:2.854))
    (INTERCONNECT \\Timer_1\:TimerUDB\:status_tc\\.q \\Timer_1\:TimerUDB\:rstSts\:stsreg\\.status_0 (6.838:6.838:6.838))
    (INTERCONNECT \\Timer_2\:TimerUDB\:capt_fifo_load\\.q \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (2.591:2.591:2.591))
    (INTERCONNECT \\Timer_2\:TimerUDB\:capt_fifo_load\\.q \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (2.594:2.594:2.594))
    (INTERCONNECT \\Timer_2\:TimerUDB\:capt_int_temp\\.q \\Timer_2\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.314:2.314:2.314))
    (INTERCONNECT \\Timer_2\:TimerUDB\:capture_last\\.q MODIN5_0.main_2 (4.125:4.125:4.125))
    (INTERCONNECT \\Timer_2\:TimerUDB\:capture_last\\.q MODIN5_1.main_2 (3.271:3.271:3.271))
    (INTERCONNECT \\Timer_2\:TimerUDB\:capture_last\\.q \\Timer_2\:TimerUDB\:capt_fifo_load\\.main_1 (4.125:4.125:4.125))
    (INTERCONNECT \\Timer_2\:TimerUDB\:capture_last\\.q \\Timer_2\:TimerUDB\:capt_int_temp\\.main_2 (4.681:4.681:4.681))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_2\:TimerUDB\:run_mode\\.main_1 (2.940:2.940:2.940))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_2\:TimerUDB\:timer_enable\\.main_2 (2.940:2.940:2.940))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (3.106:3.106:3.106))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (3.113:3.113:3.113))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_2\:TimerUDB\:status_tc\\.main_1 (3.900:3.900:3.900))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_2\:TimerUDB\:timer_enable\\.main_5 (3.900:3.900:3.900))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_2\:TimerUDB\:trig_disable\\.main_3 (3.900:3.900:3.900))
    (INTERCONNECT \\Timer_2\:TimerUDB\:run_mode\\.q \\Timer_2\:TimerUDB\:status_tc\\.main_0 (2.297:2.297:2.297))
    (INTERCONNECT \\Timer_2\:TimerUDB\:run_mode\\.q \\Timer_2\:TimerUDB\:timer_enable\\.main_4 (2.297:2.297:2.297))
    (INTERCONNECT \\Timer_2\:TimerUDB\:run_mode\\.q \\Timer_2\:TimerUDB\:trig_disable\\.main_2 (2.297:2.297:2.297))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\Timer_2\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.294:2.294:2.294))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\Timer_2\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.292:2.292:2.292))
    (INTERCONNECT \\Timer_2\:TimerUDB\:status_tc\\.q \\Timer_2\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.932:2.932:2.932))
    (INTERCONNECT \\Timer_2\:TimerUDB\:timer_enable\\.q MODIN5_0.main_3 (5.215:5.215:5.215))
    (INTERCONNECT \\Timer_2\:TimerUDB\:timer_enable\\.q MODIN5_1.main_3 (4.182:4.182:4.182))
    (INTERCONNECT \\Timer_2\:TimerUDB\:timer_enable\\.q \\Timer_2\:TimerUDB\:capt_fifo_load\\.main_2 (5.215:5.215:5.215))
    (INTERCONNECT \\Timer_2\:TimerUDB\:timer_enable\\.q \\Timer_2\:TimerUDB\:capt_int_temp\\.main_3 (4.180:4.180:4.180))
    (INTERCONNECT \\Timer_2\:TimerUDB\:timer_enable\\.q \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (4.666:4.666:4.666))
    (INTERCONNECT \\Timer_2\:TimerUDB\:timer_enable\\.q \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (4.242:4.242:4.242))
    (INTERCONNECT \\Timer_2\:TimerUDB\:timer_enable\\.q \\Timer_2\:TimerUDB\:timer_enable\\.main_3 (2.304:2.304:2.304))
    (INTERCONNECT \\Timer_2\:TimerUDB\:timer_enable\\.q \\Timer_2\:TimerUDB\:trig_disable\\.main_1 (2.304:2.304:2.304))
    (INTERCONNECT \\Timer_2\:TimerUDB\:trig_disable\\.q \\Timer_2\:TimerUDB\:timer_enable\\.main_6 (2.311:2.311:2.311))
    (INTERCONNECT \\Timer_2\:TimerUDB\:trig_disable\\.q \\Timer_2\:TimerUDB\:trig_disable\\.main_4 (2.311:2.311:2.311))
    (INTERCONNECT \\Timer_3\:TimerUDB\:capt_fifo_load\\.q \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (2.824:2.824:2.824))
    (INTERCONNECT \\Timer_3\:TimerUDB\:capt_fifo_load\\.q \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (2.819:2.819:2.819))
    (INTERCONNECT \\Timer_3\:TimerUDB\:capt_int_temp\\.q \\Timer_3\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.309:2.309:2.309))
    (INTERCONNECT \\Timer_3\:TimerUDB\:capture_last\\.q MODIN8_0.main_1 (4.784:4.784:4.784))
    (INTERCONNECT \\Timer_3\:TimerUDB\:capture_last\\.q MODIN8_1.main_1 (3.472:3.472:3.472))
    (INTERCONNECT \\Timer_3\:TimerUDB\:capture_last\\.q \\Timer_3\:TimerUDB\:capt_fifo_load\\.main_1 (3.472:3.472:3.472))
    (INTERCONNECT \\Timer_3\:TimerUDB\:capture_last\\.q \\Timer_3\:TimerUDB\:capt_int_temp\\.main_1 (3.188:3.188:3.188))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_3\:TimerUDB\:run_mode\\.main_0 (2.337:2.337:2.337))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_3\:TimerUDB\:timer_enable\\.main_0 (2.337:2.337:2.337))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (3.918:3.918:3.918))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (3.509:3.509:3.509))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_3\:TimerUDB\:status_tc\\.main_1 (4.491:4.491:4.491))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_3\:TimerUDB\:timer_enable\\.main_4 (4.491:4.491:4.491))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_3\:TimerUDB\:trig_disable\\.main_2 (4.491:4.491:4.491))
    (INTERCONNECT \\Timer_3\:TimerUDB\:run_mode\\.q \\Timer_3\:TimerUDB\:status_tc\\.main_0 (2.297:2.297:2.297))
    (INTERCONNECT \\Timer_3\:TimerUDB\:run_mode\\.q \\Timer_3\:TimerUDB\:timer_enable\\.main_3 (2.297:2.297:2.297))
    (INTERCONNECT \\Timer_3\:TimerUDB\:run_mode\\.q \\Timer_3\:TimerUDB\:trig_disable\\.main_1 (2.297:2.297:2.297))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\Timer_3\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.307:2.307:2.307))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\Timer_3\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.291:2.291:2.291))
    (INTERCONNECT \\Timer_3\:TimerUDB\:status_tc\\.q \\Timer_3\:TimerUDB\:rstSts\:stsreg\\.status_0 (4.159:4.159:4.159))
    (INTERCONNECT \\Timer_3\:TimerUDB\:timer_enable\\.q MODIN8_0.main_2 (5.994:5.994:5.994))
    (INTERCONNECT \\Timer_3\:TimerUDB\:timer_enable\\.q MODIN8_1.main_2 (4.554:4.554:4.554))
    (INTERCONNECT \\Timer_3\:TimerUDB\:timer_enable\\.q \\Timer_3\:TimerUDB\:capt_fifo_load\\.main_2 (4.554:4.554:4.554))
    (INTERCONNECT \\Timer_3\:TimerUDB\:timer_enable\\.q \\Timer_3\:TimerUDB\:capt_int_temp\\.main_2 (5.106:5.106:5.106))
    (INTERCONNECT \\Timer_3\:TimerUDB\:timer_enable\\.q \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (4.145:4.145:4.145))
    (INTERCONNECT \\Timer_3\:TimerUDB\:timer_enable\\.q \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (4.147:4.147:4.147))
    (INTERCONNECT \\Timer_3\:TimerUDB\:timer_enable\\.q \\Timer_3\:TimerUDB\:timer_enable\\.main_2 (4.107:4.107:4.107))
    (INTERCONNECT \\Timer_3\:TimerUDB\:timer_enable\\.q \\Timer_3\:TimerUDB\:trig_disable\\.main_0 (4.107:4.107:4.107))
    (INTERCONNECT \\Timer_3\:TimerUDB\:trig_disable\\.q \\Timer_3\:TimerUDB\:timer_enable\\.main_6 (2.294:2.294:2.294))
    (INTERCONNECT \\Timer_3\:TimerUDB\:trig_disable\\.q \\Timer_3\:TimerUDB\:trig_disable\\.main_4 (2.294:2.294:2.294))
    (INTERCONNECT \\Timer_4\:TimerUDB\:capt_fifo_load\\.q \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (2.688:2.688:2.688))
    (INTERCONNECT \\Timer_4\:TimerUDB\:capt_fifo_load\\.q \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (2.671:2.671:2.671))
    (INTERCONNECT \\Timer_4\:TimerUDB\:capt_int_temp\\.q \\Timer_4\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.263:2.263:2.263))
    (INTERCONNECT \\Timer_4\:TimerUDB\:capture_last\\.q MODIN11_0.main_1 (2.677:2.677:2.677))
    (INTERCONNECT \\Timer_4\:TimerUDB\:capture_last\\.q MODIN11_1.main_1 (3.595:3.595:3.595))
    (INTERCONNECT \\Timer_4\:TimerUDB\:capture_last\\.q \\Timer_4\:TimerUDB\:capt_fifo_load\\.main_1 (2.674:2.674:2.674))
    (INTERCONNECT \\Timer_4\:TimerUDB\:capture_last\\.q \\Timer_4\:TimerUDB\:capt_int_temp\\.main_1 (2.674:2.674:2.674))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_4\:TimerUDB\:run_mode\\.main_0 (2.696:2.696:2.696))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_4\:TimerUDB\:timer_enable\\.main_0 (2.724:2.724:2.724))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (3.138:3.138:3.138))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (3.107:3.107:3.107))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_4\:TimerUDB\:status_tc\\.main_1 (3.156:3.156:3.156))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_4\:TimerUDB\:timer_enable\\.main_4 (3.156:3.156:3.156))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_4\:TimerUDB\:trig_disable\\.main_2 (3.156:3.156:3.156))
    (INTERCONNECT \\Timer_4\:TimerUDB\:run_mode\\.q \\Timer_4\:TimerUDB\:status_tc\\.main_0 (2.237:2.237:2.237))
    (INTERCONNECT \\Timer_4\:TimerUDB\:run_mode\\.q \\Timer_4\:TimerUDB\:timer_enable\\.main_3 (2.237:2.237:2.237))
    (INTERCONNECT \\Timer_4\:TimerUDB\:run_mode\\.q \\Timer_4\:TimerUDB\:trig_disable\\.main_1 (2.237:2.237:2.237))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\Timer_4\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.226:2.226:2.226))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\Timer_4\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.228:2.228:2.228))
    (INTERCONNECT \\Timer_4\:TimerUDB\:status_tc\\.q \\Timer_4\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.260:2.260:2.260))
    (INTERCONNECT \\Timer_4\:TimerUDB\:timer_enable\\.q MODIN11_0.main_2 (3.590:3.590:3.590))
    (INTERCONNECT \\Timer_4\:TimerUDB\:timer_enable\\.q MODIN11_1.main_2 (4.520:4.520:4.520))
    (INTERCONNECT \\Timer_4\:TimerUDB\:timer_enable\\.q \\Timer_4\:TimerUDB\:capt_fifo_load\\.main_2 (3.602:3.602:3.602))
    (INTERCONNECT \\Timer_4\:TimerUDB\:timer_enable\\.q \\Timer_4\:TimerUDB\:capt_int_temp\\.main_2 (3.602:3.602:3.602))
    (INTERCONNECT \\Timer_4\:TimerUDB\:timer_enable\\.q \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (3.605:3.605:3.605))
    (INTERCONNECT \\Timer_4\:TimerUDB\:timer_enable\\.q \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (3.197:3.197:3.197))
    (INTERCONNECT \\Timer_4\:TimerUDB\:timer_enable\\.q \\Timer_4\:TimerUDB\:timer_enable\\.main_2 (3.591:3.591:3.591))
    (INTERCONNECT \\Timer_4\:TimerUDB\:timer_enable\\.q \\Timer_4\:TimerUDB\:trig_disable\\.main_0 (3.591:3.591:3.591))
    (INTERCONNECT \\Timer_4\:TimerUDB\:trig_disable\\.q \\Timer_4\:TimerUDB\:timer_enable\\.main_6 (2.240:2.240:2.240))
    (INTERCONNECT \\Timer_4\:TimerUDB\:trig_disable\\.q \\Timer_4\:TimerUDB\:trig_disable\\.main_4 (2.240:2.240:2.240))
    (INTERCONNECT \\Timer_5\:TimerUDB\:capt_fifo_load\\.q \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (2.615:2.615:2.615))
    (INTERCONNECT \\Timer_5\:TimerUDB\:capt_fifo_load\\.q \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (2.615:2.615:2.615))
    (INTERCONNECT \\Timer_5\:TimerUDB\:capt_int_temp\\.q \\Timer_5\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.309:2.309:2.309))
    (INTERCONNECT \\Timer_5\:TimerUDB\:capture_last\\.q \\Timer_5\:TimerUDB\:capt_fifo_load\\.main_1 (7.546:7.546:7.546))
    (INTERCONNECT \\Timer_5\:TimerUDB\:capture_last\\.q \\Timer_5\:TimerUDB\:capt_int_temp\\.main_3 (7.546:7.546:7.546))
    (INTERCONNECT \\Timer_5\:TimerUDB\:capture_last\\.q \\Timer_5\:TimerUDB\:int_capt_count_0\\.main_3 (6.652:6.652:6.652))
    (INTERCONNECT \\Timer_5\:TimerUDB\:capture_last\\.q \\Timer_5\:TimerUDB\:int_capt_count_1\\.main_3 (7.560:7.560:7.560))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_5\:TimerUDB\:capt_int_temp\\.main_1 (3.356:3.356:3.356))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_5\:TimerUDB\:int_capt_count_0\\.main_1 (2.335:2.335:2.335))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_5\:TimerUDB\:int_capt_count_1\\.main_1 (3.373:3.373:3.373))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_5\:TimerUDB\:capt_int_temp\\.main_0 (4.690:4.690:4.690))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_5\:TimerUDB\:int_capt_count_0\\.main_0 (2.321:2.321:2.321))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_5\:TimerUDB\:int_capt_count_1\\.main_0 (4.125:4.125:4.125))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_5\:TimerUDB\:run_mode\\.main_0 (2.903:2.903:2.903))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_5\:TimerUDB\:timer_enable\\.main_0 (2.903:2.903:2.903))
    (INTERCONNECT \\Timer_5\:TimerUDB\:int_capt_count_0\\.q \\Timer_5\:TimerUDB\:capt_int_temp\\.main_7 (3.372:3.372:3.372))
    (INTERCONNECT \\Timer_5\:TimerUDB\:int_capt_count_0\\.q \\Timer_5\:TimerUDB\:int_capt_count_0\\.main_7 (2.314:2.314:2.314))
    (INTERCONNECT \\Timer_5\:TimerUDB\:int_capt_count_0\\.q \\Timer_5\:TimerUDB\:int_capt_count_1\\.main_7 (3.388:3.388:3.388))
    (INTERCONNECT \\Timer_5\:TimerUDB\:int_capt_count_1\\.q \\Timer_5\:TimerUDB\:capt_int_temp\\.main_5 (2.776:2.776:2.776))
    (INTERCONNECT \\Timer_5\:TimerUDB\:int_capt_count_1\\.q \\Timer_5\:TimerUDB\:int_capt_count_0\\.main_5 (3.703:3.703:3.703))
    (INTERCONNECT \\Timer_5\:TimerUDB\:int_capt_count_1\\.q \\Timer_5\:TimerUDB\:int_capt_count_1\\.main_5 (2.774:2.774:2.774))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (3.191:3.191:3.191))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (3.188:3.188:3.188))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_5\:TimerUDB\:status_tc\\.main_1 (3.205:3.205:3.205))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_5\:TimerUDB\:timer_enable\\.main_4 (3.194:3.194:3.194))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_5\:TimerUDB\:trig_disable\\.main_2 (3.194:3.194:3.194))
    (INTERCONNECT \\Timer_5\:TimerUDB\:run_mode\\.q \\Timer_5\:TimerUDB\:status_tc\\.main_0 (2.586:2.586:2.586))
    (INTERCONNECT \\Timer_5\:TimerUDB\:run_mode\\.q \\Timer_5\:TimerUDB\:timer_enable\\.main_3 (2.585:2.585:2.585))
    (INTERCONNECT \\Timer_5\:TimerUDB\:run_mode\\.q \\Timer_5\:TimerUDB\:trig_disable\\.main_1 (2.585:2.585:2.585))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\Timer_5\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.306:2.306:2.306))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\Timer_5\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.291:2.291:2.291))
    (INTERCONNECT \\Timer_5\:TimerUDB\:status_tc\\.q \\Timer_5\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.311:2.311:2.311))
    (INTERCONNECT \\Timer_5\:TimerUDB\:timer_enable\\.q \\Timer_5\:TimerUDB\:capt_fifo_load\\.main_2 (3.253:3.253:3.253))
    (INTERCONNECT \\Timer_5\:TimerUDB\:timer_enable\\.q \\Timer_5\:TimerUDB\:capt_int_temp\\.main_4 (3.253:3.253:3.253))
    (INTERCONNECT \\Timer_5\:TimerUDB\:timer_enable\\.q \\Timer_5\:TimerUDB\:int_capt_count_0\\.main_4 (4.576:4.576:4.576))
    (INTERCONNECT \\Timer_5\:TimerUDB\:timer_enable\\.q \\Timer_5\:TimerUDB\:int_capt_count_1\\.main_4 (3.657:3.657:3.657))
    (INTERCONNECT \\Timer_5\:TimerUDB\:timer_enable\\.q \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (3.666:3.666:3.666))
    (INTERCONNECT \\Timer_5\:TimerUDB\:timer_enable\\.q \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (3.663:3.663:3.663))
    (INTERCONNECT \\Timer_5\:TimerUDB\:timer_enable\\.q \\Timer_5\:TimerUDB\:timer_enable\\.main_2 (3.654:3.654:3.654))
    (INTERCONNECT \\Timer_5\:TimerUDB\:timer_enable\\.q \\Timer_5\:TimerUDB\:trig_disable\\.main_0 (3.654:3.654:3.654))
    (INTERCONNECT \\Timer_5\:TimerUDB\:trig_disable\\.q \\Timer_5\:TimerUDB\:timer_enable\\.main_6 (2.306:2.306:2.306))
    (INTERCONNECT \\Timer_5\:TimerUDB\:trig_disable\\.q \\Timer_5\:TimerUDB\:trig_disable\\.main_4 (2.306:2.306:2.306))
    (INTERCONNECT \\UART_1\:BUART\:counter_load_not\\.q \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (8.451:8.451:8.451))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:pollcount_0\\.main_3 (5.213:5.213:5.213))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:pollcount_1\\.main_4 (5.213:5.213:5.213))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_postpoll\\.main_2 (9.465:9.465:9.465))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_state_0\\.main_10 (7.346:7.346:7.346))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_status_3\\.main_7 (7.346:7.346:7.346))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:pollcount_1\\.main_2 (3.751:3.751:3.751))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_postpoll\\.main_0 (7.812:7.812:7.812))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_state_0\\.main_8 (4.753:4.753:4.753))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_status_3\\.main_5 (4.753:4.753:4.753))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_2 (6.846:6.846:6.846))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_0\\.main_2 (3.972:3.972:3.972))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_2\\.main_2 (6.846:6.846:6.846))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_3\\.main_2 (3.972:3.972:3.972))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_status_3\\.main_2 (3.972:3.972:3.972))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (9.793:9.793:9.793))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_1\:BUART\:rx_bitclk_enable\\.main_2 (3.644:3.644:3.644))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:pollcount_0\\.main_1 (3.636:3.636:3.636))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:pollcount_1\\.main_1 (3.636:3.636:3.636))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:rx_bitclk_enable\\.main_1 (3.636:3.636:3.636))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:pollcount_0\\.main_0 (3.643:3.643:3.643))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:pollcount_1\\.main_0 (3.643:3.643:3.643))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:rx_bitclk_enable\\.main_0 (3.643:3.643:3.643))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_load_fifo\\.main_7 (4.521:4.521:4.521))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_0\\.main_7 (3.855:3.855:3.855))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_2\\.main_7 (4.521:4.521:4.521))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_3\\.main_7 (3.855:3.855:3.855))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_load_fifo\\.main_6 (3.207:3.207:3.207))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_0\\.main_6 (3.243:3.243:3.243))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_2\\.main_6 (3.207:3.207:3.207))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_3\\.main_6 (3.243:3.243:3.243))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_load_fifo\\.main_5 (3.207:3.207:3.207))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_0\\.main_5 (3.240:3.240:3.240))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_2\\.main_5 (3.207:3.207:3.207))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_3\\.main_5 (3.240:3.240:3.240))
    (INTERCONNECT \\UART_1\:BUART\:rx_counter_load\\.q \\UART_1\:BUART\:sRX\:RxBitCounter\\.load (2.896:2.896:2.896))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:rx_status_4\\.main_1 (6.669:6.669:6.669))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:rx_status_5\\.main_0 (3.678:3.678:3.678))
    (INTERCONNECT \\UART_1\:BUART\:rx_last\\.q \\UART_1\:BUART\:rx_state_2\\.main_9 (4.336:4.336:4.336))
    (INTERCONNECT \\UART_1\:BUART\:rx_load_fifo\\.q \\UART_1\:BUART\:rx_status_4\\.main_0 (3.719:3.719:3.719))
    (INTERCONNECT \\UART_1\:BUART\:rx_load_fifo\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_load (7.141:7.141:7.141))
    (INTERCONNECT \\UART_1\:BUART\:rx_postpoll\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.route_si (4.428:4.428:4.428))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_counter_load\\.main_1 (6.498:6.498:6.498))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_1 (6.498:6.498:6.498))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_0\\.main_1 (5.484:5.484:5.484))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_2\\.main_1 (6.498:6.498:6.498))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_3\\.main_1 (5.484:5.484:5.484))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_1 (6.498:6.498:6.498))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_status_3\\.main_1 (5.484:5.484:5.484))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (10.695:10.695:10.695))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_counter_load\\.main_3 (3.203:3.203:3.203))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_4 (3.203:3.203:3.203))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_0\\.main_4 (5.273:5.273:5.273))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_2\\.main_4 (3.203:3.203:3.203))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_3\\.main_4 (5.273:5.273:5.273))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_3 (3.203:3.203:3.203))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_status_3\\.main_4 (5.273:5.273:5.273))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_counter_load\\.main_2 (6.122:6.122:6.122))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_3 (6.122:6.122:6.122))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_0\\.main_3 (6.070:6.070:6.070))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_2\\.main_3 (6.122:6.122:6.122))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_3\\.main_3 (6.070:6.070:6.070))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_2 (6.122:6.122:6.122))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_status_3\\.main_3 (6.070:6.070:6.070))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_stop1_reg\\.q \\UART_1\:BUART\:rx_status_5\\.main_1 (6.052:6.052:6.052))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_3\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_3 (2.867:2.867:2.867))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_4\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_4 (5.111:5.111:5.111))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_5\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_5 (7.626:7.626:7.626))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_0\\.main_5 (2.520:2.520:2.520))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_1\\.main_5 (4.984:4.984:4.984))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_2\\.main_5 (4.984:4.984:4.984))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:txn\\.main_6 (5.542:5.542:5.542))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:counter_load_not\\.main_2 (8.230:8.230:8.230))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (10.437:10.437:10.437))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_bitclk\\.main_2 (10.440:10.440:10.440))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_0\\.main_2 (10.440:10.440:10.440))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_1\\.main_2 (8.230:8.230:8.230))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_2\\.main_2 (8.230:8.230:8.230))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_status_0\\.main_2 (10.440:10.440:10.440))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:tx_state_1\\.main_4 (7.811:7.811:7.811))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:tx_state_2\\.main_4 (7.811:7.811:7.811))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:txn\\.main_5 (7.822:7.822:7.822))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_counter_load\\.main_0 (9.551:9.551:9.551))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_0 (9.551:9.551:9.551))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_0\\.main_0 (11.629:11.629:11.629))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_2\\.main_0 (9.551:9.551:9.551))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_3\\.main_0 (11.629:11.629:11.629))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_0 (9.551:9.551:9.551))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_status_3\\.main_0 (11.629:11.629:11.629))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (5.950:5.950:5.950))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:sTX\:TxSts\\.status_1 (4.271:4.271:4.271))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:tx_state_0\\.main_3 (3.348:3.348:3.348))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:tx_status_0\\.main_3 (3.348:3.348:3.348))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:sTX\:TxSts\\.status_3 (2.245:2.245:2.245))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:tx_status_2\\.main_0 (2.241:2.241:2.241))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_1\:BUART\:txn\\.main_3 (3.566:3.566:3.566))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:counter_load_not\\.main_1 (5.150:5.150:5.150))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (2.811:2.811:2.811))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_bitclk\\.main_1 (2.806:2.806:2.806))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_0\\.main_1 (2.806:2.806:2.806))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_1\\.main_1 (5.150:5.150:5.150))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_2\\.main_1 (5.150:5.150:5.150))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_status_0\\.main_1 (2.806:2.806:2.806))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:txn\\.main_2 (5.707:5.707:5.707))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:counter_load_not\\.main_0 (2.777:2.777:2.777))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (4.560:4.560:4.560))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_bitclk\\.main_0 (4.566:4.566:4.566))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_0\\.main_0 (4.566:4.566:4.566))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_1\\.main_0 (2.777:2.777:2.777))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_2\\.main_0 (2.777:2.777:2.777))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_status_0\\.main_0 (4.566:4.566:4.566))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:txn\\.main_1 (2.768:2.768:2.768))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:counter_load_not\\.main_3 (2.598:2.598:2.598))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_bitclk\\.main_3 (4.222:4.222:4.222))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_0\\.main_4 (4.222:4.222:4.222))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_1\\.main_3 (2.598:2.598:2.598))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_2\\.main_3 (2.598:2.598:2.598))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_status_0\\.main_4 (4.222:4.222:4.222))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:txn\\.main_4 (2.598:2.598:2.598))
    (INTERCONNECT \\UART_1\:BUART\:tx_status_0\\.q \\UART_1\:BUART\:sTX\:TxSts\\.status_0 (2.233:2.233:2.233))
    (INTERCONNECT \\UART_1\:BUART\:tx_status_2\\.q \\UART_1\:BUART\:sTX\:TxSts\\.status_2 (2.267:2.267:2.267))
    (INTERCONNECT \\UART_1\:BUART\:txn\\.q Net_47.main_0 (2.591:2.591:2.591))
    (INTERCONNECT \\UART_1\:BUART\:txn\\.q \\UART_1\:BUART\:txn\\.main_0 (2.588:2.588:2.588))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\PWM_Master\:PWMHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\PWM_Slave\:PWMHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_0 \\PWM_Slave\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_2 \\PWM_Master\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.cl0 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.z0 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.ff0 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.ce1 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.cl1 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.z1 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.ff1 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.co_msb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.sol_msb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.cfbo \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.sor \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.cmsbo \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.cl0 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.z0 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.ff0 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.ce1 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.cl1 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.z1 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.ff1 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.co_msb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.sol_msb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.cfbo \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.sor \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.cmsbo \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.cl0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.z0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.ff0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.ce1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.cl1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.z1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.ff1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.co_msb \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.sol_msb \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.cfbo \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.sor \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.cmsbo \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.cl0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.z0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.ff0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.ce1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.cl1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.z1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.ff1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.co_msb \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.sol_msb \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.cfbo \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.sor \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.cmsbo \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.cl0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.z0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.ff0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.ce1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.cl1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.z1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.ff1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.co_msb \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.sol_msb \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.cfbo \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.sor \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.cmsbo \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT Motor_1_IN_1\(0\)_PAD Motor_1_IN_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_1_IN_2\(0\)_PAD Motor_1_IN_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_1_ENA\(0\).pad_out Motor_1_ENA\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Motor_1_ENA\(0\)_PAD Motor_1_ENA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_1_Phase_A\(0\)_PAD Motor_1_Phase_A\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_1_Phase_B\(0\)_PAD Motor_1_Phase_B\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_1\(0\)_PAD Rx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\)_PAD Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_2_IN_3\(0\)_PAD Motor_2_IN_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_2_IN_4\(0\)_PAD Motor_2_IN_4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_2_ENB\(0\).pad_out Motor_2_ENB\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Motor_2_ENB\(0\)_PAD Motor_2_ENB\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_2_Phase_A\(0\)_PAD Motor_2_Phase_A\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_2_Phase_B\(0\)_PAD Motor_2_Phase_B\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Front_Echo_1\(0\)_PAD Front_Echo_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Front_Trigger_1\(0\)_PAD Front_Trigger_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT led_green\(0\)_PAD led_green\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Right_Trigger\(0\)_PAD Right_Trigger\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Right_Echo\(0\)_PAD Right_Echo\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IR_input\(0\)_PAD IR_input\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Left_Trigger\(0\)_PAD Left_Trigger\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Left_Echo\(0\)_PAD Left_Echo\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT led_red\(0\)_PAD led_red\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Front_Trigger_2\(0\)_PAD Front_Trigger_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Front_Echo_2\(0\)_PAD Front_Echo_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT led_blue\(0\)_PAD led_blue\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT S1\(0\)_PAD S1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT S2\(0\)_PAD S2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT S0\(0\)_PAD S0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT S3\(0\)_PAD S3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CS_LED\(0\)_PAD CS_LED\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CS_out\(0\)_PAD CS_out\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
