This is the default folder of generated Verilog
