$date
	Sat Feb 25 14:19:05 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module moore_110110_tb $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ x $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ x $end
$var reg 4 % next_state [3:0] $end
$var reg 4 & state [3:0] $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
b1 %
0$
x#
0"
0!
$end
#1
b1 &
0#
#3
1#
#5
1"
#6
b10 %
1$
#10
0"
#14
b1 %
0$
#15
1"
#18
b10 %
1$
#20
0"
#25
b11 %
b10 &
1"
#30
0"
#35
b1 %
b11 &
1"
#37
b100 %
0$
#40
0"
#43
b1 %
1$
#45
b10 %
b1 &
1"
#50
0"
#55
b1 %
1"
0$
#60
0"
#65
b10 %
1$
1"
#69
b1 %
0$
#70
0"
#74
b10 %
1$
#75
b11 %
b10 &
1"
#80
0"
#85
b1 %
b11 &
1"
#90
0"
#92
b100 %
0$
#95
b1 %
b100 &
1"
#98
b101 %
1$
#100
0"
#105
b110 %
b101 &
1"
#110
b1 %
0"
0$
#115
b1 &
1"
#120
0"
#125
1"
#130
0"
#135
1"
#140
0"
#145
1"
#150
0"
#155
1"
#160
0"
#165
1"
#170
0"
#175
1"
#180
0"
#185
1"
#190
0"
#195
1"
#200
0"
#205
1"
#210
0"
#215
1"
