<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a35tfgg484-1" LaunchTime="1521540945">
  <File Type="ROUTE-PWR" Name="top_power_routed.rpt"/>
  <File Type="PA-TCL" Name="top.tcl"/>
  <File Type="PWROPT-DCP" Name="top_pwropt.dcp"/>
  <File Type="ROUTE-PWR-SUM" Name="top_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="top_reports.tcl"/>
  <File Type="BG-DRC" Name="top.drc"/>
  <File Type="OPT-HWDEF" Name="top.hwdef"/>
  <File Type="OPT-DCP" Name="top_opt.dcp"/>
  <File Type="OPT-DRC" Name="top_drc_opted.rpt"/>
  <File Type="PLACE-DCP" Name="top_placed.dcp"/>
  <File Type="PLACE-IO" Name="top_io_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="top_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="top_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="top_control_sets_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="top_incremental_reuse_pre_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="top_postplace_pwropt.dcp"/>
  <File Type="PHYSOPT-DCP" Name="top_physopt.dcp"/>
  <File Type="BG-BIT" Name="top.bit"/>
  <File Type="ROUTE-ERROR-DCP" Name="top_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="top_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="top_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="top_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="top_drc_routed.pb"/>
  <File Type="ROUTE-DRC-RPX" Name="top_drc_routed.rpx"/>
  <File Type="BITSTR-MSK" Name="top.msk"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="top_methodology_drc_routed.rpt"/>
  <File Type="BG-BGN" Name="top.bgn"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="top_methodology_drc_routed.rpx"/>
  <File Type="BITSTR-RBT" Name="top.rbt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="top_methodology_drc_routed.pb"/>
  <File Type="BG-BIN" Name="top.bin"/>
  <File Type="ROUTE-PWR-RPX" Name="top_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="top_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="top_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="top_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="top_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="top_timing_summary_routed.rpx"/>
  <File Type="ROUTE-CLK" Name="top_clock_utilization_routed.rpt"/>
  <File Type="RDI-RDI" Name="top.vdi"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="top_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="top_postroute_physopt_bb.dcp"/>
  <File Type="BITSTR-NKY" Name="top.nky"/>
  <File Type="BITSTR-BMM" Name="top_bd.bmm"/>
  <File Type="BITSTR-MMI" Name="top.mmi"/>
  <File Type="BITSTR-LTX" Name="top.ltx"/>
  <File Type="BITSTR-SYSDEF" Name="top.sysdef"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/src/ad9280_sample.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../an108_adda_vga_test/an108_adda_vga_test.srcs/sources_1/src/ad9280_sample.v"/>
        <Attr Name="ImportTime" Val="1504008591"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/src/video_define.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../ad9226_vga_test/ad9226_vga_test.srcs/sources_1/src/video_define.v"/>
        <Attr Name="ImportTime" Val="1500957175"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/src/color_bar.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../ad9226_vga_test/ad9226_vga_test.srcs/sources_1/src/color_bar.v"/>
        <Attr Name="ImportTime" Val="1500957175"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/src/grid_display.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../ad9226_vga_test/ad9226_vga_test.srcs/sources_1/src/grid_display.v"/>
        <Attr Name="ImportTime" Val="1503912610"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/src/timing_gen_xy.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../ad9226_vga_test/ad9226_vga_test.srcs/sources_1/src/timing_gen_xy.v"/>
        <Attr Name="ImportTime" Val="1502851365"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/src/wav_display.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../ad9226_vga_test/ad9226_vga_test.srcs/sources_1/src/wav_display.v"/>
        <Attr Name="ImportTime" Val="1505204225"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/src/SyncAsync.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/src/SyncAsyncReset.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/src/ClockGen.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/src/DVI_Constants.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/src/OutputSERDES.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/src/TMDS_Encoder.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/src/rgb2dvi.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/src/top.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../ad9226_vga_test/ad9226_vga_test.srcs/sources_1/src/top.v"/>
        <Attr Name="ImportTime" Val="1505208737"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/sin512.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../an108_adda_vga_test/an108_adda_vga_test.srcs/sources_1/sin512.coe"/>
        <Attr Name="ImportTime" Val="1484401674"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="top"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/an108_lcd.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="da_rom"/>
  <BlockFileSet Type="BlockSrcs" Name="adda_pll"/>
  <BlockFileSet Type="BlockSrcs" Name="video_pll"/>
  <BlockFileSet Type="BlockSrcs" Name="dpram1024x8"/>
</GenRun>
