I. Amlani, A. Orlov, G. Toth, G. Bernstein, C. Lent, and G. Snider. 1999. Digital logic gate using quantum-dot cellular automata. Science 284, 289--291.
William Aspray, Computing before computers, Iowa State University Press, Ames, IA, 1990
R. Cowburn and M. Welland. 2000. Room temperature magnetic quantum cellular automata. Science 287, 1466.
M. R. Davis. 2004. Delay-based computing implementation issues in CMOS and nanotechnologies. Ph.D. dissertation, Graduate School, University of Florida.
A. Y. Duale , M. H. Decker , H.-G. Zipperer , M. Aharoni , T. J. Bohizic, Decimal floating-point in z9: an implementation and testing perspective, IBM Journal of Research and Development, v.51 n.1/2, p.217-227, January 2007
S. E. Frost, A. F. Rodrigues, A. W. Janiszewski, R. T. Rausch, and P. M. Kogge. 2002. Memory in motion: A study of storage structures in QCA. In Proceedings of the 1st Workshop on Non-Silicon Computnig, 2.
M. Gladshtein. 2005. Selection of fundamental information principles for the construction of a universal digital nanocomputer. Auto. Contr. Comput. Sci. 39, 1, 1--10.
M. Gladshtein. 2006. Improving the structure of a serial decimal processor element for a universal digital nanocomputer. Auto. Contr. Comput. Sci. 40, 2, 1--10.
Michael Gladshtein, Quantum-Dot Cellular Automata Serial Decimal Adder, IEEE Transactions on Nanotechnology, v.10 n.6, p.1377-1382, November 2011[doi>10.1109/TNANO.2011.2138714]
Ismo Hänninen , Jarmo Takala, Binary Adders on Quantum-Dot Cellular Automata, Journal of Signal Processing Systems, v.58 n.1, p.87-103, January   2010[doi>10.1007/s11265-008-0284-5]
Robert D. Kenney , Michael J. Schulte, High-Speed Multioperand Decimal Adders, IEEE Transactions on Computers, v.54 n.8, p.953-963, August 2005[doi>10.1109/TC.2005.129]
F. Kharbash and G. M. Chaudhry. 2008. The design of quantum-dot cellular automata decimal adder. In Proceedings of the 12<sup>th</sup> IEEE International Multitopic Conference. 71--75.
C. S. Lent and B. Isaksen. 2003. Clocked molecular quantum-dot cellular automata. IEEE Trans. Electron Devices, 50, 9, 1890--1895.
C. S. Lent and P. D. Tougaw. 1997. A device architecture for computing with quantum dots. Proc. IEEE 85, 4, 541--557.
W. Liu, L. Lu, M. O'Neill, and E. Swartzlander, Jr. 2011. Design rules for quantum-dot cellular automata. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS). 2361--2364.
Liang Lu , Weiqiang Liu , Maire O'Neill , Earl E. Swartzlander, Jr., QCA Systolic Array Design, IEEE Transactions on Computers, v.62 n.3, p.548-560, March 2013[doi>10.1109/TC.2011.234]
M. T. Niemier and P. M. Kogge. 1999. Logic in wire: Using quantum dots to implement a microprocessor. In Proceedings of the 6<sup>th</sup> IEEE International Conference on Electronics, Circuits and Systems 3. 1211--1215.
Michael Thaddeus Niemier , Peter M. Kogge, Exploring and exploiting wire-level pipelining in emerging technologies, Proceedings of the 28th annual international symposium on Computer architecture, p.166-177, June 30-July 04, 2001, Göteborg, Sweden[doi>10.1145/379240.379261]
Gabriel Schulhof , Konrad Walus , Graham A. Jullien, Simulation of random cell displacements in QCA, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.3 n.1, p.2-es, April 2007[doi>10.1145/1229175.1229177]
E. E. Swartzlander, H. Cho, I. Kong, and S.-W. Kim. 2010. Computer arithmetic implemented with QCA: A progress report. In Conference Record of the 44<sup>th</sup> Asilomar Conference on Signals, Systems and Computers. 1392--1398.
M. Taghizadeh, M. Askari, and K. Fardad. 2008. BCD computing structures in quantum-dot cellular automata. In Proceedings of the International Conference on Computer and Communication Engineering. 1042--1045.
J. Timler and C. S. Lent. 2002. Power gain and dissipation in quantum-dot cellular automata. J. Appl. Physics, 91, 2, 823--831.
G. Toth and C. Lent. 2000. Quantum computing with quantum-dot cellular automata. Phys. Rev. A, 63, 1--9.
M. Vazquez , G. Sutter , G. Bioul , J. P. Deschamps, Decimal Adders/Subtractors in FPGA: Efficient 6-input LUT Implementations, Proceedings of the 2009 International Conference on Reconfigurable Computing and FPGAs, p.42-47, December 09-11, 2009[doi>10.1109/ReConFig.2009.29]
K. Walus and G. A. Jullien. 2006. Design tools for an emerging SoC technology: Quantum-dot cellular automata. Proc. IEEE, 94, 6, 1225--1244.
K. Walus, G. A. Jullien, and V. S. Dimitrov. 2003. Computer arithmetic structures for quantum cellular automata. In Proceedings of the 37<sup>th</sup> Asilomar Conference on Signals, Systems and Computers 2. 1435--1439.
Charles F. Webb, IBM z10: The Next-Generation Mainframe Microprocessor, IEEE Micro, v.28 n.2, p.19-29, March 2008[doi>10.1109/MM.2008.26]
R. Zhang, K. Walus, W. Wang, and G. Jullien. 2005. Performance comparison of quantum-dot cellular automata adders. In Proceedings of the IEEE International Symposium on Circuits and Systems. 2522--2526.
