#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Nov 14 16:21:53 2022
# Process ID: 504384
# Current directory: /home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.runs/impl_1
# Command line: vivado -log numero8_block_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source numero8_block_wrapper.tcl -notrace
# Log file: /home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.runs/impl_1/numero8_block_wrapper.vdi
# Journal file: /home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.runs/impl_1/vivado.jou
# Running On: pop-os, OS: Linux, CPU Frequency: 4104.684 MHz, CPU Physical cores: 6, Host memory: 16561 MB
#-----------------------------------------------------------
source numero8_block_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/vini/Documents/FPGA/GIF4202_Lab3/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/vini/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top numero8_block_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.gen/sources_1/bd/numero8_block/ip/numero8_block_axi_gpio_1_0/numero8_block_axi_gpio_1_0.dcp' for cell 'numero8_block_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.gen/sources_1/bd/numero8_block/ip/numero8_block_clk_wiz_0_0/numero8_block_clk_wiz_0_0.dcp' for cell 'numero8_block_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.gen/sources_1/bd/numero8_block/ip/numero8_block_color_detector_0_0/numero8_block_color_detector_0_0.dcp' for cell 'numero8_block_i/color_detector_0'
INFO: [Project 1-454] Reading design checkpoint '/home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/numero8_block_dvi2rgb_0_0.dcp' for cell 'numero8_block_i/dvi2rgb_0'
INFO: [Project 1-454] Reading design checkpoint '/home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.gen/sources_1/bd/numero8_block/ip/numero8_block_proc_sys_reset_0_0/numero8_block_proc_sys_reset_0_0.dcp' for cell 'numero8_block_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.gen/sources_1/bd/numero8_block/ip/numero8_block_processing_system7_0_0/numero8_block_processing_system7_0_0.dcp' for cell 'numero8_block_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.gen/sources_1/bd/numero8_block/ip/numero8_block_rgb2dvi_0_0/numero8_block_rgb2dvi_0_0.dcp' for cell 'numero8_block_i/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.gen/sources_1/bd/numero8_block/ip/numero8_block_auto_pc_0/numero8_block_auto_pc_0.dcp' for cell 'numero8_block_i/axi_interconnect_0/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1714.492 ; gain = 0.000 ; free physical = 4161 ; free virtual = 7865
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.gen/sources_1/bd/numero8_block/ip/numero8_block_processing_system7_0_0/numero8_block_processing_system7_0_0.xdc] for cell 'numero8_block_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.gen/sources_1/bd/numero8_block/ip/numero8_block_processing_system7_0_0/numero8_block_processing_system7_0_0.xdc] for cell 'numero8_block_i/processing_system7_0/inst'
Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.gen/sources_1/bd/numero8_block/ip/numero8_block_proc_sys_reset_0_0/numero8_block_proc_sys_reset_0_0_board.xdc] for cell 'numero8_block_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.gen/sources_1/bd/numero8_block/ip/numero8_block_proc_sys_reset_0_0/numero8_block_proc_sys_reset_0_0_board.xdc] for cell 'numero8_block_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.gen/sources_1/bd/numero8_block/ip/numero8_block_proc_sys_reset_0_0/numero8_block_proc_sys_reset_0_0.xdc] for cell 'numero8_block_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.gen/sources_1/bd/numero8_block/ip/numero8_block_proc_sys_reset_0_0/numero8_block_proc_sys_reset_0_0.xdc] for cell 'numero8_block_i/proc_sys_reset_0/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_refclk'. The XDC file /home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/src/ila_refclk/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_pixclk'. The XDC file /home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/src/ila_pixclk/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'numero8_block_i/dvi2rgb_0/U0'
Finished Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'numero8_block_i/dvi2rgb_0/U0'
Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.gen/sources_1/bd/numero8_block/ip/numero8_block_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'numero8_block_i/rgb2dvi_0/U0'
Finished Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.gen/sources_1/bd/numero8_block/ip/numero8_block_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'numero8_block_i/rgb2dvi_0/U0'
Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.gen/sources_1/bd/numero8_block/ip/numero8_block_axi_gpio_1_0/numero8_block_axi_gpio_1_0_board.xdc] for cell 'numero8_block_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.gen/sources_1/bd/numero8_block/ip/numero8_block_axi_gpio_1_0/numero8_block_axi_gpio_1_0_board.xdc] for cell 'numero8_block_i/axi_gpio_1/U0'
Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.gen/sources_1/bd/numero8_block/ip/numero8_block_axi_gpio_1_0/numero8_block_axi_gpio_1_0.xdc] for cell 'numero8_block_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.gen/sources_1/bd/numero8_block/ip/numero8_block_axi_gpio_1_0/numero8_block_axi_gpio_1_0.xdc] for cell 'numero8_block_i/axi_gpio_1/U0'
Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.gen/sources_1/bd/numero8_block/ip/numero8_block_clk_wiz_0_0/numero8_block_clk_wiz_0_0_board.xdc] for cell 'numero8_block_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.gen/sources_1/bd/numero8_block/ip/numero8_block_clk_wiz_0_0/numero8_block_clk_wiz_0_0_board.xdc] for cell 'numero8_block_i/clk_wiz_0/inst'
Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.gen/sources_1/bd/numero8_block/ip/numero8_block_clk_wiz_0_0/numero8_block_clk_wiz_0_0.xdc] for cell 'numero8_block_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.gen/sources_1/bd/numero8_block/ip/numero8_block_clk_wiz_0_0/numero8_block_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.gen/sources_1/bd/numero8_block/ip/numero8_block_clk_wiz_0_0/numero8_block_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2386.707 ; gain = 536.828 ; free physical = 3675 ; free virtual = 7378
Finished Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.gen/sources_1/bd/numero8_block/ip/numero8_block_clk_wiz_0_0/numero8_block_clk_wiz_0_0.xdc] for cell 'numero8_block_i/clk_wiz_0/inst'
Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.srcs/constrs_1/new/numero9_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_hpd'. [/home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.srcs/constrs_1/new/numero9_constraints.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.srcs/constrs_1/new/numero9_constraints.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.srcs/constrs_1/new/numero9_constraints.xdc]
Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/src/ila_timing_workaround.xdc] for cell 'numero8_block_i/dvi2rgb_0/U0'
Finished Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/src/ila_timing_workaround.xdc] for cell 'numero8_block_i/dvi2rgb_0/U0'
Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.gen/sources_1/bd/numero8_block/ip/numero8_block_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'numero8_block_i/rgb2dvi_0/U0'
Finished Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.gen/sources_1/bd/numero8_block/ip/numero8_block_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'numero8_block_i/rgb2dvi_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 12 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2530.777 ; gain = 0.000 ; free physical = 3665 ; free virtual = 7370
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

21 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2530.777 ; gain = 1053.570 ; free physical = 3665 ; free virtual = 7370
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2530.777 ; gain = 0.000 ; free physical = 3654 ; free virtual = 7357

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1354383b9

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2530.777 ; gain = 0.000 ; free physical = 3653 ; free virtual = 7356

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[0]_i_1__1 into driver instance numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pStateNxt_inferred__8/i___3, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[0]_i_1__0 into driver instance numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pStateNxt_inferred__8/i___3, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[0]_i_1 into driver instance numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pStateNxt_inferred__8/i___3, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter numero8_block_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[9]_i_1 into driver instance numero8_block_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[9]_i_2__0, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter numero8_block_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_1__0 into driver instance numero8_block_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_2__1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter numero8_block_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_1 into driver instance numero8_block_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1, which resulted in an inversion of 8 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17fcf3111

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2711.551 ; gain = 0.000 ; free physical = 3413 ; free virtual = 7116
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 35 cells
INFO: [Opt 31-1021] In phase Retarget, 5 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 13cb119af

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2711.551 ; gain = 0.000 ; free physical = 3413 ; free virtual = 7116
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1593087d3

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2711.551 ; gain = 0.000 ; free physical = 3413 ; free virtual = 7116
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 171 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG numero8_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst to drive 8 load(s) on clock net numero8_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG
INFO: [Opt 31-194] Inserted BUFG numero8_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst to drive 8 load(s) on clock net numero8_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 19125ddd6

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2711.551 ; gain = 0.000 ; free physical = 3413 ; free virtual = 7116
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 19125ddd6

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2711.551 ; gain = 0.000 ; free physical = 3413 ; free virtual = 7116
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17675ddbc

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2711.551 ; gain = 0.000 ; free physical = 3413 ; free virtual = 7116
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              35  |                                              5  |
|  Constant propagation         |               0  |               8  |                                              0  |
|  Sweep                        |               8  |             171  |                                              0  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 2711.551 ; gain = 0.000 ; free physical = 3413 ; free virtual = 7116
Ending Logic Optimization Task | Checksum: 12d03395a

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2711.551 ; gain = 0.000 ; free physical = 3413 ; free virtual = 7116

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 12d03395a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2711.551 ; gain = 0.000 ; free physical = 3413 ; free virtual = 7116

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12d03395a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2711.551 ; gain = 0.000 ; free physical = 3413 ; free virtual = 7116

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2711.551 ; gain = 0.000 ; free physical = 3413 ; free virtual = 7116
Ending Netlist Obfuscation Task | Checksum: 12d03395a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2711.551 ; gain = 0.000 ; free physical = 3413 ; free virtual = 7116
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2719.555 ; gain = 0.000 ; free physical = 3397 ; free virtual = 7102
INFO: [Common 17-1381] The checkpoint '/home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.runs/impl_1/numero8_block_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file numero8_block_wrapper_drc_opted.rpt -pb numero8_block_wrapper_drc_opted.pb -rpx numero8_block_wrapper_drc_opted.rpx
Command: report_drc -file numero8_block_wrapper_drc_opted.rpt -pb numero8_block_wrapper_drc_opted.pb -rpx numero8_block_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.runs/impl_1/numero8_block_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2831.609 ; gain = 0.000 ; free physical = 3366 ; free virtual = 7071
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a9108d3b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2831.609 ; gain = 0.000 ; free physical = 3366 ; free virtual = 7071
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2831.609 ; gain = 0.000 ; free physical = 3366 ; free virtual = 7071

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1477bf17

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2831.609 ; gain = 0.000 ; free physical = 3352 ; free virtual = 7059

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17a36b9bf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2831.609 ; gain = 0.000 ; free physical = 3360 ; free virtual = 7067

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17a36b9bf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.8 . Memory (MB): peak = 2831.609 ; gain = 0.000 ; free physical = 3360 ; free virtual = 7067
Phase 1 Placer Initialization | Checksum: 17a36b9bf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2831.609 ; gain = 0.000 ; free physical = 3360 ; free virtual = 7067

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18138369e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2831.609 ; gain = 0.000 ; free physical = 3286 ; free virtual = 6993

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1906e940d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2831.609 ; gain = 0.000 ; free physical = 3345 ; free virtual = 7052

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1906e940d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2831.609 ; gain = 0.000 ; free physical = 3345 ; free virtual = 7052

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 124173a4c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 2831.609 ; gain = 0.000 ; free physical = 3336 ; free virtual = 7041

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 25 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 11 nets or LUTs. Breaked 0 LUT, combined 11 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2831.609 ; gain = 0.000 ; free physical = 3334 ; free virtual = 7040

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             11  |                    11  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             11  |                    11  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: ca99190f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2831.609 ; gain = 0.000 ; free physical = 3334 ; free virtual = 7039
Phase 2.4 Global Placement Core | Checksum: 1aab8713a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2831.609 ; gain = 0.000 ; free physical = 3333 ; free virtual = 7038
Phase 2 Global Placement | Checksum: 1aab8713a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2831.609 ; gain = 0.000 ; free physical = 3333 ; free virtual = 7038

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1068258ec

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2831.609 ; gain = 0.000 ; free physical = 3333 ; free virtual = 7038

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21022b1dc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2831.609 ; gain = 0.000 ; free physical = 3332 ; free virtual = 7037

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20f73d4f4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2831.609 ; gain = 0.000 ; free physical = 3332 ; free virtual = 7037

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1dbd6ce5e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2831.609 ; gain = 0.000 ; free physical = 3332 ; free virtual = 7037

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1884ee024

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2831.609 ; gain = 0.000 ; free physical = 3326 ; free virtual = 7031

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1a68e3955

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2831.609 ; gain = 0.000 ; free physical = 3325 ; free virtual = 7031

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 25a292eef

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2831.609 ; gain = 0.000 ; free physical = 3325 ; free virtual = 7031
Phase 3 Detail Placement | Checksum: 25a292eef

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2831.609 ; gain = 0.000 ; free physical = 3325 ; free virtual = 7031

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 23c8420bd

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.647 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e77f777e

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2831.609 ; gain = 0.000 ; free physical = 3329 ; free virtual = 7035
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1c1570754

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2831.609 ; gain = 0.000 ; free physical = 3329 ; free virtual = 7035
Phase 4.1.1.1 BUFG Insertion | Checksum: 23c8420bd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2831.609 ; gain = 0.000 ; free physical = 3329 ; free virtual = 7035

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.647. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1d99366dc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2831.609 ; gain = 0.000 ; free physical = 3329 ; free virtual = 7035

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2831.609 ; gain = 0.000 ; free physical = 3329 ; free virtual = 7035
Phase 4.1 Post Commit Optimization | Checksum: 1d99366dc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2831.609 ; gain = 0.000 ; free physical = 3329 ; free virtual = 7035

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d99366dc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2831.609 ; gain = 0.000 ; free physical = 3329 ; free virtual = 7035

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d99366dc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2831.609 ; gain = 0.000 ; free physical = 3329 ; free virtual = 7035
Phase 4.3 Placer Reporting | Checksum: 1d99366dc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2831.609 ; gain = 0.000 ; free physical = 3329 ; free virtual = 7035

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2831.609 ; gain = 0.000 ; free physical = 3329 ; free virtual = 7035

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2831.609 ; gain = 0.000 ; free physical = 3329 ; free virtual = 7035
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1aa547ca5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2831.609 ; gain = 0.000 ; free physical = 3329 ; free virtual = 7035
Ending Placer Task | Checksum: 10e2570fe

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2831.609 ; gain = 0.000 ; free physical = 3329 ; free virtual = 7035
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2831.609 ; gain = 0.000 ; free physical = 3341 ; free virtual = 7050
INFO: [Common 17-1381] The checkpoint '/home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.runs/impl_1/numero8_block_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file numero8_block_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2831.609 ; gain = 0.000 ; free physical = 3338 ; free virtual = 7045
INFO: [runtcl-4] Executing : report_utilization -file numero8_block_wrapper_utilization_placed.rpt -pb numero8_block_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file numero8_block_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2831.609 ; gain = 0.000 ; free physical = 3319 ; free virtual = 7026
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2831.609 ; gain = 0.000 ; free physical = 3304 ; free virtual = 7012
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2831.609 ; gain = 0.000 ; free physical = 3287 ; free virtual = 6999
INFO: [Common 17-1381] The checkpoint '/home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.runs/impl_1/numero8_block_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d8f7555e ConstDB: 0 ShapeSum: 352e1ba0 RouteDB: 0
Post Restoration Checksum: NetGraph: 865d3e22 NumContArr: 25c9573a Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: ac26955c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2883.004 ; gain = 36.957 ; free physical = 3195 ; free virtual = 6904

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: ac26955c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2915.004 ; gain = 68.957 ; free physical = 3161 ; free virtual = 6870

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: ac26955c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2915.004 ; gain = 68.957 ; free physical = 3161 ; free virtual = 6870
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1dc1c5abe

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2944.887 ; gain = 98.840 ; free physical = 3148 ; free virtual = 6857
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.546  | TNS=0.000  | WHS=-0.140 | THS=-18.740|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0.000169033 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2160
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2160
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 21a2f0768

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2944.887 ; gain = 98.840 ; free physical = 3139 ; free virtual = 6848

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 21a2f0768

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2944.887 ; gain = 98.840 ; free physical = 3139 ; free virtual = 6848
Phase 3 Initial Routing | Checksum: 17d5bc109

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2944.887 ; gain = 98.840 ; free physical = 3139 ; free virtual = 6849

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 188
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.673  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 170cb8dcb

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2944.887 ; gain = 98.840 ; free physical = 3138 ; free virtual = 6847

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.655  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: e4211949

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2944.887 ; gain = 98.840 ; free physical = 3138 ; free virtual = 6847
Phase 4 Rip-up And Reroute | Checksum: e4211949

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2944.887 ; gain = 98.840 ; free physical = 3138 ; free virtual = 6847

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: e4211949

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2944.887 ; gain = 98.840 ; free physical = 3138 ; free virtual = 6847

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: e4211949

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2944.887 ; gain = 98.840 ; free physical = 3138 ; free virtual = 6847
Phase 5 Delay and Skew Optimization | Checksum: e4211949

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2944.887 ; gain = 98.840 ; free physical = 3138 ; free virtual = 6847

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: a4f6dbf3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2944.887 ; gain = 98.840 ; free physical = 3138 ; free virtual = 6847
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.810  | TNS=0.000  | WHS=0.100  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1182ae21e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2944.887 ; gain = 98.840 ; free physical = 3138 ; free virtual = 6847
Phase 6 Post Hold Fix | Checksum: 1182ae21e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2944.887 ; gain = 98.840 ; free physical = 3138 ; free virtual = 6847

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.411619 %
  Global Horizontal Routing Utilization  = 0.508874 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: c249b030

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2944.887 ; gain = 98.840 ; free physical = 3138 ; free virtual = 6847

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: c249b030

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2944.887 ; gain = 98.840 ; free physical = 3137 ; free virtual = 6846

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 10a8450f6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2960.895 ; gain = 114.848 ; free physical = 3137 ; free virtual = 6846

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.810  | TNS=0.000  | WHS=0.100  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 10a8450f6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2960.895 ; gain = 114.848 ; free physical = 3136 ; free virtual = 6846
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2960.895 ; gain = 114.848 ; free physical = 3174 ; free virtual = 6883

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2960.895 ; gain = 129.285 ; free physical = 3174 ; free virtual = 6883
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2960.895 ; gain = 0.000 ; free physical = 3157 ; free virtual = 6872
INFO: [Common 17-1381] The checkpoint '/home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.runs/impl_1/numero8_block_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file numero8_block_wrapper_drc_routed.rpt -pb numero8_block_wrapper_drc_routed.pb -rpx numero8_block_wrapper_drc_routed.rpx
Command: report_drc -file numero8_block_wrapper_drc_routed.rpt -pb numero8_block_wrapper_drc_routed.pb -rpx numero8_block_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.runs/impl_1/numero8_block_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file numero8_block_wrapper_methodology_drc_routed.rpt -pb numero8_block_wrapper_methodology_drc_routed.pb -rpx numero8_block_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file numero8_block_wrapper_methodology_drc_routed.rpt -pb numero8_block_wrapper_methodology_drc_routed.pb -rpx numero8_block_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/vini/Documents/FPGA/GIF4202_Lab3/numero9/numero9.runs/impl_1/numero8_block_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file numero8_block_wrapper_power_routed.rpt -pb numero8_block_wrapper_power_summary_routed.pb -rpx numero8_block_wrapper_power_routed.rpx
Command: report_power -file numero8_block_wrapper_power_routed.rpt -pb numero8_block_wrapper_power_summary_routed.pb -rpx numero8_block_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
119 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file numero8_block_wrapper_route_status.rpt -pb numero8_block_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file numero8_block_wrapper_timing_summary_routed.rpt -pb numero8_block_wrapper_timing_summary_routed.pb -rpx numero8_block_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file numero8_block_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file numero8_block_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file numero8_block_wrapper_bus_skew_routed.rpt -pb numero8_block_wrapper_bus_skew_routed.pb -rpx numero8_block_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force numero8_block_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./numero8_block_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3297.672 ; gain = 243.012 ; free physical = 3118 ; free virtual = 6837
INFO: [Common 17-206] Exiting Vivado at Mon Nov 14 16:23:10 2022...
