/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [14:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [11:0] celloutsig_0_15z;
  wire [33:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [16:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_14z;
  wire [6:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [20:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_3z;
  reg [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [1:0] _00_;
  always_latch
    if (clkin_data[64]) _00_ = 2'h0;
    else if (clkin_data[0]) _00_ = { celloutsig_1_3z, celloutsig_1_10z };
  assign { celloutsig_1_11z[2], celloutsig_1_11z[0] } = _00_;
  assign celloutsig_0_5z = in_data[13] ? celloutsig_0_1z[2] : celloutsig_0_4z[13];
  assign celloutsig_1_17z = celloutsig_1_15z[0] | ~(celloutsig_1_10z);
  assign celloutsig_0_11z = celloutsig_0_10z[10] | ~(celloutsig_0_9z);
  assign celloutsig_0_13z = celloutsig_0_6z | ~(celloutsig_0_7z);
  assign celloutsig_1_8z = celloutsig_1_4z[1] | ~(celloutsig_1_0z);
  assign celloutsig_0_3z = ~(celloutsig_0_2z ^ in_data[26]);
  assign celloutsig_0_8z = ~(celloutsig_0_5z ^ celloutsig_0_7z);
  assign celloutsig_0_2z = ~(celloutsig_0_1z[9] ^ celloutsig_0_0z);
  assign celloutsig_1_12z = ~(celloutsig_1_7z[3] ^ celloutsig_1_8z);
  assign celloutsig_0_6z = celloutsig_0_1z[16:4] < celloutsig_0_4z[15:3];
  assign celloutsig_0_9z = { celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_5z } < celloutsig_0_4z[11:9];
  assign celloutsig_1_5z = { celloutsig_1_4z[5:4], celloutsig_1_4z, 1'h0 } < { celloutsig_1_4z, celloutsig_1_3z, 2'h2 };
  assign celloutsig_1_10z = { 1'h1, celloutsig_1_9z, 1'h1 } < { in_data[168:167], 1'h1, celloutsig_1_6z[1], celloutsig_1_4z[1] };
  assign celloutsig_0_7z = celloutsig_0_4z[9:4] !== in_data[16:11];
  assign celloutsig_1_0z = in_data[115:113] !== in_data[118:116];
  assign celloutsig_1_13z = { 1'h1, celloutsig_1_7z[1], 1'h1 } !== { in_data[157:156], celloutsig_1_5z };
  assign celloutsig_0_1z = in_data[45:12] | in_data[40:7];
  assign celloutsig_1_14z = { 1'h0, celloutsig_1_13z, celloutsig_1_9z } >>> celloutsig_1_4z[6:2];
  assign celloutsig_1_15z = { in_data[113:110], 1'h1, celloutsig_1_6z[1], celloutsig_1_4z[1] } >>> { celloutsig_1_4z[3:0], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_18z = { celloutsig_1_4z[6:4], celloutsig_1_14z, celloutsig_1_10z, 1'h0, celloutsig_1_10z, celloutsig_1_12z, 2'h1, celloutsig_1_6z[1], celloutsig_1_4z[1], celloutsig_1_5z, 2'h1, celloutsig_1_6z[1], celloutsig_1_4z[1] } >>> { in_data[128:123], celloutsig_1_8z, celloutsig_1_11z[2], 1'h0, celloutsig_1_11z[0], 1'h1, celloutsig_1_6z[1], celloutsig_1_4z[1], celloutsig_1_11z[2], 1'h0, celloutsig_1_11z[0], celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_11z[2], 1'h0, celloutsig_1_11z[0] };
  assign celloutsig_0_4z = { in_data[30:15], celloutsig_0_2z } >>> celloutsig_0_1z[20:4];
  assign celloutsig_0_10z = celloutsig_0_4z[16:2] >>> celloutsig_0_1z[26:12];
  assign celloutsig_1_9z = { 1'h1, celloutsig_1_8z, celloutsig_1_8z } >>> { 1'h0, celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_0_0z = ~((in_data[50] & in_data[35]) | in_data[8]);
  assign celloutsig_1_19z = ~((celloutsig_1_14z[2] & celloutsig_1_11z[0]) | celloutsig_1_17z);
  assign celloutsig_0_12z = ~((celloutsig_0_6z & celloutsig_0_11z) | celloutsig_0_3z);
  assign celloutsig_1_3z = ~((in_data[173] & 1'h1) | 1'h0);
  always_latch
    if (clkin_data[32]) celloutsig_0_15z = 12'h000;
    else if (!celloutsig_1_19z) celloutsig_0_15z = { celloutsig_0_1z[5:4], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_8z };
  always_latch
    if (clkin_data[64]) celloutsig_1_4z = 7'h00;
    else if (!clkin_data[0]) celloutsig_1_4z = { in_data[115:111], celloutsig_1_0z, 1'h1 };
  assign celloutsig_0_14z = ~((celloutsig_0_4z[2] & celloutsig_0_11z) | (in_data[92] & celloutsig_0_13z));
  assign { celloutsig_1_7z[4], celloutsig_1_7z[1], celloutsig_1_7z[3] } = { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z } | { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_6z[1] = celloutsig_1_4z[2] | celloutsig_1_5z;
  assign celloutsig_1_11z[1] = 1'h0;
  assign { celloutsig_1_6z[2], celloutsig_1_6z[0] } = { 1'h1, celloutsig_1_4z[1] };
  assign { celloutsig_1_7z[2], celloutsig_1_7z[0] } = 2'h3;
  assign { out_data[148:128], out_data[96], out_data[32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
