{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1624880187999 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1624880188000 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 28 19:36:27 2021 " "Processing started: Mon Jun 28 19:36:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1624880188000 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1624880188000 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcd_dis -c lcd_dis " "Command: quartus_map --read_settings_files=on --write_settings_files=off lcd_dis -c lcd_dis" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1624880188000 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1624880189721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zyyfo/desktop/fpga_prac/prac5/rtl/lcd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zyyfo/desktop/fpga_prac/prac5/rtl/lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "../rtl/lcd_driver.v" "" { Text "C:/Users/Zyyfo/Desktop/fpga_prac/prac5/rtl/lcd_driver.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624880189866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624880189866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zyyfo/desktop/fpga_prac/prac5/rtl/lcd_dis.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zyyfo/desktop/fpga_prac/prac5/rtl/lcd_dis.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_dis " "Found entity 1: lcd_dis" {  } { { "../rtl/lcd_dis.v" "" { Text "C:/Users/Zyyfo/Desktop/fpga_prac/prac5/rtl/lcd_dis.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624880189875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624880189875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zyyfo/desktop/fpga_prac/prac5/rtl/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zyyfo/desktop/fpga_prac/prac5/rtl/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../rtl/clk_div.v" "" { Text "C:/Users/Zyyfo/Desktop/fpga_prac/prac5/rtl/clk_div.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624880189885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624880189885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zyyfo/desktop/fpga_prac/prac5/rtl/lcd_show.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zyyfo/desktop/fpga_prac/prac5/rtl/lcd_show.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_show " "Found entity 1: lcd_show" {  } { { "../rtl/lcd_show.v" "" { Text "C:/Users/Zyyfo/Desktop/fpga_prac/prac5/rtl/lcd_show.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624880189896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624880189896 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lcd_dis " "Elaborating entity \"lcd_dis\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1624880189967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver lcd_driver:u_lcd_driver " "Elaborating entity \"lcd_driver\" for hierarchy \"lcd_driver:u_lcd_driver\"" {  } { { "../rtl/lcd_dis.v" "u_lcd_driver" { Text "C:/Users/Zyyfo/Desktop/fpga_prac/prac5/rtl/lcd_dis.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624880189976 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 lcd_driver.v(99) " "Verilog HDL assignment warning at lcd_driver.v(99): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/lcd_driver.v" "" { Text "C:/Users/Zyyfo/Desktop/fpga_prac/prac5/rtl/lcd_driver.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1624880189979 "|lcd_dis|lcd_driver:u_lcd_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 lcd_driver.v(110) " "Verilog HDL assignment warning at lcd_driver.v(110): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/lcd_driver.v" "" { Text "C:/Users/Zyyfo/Desktop/fpga_prac/prac5/rtl/lcd_driver.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1624880189979 "|lcd_dis|lcd_driver:u_lcd_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:u_clk_div " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:u_clk_div\"" {  } { { "../rtl/lcd_dis.v" "u_clk_div" { Text "C:/Users/Zyyfo/Desktop/fpga_prac/prac5/rtl/lcd_dis.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624880189987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_show lcd_show:u_lcd_show " "Elaborating entity \"lcd_show\" for hierarchy \"lcd_show:u_lcd_show\"" {  } { { "../rtl/lcd_dis.v" "u_lcd_show" { Text "C:/Users/Zyyfo/Desktop/fpga_prac/prac5/rtl/lcd_dis.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624880189996 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_hs VCC " "Pin \"lcd_hs\" is stuck at VCC" {  } { { "../rtl/lcd_dis.v" "" { Text "C:/Users/Zyyfo/Desktop/fpga_prac/prac5/rtl/lcd_dis.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624880191060 "|lcd_dis|lcd_hs"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_vs VCC " "Pin \"lcd_vs\" is stuck at VCC" {  } { { "../rtl/lcd_dis.v" "" { Text "C:/Users/Zyyfo/Desktop/fpga_prac/prac5/rtl/lcd_dis.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624880191060 "|lcd_dis|lcd_vs"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1624880191060 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1624880191319 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1624880191863 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624880191863 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "99 " "Implemented 99 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1624880191964 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1624880191964 ""} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Implemented 75 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1624880191964 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1624880191964 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4639 " "Peak virtual memory: 4639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1624880192596 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 28 19:36:32 2021 " "Processing ended: Mon Jun 28 19:36:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1624880192596 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1624880192596 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1624880192596 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1624880192596 ""}
