#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Jun  6 00:45:22 2019
# Process ID: 16676
# Current directory: C:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Aaron/Desktop/School/WES_Capstone/IP_cores/AXI_PWM_VHDL_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Aaron/Desktop/School/WES_Capstone/IP_cores/RC_Receiver'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Aaron/Desktop/School/WES_Capstone/IP_cores/SBUS_AXI_UART_Driver'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Aaron/Desktop/School/WES_Capstone/IP_cores/Flight_Main'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Aaron/Desktop/School/WES_Capstone/IP_cores/PID'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Aaron/Desktop/School/WES_Capstone/IP_cores/PWM'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Aaron/Desktop/School/WES_Capstone/GIT_Repo/X8_multirotor_master/X8_multirotor/ip/AXI_SPI_Driver'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Aaron/Desktop/School/WES_Capstone/GIT_Repo/X8_multirotor_master/X8_multirotor/ip/POSITION_CTRL'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Aaron/Desktop/School/WES_Capstone/TEMP/POSITION_CTRL'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/CAD/Vivado/2018.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ip/design_1_AXI_UART_DRIVER_0_1/design_1_AXI_UART_DRIVER_0_1.dcp' for cell 'design_1_i/AXI_UART_DRIVER_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_1/design_1_axi_quad_spi_0_1.dcp' for cell 'design_1_i/axi_quad_spi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_0/design_1_axi_uart16550_0_0.dcp' for cell 'design_1_i/axi_uart16550_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ip/design_1_flightmain_0_0/design_1_flightmain_0_0.dcp' for cell 'design_1_i/flightmain_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ip/design_1_pid_0_1/design_1_pid_0_1.dcp' for cell 'design_1_i/pid_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ip/design_1_pwm_0_0/design_1_pwm_0_0.dcp' for cell 'design_1_i/pwm_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ip/design_1_rcReceiver_0_0/design_1_rcReceiver_0_0.dcp' for cell 'design_1_i/rcReceiver_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.dcp' for cell 'design_1_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp' for cell 'design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3.dcp' for cell 'design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4.dcp' for cell 'design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_5/design_1_auto_pc_5.dcp' for cell 'design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 1222 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_1/design_1_axi_quad_spi_0_1_board.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_1/design_1_axi_quad_spi_0_1_board.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_1/design_1_axi_quad_spi_0_1.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_1/design_1_axi_quad_spi_0_1.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_0/design_1_axi_uart16550_0_0_board.xdc] for cell 'design_1_i/axi_uart16550_0/U0'
Finished Parsing XDC File [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_0/design_1_axi_uart16550_0_0_board.xdc] for cell 'design_1_i/axi_uart16550_0/U0'
Parsing XDC File [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_0/design_1_axi_uart16550_0_0.xdc] for cell 'design_1_i/axi_uart16550_0/U0'
Finished Parsing XDC File [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_0/design_1_axi_uart16550_0_0.xdc] for cell 'design_1_i/axi_uart16550_0/U0'
Parsing XDC File [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [C:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/constrs_1/new/design.xdc]
Finished Parsing XDC File [C:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/constrs_1/new/design.xdc]
Parsing XDC File [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_1/design_1_axi_quad_spi_0_1_clocks.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_1/design_1_axi_quad_spi_0_1_clocks.xdc:50]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1327.305 ; gain = 584.500
Finished Parsing XDC File [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_1/design_1_axi_quad_spi_0_1_clocks.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Sourcing Tcl File [C:/CAD/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/CAD/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/CAD/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/CAD/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/CAD/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/CAD/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/CAD/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/CAD/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/CAD/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/CAD/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/CAD/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/CAD/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/CAD/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/CAD/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/CAD/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/CAD/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/CAD/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/CAD/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/CAD/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/CAD/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/CAD/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/CAD/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/CAD/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/CAD/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/CAD/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/CAD/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/CAD/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/CAD/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/CAD/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/CAD/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/CAD/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/CAD/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/CAD/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/CAD/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/CAD/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/CAD/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/CAD/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/CAD/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/CAD/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/CAD/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/CAD/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/CAD/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [C:/CAD/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/CAD/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

44 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1327.305 ; gain = 1022.090
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1327.305 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 21568fc88

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1327.305 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f93493f1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1327.305 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 14eddc376

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1327.305 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 594 cells and removed 1879 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: dff76900

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1327.305 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1961 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: dff76900

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1327.305 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: b0d3d993

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1327.305 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: b0d3d993

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1327.305 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1327.305 ; gain = 0.000
Ending Logic Optimization Task | Checksum: b0d3d993

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1327.305 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.217 | TNS=-1.018 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 35 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 1 Total Ports: 70
Ending PowerOpt Patch Enables Task | Checksum: 1c6f7f043

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.220 . Memory (MB): peak = 1650.305 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1c6f7f043

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1650.305 ; gain = 323.000

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 21c7d3fe6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1650.305 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 21c7d3fe6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1650.305 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 1650.305 ; gain = 323.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1650.305 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1650.305 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 124e0c98b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1650.305 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2e606508

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 106089ae2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 106089ae2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1650.305 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 106089ae2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1431c8b56

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net design_1_i/pid_0/U0/pid_CTRL_s_axi_U/int_cmdIn_V/gen_write[1].mem_reg_0[0] could not be optimized because driver design_1_i/pid_0/U0/pid_CTRL_s_axi_U/int_cmdIn_V/gen_write[1].mem_reg_i_1__0 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1650.305 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: f33fecea

Time (s): cpu = 00:00:50 ; elapsed = 00:00:33 . Memory (MB): peak = 1650.305 ; gain = 0.000
Phase 2 Global Placement | Checksum: 14d5d177d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:34 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14d5d177d

Time (s): cpu = 00:00:52 ; elapsed = 00:00:34 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e6f2188f

Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bc5451b2

Time (s): cpu = 00:00:57 ; elapsed = 00:00:37 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 199c0dc8d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:37 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 199c0dc8d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:37 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1377dac48

Time (s): cpu = 00:00:57 ; elapsed = 00:00:38 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 20fe4f9f3

Time (s): cpu = 00:01:03 ; elapsed = 00:00:43 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 164b60122

Time (s): cpu = 00:01:04 ; elapsed = 00:00:45 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 164b60122

Time (s): cpu = 00:01:04 ; elapsed = 00:00:45 . Memory (MB): peak = 1650.305 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 164b60122

Time (s): cpu = 00:01:04 ; elapsed = 00:00:45 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 384a3f99

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 384a3f99

Time (s): cpu = 00:01:11 ; elapsed = 00:00:49 . Memory (MB): peak = 1650.305 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.198. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a671ab41

Time (s): cpu = 00:02:02 ; elapsed = 00:01:46 . Memory (MB): peak = 1650.305 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1a671ab41

Time (s): cpu = 00:02:02 ; elapsed = 00:01:46 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a671ab41

Time (s): cpu = 00:02:03 ; elapsed = 00:01:46 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a671ab41

Time (s): cpu = 00:02:03 ; elapsed = 00:01:46 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 293608e41

Time (s): cpu = 00:02:03 ; elapsed = 00:01:46 . Memory (MB): peak = 1650.305 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 293608e41

Time (s): cpu = 00:02:03 ; elapsed = 00:01:46 . Memory (MB): peak = 1650.305 ; gain = 0.000
Ending Placer Task | Checksum: 194d40777

Time (s): cpu = 00:02:03 ; elapsed = 00:01:46 . Memory (MB): peak = 1650.305 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:07 ; elapsed = 00:01:50 . Memory (MB): peak = 1650.305 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 1650.305 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1650.305 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1650.305 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.219 . Memory (MB): peak = 1650.305 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1650.305 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1650.305 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.205 | TNS=-1.485 |
Phase 1 Physical Synthesis Initialization | Checksum: 217a5bab3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1650.305 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.205 | TNS=-1.485 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Fanout Optimization | Checksum: 217a5bab3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 117 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/tmp_6_fu_440_p1[7].  Did not re-place instance design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_i_9
INFO: [Physopt 32-663] Processed net design_1_i/pwm_0/U0/tmp_60_reg_1628[2].  Re-placed instance design_1_i/pwm_0/U0/tmp_60_reg_1628_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_71_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_71
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[14].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[14]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[11].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[11]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/tmp_6_fu_440_p1[5].  Did not re-place instance design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_i_11
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[13].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[13]
INFO: [Physopt 32-663] Processed net design_1_i/pwm_0/U0/p_Val2_1_6_reg_1496[26].  Re-placed instance design_1_i/pwm_0/U0/p_Val2_1_6_reg_1496_reg[26]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_27_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_27
INFO: [Physopt 32-663] Processed net design_1_i/pwm_0/U0/p_Val2_1_4_reg_1548[29].  Re-placed instance design_1_i/pwm_0/U0/p_Val2_1_4_reg_1548_reg[29]
INFO: [Physopt 32-663] Processed net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/tmp_6_fu_440_p1[9].  Re-placed instance design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_i_7
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[12].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[12]
INFO: [Physopt 32-663] Processed net design_1_i/pwm_0/U0/p_Val2_1_4_reg_1548[30].  Re-placed instance design_1_i/pwm_0/U0/p_Val2_1_4_reg_1548_reg[30]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_70_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_70
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_67_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_67
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[10].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[10]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/tmp_6_fu_440_p1[11].  Did not re-place instance design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_i_5
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/tmp_6_fu_440_p1[3].  Did not re-place instance design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_i_13
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_0.  Did not re-place instance design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_i_1
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[7].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/tmp_6_fu_440_p1[1].  Did not re-place instance design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_i_15
INFO: [Physopt 32-663] Processed net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/tmp_6_fu_440_p1[6].  Re-placed instance design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_i_10
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/tmp_6_fu_440_p1[10].  Did not re-place instance design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_i_6
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt.  Did not re-place instance design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_i_3
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_1.  Did not re-place instance design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_i_2
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_68_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_68
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/tmp_6_fu_440_p1[4].  Did not re-place instance design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_i_12
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[9].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_28_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_28
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_51_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_51
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_47_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_47
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_24_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_24
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[8].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_66_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_66
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_50_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_50
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_3_reg_1568[22].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_3_reg_1568_reg[22]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_62_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_62
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_3_reg_1568[30].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_3_reg_1568_reg[30]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[6].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[3].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/tmp_6_fu_440_p1[12].  Did not re-place instance design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_i_4
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_63_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_63
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[5].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/tmp_6_fu_440_p1[8].  Did not re-place instance design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_i_8
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/tmp_6_fu_440_p1[0].  Did not re-place instance design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_i_16
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/tmp_6_fu_440_p1[2].  Did not re-place instance design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_i_14
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_26_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_26
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_69_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_69
INFO: [Physopt 32-663] Processed net design_1_i/pwm_0/U0/p_Val2_1_reg_1608[23].  Re-placed instance design_1_i/pwm_0/U0/p_Val2_1_reg_1608_reg[23]
INFO: [Physopt 32-663] Processed net design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg_i_18_n_0.  Re-placed instance design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg_i_18
INFO: [Physopt 32-663] Processed net design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2]_0.  Re-placed instance design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[5]_INST_0_i_1
INFO: [Physopt 32-663] Processed net design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/eqOp__4.  Re-placed instance design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/pop.  Did not re-place instance design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf[8]_i_1
INFO: [Physopt 32-663] Processed net design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[2].  Re-placed instance design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[2]_INST_0
INFO: [Physopt 32-663] Processed net design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready.  Re-placed instance design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0
INFO: [Physopt 32-663] Processed net design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg_i_8__0_n_0.  Re-placed instance design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg_i_8__0
INFO: [Physopt 32-662] Processed net design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0[5].  Did not re-place instance design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[2]_0.  Did not re-place instance design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[5]_INST_0_i_3
INFO: [Physopt 32-663] Processed net design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg_i_7__1_n_0.  Re-placed instance design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg_i_7__1
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/tmp_62_reg_1593[10].  Did not re-place instance design_1_i/pwm_0/U0/tmp_62_reg_1593_reg[10]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_46_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_46
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_2_reg_1588[29].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_2_reg_1588_reg[29]
INFO: [Physopt 32-663] Processed net design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[5].  Re-placed instance design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[5]_INST_0
INFO: [Physopt 32-663] Processed net design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/empty_n_tmp_i_1__2_n_0.  Re-placed instance design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/empty_n_tmp_i_1__2
INFO: [Physopt 32-663] Processed net design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt[7]_i_4_n_0.  Re-placed instance design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt[7]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/rdreq.  Did not re-place instance design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WLAST_Dummy_i_2
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/full_n_tmp_i_1__0_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/full_n_tmp_i_1__0
INFO: [Physopt 32-663] Processed net design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/full_n_tmp_i_3_n_0.  Re-placed instance design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/full_n_tmp_i_3
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/fifo_burst_ready.  Did not re-place instance design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/full_n_tmp_reg
INFO: [Physopt 32-662] Processed net design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0[1].  Did not re-place instance design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_42_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_42
INFO: [Physopt 32-663] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_14_n_0.  Re-placed instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_14
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[4].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_61_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_61
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_45_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_45
INFO: [Physopt 32-663] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[5]_i_5_n_0.  Re-placed instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[5]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_57_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_57
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_48_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_48
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[2].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_23_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_23
INFO: [Physopt 32-663] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_21_n_0.  Re-placed instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_21
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_3_reg_1568[23].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_3_reg_1568_reg[23]
INFO: [Physopt 32-663] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_15_n_0.  Re-placed instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_15
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/tmp_70_reg_1501[7].  Did not re-place instance design_1_i/pwm_0/U0/tmp_70_reg_1501_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_reg_1608[16].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_reg_1608_reg[16]
INFO: [Physopt 32-663] Processed net design_1_i/pwm_0/U0/p_Val2_1_2_reg_1588[21].  Re-placed instance design_1_i/pwm_0/U0/p_Val2_1_2_reg_1588_reg[21]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_58_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_58
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/tmp_60_reg_1628[4].  Did not re-place instance design_1_i/pwm_0/U0/tmp_60_reg_1628_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_6_reg_1496[22].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_6_reg_1496_reg[22]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/tmp_62_reg_1593[3].  Did not re-place instance design_1_i/pwm_0/U0/tmp_62_reg_1593_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_1_reg_1623[27].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_1_reg_1623_reg[27]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/tmp_60_reg_1628[7].  Did not re-place instance design_1_i/pwm_0/U0/tmp_60_reg_1628_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0[2].  Did not re-place instance design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/tmp_68_reg_1533[0].  Did not re-place instance design_1_i/pwm_0/U0/tmp_68_reg_1533_reg[0]
INFO: [Physopt 32-663] Processed net design_1_i/pwm_0/U0/p_Val2_1_reg_1608[19].  Re-placed instance design_1_i/pwm_0/U0/p_Val2_1_reg_1608_reg[19]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_4_reg_1548[15].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_4_reg_1548_reg[15]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/tmp_66_reg_1553[0].  Did not re-place instance design_1_i/pwm_0/U0/tmp_66_reg_1553_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_4_reg_1548[20].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_4_reg_1548_reg[20]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_4_reg_1548[17].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_4_reg_1548_reg[17]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/tmp_66_reg_1553[4].  Did not re-place instance design_1_i/pwm_0/U0/tmp_66_reg_1553_reg[4]
INFO: [Physopt 32-663] Processed net design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/full_n_tmp_i_2_n_0.  Re-placed instance design_1_i/rcReceiver_0/U0/rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/full_n_tmp_i_2
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/tmp_66_reg_1553[9].  Did not re-place instance design_1_i/pwm_0/U0/tmp_66_reg_1553_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_22_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_22
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_65_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_65
INFO: [Physopt 32-662] Processed net design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0[3].  Did not re-place instance design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_3_reg_1568[14].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_3_reg_1568_reg[14]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_1_reg_1623[29].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_1_reg_1623_reg[29]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_1_reg_1623[30].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_1_reg_1623_reg[30]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/tmp_60_reg_1628[10].  Did not re-place instance design_1_i/pwm_0/U0/tmp_60_reg_1628_reg[10]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_41_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_41
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_37_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_37
INFO: [Physopt 32-663] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_5_n_0.  Re-placed instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg_i_3__1_n_0.  Did not re-place instance design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg_i_3__1
INFO: [Physopt 32-663] Processed net design_1_i/pwm_0/U0/p_Val2_1_reg_1608[29].  Re-placed instance design_1_i/pwm_0/U0/p_Val2_1_reg_1608_reg[29]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[0].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_4_reg_1548[13].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_4_reg_1548_reg[13]
INFO: [Physopt 32-661] Optimized 27 nets.  Re-placed 27 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 27 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 27 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.198 | TNS=-0.887 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1650.305 ; gain = 0.000
Phase 3 Placement Based Optimization | Checksum: 191efd87b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 4 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 82 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 4 MultiInst Placement Optimization | Checksum: 191efd87b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 5 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1650.305 ; gain = 0.000
Phase 5 Rewire | Checksum: 191efd87b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 6 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 11 candidate nets for critical-cell optimization.
INFO: [Physopt 32-571] Net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/tmp_6_fu_440_p1[7] was not replicated.
INFO: [Physopt 32-571] Net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/tmp_6_fu_440_p1[5] was not replicated.
INFO: [Physopt 32-571] Net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/tmp_6_fu_440_p1[11] was not replicated.
INFO: [Physopt 32-571] Net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/tmp_6_fu_440_p1[3] was not replicated.
INFO: [Physopt 32-571] Net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_0 was not replicated.
INFO: [Physopt 32-571] Net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/tmp_6_fu_440_p1[1] was not replicated.
INFO: [Physopt 32-571] Net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/tmp_6_fu_440_p1[6] was not replicated.
INFO: [Physopt 32-571] Net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/tmp_6_fu_440_p1[10] was not replicated.
INFO: [Physopt 32-571] Net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt was not replicated.
INFO: [Physopt 32-571] Net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_1 was not replicated.
INFO: [Physopt 32-571] Net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/tmp_6_fu_440_p1[4] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 Critical Cell Optimization | Checksum: 191efd87b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 7 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 Fanout Optimization | Checksum: 191efd87b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 8 Placement Based Optimization
INFO: [Physopt 32-660] Identified 82 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_71_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_71
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[14].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[14]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[11].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[11]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[13].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[13]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_27_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_27
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[12].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[12]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_70_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_70
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_67_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_67
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[10].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[10]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[7].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_68_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_68
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[9].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_28_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_28
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_51_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_51
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_47_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_47
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_24_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_24
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[8].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/tmp_6_fu_440_p1[7].  Did not re-place instance design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_i_9
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/tmp_60_reg_1628[2].  Did not re-place instance design_1_i/pwm_0/U0/tmp_60_reg_1628_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_66_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_66
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_50_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_50
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/tmp_6_fu_440_p1[5].  Did not re-place instance design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_i_11
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_3_reg_1568[22].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_3_reg_1568_reg[22]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_62_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_62
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_3_reg_1568[30].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_3_reg_1568_reg[30]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[6].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[3].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_63_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_63
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_6_reg_1496[26].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_6_reg_1496_reg[26]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_4_reg_1548[30].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_4_reg_1548_reg[30]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[5].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_4_reg_1548[29].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_4_reg_1548_reg[29]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_26_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_26
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_69_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_69
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/tmp_62_reg_1593[10].  Did not re-place instance design_1_i/pwm_0/U0/tmp_62_reg_1593_reg[10]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_46_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_46
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_2_reg_1588[29].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_2_reg_1588_reg[29]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_42_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_42
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[4].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/tmp_6_fu_440_p1[11].  Did not re-place instance design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_i_5
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/tmp_6_fu_440_p1[3].  Did not re-place instance design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_i_13
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_61_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_61
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_45_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_45
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_0.  Did not re-place instance design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_i_1
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_57_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_57
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_48_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_48
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[2].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_23_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_23
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/tmp_6_fu_440_p1[1].  Did not re-place instance design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_i_15
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/tmp_6_fu_440_p1[6].  Did not re-place instance design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_i_10
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/tmp_6_fu_440_p1[10].  Did not re-place instance design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_i_6
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt.  Did not re-place instance design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_i_3
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_3_reg_1568[23].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_3_reg_1568_reg[23]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_1.  Did not re-place instance design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_i_2
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/tmp_70_reg_1501[7].  Did not re-place instance design_1_i/pwm_0/U0/tmp_70_reg_1501_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/tmp_6_fu_440_p1[4].  Did not re-place instance design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_i_12
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_reg_1608[16].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_reg_1608_reg[16]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_58_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_58
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/tmp_60_reg_1628[4].  Did not re-place instance design_1_i/pwm_0/U0/tmp_60_reg_1628_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_6_reg_1496[22].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_6_reg_1496_reg[22]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/tmp_62_reg_1593[3].  Did not re-place instance design_1_i/pwm_0/U0/tmp_62_reg_1593_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_1_reg_1623[27].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_1_reg_1623_reg[27]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/tmp_60_reg_1628[7].  Did not re-place instance design_1_i/pwm_0/U0/tmp_60_reg_1628_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/tmp_68_reg_1533[0].  Did not re-place instance design_1_i/pwm_0/U0/tmp_68_reg_1533_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_4_reg_1548[15].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_4_reg_1548_reg[15]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/tmp_66_reg_1553[0].  Did not re-place instance design_1_i/pwm_0/U0/tmp_66_reg_1553_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_4_reg_1548[20].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_4_reg_1548_reg[20]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_4_reg_1548[17].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_4_reg_1548_reg[17]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/tmp_66_reg_1553[4].  Did not re-place instance design_1_i/pwm_0/U0/tmp_66_reg_1553_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/tmp_66_reg_1553[9].  Did not re-place instance design_1_i/pwm_0/U0/tmp_66_reg_1553_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_22_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_22
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_65_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_65
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_3_reg_1568[14].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_3_reg_1568_reg[14]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_1_reg_1623[29].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_1_reg_1623_reg[29]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_1_reg_1623[30].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_1_reg_1623_reg[30]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/tmp_60_reg_1628[10].  Did not re-place instance design_1_i/pwm_0/U0/tmp_60_reg_1628_reg[10]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_41_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_41
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_37_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_37
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_2_reg_1588[21].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_2_reg_1588_reg[21]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[0].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_4_reg_1548[13].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_4_reg_1548_reg[13]
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1650.305 ; gain = 0.000
Phase 8 Placement Based Optimization | Checksum: 201bdf999

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 9 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 82 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 MultiInst Placement Optimization | Checksum: 201bdf999

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 10 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1650.305 ; gain = 0.000
Phase 10 Rewire | Checksum: 201bdf999

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 11 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Critical Cell Optimization | Checksum: 201bdf999

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 12 Slr Crossing Optimization
Phase 12 Slr Crossing Optimization | Checksum: 201bdf999

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 13 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 13 Fanout Optimization | Checksum: 201bdf999

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 14 Placement Based Optimization
INFO: [Physopt 32-660] Identified 82 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_71_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_71
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[14].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[14]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[11].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[11]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[13].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[13]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_27_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_27
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[12].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[12]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_70_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_70
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_67_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_67
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[10].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[10]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[7].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_68_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_68
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[9].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_28_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_28
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_51_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_51
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_47_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_47
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_24_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_24
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[8].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/tmp_6_fu_440_p1[7].  Did not re-place instance design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_i_9
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/tmp_60_reg_1628[2].  Did not re-place instance design_1_i/pwm_0/U0/tmp_60_reg_1628_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_66_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_66
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_50_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_50
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/tmp_6_fu_440_p1[5].  Did not re-place instance design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_i_11
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_3_reg_1568[22].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_3_reg_1568_reg[22]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_62_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_62
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_3_reg_1568[30].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_3_reg_1568_reg[30]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[6].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[3].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_63_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_63
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_6_reg_1496[26].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_6_reg_1496_reg[26]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_4_reg_1548[30].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_4_reg_1548_reg[30]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[5].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_4_reg_1548[29].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_4_reg_1548_reg[29]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_26_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_26
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_69_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_69
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/tmp_62_reg_1593[10].  Did not re-place instance design_1_i/pwm_0/U0/tmp_62_reg_1593_reg[10]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_46_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_46
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_2_reg_1588[29].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_2_reg_1588_reg[29]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_42_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_42
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[4].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/tmp_6_fu_440_p1[11].  Did not re-place instance design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_i_5
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/tmp_6_fu_440_p1[3].  Did not re-place instance design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_i_13
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_61_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_61
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_45_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_45
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_0.  Did not re-place instance design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_i_1
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_57_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_57
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_48_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_48
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[2].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_23_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_23
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/tmp_6_fu_440_p1[1].  Did not re-place instance design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_i_15
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/tmp_6_fu_440_p1[6].  Did not re-place instance design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_i_10
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/tmp_6_fu_440_p1[10].  Did not re-place instance design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_i_6
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt.  Did not re-place instance design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_i_3
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_3_reg_1568[23].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_3_reg_1568_reg[23]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_1.  Did not re-place instance design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_i_2
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/tmp_70_reg_1501[7].  Did not re-place instance design_1_i/pwm_0/U0/tmp_70_reg_1501_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/tmp_6_fu_440_p1[4].  Did not re-place instance design_1_i/pwm_0/U0/pwm_CTRL_s_axi_U/int_motorCmd_V/p_cvt_i_12
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_reg_1608[16].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_reg_1608_reg[16]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_58_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_58
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/tmp_60_reg_1628[4].  Did not re-place instance design_1_i/pwm_0/U0/tmp_60_reg_1628_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_6_reg_1496[22].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_6_reg_1496_reg[22]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/tmp_62_reg_1593[3].  Did not re-place instance design_1_i/pwm_0/U0/tmp_62_reg_1593_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_1_reg_1623[27].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_1_reg_1623_reg[27]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/tmp_60_reg_1628[7].  Did not re-place instance design_1_i/pwm_0/U0/tmp_60_reg_1628_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/tmp_68_reg_1533[0].  Did not re-place instance design_1_i/pwm_0/U0/tmp_68_reg_1533_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_4_reg_1548[15].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_4_reg_1548_reg[15]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/tmp_66_reg_1553[0].  Did not re-place instance design_1_i/pwm_0/U0/tmp_66_reg_1553_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_4_reg_1548[20].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_4_reg_1548_reg[20]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_4_reg_1548[17].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_4_reg_1548_reg[17]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/tmp_66_reg_1553[4].  Did not re-place instance design_1_i/pwm_0/U0/tmp_66_reg_1553_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/tmp_66_reg_1553[9].  Did not re-place instance design_1_i/pwm_0/U0/tmp_66_reg_1553_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_22_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_22
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_65_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_65
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_3_reg_1568[14].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_3_reg_1568_reg[14]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_1_reg_1623[29].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_1_reg_1623_reg[29]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_1_reg_1623[30].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_1_reg_1623_reg[30]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/tmp_60_reg_1628[10].  Did not re-place instance design_1_i/pwm_0/U0/tmp_60_reg_1628_reg[10]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_41_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_41
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_37_n_0.  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[1]_i_37
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_2_reg_1588[21].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_2_reg_1588_reg[21]
INFO: [Physopt 32-662] Processed net design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135[0].  Did not re-place instance design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/tmp_4_cast_reg_135_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/pwm_0/U0/p_Val2_1_4_reg_1548[13].  Did not re-place instance design_1_i/pwm_0/U0/p_Val2_1_4_reg_1548_reg[13]
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1650.305 ; gain = 0.000
Phase 14 Placement Based Optimization | Checksum: 201bdf999

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 15 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 82 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 15 MultiInst Placement Optimization | Checksum: 201bdf999

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 16 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1650.305 ; gain = 0.000
Phase 16 Rewire | Checksum: 201bdf999

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 17 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 17 Critical Cell Optimization | Checksum: 201bdf999

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 18 DSP Register Optimization
INFO: [Physopt 32-457] Pass 1. Identified 1 candidate cell for DSP register optimization.
INFO: [Physopt 32-665] Processed cell design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_531/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m. 25 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 25 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.016 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1650.305 ; gain = 0.000
Phase 18 DSP Register Optimization | Checksum: ad45623b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 19 BRAM Register Optimization | Checksum: ad45623b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 20 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 20 URAM Register Optimization | Checksum: ad45623b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 21 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 21 Shift Register Optimization | Checksum: ad45623b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 22 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 22 DSP Register Optimization | Checksum: ad45623b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 23 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 23 BRAM Register Optimization | Checksum: ad45623b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 24 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 24 URAM Register Optimization | Checksum: ad45623b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 25 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 25 Shift Register Optimization | Checksum: ad45623b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 26 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 26 Critical Pin Optimization | Checksum: ad45623b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 27 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 27 Very High Fanout Optimization | Checksum: ad45623b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 28 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1650.305 ; gain = 0.000
Phase 28 Placement Based Optimization | Checksum: ad45623b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 29 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Phase 29 MultiInst Placement Optimization | Checksum: ad45623b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 30 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.016 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.016 | TNS=0.000 |
Phase 30 Critical Path Optimization | Checksum: ad45623b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 31 BRAM Enable Optimization
Phase 31 BRAM Enable Optimization | Checksum: ad45623b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1650.305 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1650.305 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.016 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization          |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:01  |
|  Placement Based       |          0.007  |          0.597  |            0  |              0  |                    27  |           0  |           3  |  00:00:08  |
|  MultiInst Placement   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Rewire                |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Critical Cell         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Slr Crossing          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register          |          0.214  |          0.887  |           25  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  BRAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                 |          0.221  |          1.485  |           25  |              0  |                    28  |           0  |          20  |  00:00:11  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: ad45623b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 1650.305 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
468 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 1650.305 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 1650.305 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1650.305 ; gain = 0.000
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c8125ca6 ConstDB: 0 ShapeSum: 5ac8064b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12a9d1eb6

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1650.305 ; gain = 0.000
Post Restoration Checksum: NetGraph: 70b4eeea NumContArr: b9e82fcc Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12a9d1eb6

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12a9d1eb6

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12a9d1eb6

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1650.305 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: f12a4d16

Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 1650.305 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.080  | TNS=0.000  | WHS=-0.208 | THS=-139.836|

Phase 2 Router Initialization | Checksum: 16a7b22b1

Time (s): cpu = 00:00:45 ; elapsed = 00:00:35 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13f887ec1

Time (s): cpu = 00:00:49 ; elapsed = 00:00:37 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2172
 Number of Nodes with overlaps = 460
 Number of Nodes with overlaps = 143
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.077  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 22a2d0ffa

Time (s): cpu = 00:01:13 ; elapsed = 00:00:50 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.077  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 126068230

Time (s): cpu = 00:01:14 ; elapsed = 00:00:51 . Memory (MB): peak = 1650.305 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 126068230

Time (s): cpu = 00:01:14 ; elapsed = 00:00:51 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 178c98767

Time (s): cpu = 00:01:15 ; elapsed = 00:00:52 . Memory (MB): peak = 1650.305 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.077  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 178c98767

Time (s): cpu = 00:01:15 ; elapsed = 00:00:52 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 178c98767

Time (s): cpu = 00:01:15 ; elapsed = 00:00:52 . Memory (MB): peak = 1650.305 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 178c98767

Time (s): cpu = 00:01:15 ; elapsed = 00:00:52 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1dad9f64a

Time (s): cpu = 00:01:16 ; elapsed = 00:00:53 . Memory (MB): peak = 1650.305 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.077  | TNS=0.000  | WHS=0.022  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18307bbb4

Time (s): cpu = 00:01:17 ; elapsed = 00:00:53 . Memory (MB): peak = 1650.305 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 18307bbb4

Time (s): cpu = 00:01:17 ; elapsed = 00:00:53 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.26535 %
  Global Horizontal Routing Utilization  = 4.79099 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e2fefc5f

Time (s): cpu = 00:01:17 ; elapsed = 00:00:53 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e2fefc5f

Time (s): cpu = 00:01:17 ; elapsed = 00:00:53 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c7e047bb

Time (s): cpu = 00:01:19 ; elapsed = 00:00:55 . Memory (MB): peak = 1650.305 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.079  | TNS=0.000  | WHS=0.023  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 1969c2143

Time (s): cpu = 00:01:27 ; elapsed = 00:01:00 . Memory (MB): peak = 1650.305 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:27 ; elapsed = 00:01:00 . Memory (MB): peak = 1650.305 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
488 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:04 . Memory (MB): peak = 1650.305 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1650.305 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1650.305 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1650.305 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1650.305 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
500 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1650.305 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Jun  6 00:50:27 2019...
