Analysis & Elaboration report for Lab3
Sun Apr 21 00:55:04 2024
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Port Connectivity Checks: "battleship:gameFSM|displayConverter:dispShipsP"
  6. Port Connectivity Checks: "battleship:gameFSM|displayConverter:dispShipsE"
  7. Port Connectivity Checks: "battleship:gameFSM"
  8. Analysis & Elaboration Messages
  9. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                 ;
+-------------------------------+------------------------------------------------+
; Analysis & Elaboration Status ; Successful - Sun Apr 21 00:55:04 2024          ;
; Quartus Prime Version         ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                 ; Lab3                                           ;
; Top-level Entity Name         ; BattleshipMain                                 ;
; Family                        ; Cyclone V                                      ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                      ;
; Total registers               ; N/A until Partition Merge                      ;
; Total pins                    ; N/A until Partition Merge                      ;
; Total virtual pins            ; N/A until Partition Merge                      ;
; Total block memory bits       ; N/A until Partition Merge                      ;
; Total PLLs                    ; N/A until Partition Merge                      ;
; Total DLLs                    ; N/A until Partition Merge                      ;
+-------------------------------+------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; BattleshipMain     ; Lab3               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "battleship:gameFSM|displayConverter:dispShipsP" ;
+-----------+-------+----------+---------------------------------------------+
; Port      ; Type  ; Severity ; Details                                     ;
+-----------+-------+----------+---------------------------------------------+
; numAct[3] ; Input ; Info     ; Stuck at GND                                ;
+-----------+-------+----------+---------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "battleship:gameFSM|displayConverter:dispShipsE" ;
+-----------+-------+----------+---------------------------------------------+
; Port      ; Type  ; Severity ; Details                                     ;
+-----------+-------+----------+---------------------------------------------+
; numAct[3] ; Input ; Info     ; Stuck at GND                                ;
+-----------+-------+----------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "battleship:gameFSM"                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; game_state ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Sun Apr 21 00:54:57 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vgamain.sv
    Info (12023): Found entity 1: VGAMain File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/VGAMain.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vgacontroller.sv
    Info (12023): Found entity 1: VGAController File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/VGAController.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verifica_posiciones.sv
    Info (12023): Found entity 1: Verifica_posiciones File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file drawingmux.sv
    Info (12023): Found entity 1: drawingMux File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dibujarpantalla.sv
    Info (12023): Found entity 1: DibujarPantalla File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/DibujarPantalla.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file colormux.sv
    Info (12023): Found entity 1: colorMux File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/colorMux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clockdivider.sv
    Info (12023): Found entity 1: clockDivider File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/clockDivider.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file battleshipmain.sv
    Info (12023): Found entity 1: BattleshipMain File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/BattleshipMain.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file battleship.sv
    Info (12023): Found entity 1: battleship File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file battleship_tb.sv
    Info (12023): Found entity 1: battleship_tb File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mov_control.sv
    Info (12023): Found entity 1: mov_control File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mov_control_tb.sv
    Info (12023): Found entity 1: mov_control_tb File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ppos_ships.sv
    Info (12023): Found entity 1: Ppos_ships File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Ppos_ships.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ppos_ships_tb.sv
    Info (12023): Found entity 1: Ppos_ships_tb File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Ppos_ships_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file epos_ships.sv
    Info (12023): Found entity 1: Epos_ships File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file epos_ships_tb.sv
    Info (12023): Found entity 1: Epos_ships_tb File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file playtimer.sv
    Info (12023): Found entity 1: playTimer File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/playTimer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file displayconverter.sv
    Info (12023): Found entity 1: displayConverter File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/displayConverter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file playerplay.sv
    Info (12023): Found entity 1: Playerplay File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Playerplay.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file playerplay_tb.sv
    Info (12023): Found entity 1: Playerplay_tb File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Playerplay_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file envplay.sv
    Info (12023): Found entity 1: Envplay File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Envplay.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file envplay_tb.sv
    Info (12023): Found entity 1: Envplay_tb File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Envplay_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file check_win_lose.sv
    Info (12023): Found entity 1: check_win_lose File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/check_win_lose.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file check_win_lose_tb.sv
    Info (12023): Found entity 1: check_win_lose_tb File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/check_win_lose_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file battleshipmain_tb.sv
    Info (12023): Found entity 1: BattleshipMain_tb File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/BattleshipMain_tb.sv Line: 1
Info (12127): Elaborating entity "BattleshipMain" for the top level hierarchy
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "matrix" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "playerBoard" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "EnvBoard" into its bus
Info (12128): Elaborating entity "clockDivider" for hierarchy "clockDivider:div" File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/BattleshipMain.sv Line: 34
Info (12128): Elaborating entity "VGAMain" for hierarchy "VGAMain:VGA" File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/BattleshipMain.sv Line: 47
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "matrix" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "matrix" into its bus
Info (12128): Elaborating entity "VGAController" for hierarchy "VGAMain:VGA|VGAController:controller" File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/VGAMain.sv Line: 12
Info (12128): Elaborating entity "DibujarPantalla" for hierarchy "VGAMain:VGA|DibujarPantalla:dib" File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/VGAMain.sv Line: 14
Warning (10230): Verilog HDL assignment warning at DibujarPantalla.sv(12): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/DibujarPantalla.sv Line: 12
Warning (10230): Verilog HDL assignment warning at DibujarPantalla.sv(31): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/DibujarPantalla.sv Line: 31
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "states" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "states" into its bus
Info (12128): Elaborating entity "Verifica_posiciones" for hierarchy "VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica" File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/DibujarPantalla.sv Line: 37
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(7): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 7
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(8): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 8
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(9): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 9
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(10): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 10
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(11): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 11
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(15): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 15
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(16): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 16
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(17): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 17
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(18): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 18
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(19): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 19
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(23): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 23
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(24): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 24
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(25): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 25
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(26): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 26
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(27): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 27
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(31): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 31
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(32): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 32
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(33): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 33
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(34): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 34
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(35): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 35
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(39): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 39
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(40): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 40
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(41): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 41
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(42): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 42
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(43): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 43
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(47): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 47
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(48): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 48
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(49): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 49
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(50): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 50
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(51): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 51
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(55): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 55
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(56): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 56
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(57): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 57
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(58): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 58
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(59): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 59
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(63): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 63
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(64): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 64
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(65): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 65
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(66): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 66
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(67): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 67
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(71): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 71
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(72): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 72
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(73): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 73
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(74): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 74
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(75): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 75
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(78): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 78
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(79): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 79
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(80): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 80
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(81): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 81
Warning (10230): Verilog HDL assignment warning at Verifica_posiciones.sv(82): truncated value with size 32 to match size of target (1) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv Line: 82
Info (12128): Elaborating entity "colorMux" for hierarchy "VGAMain:VGA|DibujarPantalla:dib|colorMux:posicion0" File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/DibujarPantalla.sv Line: 41
Info (12128): Elaborating entity "drawingMux" for hierarchy "VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux" File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/DibujarPantalla.sv Line: 111
Warning (10762): Verilog HDL Case Statement warning at drawingMux.sv(18): can't check case statement for completeness because the case expression has too many possible states File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv Line: 18
Info (12128): Elaborating entity "battleship" for hierarchy "battleship:gameFSM" File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/BattleshipMain.sv Line: 65
Warning (10240): Verilog HDL Always Construct warning at battleship.sv(151): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Warning (10240): Verilog HDL Always Construct warning at battleship.sv(151): inferring latch(es) for variable "game_state", which holds its previous value in one or more paths through the always construct File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Warning (10240): Verilog HDL Always Construct warning at battleship.sv(151): inferring latch(es) for variable "Eturn", which holds its previous value in one or more paths through the always construct File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Warning (10240): Verilog HDL Always Construct warning at battleship.sv(151): inferring latch(es) for variable "startT", which holds its previous value in one or more paths through the always construct File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Warning (10240): Verilog HDL Always Construct warning at battleship.sv(151): inferring latch(es) for variable "Place_ships", which holds its previous value in one or more paths through the always construct File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Warning (10240): Verilog HDL Always Construct warning at battleship.sv(151): inferring latch(es) for variable "Pturn", which holds its previous value in one or more paths through the always construct File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[0][0][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[0][0][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[0][0][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[0][1][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[0][1][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[0][1][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[0][2][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[0][2][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[0][2][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[0][3][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[0][3][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[0][3][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[0][4][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[0][4][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[0][4][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[1][0][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[1][0][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[1][0][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[1][1][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[1][1][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[1][1][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[1][2][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[1][2][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[1][2][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[1][3][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[1][3][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[1][3][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[1][4][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[1][4][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[1][4][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[2][0][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[2][0][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[2][0][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[2][1][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[2][1][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[2][1][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[2][2][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[2][2][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[2][2][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[2][3][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[2][3][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[2][3][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[2][4][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[2][4][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[2][4][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[3][0][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[3][0][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[3][0][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[3][1][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[3][1][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[3][1][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[3][2][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[3][2][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[3][2][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[3][3][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[3][3][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[3][3][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[3][4][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[3][4][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[3][4][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[4][0][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[4][0][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[4][0][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[4][1][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[4][1][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[4][1][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[4][2][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[4][2][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[4][2][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[4][3][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[4][3][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[4][3][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[4][4][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[4][4][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardE[4][4][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "Pturn" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "Place_ships" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[0][0][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[0][0][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[0][0][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[0][1][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[0][1][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[0][1][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[0][2][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[0][2][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[0][2][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[0][3][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[0][3][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[0][3][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[0][4][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[0][4][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[0][4][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[1][0][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[1][0][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[1][0][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[1][1][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[1][1][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[1][1][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[1][2][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[1][2][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[1][2][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[1][3][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[1][3][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[1][3][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[1][4][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[1][4][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[1][4][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[2][0][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[2][0][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[2][0][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[2][1][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[2][1][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[2][1][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[2][2][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[2][2][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[2][2][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[2][3][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[2][3][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[2][3][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[2][4][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[2][4][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[2][4][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[3][0][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[3][0][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[3][0][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[3][1][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[3][1][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[3][1][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[3][2][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[3][2][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[3][2][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[3][3][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[3][3][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[3][3][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[3][4][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[3][4][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[3][4][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[4][0][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[4][0][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[4][0][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[4][1][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[4][1][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[4][1][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[4][2][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[4][2][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[4][2][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[4][3][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[4][3][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[4][3][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[4][4][0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[4][4][1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "boardP[4][4][2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "startT" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "Eturn" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "game_state[0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "game_state[1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "next_state[0]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "next_state[1]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10041): Inferred latch for "next_state[2]" at battleship.sv(151) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 151
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "boardP" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "boardE" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "boardP_upt" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "boardPplay_upt" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "boardE_upt" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "boardEplay_upt" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "boardP" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "boardE" into its bus
Info (12128): Elaborating entity "mov_control" for hierarchy "battleship:gameFSM|mov_control:boxSel" File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 50
Warning (10235): Verilog HDL Always Construct warning at mov_control.sv(9): variable "y" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv Line: 9
Warning (10235): Verilog HDL Always Construct warning at mov_control.sv(10): variable "x" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv Line: 10
Warning (10235): Verilog HDL Always Construct warning at mov_control.sv(11): variable "y" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv Line: 11
Warning (10235): Verilog HDL Always Construct warning at mov_control.sv(13): variable "x" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv Line: 13
Warning (10235): Verilog HDL Always Construct warning at mov_control.sv(14): variable "y" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv Line: 14
Warning (10235): Verilog HDL Always Construct warning at mov_control.sv(17): variable "x" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv Line: 17
Warning (10235): Verilog HDL Always Construct warning at mov_control.sv(18): variable "x" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv Line: 18
Warning (10235): Verilog HDL Always Construct warning at mov_control.sv(19): variable "y" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv Line: 19
Warning (10235): Verilog HDL Always Construct warning at mov_control.sv(21): variable "x" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv Line: 21
Warning (10235): Verilog HDL Always Construct warning at mov_control.sv(22): variable "y" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv Line: 22
Warning (10235): Verilog HDL Always Construct warning at mov_control.sv(25): variable "x" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv Line: 25
Warning (10235): Verilog HDL Always Construct warning at mov_control.sv(26): variable "x" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv Line: 26
Warning (10235): Verilog HDL Always Construct warning at mov_control.sv(27): variable "y" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv Line: 27
Warning (10235): Verilog HDL Always Construct warning at mov_control.sv(29): variable "x" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv Line: 29
Warning (10235): Verilog HDL Always Construct warning at mov_control.sv(30): variable "y" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv Line: 30
Warning (10235): Verilog HDL Always Construct warning at mov_control.sv(33): variable "y" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv Line: 33
Warning (10235): Verilog HDL Always Construct warning at mov_control.sv(34): variable "x" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv Line: 34
Warning (10235): Verilog HDL Always Construct warning at mov_control.sv(35): variable "y" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv Line: 35
Warning (10235): Verilog HDL Always Construct warning at mov_control.sv(37): variable "x" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv Line: 37
Warning (10235): Verilog HDL Always Construct warning at mov_control.sv(38): variable "y" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv Line: 38
Warning (10235): Verilog HDL Always Construct warning at mov_control.sv(41): variable "y" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv Line: 41
Warning (10235): Verilog HDL Always Construct warning at mov_control.sv(41): variable "x" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv Line: 41
Warning (10240): Verilog HDL Always Construct warning at mov_control.sv(7): inferring latch(es) for variable "outX", which holds its previous value in one or more paths through the always construct File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv Line: 7
Warning (10240): Verilog HDL Always Construct warning at mov_control.sv(7): inferring latch(es) for variable "outY", which holds its previous value in one or more paths through the always construct File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv Line: 7
Info (10041): Inferred latch for "outY[0]" at mov_control.sv(16) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv Line: 16
Info (10041): Inferred latch for "outY[1]" at mov_control.sv(16) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv Line: 16
Info (10041): Inferred latch for "outY[2]" at mov_control.sv(16) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv Line: 16
Info (10041): Inferred latch for "outX[0]" at mov_control.sv(16) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv Line: 16
Info (10041): Inferred latch for "outX[1]" at mov_control.sv(16) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv Line: 16
Info (10041): Inferred latch for "outX[2]" at mov_control.sv(16) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv Line: 16
Info (12128): Elaborating entity "Ppos_ships" for hierarchy "battleship:gameFSM|Ppos_ships:player_ships" File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 63
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board_out" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "local_board" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board_out" into its bus
Info (12128): Elaborating entity "Epos_ships" for hierarchy "battleship:gameFSM|Epos_ships:env_ships" File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 73
Warning (10230): Verilog HDL assignment warning at Epos_ships.sv(20): truncated value with size 32 to match size of target (4) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv Line: 20
Warning (10230): Verilog HDL assignment warning at Epos_ships.sv(21): truncated value with size 32 to match size of target (3) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv Line: 21
Warning (10230): Verilog HDL assignment warning at Epos_ships.sv(44): truncated value with size 32 to match size of target (3) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv Line: 44
Warning (10027): Verilog HDL or VHDL warning at the Epos_ships.sv(50): index expression is not wide enough to address all of the elements in the array File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv Line: 50
Warning (10230): Verilog HDL assignment warning at Epos_ships.sv(53): truncated value with size 32 to match size of target (3) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv Line: 53
Warning (10027): Verilog HDL or VHDL warning at the Epos_ships.sv(54): index expression is not wide enough to address all of the elements in the array File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv Line: 54
Warning (10230): Verilog HDL assignment warning at Epos_ships.sv(57): truncated value with size 32 to match size of target (3) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv Line: 57
Warning (10027): Verilog HDL or VHDL warning at the Epos_ships.sv(66): index expression is not wide enough to address all of the elements in the array File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv Line: 66
Warning (10230): Verilog HDL assignment warning at Epos_ships.sv(70): truncated value with size 32 to match size of target (3) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv Line: 70
Warning (10027): Verilog HDL or VHDL warning at the Epos_ships.sv(71): index expression is not wide enough to address all of the elements in the array File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv Line: 71
Warning (10230): Verilog HDL assignment warning at Epos_ships.sv(75): truncated value with size 32 to match size of target (3) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv Line: 75
Warning (10027): Verilog HDL or VHDL warning at the Epos_ships.sv(84): index expression is not wide enough to address all of the elements in the array File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv Line: 84
Warning (10230): Verilog HDL assignment warning at Epos_ships.sv(89): truncated value with size 32 to match size of target (3) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv Line: 89
Warning (10027): Verilog HDL or VHDL warning at the Epos_ships.sv(90): index expression is not wide enough to address all of the elements in the array File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv Line: 90
Warning (10230): Verilog HDL assignment warning at Epos_ships.sv(95): truncated value with size 32 to match size of target (3) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv Line: 95
Warning (10027): Verilog HDL or VHDL warning at the Epos_ships.sv(104): index expression is not wide enough to address all of the elements in the array File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv Line: 104
Warning (10230): Verilog HDL assignment warning at Epos_ships.sv(110): truncated value with size 32 to match size of target (3) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv Line: 110
Warning (10027): Verilog HDL or VHDL warning at the Epos_ships.sv(111): index expression is not wide enough to address all of the elements in the array File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv Line: 111
Warning (10230): Verilog HDL assignment warning at Epos_ships.sv(117): truncated value with size 32 to match size of target (3) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv Line: 117
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board_out" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "local_board" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board_out" into its bus
Info (12128): Elaborating entity "playTimer" for hierarchy "battleship:gameFSM|playTimer:timer" File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 79
Info (12128): Elaborating entity "displayConverter" for hierarchy "battleship:gameFSM|displayConverter:dispTimer" File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 84
Info (12128): Elaborating entity "Playerplay" for hierarchy "battleship:gameFSM|Playerplay:pPlay" File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 95
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board_out" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "local_board" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board_out" into its bus
Info (12128): Elaborating entity "Envplay" for hierarchy "battleship:gameFSM|Envplay:ePlay" File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 103
Warning (10230): Verilog HDL assignment warning at Envplay.sv(18): truncated value with size 32 to match size of target (4) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Envplay.sv Line: 18
Warning (10230): Verilog HDL assignment warning at Envplay.sv(19): truncated value with size 32 to match size of target (3) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Envplay.sv Line: 19
Warning (10027): Verilog HDL or VHDL warning at the Envplay.sv(28): index expression is not wide enough to address all of the elements in the array File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Envplay.sv Line: 28
Warning (10027): Verilog HDL or VHDL warning at the Envplay.sv(31): index expression is not wide enough to address all of the elements in the array File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Envplay.sv Line: 31
Warning (10027): Verilog HDL or VHDL warning at the Envplay.sv(32): index expression is not wide enough to address all of the elements in the array File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Envplay.sv Line: 32
Warning (10027): Verilog HDL or VHDL warning at the Envplay.sv(33): index expression is not wide enough to address all of the elements in the array File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/Envplay.sv Line: 33
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board_out" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "local_board" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board_out" into its bus
Info (12128): Elaborating entity "check_win_lose" for hierarchy "battleship:gameFSM|check_win_lose:check_win" File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv Line: 109
Warning (10230): Verilog HDL assignment warning at check_win_lose.sv(19): truncated value with size 32 to match size of target (3) File: E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/check_win_lose.sv Line: 19
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board_in" into its bus
Info (144001): Generated suppressed messages file E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/output_files/Lab3.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 110 warnings
    Info: Peak virtual memory: 4798 megabytes
    Info: Processing ended: Sun Apr 21 00:55:04 2024
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:16


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio3/output_files/Lab3.map.smsg.


