
Note-[RT_BS] Larger stack needed
  Note: Bumping stack limit from 8192 to 8194 Kbytes.

Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Sep 25 19:59 2024
[SYSTEM] Timeout threshold is set to 0 cycles.
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'wave.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : Enable +all dumping.
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.
*Verdi3* : fsdbDumpon - All FSDB files at 0 s.
WARNING: toy_top.u_toy_scalar.u_core.u_mext.metx_dw_div.U1.DWF_div_tc:
 at time = 10: Division by zero.
WARNING: toy_top.u_toy_scalar.u_core.u_mext.metx_dw_div.U1.DWF_rem_tc:
 at time = 10: Division by zero.
[PRINT][cycle=        649] Bare Metal Init Start.
[PRINT][cycle=       1143] Bare Metal Init Finished.
[cycle=97816][mpki=18.190182][tage error=351][btb error=1468]
Error Detect: [pc=80006e4c][pc_next=80006b00][cycle=131356]
           V C S   S i m u l a t i o n   R e p o r t 
Time: 3462730
CPU Time:    609.990 seconds;       Data structure size:   1.4Mb
Wed Sep 25 20:04:34 2024
