{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Fitter" 0 -1 1465196616880 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DecInterp EP3C16Q240C8 " "Selected device EP3C16Q240C8 for design \"DecInterp\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1465196617229 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1465196617343 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1465196617343 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1465196618865 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25Q240C8 " "Device EP3C25Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1465196619746 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Device EP3C40Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1465196619746 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1465196619746 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 36148 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1465196619869 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 36150 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1465196619869 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 36152 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1465196619869 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 36154 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1465196619869 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 36156 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1465196619869 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1465196619869 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1465196619904 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1465196619997 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "20 21 " "No exact pin location assignment(s) for 20 pins of 21 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DA_value\[0\] " "Pin DA_value\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DA_value[0] } } } { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 25 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DA_value[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465196621394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DA_value\[1\] " "Pin DA_value\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DA_value[1] } } } { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 25 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DA_value[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465196621394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DA_value\[2\] " "Pin DA_value\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DA_value[2] } } } { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 25 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DA_value[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465196621394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DA_value\[3\] " "Pin DA_value\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DA_value[3] } } } { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 25 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DA_value[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465196621394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DA_value\[4\] " "Pin DA_value\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DA_value[4] } } } { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 25 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DA_value[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465196621394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DA_value\[5\] " "Pin DA_value\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DA_value[5] } } } { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 25 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DA_value[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465196621394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DA_value\[6\] " "Pin DA_value\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DA_value[6] } } } { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 25 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DA_value[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465196621394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DA_value\[7\] " "Pin DA_value\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DA_value[7] } } } { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 25 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DA_value[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465196621394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DA_value\[8\] " "Pin DA_value\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DA_value[8] } } } { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 25 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DA_value[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465196621394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DA_value\[9\] " "Pin DA_value\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DA_value[9] } } } { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 25 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DA_value[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465196621394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DA_value\[10\] " "Pin DA_value\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DA_value[10] } } } { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 25 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DA_value[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465196621394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DA_value\[11\] " "Pin DA_value\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DA_value[11] } } } { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 25 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DA_value[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465196621394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DA_value\[12\] " "Pin DA_value\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DA_value[12] } } } { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 25 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DA_value[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465196621394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DA_value\[13\] " "Pin DA_value\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DA_value[13] } } } { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 25 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DA_value[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465196621394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DA_clk " "Pin DA_clk not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DA_clk } } } { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DA_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465196621394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DA_reset_n " "Pin DA_reset_n not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DA_reset_n } } } { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 28 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DA_reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465196621394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key\[1\] " "Pin key\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { key[1] } } } { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465196621394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key\[0\] " "Pin key\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { key[0] } } } { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465196621394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key\[2\] " "Pin key\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { key[2] } } } { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465196621394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_in " "Pin clk_in not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_in } } } { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 22 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465196621394 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1465196621394 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DecInterp.sdc " "Synopsys Design Constraints File file not found: 'DecInterp.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1465196624321 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1465196624327 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1465196624711 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1465196624721 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1465196624739 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_in~input (placed in PIN 150 (CLK6, DIFFCLK_3p)) " "Automatically promoted node clk_in~input (placed in PIN 150 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465196626338 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux8~0 " "Destination node Mux8~0" {  } { { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 129 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux8~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 12490 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465196626338 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1465196626338 ""}  } { { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 22 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 36145 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465196626338 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decimation:fir3\|clks\[0\]\[0\]  " "Automatically promoted node decimation:fir3\|clks\[0\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465196626338 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux8~1 " "Destination node Mux8~1" {  } { { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 129 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux8~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 12491 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465196626338 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decimation:fir3\|clks\[1\]\[0\] " "Destination node decimation:fir3\|clks\[1\]\[0\]" {  } { { "decimation.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/decimation.v" 44 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { decimation:fir3|clks[1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465196626338 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1465196626338 ""}  } { { "decimation.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/decimation.v" 44 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { decimation:fir3|clks[0][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465196626338 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "polypase_fir:fir2\|clks\[0\]\[0\]  " "Automatically promoted node polypase_fir:fir2\|clks\[0\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465196626338 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "polypase_fir:fir2\|clks\[1\]\[0\] " "Destination node polypase_fir:fir2\|clks\[1\]\[0\]" {  } { { "polypase_fir.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/polypase_fir.v" 44 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { polypase_fir:fir2|clks[1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 3728 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465196626338 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1465196626338 ""}  } { { "polypase_fir.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/polypase_fir.v" 44 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { polypase_fir:fir2|clks[0][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 3726 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465196626338 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decimation:fir3\|clks\[1\]\[0\]  " "Automatically promoted node decimation:fir3\|clks\[1\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465196626339 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decimation:fir3\|clks\[2\]\[0\] " "Destination node decimation:fir3\|clks\[2\]\[0\]" {  } { { "decimation.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/decimation.v" 44 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { decimation:fir3|clks[2][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465196626339 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1465196626339 ""}  } { { "decimation.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/decimation.v" 44 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { decimation:fir3|clks[1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465196626339 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "polypase_fir:fir2\|clks\[1\]\[0\]  " "Automatically promoted node polypase_fir:fir2\|clks\[1\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465196626339 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "polypase_fir:fir2\|clks\[2\]\[0\] " "Destination node polypase_fir:fir2\|clks\[2\]\[0\]" {  } { { "polypase_fir.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/polypase_fir.v" 44 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { polypase_fir:fir2|clks[2][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 3730 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465196626339 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1465196626339 ""}  } { { "polypase_fir.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/polypase_fir.v" 44 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { polypase_fir:fir2|clks[1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 3728 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465196626339 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decimation:fir3\|clks\[3\]\[0\]  " "Automatically promoted node decimation:fir3\|clks\[3\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465196626339 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decimation:fir3\|clks\[4\]\[0\] " "Destination node decimation:fir3\|clks\[4\]\[0\]" {  } { { "decimation.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/decimation.v" 44 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { decimation:fir3|clks[4][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465196626339 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1465196626339 ""}  } { { "decimation.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/decimation.v" 44 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { decimation:fir3|clks[3][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465196626339 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "polypase_fir:fir2\|clks\[3\]\[0\]  " "Automatically promoted node polypase_fir:fir2\|clks\[3\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465196626340 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "polypase_fir:fir2\|clks\[4\]\[0\] " "Destination node polypase_fir:fir2\|clks\[4\]\[0\]" {  } { { "polypase_fir.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/polypase_fir.v" 44 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { polypase_fir:fir2|clks[4][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 3734 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465196626340 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1465196626340 ""}  } { { "polypase_fir.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/polypase_fir.v" 44 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { polypase_fir:fir2|clks[3][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 3732 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465196626340 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decimation:fir3\|clks\[4\]\[0\]  " "Automatically promoted node decimation:fir3\|clks\[4\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465196626340 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decimation:fir3\|clks\[5\]\[0\] " "Destination node decimation:fir3\|clks\[5\]\[0\]" {  } { { "decimation.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/decimation.v" 44 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { decimation:fir3|clks[5][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465196626340 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1465196626340 ""}  } { { "decimation.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/decimation.v" 44 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { decimation:fir3|clks[4][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465196626340 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "polypase_fir:fir2\|clks\[4\]\[0\]  " "Automatically promoted node polypase_fir:fir2\|clks\[4\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465196626340 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "polypase_fir:fir2\|clks\[5\]\[0\] " "Destination node polypase_fir:fir2\|clks\[5\]\[0\]" {  } { { "polypase_fir.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/polypase_fir.v" 44 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { polypase_fir:fir2|clks[5][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 3736 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465196626340 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1465196626340 ""}  } { { "polypase_fir.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/polypase_fir.v" 44 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { polypase_fir:fir2|clks[4][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 3734 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465196626340 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decimation:fir3\|clks\[2\]\[0\]  " "Automatically promoted node decimation:fir3\|clks\[2\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465196626341 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decimation:fir3\|clks\[3\]\[0\] " "Destination node decimation:fir3\|clks\[3\]\[0\]" {  } { { "decimation.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/decimation.v" 44 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { decimation:fir3|clks[3][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465196626341 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1465196626341 ""}  } { { "decimation.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/decimation.v" 44 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { decimation:fir3|clks[2][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465196626341 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "polypase_fir:fir2\|clks\[2\]\[0\]  " "Automatically promoted node polypase_fir:fir2\|clks\[2\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465196626341 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "polypase_fir:fir2\|clks\[3\]\[0\] " "Destination node polypase_fir:fir2\|clks\[3\]\[0\]" {  } { { "polypase_fir.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/polypase_fir.v" 44 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { polypase_fir:fir2|clks[3][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 3732 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465196626341 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1465196626341 ""}  } { { "polypase_fir.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/polypase_fir.v" 44 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { polypase_fir:fir2|clks[2][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 3730 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465196626341 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decimation:fir3\|clks\[5\]\[0\]  " "Automatically promoted node decimation:fir3\|clks\[5\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465196626341 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decimation:fir3\|clks\[6\]\[0\] " "Destination node decimation:fir3\|clks\[6\]\[0\]" {  } { { "decimation.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/decimation.v" 44 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { decimation:fir3|clks[6][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465196626341 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1465196626341 ""}  } { { "decimation.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/decimation.v" 44 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { decimation:fir3|clks[5][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465196626341 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "polypase_fir:fir2\|clks\[5\]\[0\]  " "Automatically promoted node polypase_fir:fir2\|clks\[5\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465196626342 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "polypase_fir:fir2\|clks\[6\]\[0\] " "Destination node polypase_fir:fir2\|clks\[6\]\[0\]" {  } { { "polypase_fir.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/polypase_fir.v" 44 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { polypase_fir:fir2|clks[6][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 3738 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465196626342 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1465196626342 ""}  } { { "polypase_fir.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/polypase_fir.v" 44 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { polypase_fir:fir2|clks[5][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 3736 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465196626342 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decimation:fir3\|clks\[6\]\[0\]  " "Automatically promoted node decimation:fir3\|clks\[6\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465196626342 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decimation:fir3\|clks\[7\]\[0\] " "Destination node decimation:fir3\|clks\[7\]\[0\]" {  } { { "decimation.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/decimation.v" 44 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { decimation:fir3|clks[7][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465196626342 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1465196626342 ""}  } { { "decimation.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/decimation.v" 44 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { decimation:fir3|clks[6][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465196626342 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decimation:fir3\|clks\[7\]\[0\]  " "Automatically promoted node decimation:fir3\|clks\[7\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465196626342 ""}  } { { "decimation.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/decimation.v" 44 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { decimation:fir3|clks[7][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465196626342 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "polypase_fir:fir2\|clks\[6\]\[0\]  " "Automatically promoted node polypase_fir:fir2\|clks\[6\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465196626342 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "polypase_fir:fir2\|clks\[7\]\[0\] " "Destination node polypase_fir:fir2\|clks\[7\]\[0\]" {  } { { "polypase_fir.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/polypase_fir.v" 44 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { polypase_fir:fir2|clks[7][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 3740 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465196626342 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1465196626342 ""}  } { { "polypase_fir.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/polypase_fir.v" 44 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { polypase_fir:fir2|clks[6][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 3738 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465196626342 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "polypase_fir:fir2\|clks\[7\]\[0\]  " "Automatically promoted node polypase_fir:fir2\|clks\[7\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465196626343 ""}  } { { "polypase_fir.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/polypase_fir.v" 44 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { polypase_fir:fir2|clks[7][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 3740 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465196626343 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "interpolation:fir4\|clk_org  " "Automatically promoted node interpolation:fir4\|clk_org " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465196626343 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux8~1 " "Destination node Mux8~1" {  } { { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 129 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux8~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 12491 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465196626343 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "interpolation:fir4\|clk_org~0 " "Destination node interpolation:fir4\|clk_org~0" {  } { { "interpolation.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/interpolation.v" 21 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { interpolation:fir4|clk_org~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 35392 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465196626343 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1465196626343 ""}  } { { "interpolation.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/interpolation.v" 21 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { interpolation:fir4|clk_org } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465196626343 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN 149 (CLK7, DIFFCLK_3n)) " "Automatically promoted node rst_n~input (placed in PIN 149 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465196626344 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DA_value~4 " "Destination node DA_value~4" {  } { { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 25 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DA_value~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 12398 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465196626344 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DA_value~9 " "Destination node DA_value~9" {  } { { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 25 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DA_value~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 12411 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465196626344 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DA_value~14 " "Destination node DA_value~14" {  } { { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 25 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DA_value~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 12424 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465196626344 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DA_value~19 " "Destination node DA_value~19" {  } { { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 25 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DA_value~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 12437 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465196626344 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DA_value~24 " "Destination node DA_value~24" {  } { { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 25 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DA_value~24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 12450 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465196626344 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DA_value~29 " "Destination node DA_value~29" {  } { { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 25 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DA_value~29 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 12463 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465196626344 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DA_value~34 " "Destination node DA_value~34" {  } { { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 25 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DA_value~34 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 12476 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465196626344 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux0~4 " "Destination node Mux0~4" {  } { { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 108 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux0~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 12489 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465196626344 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux8~2 " "Destination node Mux8~2" {  } { { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 129 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux8~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 12492 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465196626344 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decimation:fir3\|clks\[5\]\[0\] " "Destination node decimation:fir3\|clks\[5\]\[0\]" {  } { { "decimation.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/decimation.v" 44 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { decimation:fir3|clks[5][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465196626344 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1465196626344 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1465196626344 ""}  } { { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 23 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/matlab/lesson/8.SDR/VERILOG/" { { 0 { 0 ""} 0 36141 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465196626344 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1465196629342 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1465196629375 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1465196629377 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1465196629411 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1465196629466 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1465196629554 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1465196629555 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1465196629587 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1465196629596 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1465196629629 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1465196629629 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "19 unused 2.5V 3 16 0 " "Number of I/O pins in group: 19 (unused VREF, 2.5V VCCIO, 3 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1465196629668 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1465196629668 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1465196629668 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1465196629669 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 17 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1465196629669 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1465196629669 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1465196629669 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 17 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1465196629669 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 16 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1465196629669 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 22 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1465196629669 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1465196629669 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1465196629669 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1465196629669 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk " "Node \"clk\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465196630081 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1465196630081 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465196630082 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1465196633539 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_TOO_MANY_CBES" "1105 963 " "Fitter requires 1105 LABs to implement the project, but the device contains only 963 LABs" {  } { { "d:/altera/13.0sp1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "E:/matlab/lesson/8.SDR/VERILOG/" "LE" } }  } 0 170012 "Fitter requires %1!d! LABs to implement the project, but the device contains only %2!d! LABs" 0 0 "Fitter" 0 -1 1465196648882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:15 " "Fitter placement preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465196648904 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.64 " "Total time spent on timing analysis during the Fitter is 0.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1465196648905 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1465196655842 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1465196655892 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/matlab/lesson/8.SDR/VERILOG/output_files/DecInterp.fit.smsg " "Generated suppressed messages file E:/matlab/lesson/8.SDR/VERILOG/output_files/DecInterp.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1465196656952 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "867 " "Peak virtual memory: 867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465196657354 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 06 15:04:17 2016 " "Processing ended: Mon Jun 06 15:04:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465196657354 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465196657354 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465196657354 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1465196657354 ""}
