Simulator report for read_fsm
Sat Oct 07 11:47:13 2017
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 162 nodes    ;
; Simulation Coverage         ;      72.84 % ;
; Total Number of Transitions ; 3808         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                             ;
+--------------------------------------------------------------------------------------------+-------------------+---------------+
; Option                                                                                     ; Setting           ; Default Value ;
+--------------------------------------------------------------------------------------------+-------------------+---------------+
; Simulation mode                                                                            ; Functional        ; Timing        ;
; Start time                                                                                 ; 0 ns              ; 0 ns          ;
; Simulation results format                                                                  ; CVWF              ;               ;
; Vector input source                                                                        ; read_fsm_wave.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                ; On            ;
; Check outputs                                                                              ; Off               ; Off           ;
; Report simulation coverage                                                                 ; On                ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                ; On            ;
; Display missing 1-value coverage report                                                    ; On                ; On            ;
; Display missing 0-value coverage report                                                    ; On                ; On            ;
; Detect setup and hold time violations                                                      ; Off               ; Off           ;
; Detect glitches                                                                            ; Off               ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off               ; Off           ;
; Generate Signal Activity File                                                              ; Off               ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off               ; Off           ;
; Group bus channels in simulation results                                                   ; Off               ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE        ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off               ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off               ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto              ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport         ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport         ; Transport     ;
+--------------------------------------------------------------------------------------------+-------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      72.84 % ;
; Total nodes checked                                 ; 162          ;
; Total output ports checked                          ; 162          ;
; Total output ports with complete 1/0-value coverage ; 118          ;
; Total output ports with no 1/0-value coverage       ; 44           ;
; Total output ports with no 1-value coverage         ; 44           ;
; Total output ports with no 0-value coverage         ; 44           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                        ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------------+
; Node Name                                                      ; Output Port Name                                               ; Output Port Type ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------------+
; |read_fsm|state[3]                                             ; |read_fsm|state[3]                                             ; regout           ;
; |read_fsm|state[2]                                             ; |read_fsm|state[2]                                             ; regout           ;
; |read_fsm|start                                                ; |read_fsm|start                                                ; regout           ;
; |read_fsm|state[1]                                             ; |read_fsm|state[1]                                             ; regout           ;
; |read_fsm|state[0]                                             ; |read_fsm|state[0]                                             ; regout           ;
; |read_fsm|next_state~0                                         ; |read_fsm|next_state~0                                         ; out0             ;
; |read_fsm|next_state[1]                                        ; |read_fsm|next_state[1]                                        ; out              ;
; |read_fsm|next_state[0]                                        ; |read_fsm|next_state[0]                                        ; out              ;
; |read_fsm|clk_22_synced                                        ; |read_fsm|clk_22_synced                                        ; out              ;
; |read_fsm|clk_50                                               ; |read_fsm|clk_50                                               ; out              ;
; |read_fsm|data_valid                                           ; |read_fsm|data_valid                                           ; out              ;
; |read_fsm|read                                                 ; |read_fsm|read                                                 ; pin_out          ;
; |read_fsm|Decoder0~0                                           ; |read_fsm|Decoder0~0                                           ; out0             ;
; |read_fsm|Decoder0~1                                           ; |read_fsm|Decoder0~1                                           ; out0             ;
; |read_fsm|Decoder0~2                                           ; |read_fsm|Decoder0~2                                           ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~1              ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~1              ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~3              ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~3              ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~5              ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~5              ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~10             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~10             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~12             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~12             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~14             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~14             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~17             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~17             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~18             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~18             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~23             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~23             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~24             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~24             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~25             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~25             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~26             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~26             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~27             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~27             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~29             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~29             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~30             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~30             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~32             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~32             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~33             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~33             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~34             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~34             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~35             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~35             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~36             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~36             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~38             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~38             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~39             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~39             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~40             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~40             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~41             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~41             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~42             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~42             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~43             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~43             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~44             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~44             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~45             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~45             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~46             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~46             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~48             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~48             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~49             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~49             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~50             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~50             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~51             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~51             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~52             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~52             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~54             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~54             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~55             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~55             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~57             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~57             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~58             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~58             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~59             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~59             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~60             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~60             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~61             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~61             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~63             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~63             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~64             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~64             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~65             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~65             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~66             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~66             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~67             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~67             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~68             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~68             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~69             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~69             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~70             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~70             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~71             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~71             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~73             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~73             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~74             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~74             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~75             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~75             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~76             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~76             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~77             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~77             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~79             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~79             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~80             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~80             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~82             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~82             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~83             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~83             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~84             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~84             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~85             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~85             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~86             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~86             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~88             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~88             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~89             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~89             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~90             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~90             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~91             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~91             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~92             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~92             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~93             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~93             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~94             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~94             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~95             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~95             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~96             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~96             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~98             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~98             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~99             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~99             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~100            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~100            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~101            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~101            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~102            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~102            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~104            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~104            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~105            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~105            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~107            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~107            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~108            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~108            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~109            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~109            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~110            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~110            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~111            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~111            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~113            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~113            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~114            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~114            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~115            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~115            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~116            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~116            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~117            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~117            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~118            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~118            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~119            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~119            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~120            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~120            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~122            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~122            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~124            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~124            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~126            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~126            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~131            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~131            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~133            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~133            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~135            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~135            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~138            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~138            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~139            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~139            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~142            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~142            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~143            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~143            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|result_node[0]~1 ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|result_node[0]~1 ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|result_node[0]   ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|result_node[0]   ; out0             ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                           ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------------+
; Node Name                                                      ; Output Port Name                                               ; Output Port Type ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------------+
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~0              ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~0              ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~2              ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~2              ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~4              ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~4              ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~6              ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~6              ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~7              ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~7              ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~8              ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~8              ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~9              ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~9              ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~11             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~11             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~13             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~13             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~15             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~15             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~16             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~16             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~19             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~19             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~20             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~20             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~21             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~21             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~22             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~22             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~28             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~28             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~31             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~31             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~37             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~37             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~47             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~47             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~53             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~53             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~56             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~56             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~62             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~62             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|result_node[0]~0 ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|result_node[0]~0 ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~72             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~72             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~78             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~78             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~81             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~81             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~87             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~87             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~97             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~97             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~103            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~103            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~106            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~106            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~112            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~112            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~121            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~121            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~123            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~123            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~125            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~125            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~127            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~127            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~128            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~128            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~129            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~129            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~130            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~130            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~132            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~132            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~134            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~134            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~136            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~136            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~137            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~137            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~140            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~140            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~141            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~141            ; out0             ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                           ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------------+
; Node Name                                                      ; Output Port Name                                               ; Output Port Type ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------------+
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~0              ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~0              ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~2              ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~2              ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~4              ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~4              ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~6              ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~6              ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~7              ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~7              ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~8              ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~8              ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~9              ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~9              ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~11             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~11             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~13             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~13             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~15             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~15             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~16             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~16             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~19             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~19             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~20             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~20             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~21             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~21             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~22             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~22             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~28             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~28             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~31             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~31             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~37             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~37             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~47             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~47             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~53             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~53             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~56             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~56             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~62             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~62             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|result_node[0]~0 ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|result_node[0]~0 ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~72             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~72             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~78             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~78             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~81             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~81             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~87             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~87             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~97             ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~97             ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~103            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~103            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~106            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~106            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~112            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~112            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~121            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~121            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~123            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~123            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~125            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~125            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~127            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~127            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~128            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~128            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~129            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~129            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~130            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~130            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~132            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~132            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~134            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~134            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~136            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~136            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~137            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~137            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~140            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~140            ; out0             ;
; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~141            ; |read_fsm|lpm_mux:Mux0|mux_src:auto_generated|_~141            ; out0             ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Oct 07 11:47:13 2017
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off read_fsm -c read_fsm
Info: Using vector source file "C:/Users/Zachary/Documents/CPEN-311-Lab2/Lab 2 - Our Code/read_fsm_wave.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      72.84 %
Info: Number of transitions in simulation is 3808
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 153 megabytes
    Info: Processing ended: Sat Oct 07 11:47:13 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


