5 9 1 * 0
8 /ptmp/cvs/covered/diags/verilog -t main -vcd always1.vcd -o always1.cdd -v always1.v
3 0 $root $root NA 0 0
3 0 main main always1.v 1 48
2 1 8 40004 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 2 8 30004 44 2c 2100a 1 0 32 2 aa aa aa aa aa aa aa aa
2 3 9 80008 18 1 c 0 0 b
2 4 9 30003 0 1 400 0 0 a
2 5 9 30008 18 38 600e 3 4
2 6 12 1a001a f 1 c 0 0 d
2 7 12 190019 f 1b 2000c 6 0 1 2 1102
2 8 12 140014 0 1 400 0 0 d
2 9 12 14001a f 38 600e 7 8
2 10 12 110011 1e 1 c 0 0 c
2 11 12 9000f 0 2a 20000 0 0 1 2 2
2 12 12 90011 2e 27 2100a 10 11 1 2 2
2 13 14 1a001a 8 1 c 0 0 e
2 14 14 190019 8 1b 2000c 13 0 1 2 1102
2 15 14 140014 0 1 400 0 0 e
2 16 14 14001a 8 38 600e 14 15
2 17 14 110011 10 1 c 0 0 d
2 18 14 9000f 0 2a 20000 0 0 1 2 2
2 19 14 90011 19 28 2100a 17 18 1 2 2
2 20 16 190019 2 1 c 0 0 f
2 21 16 150015 8 1 c 0 0 e
2 22 16 150019 9 8 203cc 20 21 1 2 11102
2 23 16 110011 0 1 400 0 0 g
2 24 16 110019 9 37 600e 22 23
2 25 16 e000e 2 1 c 0 0 f
2 26 16 e000e 0 2a 20000 0 0 1 2 2
2 27 16 e000e 2 29 20008 25 26 1 2 2
2 28 16 90009 8 1 c 0 0 e
2 29 16 90009 0 2a 20000 0 0 1 2 2
2 30 16 90009 8 29 20008 28 29 1 2 2
2 31 16 9000e 13 2b 2100a 27 30 1 2 2
2 32 20 9000c 1 0 20004 0 0 1 4 0
2 33 20 40004 0 1 400 0 0 h
2 34 20 4000c 4 38 6006 32 33
2 35 22 9000c 1 0 20008 0 0 1 4 1
2 36 22 40004 0 1 400 0 0 h
2 37 22 4000c b 38 600a 35 36
2 38 19 a000a f 1 c 0 0 d
2 39 19 60006 8 1 c 0 0 e
2 40 19 6000a f 8 203cc 38 39 1 2 11102
2 41 19 2000c f 39 e 40 0
2 42 18 110011 1e 1 c 0 0 c
2 43 18 9000f 0 2a 20000 0 0 1 2 2
2 44 18 90011 2e 27 2100a 42 43 1 2 2
1 a 3 30004 1 0 0 0 1 1 1102
1 b 4 30004 1 0 0 0 1 1 1102
1 c 4 30007 1 0 0 0 1 1 1102
1 d 4 3000a 1 0 0 0 1 1 1102
1 e 4 3000d 1 0 0 0 1 1 1102
1 f 4 30010 1 0 0 0 1 1 102
1 g 4 830013 1 0 0 0 1 1 1102
1 h 4 30016 1 0 0 0 1 1 1102
4 5 2 2
4 2 5 0
4 9 12 12
4 12 9 0
4 16 19 19
4 19 16 0
4 24 31 31
4 31 24 0
4 37 44 44
4 34 44 44
4 41 34 37
4 44 41 0
