

================================================================
== Vitis HLS Report for 'clusterOp2_Pipeline_VITIS_LOOP_201_3'
================================================================
* Date:           Thu Apr 27 17:00:29 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cluster
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.361 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|        ?|  0.120 us|         ?|   12|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_201_3  |       10|        ?|         2|          1|          1|  10 ~ ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     83|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      34|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      34|    128|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln201_fu_155_p2        |         +|   0|  0|  38|          31|           1|
    |add_ln203_fu_165_p2        |         +|   0|  0|  24|          17|          17|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln201_fu_149_p2       |      icmp|   0|  0|  17|          31|          31|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  83|          81|          52|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_2     |   9|          2|   31|         62|
    |j_fu_76                  |   9|          2|   31|         62|
    |outStream_TDATA_blk_n    |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   65|        130|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |j_fu_76                  |  31|   0|   31|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  34|   0|   34|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+---------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  clusterOp2_Pipeline_VITIS_LOOP_201_3|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  clusterOp2_Pipeline_VITIS_LOOP_201_3|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  clusterOp2_Pipeline_VITIS_LOOP_201_3|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  clusterOp2_Pipeline_VITIS_LOOP_201_3|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  clusterOp2_Pipeline_VITIS_LOOP_201_3|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  clusterOp2_Pipeline_VITIS_LOOP_201_3|  return value|
|outStream_TREADY           |   in|    1|        axis|                    outStream_V_data_V|       pointer|
|outStream_TDATA            |  out|   32|        axis|                    outStream_V_data_V|       pointer|
|trunc_ln                   |   in|   31|     ap_none|                              trunc_ln|        scalar|
|phi_mul                    |   in|   17|     ap_none|                               phi_mul|        scalar|
|clusters_members_address0  |  out|   17|   ap_memory|                      clusters_members|         array|
|clusters_members_ce0       |  out|    1|   ap_memory|                      clusters_members|         array|
|clusters_members_q0        |   in|    9|   ap_memory|                      clusters_members|         array|
|tmp_id_V                   |   in|    5|     ap_none|                              tmp_id_V|        scalar|
|outStream_TVALID           |  out|    1|        axis|                    outStream_V_dest_V|       pointer|
|outStream_TDEST            |  out|    6|        axis|                    outStream_V_dest_V|       pointer|
|outStream_TKEEP            |  out|    4|        axis|                    outStream_V_keep_V|       pointer|
|outStream_TSTRB            |  out|    4|        axis|                    outStream_V_strb_V|       pointer|
|outStream_TUSER            |  out|    2|        axis|                    outStream_V_user_V|       pointer|
|outStream_TLAST            |  out|    1|        axis|                    outStream_V_last_V|       pointer|
|outStream_TID              |  out|    5|        axis|                      outStream_V_id_V|       pointer|
+---------------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.36>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %outStream_V_data_V, i4 %outStream_V_keep_V, i4 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, void @empty_4"   --->   Operation 6 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %outStream_V_dest_V, i5 %outStream_V_id_V, i1 %outStream_V_last_V, i2 %outStream_V_user_V, i4 %outStream_V_strb_V, i4 %outStream_V_keep_V, i32 %outStream_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_id_V_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %tmp_id_V"   --->   Operation 8 'read' 'tmp_id_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%phi_mul_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %phi_mul"   --->   Operation 9 'read' 'phi_mul_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %trunc_ln"   --->   Operation 10 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 0, i31 %j"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc58"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j_2 = load i31 %j" [cluster2.cpp:203]   --->   Operation 13 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.47ns)   --->   "%icmp_ln201 = icmp_eq  i31 %j_2, i31 %trunc_ln_read" [cluster2.cpp:201]   --->   Operation 15 'icmp' 'icmp_ln201' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 18446744073709551615, i64 0"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.52ns)   --->   "%add_ln201 = add i31 %j_2, i31 1" [cluster2.cpp:201]   --->   Operation 17 'add' 'add_ln201' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln201 = br i1 %icmp_ln201, void %for.inc58.split, void %for.inc61.loopexit.exitStub" [cluster2.cpp:201]   --->   Operation 18 'br' 'br_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i31 %j_2" [cluster2.cpp:203]   --->   Operation 19 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.10ns)   --->   "%add_ln203 = add i17 %phi_mul_read, i17 %trunc_ln203" [cluster2.cpp:203]   --->   Operation 20 'add' 'add_ln203' <Predicate = (!icmp_ln201)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i17 %add_ln203" [cluster2.cpp:203]   --->   Operation 21 'zext' 'zext_ln203' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%clusters_members_addr = getelementptr i9 %clusters_members, i64 0, i64 %zext_ln203" [cluster2.cpp:203]   --->   Operation 22 'getelementptr' 'clusters_members_addr' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (3.25ns)   --->   "%tmp_data_V = load i17 %clusters_members_addr" [cluster2.cpp:203]   --->   Operation 23 'load' 'tmp_data_V' <Predicate = (!icmp_ln201)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 129600> <RAM>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln201 = store i31 %add_ln201, i31 %j" [cluster2.cpp:201]   --->   Operation 24 'store' 'store_ln201' <Predicate = (!icmp_ln201)> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 30 'ret' 'ret_ln0' <Predicate = (icmp_ln201)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln201 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [cluster2.cpp:201]   --->   Operation 25 'specloopname' 'specloopname_ln201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/2] (3.25ns)   --->   "%tmp_data_V = load i17 %clusters_members_addr" [cluster2.cpp:203]   --->   Operation 26 'load' 'tmp_data_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 129600> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln202 = zext i9 %tmp_data_V" [cluster2.cpp:202]   --->   Operation 27 'zext' 'zext_ln202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %outStream_V_data_V, i4 %outStream_V_keep_V, i4 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, i32 %zext_ln202, i4 15, i4 15, i2 0, i1 0, i5 %tmp_id_V_read, i6 0"   --->   Operation 28 'write' 'write_ln258' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln201 = br void %for.inc58" [cluster2.cpp:201]   --->   Operation 29 'br' 'br_ln201' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ phi_mul]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ clusters_members]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tmp_id_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca             ) [ 010]
specaxissidechannel_ln0 (specaxissidechannel) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
tmp_id_V_read           (read               ) [ 011]
phi_mul_read            (read               ) [ 000]
trunc_ln_read           (read               ) [ 000]
store_ln0               (store              ) [ 000]
br_ln0                  (br                 ) [ 000]
j_2                     (load               ) [ 000]
specpipeline_ln0        (specpipeline       ) [ 000]
icmp_ln201              (icmp               ) [ 010]
empty                   (speclooptripcount  ) [ 000]
add_ln201               (add                ) [ 000]
br_ln201                (br                 ) [ 000]
trunc_ln203             (trunc              ) [ 000]
add_ln203               (add                ) [ 000]
zext_ln203              (zext               ) [ 000]
clusters_members_addr   (getelementptr      ) [ 011]
store_ln201             (store              ) [ 000]
specloopname_ln201      (specloopname       ) [ 000]
tmp_data_V              (load               ) [ 000]
zext_ln202              (zext               ) [ 000]
write_ln258             (write              ) [ 000]
br_ln201                (br                 ) [ 000]
ret_ln0                 (ret                ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="trunc_ln">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="phi_mul">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phi_mul"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="clusters_members">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clusters_members"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp_id_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_id_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outStream_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="outStream_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="outStream_V_strb_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outStream_V_user_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outStream_V_last_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outStream_V_id_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="outStream_V_dest_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="j_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_id_V_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="5" slack="0"/>
<pin id="82" dir="0" index="1" bw="5" slack="0"/>
<pin id="83" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_id_V_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="phi_mul_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="17" slack="0"/>
<pin id="88" dir="0" index="1" bw="17" slack="0"/>
<pin id="89" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="phi_mul_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="trunc_ln_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="31" slack="0"/>
<pin id="94" dir="0" index="1" bw="31" slack="0"/>
<pin id="95" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln258_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="4" slack="0"/>
<pin id="102" dir="0" index="3" bw="4" slack="0"/>
<pin id="103" dir="0" index="4" bw="2" slack="0"/>
<pin id="104" dir="0" index="5" bw="1" slack="0"/>
<pin id="105" dir="0" index="6" bw="5" slack="0"/>
<pin id="106" dir="0" index="7" bw="6" slack="0"/>
<pin id="107" dir="0" index="8" bw="9" slack="0"/>
<pin id="108" dir="0" index="9" bw="1" slack="0"/>
<pin id="109" dir="0" index="10" bw="1" slack="0"/>
<pin id="110" dir="0" index="11" bw="1" slack="0"/>
<pin id="111" dir="0" index="12" bw="1" slack="0"/>
<pin id="112" dir="0" index="13" bw="5" slack="1"/>
<pin id="113" dir="0" index="14" bw="1" slack="0"/>
<pin id="114" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln258/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="clusters_members_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="9" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="17" slack="0"/>
<pin id="132" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clusters_members_addr/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="17" slack="0"/>
<pin id="137" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln0_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="31" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="j_2_load_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="31" slack="0"/>
<pin id="148" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="icmp_ln201_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="31" slack="0"/>
<pin id="151" dir="0" index="1" bw="31" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln201/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="add_ln201_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="31" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln201/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="trunc_ln203_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="31" slack="0"/>
<pin id="163" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="add_ln203_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="17" slack="0"/>
<pin id="167" dir="0" index="1" bw="17" slack="0"/>
<pin id="168" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="zext_ln203_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="17" slack="0"/>
<pin id="173" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln201_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="31" slack="0"/>
<pin id="178" dir="0" index="1" bw="31" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln202_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="9" slack="0"/>
<pin id="183" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln202/2 "/>
</bind>
</comp>

<comp id="186" class="1005" name="j_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="31" slack="0"/>
<pin id="188" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="193" class="1005" name="tmp_id_V_read_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="1"/>
<pin id="195" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V_read "/>
</bind>
</comp>

<comp id="201" class="1005" name="clusters_members_addr_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="17" slack="1"/>
<pin id="203" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="clusters_members_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="40" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="42" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="44" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="115"><net_src comp="66" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="98" pin=4"/></net>

<net id="120"><net_src comp="16" pin="0"/><net_sink comp="98" pin=5"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="98" pin=6"/></net>

<net id="122"><net_src comp="20" pin="0"/><net_sink comp="98" pin=7"/></net>

<net id="123"><net_src comp="68" pin="0"/><net_sink comp="98" pin=9"/></net>

<net id="124"><net_src comp="68" pin="0"/><net_sink comp="98" pin=10"/></net>

<net id="125"><net_src comp="70" pin="0"/><net_sink comp="98" pin=11"/></net>

<net id="126"><net_src comp="72" pin="0"/><net_sink comp="98" pin=12"/></net>

<net id="127"><net_src comp="74" pin="0"/><net_sink comp="98" pin=14"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="58" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="128" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="46" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="153"><net_src comp="146" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="92" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="146" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="60" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="164"><net_src comp="146" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="169"><net_src comp="86" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="161" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="174"><net_src comp="165" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="180"><net_src comp="155" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="135" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="98" pin=8"/></net>

<net id="189"><net_src comp="76" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="192"><net_src comp="186" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="196"><net_src comp="80" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="98" pin=13"/></net>

<net id="204"><net_src comp="128" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="135" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_V_data_V | {2 }
	Port: outStream_V_keep_V | {2 }
	Port: outStream_V_strb_V | {2 }
	Port: outStream_V_user_V | {2 }
	Port: outStream_V_last_V | {2 }
	Port: outStream_V_id_V | {2 }
	Port: outStream_V_dest_V | {2 }
 - Input state : 
	Port: clusterOp2_Pipeline_VITIS_LOOP_201_3 : trunc_ln | {1 }
	Port: clusterOp2_Pipeline_VITIS_LOOP_201_3 : phi_mul | {1 }
	Port: clusterOp2_Pipeline_VITIS_LOOP_201_3 : clusters_members | {1 2 }
	Port: clusterOp2_Pipeline_VITIS_LOOP_201_3 : tmp_id_V | {1 }
	Port: clusterOp2_Pipeline_VITIS_LOOP_201_3 : outStream_V_data_V | {}
	Port: clusterOp2_Pipeline_VITIS_LOOP_201_3 : outStream_V_keep_V | {}
	Port: clusterOp2_Pipeline_VITIS_LOOP_201_3 : outStream_V_strb_V | {}
	Port: clusterOp2_Pipeline_VITIS_LOOP_201_3 : outStream_V_user_V | {}
	Port: clusterOp2_Pipeline_VITIS_LOOP_201_3 : outStream_V_last_V | {}
	Port: clusterOp2_Pipeline_VITIS_LOOP_201_3 : outStream_V_id_V | {}
	Port: clusterOp2_Pipeline_VITIS_LOOP_201_3 : outStream_V_dest_V | {}
  - Chain level:
	State 1
		store_ln0 : 1
		j_2 : 1
		icmp_ln201 : 2
		add_ln201 : 2
		br_ln201 : 3
		trunc_ln203 : 2
		add_ln203 : 3
		zext_ln203 : 4
		clusters_members_addr : 5
		tmp_data_V : 6
		store_ln201 : 3
	State 2
		zext_ln202 : 1
		write_ln258 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |     add_ln201_fu_155     |    0    |    38   |
|          |     add_ln203_fu_165     |    0    |    24   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln201_fu_149    |    0    |    17   |
|----------|--------------------------|---------|---------|
|          | tmp_id_V_read_read_fu_80 |    0    |    0    |
|   read   |  phi_mul_read_read_fu_86 |    0    |    0    |
|          | trunc_ln_read_read_fu_92 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |  write_ln258_write_fu_98 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |    trunc_ln203_fu_161    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |     zext_ln203_fu_171    |    0    |    0    |
|          |     zext_ln202_fu_181    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    79   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|clusters_members_addr_reg_201|   17   |
|          j_reg_186          |   31   |
|    tmp_id_V_read_reg_193    |    5   |
+-----------------------------+--------+
|            Total            |   53   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_135 |  p0  |   2  |  17  |   34   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   34   ||  1.588  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   79   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   53   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   53   |   88   |
+-----------+--------+--------+--------+
