// Seed: 3889195117
module module_0 (
    output supply1 id_0,
    output tri1 id_1,
    input wand id_2,
    output wire id_3
);
  wire id_5, id_6;
  and primCall (id_0, id_6, id_5, id_2);
  assign module_1.id_8 = 0;
  module_2 modCall_1 (
      id_2,
      id_2
  );
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    output tri0 id_2,
    input tri1 id_3,
    output wor id_4,
    id_10,
    output tri0 id_5,
    input uwire id_6,
    output supply1 id_7,
    output wire id_8
);
  assign id_7 = 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_1,
      id_8
  );
  wire id_11, id_12;
endmodule
module module_2 (
    input tri  id_0,
    input tri1 id_1
);
  assign id_3 = id_3;
  initial id_4 <= id_3;
  assign id_3 = -1;
  integer id_5;
  wire id_6;
  wire id_7;
endmodule
