# //  ModelSim SE-64 10.6a Mar 16 2017Linux 2.6.32-696.3.1.el6.x86_64
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# ** Warning: (vsim-144) Detected unknown compiler '/DataStore/modeltech/gcc-5.3.0-linux_x86_64/bin/g++'. Make sure that the CppPath INI file variable or the argument to the -cpppath option if set, is set to a path that exists
# No such file or directory. (errno = ENOENT)
# do {tb_simulate.do}
# vsim -voptargs=""+acc"" -L blk_mem_gen_v8_3_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl 
# Start time: 11:37:30 on Mar 09,2018
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-144) Detected unknown compiler '/DataStore/modeltech/gcc-5.3.0-linux_x86_64/bin/g++'. Make sure that the CppPath INI file variable or the argument to the -cpppath option if set, is set to a path that exists
# ** Error: (vopt-13130) Failed to find design unit tb.
#         Searched libraries:
#             blk_mem_gen_v8_3_5
#             xil_defaultlib
#             unisims_ver
#             unimacro_ver
#             secureip
#             xpm
#             work
# Optimization failed
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./tb_simulate.do PAUSED at line 9
do {tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "msim".
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6a Lib Mapping Utility 2017.03 Mar 16 2017
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying /DataStore/Development/compile_simlib/modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 11:37:52 on Mar 09,2018
# vlog -reportprogress 300 -64 -incr -work xil_defaultlib ../../../top.srcs/sources_1/ip/blockram_512x36/sim/blockram_512x36.v 
# -- Skipping module blockram_512x36
# 
# Top level modules:
# 	blockram_512x36
# End time: 11:37:52 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 11:37:53 on Mar 09,2018
# vcom -reportprogress 300 -64 -93 -work xil_defaultlib ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd ../../../../../cactusupgrades/components/mp7_datapath/firmware/hdl/mp7_data_types.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/xml_utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/packages/others.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package BinarySortTreePkg
# -- Compiling package body BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package utilities_pkg
# -- Compiling entity BinarySortNode
# -- Compiling architecture RTL of BinarySortNode
# -- Loading package vl_types
# -- Loading entity blockram_512x36
# -- Compiling entity BinarySortTree
# -- Compiling architecture RTL of BinarySortTree
# -- Loading entity BinarySortNode
# -- Compiling package BinarySortTree2Pkg
# -- Loading package BinarySortTree2Pkg
# -- Compiling entity BinarySortNode
# -- Compiling architecture RTL of BinarySortNode
# -- Compiling entity BinarySortTree2
# -- Compiling architecture RTL of BinarySortTree2
# -- Loading entity BinarySortNode
# -- Compiling package mp7_data_types
# -- Loading package std_logic_textio
# -- Compiling package XMLutilities_pkg
# -- Compiling package body XMLutilities_pkg
# -- Loading package XMLutilities_pkg
# -- Compiling package others_pkg
# -- Loading package others_pkg
# -- Loading package XMLutilities_pkg
# -- Loading package mp7_data_types
# -- Compiling entity tb
# -- Compiling architecture behavioral of tb
# -- Loading entity BinarySortTree2
# ** Error: ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(43): Nonresolved signal 'SortDataIn' has multiple sources.
#   Drivers:
#     ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(54):Process stimulus
#        Driven at:
#           ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(82)
#           ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(81)
#           ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(80)
#           ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(76)
# ** Error: ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(137): VHDL Compiler exiting
# End time: 11:37:53 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /DataStore/modeltech/linux_x86_64/vcom failed.
# Error in macro ./tb_compile.do line 27
# /DataStore/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom -64 -93 -work xil_defaultlib  \
# "../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/utilities.vhd" \
# "../../../../../cac..."
do {tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "msim".
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6a Lib Mapping Utility 2017.03 Mar 16 2017
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying /DataStore/Development/compile_simlib/modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 11:39:09 on Mar 09,2018
# vlog -reportprogress 300 -64 -incr -work xil_defaultlib ../../../top.srcs/sources_1/ip/blockram_512x36/sim/blockram_512x36.v 
# -- Skipping module blockram_512x36
# 
# Top level modules:
# 	blockram_512x36
# End time: 11:39:09 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 11:39:09 on Mar 09,2018
# vcom -reportprogress 300 -64 -93 -work xil_defaultlib ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd ../../../../../cactusupgrades/components/mp7_datapath/firmware/hdl/mp7_data_types.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/xml_utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/packages/others.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package BinarySortTreePkg
# -- Compiling package body BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package utilities_pkg
# -- Compiling entity BinarySortNode
# -- Compiling architecture RTL of BinarySortNode
# -- Loading package vl_types
# -- Loading entity blockram_512x36
# -- Compiling entity BinarySortTree
# -- Compiling architecture RTL of BinarySortTree
# -- Loading entity BinarySortNode
# -- Compiling package BinarySortTree2Pkg
# -- Loading package BinarySortTree2Pkg
# -- Compiling entity BinarySortNode2
# -- Compiling architecture RTL of BinarySortNode2
# -- Compiling entity BinarySortTree2
# -- Compiling architecture RTL of BinarySortTree2
# -- Loading entity BinarySortNode2
# -- Compiling package mp7_data_types
# -- Loading package std_logic_textio
# -- Compiling package XMLutilities_pkg
# -- Compiling package body XMLutilities_pkg
# -- Loading package XMLutilities_pkg
# -- Compiling package others_pkg
# -- Loading package others_pkg
# -- Loading package XMLutilities_pkg
# -- Loading package mp7_data_types
# -- Compiling entity tb
# -- Compiling architecture behavioral of tb
# -- Loading entity BinarySortTree2
# ** Error: ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(43): Nonresolved signal 'SortDataIn' has multiple sources.
#   Drivers:
#     ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(54):Process stimulus
#        Driven at:
#           ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(82)
#           ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(81)
#           ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(80)
#           ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(76)
# ** Error: ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(137): VHDL Compiler exiting
# End time: 11:39:09 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /DataStore/modeltech/linux_x86_64/vcom failed.
# Error in macro ./tb_compile.do line 27
# /DataStore/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom -64 -93 -work xil_defaultlib  \
# "../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/utilities.vhd" \
# "../../../../../cac..."
do {tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "msim".
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6a Lib Mapping Utility 2017.03 Mar 16 2017
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying /DataStore/Development/compile_simlib/modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 11:39:35 on Mar 09,2018
# vlog -reportprogress 300 -64 -incr -work xil_defaultlib ../../../top.srcs/sources_1/ip/blockram_512x36/sim/blockram_512x36.v 
# -- Skipping module blockram_512x36
# 
# Top level modules:
# 	blockram_512x36
# End time: 11:39:36 on Mar 09,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 11:39:36 on Mar 09,2018
# vcom -reportprogress 300 -64 -93 -work xil_defaultlib ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd ../../../../../cactusupgrades/components/mp7_datapath/firmware/hdl/mp7_data_types.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/xml_utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/packages/others.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package BinarySortTreePkg
# -- Compiling package body BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package utilities_pkg
# -- Compiling entity BinarySortNode
# -- Compiling architecture RTL of BinarySortNode
# -- Loading package vl_types
# -- Loading entity blockram_512x36
# -- Compiling entity BinarySortTree
# -- Compiling architecture RTL of BinarySortTree
# -- Loading entity BinarySortNode
# -- Compiling package BinarySortTree2Pkg
# -- Loading package BinarySortTree2Pkg
# -- Compiling entity BinarySortNode2
# -- Compiling architecture RTL of BinarySortNode2
# -- Compiling entity BinarySortTree2
# -- Compiling architecture RTL of BinarySortTree2
# -- Compiling package mp7_data_types
# -- Loading package std_logic_textio
# -- Compiling package XMLutilities_pkg
# -- Compiling package body XMLutilities_pkg
# -- Loading package XMLutilities_pkg
# -- Compiling package others_pkg
# -- Loading package others_pkg
# -- Loading package XMLutilities_pkg
# -- Loading package mp7_data_types
# -- Compiling entity tb
# -- Compiling architecture behavioral of tb
# -- Loading entity BinarySortTree2
# ** Error: ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(43): Nonresolved signal 'SortDataIn' has multiple sources.
#   Drivers:
#     ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(54):Process stimulus
#        Driven at:
#           ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(82)
#           ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(81)
#           ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(80)
#           ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(76)
# ** Error: ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(137): VHDL Compiler exiting
# End time: 11:39:36 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /DataStore/modeltech/linux_x86_64/vcom failed.
# Error in macro ./tb_compile.do line 27
# /DataStore/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom -64 -93 -work xil_defaultlib  \
# "../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/utilities.vhd" \
# "../../../../../cac..."
do {tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "msim".
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6a Lib Mapping Utility 2017.03 Mar 16 2017
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying /DataStore/Development/compile_simlib/modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 11:40:10 on Mar 09,2018
# vlog -reportprogress 300 -64 -incr -work xil_defaultlib ../../../top.srcs/sources_1/ip/blockram_512x36/sim/blockram_512x36.v 
# -- Skipping module blockram_512x36
# 
# Top level modules:
# 	blockram_512x36
# End time: 11:40:10 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 11:40:10 on Mar 09,2018
# vcom -reportprogress 300 -64 -93 -work xil_defaultlib ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd ../../../../../cactusupgrades/components/mp7_datapath/firmware/hdl/mp7_data_types.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/xml_utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/packages/others.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package BinarySortTreePkg
# -- Compiling package body BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package utilities_pkg
# -- Compiling entity BinarySortNode
# -- Compiling architecture RTL of BinarySortNode
# -- Loading package vl_types
# -- Loading entity blockram_512x36
# -- Compiling entity BinarySortTree
# -- Compiling architecture RTL of BinarySortTree
# -- Loading entity BinarySortNode
# -- Compiling package BinarySortTree2Pkg
# -- Loading package BinarySortTree2Pkg
# -- Compiling entity BinarySortNode2
# -- Compiling architecture RTL of BinarySortNode2
# -- Compiling entity BinarySortTree2
# -- Compiling architecture RTL of BinarySortTree2
# -- Compiling package mp7_data_types
# -- Loading package std_logic_textio
# -- Compiling package XMLutilities_pkg
# -- Compiling package body XMLutilities_pkg
# -- Loading package XMLutilities_pkg
# -- Compiling package others_pkg
# -- Loading package others_pkg
# -- Loading package XMLutilities_pkg
# -- Loading package mp7_data_types
# -- Compiling entity tb
# -- Compiling architecture behavioral of tb
# ** Error: ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(43): (vcom-1136) Unknown identifier "SortData".
# ** Error: ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(43): (vcom-1136) Unknown identifier "NullSortData".
# ** Error: ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(76): (vcom-1136) Unknown identifier "NullSortData".
# ** Error: ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(43): Nonresolved signal 'SortDataIn' has multiple sources.
#   Drivers:
#     ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(54):Process stimulus
#        Driven at:
#           ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(76)
# ** Error: ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(137): VHDL Compiler exiting
# End time: 11:40:10 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: /DataStore/modeltech/linux_x86_64/vcom failed.
# Error in macro ./tb_compile.do line 27
# /DataStore/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom -64 -93 -work xil_defaultlib  \
# "../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/utilities.vhd" \
# "../../../../../cac..."
do {tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "msim".
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6a Lib Mapping Utility 2017.03 Mar 16 2017
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying /DataStore/Development/compile_simlib/modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 11:40:19 on Mar 09,2018
# vlog -reportprogress 300 -64 -incr -work xil_defaultlib ../../../top.srcs/sources_1/ip/blockram_512x36/sim/blockram_512x36.v 
# -- Skipping module blockram_512x36
# 
# Top level modules:
# 	blockram_512x36
# End time: 11:40:19 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 11:40:19 on Mar 09,2018
# vcom -reportprogress 300 -64 -93 -work xil_defaultlib ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd ../../../../../cactusupgrades/components/mp7_datapath/firmware/hdl/mp7_data_types.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/xml_utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/packages/others.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package BinarySortTreePkg
# -- Compiling package body BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package utilities_pkg
# -- Compiling entity BinarySortNode
# -- Compiling architecture RTL of BinarySortNode
# -- Loading package vl_types
# -- Loading entity blockram_512x36
# -- Compiling entity BinarySortTree
# -- Compiling architecture RTL of BinarySortTree
# -- Loading entity BinarySortNode
# -- Compiling package BinarySortTree2Pkg
# -- Loading package BinarySortTree2Pkg
# -- Compiling entity BinarySortNode2
# -- Compiling architecture RTL of BinarySortNode2
# -- Compiling entity BinarySortTree2
# -- Compiling architecture RTL of BinarySortTree2
# -- Compiling package mp7_data_types
# -- Loading package std_logic_textio
# -- Compiling package XMLutilities_pkg
# -- Compiling package body XMLutilities_pkg
# -- Loading package XMLutilities_pkg
# -- Compiling package others_pkg
# -- Loading package others_pkg
# -- Loading package XMLutilities_pkg
# -- Loading package mp7_data_types
# -- Compiling entity tb
# -- Compiling architecture behavioral of tb
# ** Error: ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(43): Nonresolved signal 'SortDataIn' has multiple sources.
#   Drivers:
#     ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(54):Process stimulus
#        Driven at:
#           ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(82)
#           ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(81)
#           ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(80)
#           ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(76)
# ** Error: ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(137): VHDL Compiler exiting
# End time: 11:40:19 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /DataStore/modeltech/linux_x86_64/vcom failed.
# Error in macro ./tb_compile.do line 27
# /DataStore/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom -64 -93 -work xil_defaultlib  \
# "../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/utilities.vhd" \
# "../../../../../cac..."


do {tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "msim".
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6a Lib Mapping Utility 2017.03 Mar 16 2017
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying /DataStore/Development/compile_simlib/modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 11:40:52 on Mar 09,2018
# vlog -reportprogress 300 -64 -incr -work xil_defaultlib ../../../top.srcs/sources_1/ip/blockram_512x36/sim/blockram_512x36.v 
# -- Skipping module blockram_512x36
# 
# Top level modules:
# 	blockram_512x36
# End time: 11:40:52 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 11:40:52 on Mar 09,2018
# vcom -reportprogress 300 -64 -93 -work xil_defaultlib ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd ../../../../../cactusupgrades/components/mp7_datapath/firmware/hdl/mp7_data_types.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/xml_utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/packages/others.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package BinarySortTreePkg
# -- Compiling package body BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package utilities_pkg
# -- Compiling entity BinarySortNode
# -- Compiling architecture RTL of BinarySortNode
# -- Loading package vl_types
# -- Loading entity blockram_512x36
# -- Compiling entity BinarySortTree
# -- Compiling architecture RTL of BinarySortTree
# -- Loading entity BinarySortNode
# -- Compiling package BinarySortTree2Pkg
# -- Compiling package mp7_data_types
# -- Loading package std_logic_textio
# -- Compiling package XMLutilities_pkg
# -- Compiling package body XMLutilities_pkg
# -- Loading package XMLutilities_pkg
# -- Compiling package others_pkg
# -- Loading package others_pkg
# -- Loading package XMLutilities_pkg
# -- Loading package mp7_data_types
# -- Loading package BinarySortTree2Pkg
# -- Compiling entity tb
# -- Compiling architecture behavioral of tb
# ** Error: ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(43): Nonresolved signal 'SortDataIn' has multiple sources.
#   Drivers:
#     ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(54):Process stimulus
#        Driven at:
#           ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(82)
#           ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(81)
#           ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(80)
#           ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(76)
# ** Error: ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(137): VHDL Compiler exiting
# End time: 11:40:52 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /DataStore/modeltech/linux_x86_64/vcom failed.
# Error in macro ./tb_compile.do line 27
# /DataStore/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom -64 -93 -work xil_defaultlib  \
# "../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/utilities.vhd" \
# "../../../../../cac..."
do {tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "msim".
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6a Lib Mapping Utility 2017.03 Mar 16 2017
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying /DataStore/Development/compile_simlib/modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 11:42:48 on Mar 09,2018
# vlog -reportprogress 300 -64 -incr -work xil_defaultlib ../../../top.srcs/sources_1/ip/blockram_512x36/sim/blockram_512x36.v 
# -- Skipping module blockram_512x36
# 
# Top level modules:
# 	blockram_512x36
# End time: 11:42:48 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 11:42:49 on Mar 09,2018
# vcom -reportprogress 300 -64 -93 -work xil_defaultlib ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd ../../../../../cactusupgrades/components/mp7_datapath/firmware/hdl/mp7_data_types.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/xml_utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/packages/others.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package BinarySortTreePkg
# -- Compiling package body BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package utilities_pkg
# -- Compiling entity BinarySortNode
# -- Compiling architecture RTL of BinarySortNode
# -- Loading package vl_types
# -- Loading entity blockram_512x36
# -- Compiling entity BinarySortTree
# -- Compiling architecture RTL of BinarySortTree
# -- Loading entity BinarySortNode
# -- Compiling package BinarySortTree2Pkg
# -- Loading package BinarySortTree2Pkg
# -- Compiling entity BinarySortNode2
# -- Compiling architecture RTL of BinarySortNode2
# -- Compiling entity BinarySortTree2
# -- Compiling architecture RTL of BinarySortTree2
# -- Compiling package mp7_data_types
# -- Loading package std_logic_textio
# -- Compiling package XMLutilities_pkg
# -- Compiling package body XMLutilities_pkg
# -- Loading package XMLutilities_pkg
# -- Compiling package others_pkg
# -- Loading package others_pkg
# -- Loading package XMLutilities_pkg
# -- Loading package mp7_data_types
# -- Compiling entity tb
# -- Compiling architecture behavioral of tb
# ** Error: ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(56): (vcom-1136) Unknown identifier "x".
# ** Error: ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(56): Type error resolving infix expression "+" as type std.STANDARD.POSITIVE.
# -- Loading entity BinarySortTree2
# ** Error: ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(137): VHDL Compiler exiting
# End time: 11:42:49 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /DataStore/modeltech/linux_x86_64/vcom failed.
# Error in macro ./tb_compile.do line 27
# /DataStore/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom -64 -93 -work xil_defaultlib  \
# "../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/utilities.vhd" \
# "../../../../../cac..."
do {tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "msim".
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6a Lib Mapping Utility 2017.03 Mar 16 2017
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying /DataStore/Development/compile_simlib/modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 11:43:42 on Mar 09,2018
# vlog -reportprogress 300 -64 -incr -work xil_defaultlib ../../../top.srcs/sources_1/ip/blockram_512x36/sim/blockram_512x36.v 
# -- Skipping module blockram_512x36
# 
# Top level modules:
# 	blockram_512x36
# End time: 11:43:42 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 11:43:43 on Mar 09,2018
# vcom -reportprogress 300 -64 -93 -work xil_defaultlib ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd ../../../../../cactusupgrades/components/mp7_datapath/firmware/hdl/mp7_data_types.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/xml_utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/packages/others.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package BinarySortTreePkg
# -- Compiling package body BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package utilities_pkg
# -- Compiling entity BinarySortNode
# -- Compiling architecture RTL of BinarySortNode
# -- Loading package vl_types
# -- Loading entity blockram_512x36
# -- Compiling entity BinarySortTree
# -- Compiling architecture RTL of BinarySortTree
# -- Loading entity BinarySortNode
# -- Compiling package BinarySortTree2Pkg
# -- Loading package BinarySortTree2Pkg
# -- Compiling entity BinarySortNode2
# -- Compiling architecture RTL of BinarySortNode2
# -- Compiling entity BinarySortTree2
# -- Compiling architecture RTL of BinarySortTree2
# -- Compiling package mp7_data_types
# -- Loading package std_logic_textio
# -- Compiling package XMLutilities_pkg
# -- Compiling package body XMLutilities_pkg
# -- Loading package XMLutilities_pkg
# -- Compiling package others_pkg
# -- Loading package others_pkg
# -- Loading package XMLutilities_pkg
# -- Loading package mp7_data_types
# -- Compiling entity tb
# -- Compiling architecture behavioral of tb
# -- Loading entity BinarySortTree2
# End time: 11:43:43 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 11:43:44 on Mar 09,2018
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 11:43:44 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0



do {tb_simulate.do}
# vsim -voptargs=""+acc"" -L blk_mem_gen_v8_3_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl 
# Start time: 11:37:30 on Mar 09,2018
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.others_pkg
# Loading work.utilities_pkg(body)
# Loading ieee.std_logic_textio(body)
# Loading work.xmlutilities_pkg(body)
# Loading work.mp7_data_types
# Loading work.binarysorttree2pkg
# Loading work.tb(behavioral)#1
# Loading work.glbl(fast)
# Loading work.binarysorttree2(rtl)#1
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Error: (vish-4014) No objects found matching '/tb/g1(0)/stimulus/counter'.
# Error in macro /DataStore/trunk/cactusupgrades/projects/tracktrigger/dtc/TestBench.udo line 154
# (vish-4014) No objects found matching '/tb/g1(0)/stimulus/counter'.
#     while executing
# "add wave -dec "sim:/tb/g1(0)/stimulus/counter""
#     invoked from within
# "if { ! [batch_mode] } {
#   delete wave *
#   config wave -signalnamewidth 1
#   noview "structure"
#   noview "signals"
#   noview "sim"
#   noview "Memory List"..."
do {tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "msim".
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6a Lib Mapping Utility 2017.03 Mar 16 2017
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying /DataStore/Development/compile_simlib/modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 11:44:48 on Mar 09,2018
# vlog -reportprogress 300 -64 -incr -work xil_defaultlib ../../../top.srcs/sources_1/ip/blockram_512x36/sim/blockram_512x36.v 
# -- Skipping module blockram_512x36
# 
# Top level modules:
# 	blockram_512x36
# End time: 11:44:48 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 11:44:49 on Mar 09,2018
# vcom -reportprogress 300 -64 -93 -work xil_defaultlib ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd ../../../../../cactusupgrades/components/mp7_datapath/firmware/hdl/mp7_data_types.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/xml_utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/packages/others.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package BinarySortTreePkg
# -- Compiling package body BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package utilities_pkg
# -- Compiling entity BinarySortNode
# -- Compiling architecture RTL of BinarySortNode
# -- Loading package vl_types
# -- Loading entity blockram_512x36
# -- Compiling entity BinarySortTree
# -- Compiling architecture RTL of BinarySortTree
# -- Loading entity BinarySortNode
# -- Compiling package BinarySortTree2Pkg
# -- Loading package BinarySortTree2Pkg
# -- Compiling entity BinarySortNode2
# -- Compiling architecture RTL of BinarySortNode2
# -- Compiling entity BinarySortTree2
# -- Compiling architecture RTL of BinarySortTree2
# -- Compiling package mp7_data_types
# -- Loading package std_logic_textio
# -- Compiling package XMLutilities_pkg
# -- Compiling package body XMLutilities_pkg
# -- Loading package XMLutilities_pkg
# -- Compiling package others_pkg
# -- Loading package others_pkg
# -- Loading package XMLutilities_pkg
# -- Loading package mp7_data_types
# -- Compiling entity tb
# -- Compiling architecture behavioral of tb
# -- Loading entity BinarySortTree2
# End time: 11:44:49 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 11:44:50 on Mar 09,2018
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 11:44:50 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do {tb_simulate.do}
# End time: 11:44:52 on Mar 09,2018, Elapsed time: 0:07:22
# Errors: 4, Warnings: 1
# vsim -voptargs=""+acc"" -L blk_mem_gen_v8_3_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl 
# Start time: 11:44:52 on Mar 09,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.others_pkg
# Loading work.utilities_pkg(body)
# Loading ieee.std_logic_textio(body)
# Loading work.xmlutilities_pkg(body)
# Loading work.mp7_data_types
# Loading work.binarysorttree2pkg
# Loading work.tb(behavioral)#1
# Loading work.glbl(fast)
# Loading work.binarysorttree2(rtl)#1
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Error: (vish-4014) No objects found matching '/tb/BinarySortTreeInstance/*'.
# Error in macro /DataStore/trunk/cactusupgrades/projects/tracktrigger/dtc/TestBench.udo line 154
# (vish-4014) No objects found matching '/tb/BinarySortTreeInstance/*'.
#     while executing
# "add wav -uns "sim:/tb/BinarySortTreeInstance/*""
#     invoked from within
# "if { ! [batch_mode] } {
#   delete wave *
#   config wave -signalnamewidth 1
#   noview "structure"
#   noview "signals"
#   noview "sim"
#   noview "Memory List"..."
do {tb_simulate.do}
# End time: 11:45:17 on Mar 09,2018, Elapsed time: 0:00:25
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -L blk_mem_gen_v8_3_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl 
# Start time: 11:45:17 on Mar 09,2018
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.others_pkg
# Loading work.utilities_pkg(body)
# Loading ieee.std_logic_textio(body)
# Loading work.xmlutilities_pkg(body)
# Loading work.mp7_data_types
# Loading work.binarysorttree2pkg
# Loading work.tb(behavioral)#1
# Loading work.glbl(fast)
# Loading work.binarysorttree2(rtl)#1
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Error: (vish-4014) No objects found matching '/tb/BinarySortTreeInstance/*'.
# Error in macro /DataStore/trunk/cactusupgrades/projects/tracktrigger/dtc/TestBench.udo line 154
# (vish-4014) No objects found matching '/tb/BinarySortTreeInstance/*'.
#     while executing
# "add wav -uns "sim:/tb/BinarySortTreeInstance/*""
#     invoked from within
# "if { ! [batch_mode] } {
#   delete wave *
#   config wave -signalnamewidth 1
#   noview "structure"
#   noview "signals"
#   noview "sim"
#   noview "Memory List"..."
do {tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "msim".
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6a Lib Mapping Utility 2017.03 Mar 16 2017
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying /DataStore/Development/compile_simlib/modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 11:45:41 on Mar 09,2018
# vlog -reportprogress 300 -64 -incr -work xil_defaultlib ../../../top.srcs/sources_1/ip/blockram_512x36/sim/blockram_512x36.v 
# -- Skipping module blockram_512x36
# 
# Top level modules:
# 	blockram_512x36
# End time: 11:45:41 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 11:45:41 on Mar 09,2018
# vcom -reportprogress 300 -64 -93 -work xil_defaultlib ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd ../../../../../cactusupgrades/components/mp7_datapath/firmware/hdl/mp7_data_types.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/xml_utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/packages/others.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package BinarySortTreePkg
# -- Compiling package body BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package utilities_pkg
# -- Compiling entity BinarySortNode
# -- Compiling architecture RTL of BinarySortNode
# -- Loading package vl_types
# -- Loading entity blockram_512x36
# -- Compiling entity BinarySortTree
# -- Compiling architecture RTL of BinarySortTree
# -- Loading entity BinarySortNode
# -- Compiling package BinarySortTree2Pkg
# -- Loading package BinarySortTree2Pkg
# -- Compiling entity BinarySortNode2
# -- Compiling architecture RTL of BinarySortNode2
# -- Compiling entity BinarySortTree2
# -- Compiling architecture RTL of BinarySortTree2
# -- Compiling package mp7_data_types
# -- Loading package std_logic_textio
# -- Compiling package XMLutilities_pkg
# -- Compiling package body XMLutilities_pkg
# -- Loading package XMLutilities_pkg
# -- Compiling package others_pkg
# -- Loading package others_pkg
# -- Loading package XMLutilities_pkg
# -- Loading package mp7_data_types
# -- Compiling entity tb
# -- Compiling architecture behavioral of tb
# -- Loading entity BinarySortTree2
# End time: 11:45:41 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 11:45:42 on Mar 09,2018
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 11:45:42 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do {tb_simulate.do}
# End time: 11:45:44 on Mar 09,2018, Elapsed time: 0:00:27
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -L blk_mem_gen_v8_3_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl 
# Start time: 11:45:44 on Mar 09,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.others_pkg
# Loading work.utilities_pkg(body)
# Loading ieee.std_logic_textio(body)
# Loading work.xmlutilities_pkg(body)
# Loading work.mp7_data_types
# Loading work.binarysorttree2pkg
# Loading work.tb(behavioral)#1
# Loading work.glbl(fast)
# Loading work.binarysorttree2(rtl)#1
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "msim".
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6a Lib Mapping Utility 2017.03 Mar 16 2017
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying /DataStore/Development/compile_simlib/modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 11:49:15 on Mar 09,2018
# vlog -reportprogress 300 -64 -incr -work xil_defaultlib ../../../top.srcs/sources_1/ip/blockram_512x36/sim/blockram_512x36.v 
# -- Skipping module blockram_512x36
# 
# Top level modules:
# 	blockram_512x36
# End time: 11:49:15 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 11:49:16 on Mar 09,2018
# vcom -reportprogress 300 -64 -93 -work xil_defaultlib ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd ../../../../../cactusupgrades/components/mp7_datapath/firmware/hdl/mp7_data_types.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/xml_utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/packages/others.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package BinarySortTreePkg
# -- Compiling package body BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package utilities_pkg
# -- Compiling entity BinarySortNode
# -- Compiling architecture RTL of BinarySortNode
# -- Loading package vl_types
# -- Loading entity blockram_512x36
# -- Compiling entity BinarySortTree
# -- Compiling architecture RTL of BinarySortTree
# -- Loading entity BinarySortNode
# -- Compiling package BinarySortTree2Pkg
# -- Loading package BinarySortTree2Pkg
# -- Compiling entity BinarySortNode2
# -- Compiling architecture RTL of BinarySortNode2
# -- Compiling entity BinarySortTree2
# -- Compiling architecture RTL of BinarySortTree2
# -- Loading entity BinarySortNode2
# -- Compiling package mp7_data_types
# -- Loading package std_logic_textio
# -- Compiling package XMLutilities_pkg
# -- Compiling package body XMLutilities_pkg
# -- Loading package XMLutilities_pkg
# -- Compiling package others_pkg
# -- Loading package others_pkg
# -- Loading package XMLutilities_pkg
# -- Loading package mp7_data_types
# -- Compiling entity tb
# -- Compiling architecture behavioral of tb
# -- Loading entity BinarySortTree2
# End time: 11:49:16 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 11:49:17 on Mar 09,2018
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 11:49:17 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do {tb_simulate.do}
# End time: 11:49:18 on Mar 09,2018, Elapsed time: 0:03:34
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -L blk_mem_gen_v8_3_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl 
# Start time: 11:49:18 on Mar 09,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /DataStore/Xilinx/Vivado/2016.4/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v(2420): (vopt-2576) [BSOB] - Bit-select into 'current_contents' is out of bounds.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.others_pkg
# Loading work.utilities_pkg(body)
# Loading ieee.std_logic_textio(body)
# Loading work.xmlutilities_pkg(body)
# Loading work.mp7_data_types
# Loading work.binarysorttree2pkg
# Loading work.tb(behavioral)#1
# Loading work.glbl(fast)
# Loading work.binarysorttree2(rtl)#1
# Loading verilog.vl_types(body)
# Loading work.binarysortnode2(rtl)#1
# Loading work.blockram_512x36(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage(fast)
# Loading work.binarysortnode2(rtl)#2
# Loading work.binarysortnode2(rtl)#3
# Loading work.binarysortnode2(rtl)#4
# Loading work.binarysortnode2(rtl)#5
# Loading work.binarysortnode2(rtl)#6
# Loading work.binarysortnode2(rtl)#7
# Loading work.binarysortnode2(rtl)#8
# Loading work.binarysortnode2(rtl)#9
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(0)/BinarySortNode2Instance/SortDataOut.Key(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(1).Key(8).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(1)/BinarySortNode2Instance/SortDataOut.Key(8 downto 7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(2).Key(8 downto 7).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(2)/BinarySortNode2Instance/SortDataOut.Key(8 downto 6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(3).Key(8 downto 6).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(3)/BinarySortNode2Instance/SortDataOut.Key(8 downto 5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(4).Key(8 downto 5).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(4)/BinarySortNode2Instance/SortDataOut.Key(8 downto 4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(5).Key(8 downto 4).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(5)/BinarySortNode2Instance/SortDataOut.Key(8 downto 3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(6).Key(8 downto 3).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(6)/BinarySortNode2Instance/SortDataOut.Key(8 downto 2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(7).Key(8 downto 2).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(7)/BinarySortNode2Instance/SortDataOut.Key(8 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(8).Key(8 downto 1).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(8)/BinarySortNode2Instance/SortDataOut.Key(8 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(9).Key(8 downto 0).
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Block Memory Generator module tb.BinarySortTreeInstance.g1[0].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[1].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[2].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[3].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[4].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[5].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[6].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[7].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[8].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
do {tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "msim".
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6a Lib Mapping Utility 2017.03 Mar 16 2017
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying /DataStore/Development/compile_simlib/modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 11:54:14 on Mar 09,2018
# vlog -reportprogress 300 -64 -incr -work xil_defaultlib ../../../top.srcs/sources_1/ip/blockram_512x36/sim/blockram_512x36.v 
# -- Skipping module blockram_512x36
# 
# Top level modules:
# 	blockram_512x36
# End time: 11:54:14 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 11:54:14 on Mar 09,2018
# vcom -reportprogress 300 -64 -93 -work xil_defaultlib ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd ../../../../../cactusupgrades/components/mp7_datapath/firmware/hdl/mp7_data_types.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/xml_utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/packages/others.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package BinarySortTreePkg
# -- Compiling package body BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package utilities_pkg
# -- Compiling entity BinarySortNode
# -- Compiling architecture RTL of BinarySortNode
# -- Loading package vl_types
# -- Loading entity blockram_512x36
# -- Compiling entity BinarySortTree
# -- Compiling architecture RTL of BinarySortTree
# -- Loading entity BinarySortNode
# -- Compiling package BinarySortTree2Pkg
# -- Loading package BinarySortTree2Pkg
# -- Compiling entity BinarySortNode2
# -- Compiling architecture RTL of BinarySortNode2
# -- Compiling entity BinarySortTree2
# -- Compiling architecture RTL of BinarySortTree2
# -- Loading entity BinarySortNode2
# -- Compiling package mp7_data_types
# -- Loading package std_logic_textio
# -- Compiling package XMLutilities_pkg
# -- Compiling package body XMLutilities_pkg
# -- Loading package XMLutilities_pkg
# -- Compiling package others_pkg
# -- Loading package others_pkg
# -- Loading package XMLutilities_pkg
# -- Loading package mp7_data_types
# -- Compiling entity tb
# -- Compiling architecture behavioral of tb
# -- Loading entity BinarySortTree2
# End time: 11:54:14 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 11:54:15 on Mar 09,2018
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 11:54:15 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do {tb_simulate.do}
# End time: 11:54:20 on Mar 09,2018, Elapsed time: 0:05:02
# Errors: 0, Warnings: 10
# vsim -voptargs=""+acc"" -L blk_mem_gen_v8_3_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl 
# Start time: 11:54:20 on Mar 09,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.others_pkg
# Loading work.utilities_pkg(body)
# Loading ieee.std_logic_textio(body)
# Loading work.xmlutilities_pkg(body)
# Loading work.mp7_data_types
# Loading work.binarysorttree2pkg
# Loading work.tb(behavioral)#1
# Loading work.glbl(fast)
# Loading work.binarysorttree2(rtl)#1
# Loading verilog.vl_types(body)
# Loading work.binarysortnode2(rtl)#1
# Loading work.blockram_512x36(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage(fast)
# Loading work.binarysortnode2(rtl)#2
# Loading work.binarysortnode2(rtl)#3
# Loading work.binarysortnode2(rtl)#4
# Loading work.binarysortnode2(rtl)#5
# Loading work.binarysortnode2(rtl)#6
# Loading work.binarysortnode2(rtl)#7
# Loading work.binarysortnode2(rtl)#8
# Loading work.binarysortnode2(rtl)#9
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(0)/BinarySortNode2Instance/SortDataOut.Key(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(1).Key(8).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(1)/BinarySortNode2Instance/SortDataOut.Key(8 downto 7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(2).Key(8 downto 7).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(2)/BinarySortNode2Instance/SortDataOut.Key(8 downto 6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(3).Key(8 downto 6).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(3)/BinarySortNode2Instance/SortDataOut.Key(8 downto 5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(4).Key(8 downto 5).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(4)/BinarySortNode2Instance/SortDataOut.Key(8 downto 4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(5).Key(8 downto 4).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(5)/BinarySortNode2Instance/SortDataOut.Key(8 downto 3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(6).Key(8 downto 3).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(6)/BinarySortNode2Instance/SortDataOut.Key(8 downto 2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(7).Key(8 downto 2).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(7)/BinarySortNode2Instance/SortDataOut.Key(8 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(8).Key(8 downto 1).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(8)/BinarySortNode2Instance/SortDataOut.Key(8 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(9).Key(8 downto 0).
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Block Memory Generator module tb.BinarySortTreeInstance.g1[0].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[1].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[2].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[3].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[4].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[5].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[6].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[7].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[8].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Failure: Duplicate key
#    Time: 29400 ps  Iteration: 0  Process: /tb/BinarySortTreeInstance/g1(0)/BinarySortNode2Instance/line__108 File: ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd
# Break in Process line__108 at ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd line 146
do {tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "msim".
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6a Lib Mapping Utility 2017.03 Mar 16 2017
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying /DataStore/Development/compile_simlib/modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:13:05 on Mar 09,2018
# vlog -reportprogress 300 -64 -incr -work xil_defaultlib ../../../top.srcs/sources_1/ip/blockram_512x36/sim/blockram_512x36.v 
# -- Skipping module blockram_512x36
# 
# Top level modules:
# 	blockram_512x36
# End time: 12:13:05 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:13:06 on Mar 09,2018
# vcom -reportprogress 300 -64 -93 -work xil_defaultlib ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd ../../../../../cactusupgrades/components/mp7_datapath/firmware/hdl/mp7_data_types.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/xml_utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/packages/others.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package BinarySortTreePkg
# -- Compiling package body BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package utilities_pkg
# -- Compiling entity BinarySortNode
# -- Compiling architecture RTL of BinarySortNode
# -- Loading package vl_types
# -- Loading entity blockram_512x36
# -- Compiling entity BinarySortTree
# -- Compiling architecture RTL of BinarySortTree
# -- Loading entity BinarySortNode
# -- Compiling package BinarySortTree2Pkg
# -- Loading package BinarySortTree2Pkg
# -- Compiling entity BinarySortNode2
# -- Compiling architecture RTL of BinarySortNode2
# -- Compiling entity BinarySortTree2
# -- Compiling architecture RTL of BinarySortTree2
# -- Loading entity BinarySortNode2
# -- Compiling package mp7_data_types
# -- Loading package std_logic_textio
# -- Compiling package XMLutilities_pkg
# -- Compiling package body XMLutilities_pkg
# -- Loading package XMLutilities_pkg
# -- Compiling package others_pkg
# -- Loading package others_pkg
# -- Loading package XMLutilities_pkg
# -- Loading package mp7_data_types
# -- Compiling entity tb
# -- Compiling architecture behavioral of tb
# -- Loading entity BinarySortTree2
# End time: 12:13:06 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:13:07 on Mar 09,2018
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 12:13:07 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do {tb_simulate.do}
# End time: 12:13:15 on Mar 09,2018, Elapsed time: 0:18:55
# Errors: 1, Warnings: 9
# vsim -voptargs=""+acc"" -L blk_mem_gen_v8_3_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl 
# Start time: 12:13:15 on Mar 09,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.others_pkg
# Loading work.utilities_pkg(body)
# Loading ieee.std_logic_textio(body)
# Loading work.xmlutilities_pkg(body)
# Loading work.mp7_data_types
# Loading work.binarysorttree2pkg
# Loading work.tb(behavioral)#1
# Loading work.glbl(fast)
# Loading work.binarysorttree2(rtl)#1
# Loading verilog.vl_types(body)
# Loading work.binarysortnode2(rtl)#1
# Loading work.blockram_512x36(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage(fast)
# Loading work.binarysortnode2(rtl)#2
# Loading work.binarysortnode2(rtl)#3
# Loading work.binarysortnode2(rtl)#4
# Loading work.binarysortnode2(rtl)#5
# Loading work.binarysortnode2(rtl)#6
# Loading work.binarysortnode2(rtl)#7
# Loading work.binarysortnode2(rtl)#8
# Loading work.binarysortnode2(rtl)#9
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(0)/BinarySortNode2Instance/SortDataOut.Key(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(1).Key(8).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(1)/BinarySortNode2Instance/SortDataOut.Key(8 downto 7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(2).Key(8 downto 7).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(2)/BinarySortNode2Instance/SortDataOut.Key(8 downto 6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(3).Key(8 downto 6).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(3)/BinarySortNode2Instance/SortDataOut.Key(8 downto 5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(4).Key(8 downto 5).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(4)/BinarySortNode2Instance/SortDataOut.Key(8 downto 4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(5).Key(8 downto 4).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(5)/BinarySortNode2Instance/SortDataOut.Key(8 downto 3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(6).Key(8 downto 3).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(6)/BinarySortNode2Instance/SortDataOut.Key(8 downto 2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(7).Key(8 downto 2).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(7)/BinarySortNode2Instance/SortDataOut.Key(8 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(8).Key(8 downto 1).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(8)/BinarySortNode2Instance/SortDataOut.Key(8 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(9).Key(8 downto 0).
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Block Memory Generator module tb.BinarySortTreeInstance.g1[0].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[1].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[2].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[3].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[4].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[5].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[6].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[7].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[8].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
do {tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "msim".
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6a Lib Mapping Utility 2017.03 Mar 16 2017
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying /DataStore/Development/compile_simlib/modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:27:13 on Mar 09,2018
# vlog -reportprogress 300 -64 -incr -work xil_defaultlib ../../../top.srcs/sources_1/ip/blockram_512x36/sim/blockram_512x36.v 
# -- Skipping module blockram_512x36
# 
# Top level modules:
# 	blockram_512x36
# End time: 12:27:13 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:27:13 on Mar 09,2018
# vcom -reportprogress 300 -64 -93 -work xil_defaultlib ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd ../../../../../cactusupgrades/components/mp7_datapath/firmware/hdl/mp7_data_types.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/xml_utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/packages/others.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package BinarySortTreePkg
# -- Compiling package body BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package utilities_pkg
# -- Compiling entity BinarySortNode
# -- Compiling architecture RTL of BinarySortNode
# -- Loading package vl_types
# -- Loading entity blockram_512x36
# -- Compiling entity BinarySortTree
# -- Compiling architecture RTL of BinarySortTree
# -- Loading entity BinarySortNode
# -- Compiling package BinarySortTree2Pkg
# -- Loading package BinarySortTree2Pkg
# -- Compiling entity BinarySortNode2
# -- Compiling architecture RTL of BinarySortNode2
# -- Compiling entity BinarySortTree2
# -- Compiling architecture RTL of BinarySortTree2
# -- Loading entity BinarySortNode2
# -- Compiling package mp7_data_types
# -- Loading package std_logic_textio
# -- Compiling package XMLutilities_pkg
# -- Compiling package body XMLutilities_pkg
# -- Loading package XMLutilities_pkg
# -- Compiling package others_pkg
# -- Loading package others_pkg
# -- Loading package XMLutilities_pkg
# -- Loading package mp7_data_types
# -- Compiling entity tb
# -- Compiling architecture behavioral of tb
# -- Loading entity BinarySortTree2
# End time: 12:27:13 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:27:14 on Mar 09,2018
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 12:27:14 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do {tb_simulate.do}
# End time: 12:27:20 on Mar 09,2018, Elapsed time: 0:14:05
# Errors: 0, Warnings: 9
# vsim -voptargs=""+acc"" -L blk_mem_gen_v8_3_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl 
# Start time: 12:27:20 on Mar 09,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.others_pkg
# Loading work.utilities_pkg(body)
# Loading ieee.std_logic_textio(body)
# Loading work.xmlutilities_pkg(body)
# Loading work.mp7_data_types
# Loading work.binarysorttree2pkg
# Loading work.tb(behavioral)#1
# Loading work.glbl(fast)
# Loading work.binarysorttree2(rtl)#1
# Loading verilog.vl_types(body)
# Loading work.binarysortnode2(rtl)#1
# Loading work.blockram_512x36(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage(fast)
# Loading work.binarysortnode2(rtl)#2
# Loading work.binarysortnode2(rtl)#3
# Loading work.binarysortnode2(rtl)#4
# Loading work.binarysortnode2(rtl)#5
# Loading work.binarysortnode2(rtl)#6
# Loading work.binarysortnode2(rtl)#7
# Loading work.binarysortnode2(rtl)#8
# Loading work.binarysortnode2(rtl)#9
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(0)/BinarySortNode2Instance/SortDataOut.Key(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(1).Key(8).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(1)/BinarySortNode2Instance/SortDataOut.Key(8 downto 7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(2).Key(8 downto 7).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(2)/BinarySortNode2Instance/SortDataOut.Key(8 downto 6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(3).Key(8 downto 6).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(3)/BinarySortNode2Instance/SortDataOut.Key(8 downto 5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(4).Key(8 downto 5).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(4)/BinarySortNode2Instance/SortDataOut.Key(8 downto 4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(5).Key(8 downto 4).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(5)/BinarySortNode2Instance/SortDataOut.Key(8 downto 3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(6).Key(8 downto 3).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(6)/BinarySortNode2Instance/SortDataOut.Key(8 downto 2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(7).Key(8 downto 2).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(7)/BinarySortNode2Instance/SortDataOut.Key(8 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(8).Key(8 downto 1).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(8)/BinarySortNode2Instance/SortDataOut.Key(8 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(9).Key(8 downto 0).
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Block Memory Generator module tb.BinarySortTreeInstance.g1[0].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[1].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[2].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[3].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[4].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[5].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[6].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[7].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[8].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Failure: Duplicate key
#    Time: 940800 ps  Iteration: 0  Process: /tb/BinarySortTreeInstance/g1(8)/BinarySortNode2Instance/line__108 File: ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd
# Break in Process line__108 at ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd line 146
do {tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "msim".
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6a Lib Mapping Utility 2017.03 Mar 16 2017
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying /DataStore/Development/compile_simlib/modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:30:56 on Mar 09,2018
# vlog -reportprogress 300 -64 -incr -work xil_defaultlib ../../../top.srcs/sources_1/ip/blockram_512x36/sim/blockram_512x36.v 
# -- Skipping module blockram_512x36
# 
# Top level modules:
# 	blockram_512x36
# End time: 12:30:56 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:30:56 on Mar 09,2018
# vcom -reportprogress 300 -64 -93 -work xil_defaultlib ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd ../../../../../cactusupgrades/components/mp7_datapath/firmware/hdl/mp7_data_types.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/xml_utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/packages/others.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package BinarySortTreePkg
# -- Compiling package body BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package utilities_pkg
# -- Compiling entity BinarySortNode
# -- Compiling architecture RTL of BinarySortNode
# -- Loading package vl_types
# -- Loading entity blockram_512x36
# -- Compiling entity BinarySortTree
# -- Compiling architecture RTL of BinarySortTree
# -- Loading entity BinarySortNode
# -- Compiling package BinarySortTree2Pkg
# -- Loading package BinarySortTree2Pkg
# -- Compiling entity BinarySortNode2
# -- Compiling architecture RTL of BinarySortNode2
# -- Compiling entity BinarySortTree2
# -- Compiling architecture RTL of BinarySortTree2
# ** Error: ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd(239): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd(239): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# -- Loading entity BinarySortNode2
# ** Error: ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd(261): VHDL Compiler exiting
# End time: 12:30:56 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /DataStore/modeltech/linux_x86_64/vcom failed.
# Error in macro ./tb_compile.do line 27
# /DataStore/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom -64 -93 -work xil_defaultlib  \
# "../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/utilities.vhd" \
# "../../../../../cac..."
do {tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "msim".
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6a Lib Mapping Utility 2017.03 Mar 16 2017
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying /DataStore/Development/compile_simlib/modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:31:26 on Mar 09,2018
# vlog -reportprogress 300 -64 -incr -work xil_defaultlib ../../../top.srcs/sources_1/ip/blockram_512x36/sim/blockram_512x36.v 
# -- Skipping module blockram_512x36
# 
# Top level modules:
# 	blockram_512x36
# End time: 12:31:27 on Mar 09,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:31:27 on Mar 09,2018
# vcom -reportprogress 300 -64 -93 -work xil_defaultlib ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd ../../../../../cactusupgrades/components/mp7_datapath/firmware/hdl/mp7_data_types.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/xml_utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/packages/others.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package BinarySortTreePkg
# -- Compiling package body BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package utilities_pkg
# -- Compiling entity BinarySortNode
# -- Compiling architecture RTL of BinarySortNode
# -- Loading package vl_types
# -- Loading entity blockram_512x36
# -- Compiling entity BinarySortTree
# -- Compiling architecture RTL of BinarySortTree
# -- Loading entity BinarySortNode
# -- Compiling package BinarySortTree2Pkg
# -- Loading package BinarySortTree2Pkg
# -- Compiling entity BinarySortNode2
# -- Compiling architecture RTL of BinarySortNode2
# -- Compiling entity BinarySortTree2
# -- Compiling architecture RTL of BinarySortTree2
# -- Loading entity BinarySortNode2
# -- Compiling package mp7_data_types
# -- Loading package std_logic_textio
# -- Compiling package XMLutilities_pkg
# -- Compiling package body XMLutilities_pkg
# -- Loading package XMLutilities_pkg
# -- Compiling package others_pkg
# -- Loading package others_pkg
# -- Loading package XMLutilities_pkg
# -- Loading package mp7_data_types
# -- Compiling entity tb
# -- Compiling architecture behavioral of tb
# -- Loading entity BinarySortTree2
# End time: 12:31:27 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:31:28 on Mar 09,2018
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 12:31:28 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do {tb_simulate.do}
# End time: 12:31:29 on Mar 09,2018, Elapsed time: 0:04:09
# Errors: 7, Warnings: 9
# vsim -voptargs=""+acc"" -L blk_mem_gen_v8_3_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl 
# Start time: 12:31:29 on Mar 09,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.others_pkg
# Loading work.utilities_pkg(body)
# Loading ieee.std_logic_textio(body)
# Loading work.xmlutilities_pkg(body)
# Loading work.mp7_data_types
# Loading work.binarysorttree2pkg
# Loading work.tb(behavioral)#1
# Loading work.glbl(fast)
# Loading work.binarysorttree2(rtl)#1
# Loading verilog.vl_types(body)
# Loading work.binarysortnode2(rtl)#1
# Loading work.blockram_512x36(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage(fast)
# Loading work.binarysortnode2(rtl)#2
# Loading work.binarysortnode2(rtl)#3
# Loading work.binarysortnode2(rtl)#4
# Loading work.binarysortnode2(rtl)#5
# Loading work.binarysortnode2(rtl)#6
# Loading work.binarysortnode2(rtl)#7
# Loading work.binarysortnode2(rtl)#8
# Loading work.binarysortnode2(rtl)#9
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(0)/BinarySortNode2Instance/SortDataOut.Key(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(1).Key(8).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(1)/BinarySortNode2Instance/SortDataOut.Key(8 downto 7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(2).Key(8 downto 7).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(2)/BinarySortNode2Instance/SortDataOut.Key(8 downto 6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(3).Key(8 downto 6).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(3)/BinarySortNode2Instance/SortDataOut.Key(8 downto 5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(4).Key(8 downto 5).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(4)/BinarySortNode2Instance/SortDataOut.Key(8 downto 4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(5).Key(8 downto 4).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(5)/BinarySortNode2Instance/SortDataOut.Key(8 downto 3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(6).Key(8 downto 3).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(6)/BinarySortNode2Instance/SortDataOut.Key(8 downto 2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(7).Key(8 downto 2).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(7)/BinarySortNode2Instance/SortDataOut.Key(8 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(8).Key(8 downto 1).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(8)/BinarySortNode2Instance/SortDataOut.Key(8 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(9).Key(8 downto 0).
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Block Memory Generator module tb.BinarySortTreeInstance.g1[0].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[1].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[2].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[3].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[4].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[5].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[6].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[7].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[8].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Failure: Duplicate key
#    Time: 940800 ps  Iteration: 0  Process: /tb/BinarySortTreeInstance/g1(8)/BinarySortNode2Instance/line__108 File: ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd
# Break in Process line__108 at ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd line 146
do {tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "msim".
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6a Lib Mapping Utility 2017.03 Mar 16 2017
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying /DataStore/Development/compile_simlib/modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:32:22 on Mar 09,2018
# vlog -reportprogress 300 -64 -incr -work xil_defaultlib ../../../top.srcs/sources_1/ip/blockram_512x36/sim/blockram_512x36.v 
# -- Skipping module blockram_512x36
# 
# Top level modules:
# 	blockram_512x36
# End time: 12:32:22 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:32:22 on Mar 09,2018
# vcom -reportprogress 300 -64 -93 -work xil_defaultlib ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd ../../../../../cactusupgrades/components/mp7_datapath/firmware/hdl/mp7_data_types.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/xml_utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/packages/others.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package BinarySortTreePkg
# -- Compiling package body BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package utilities_pkg
# -- Compiling entity BinarySortNode
# -- Compiling architecture RTL of BinarySortNode
# -- Loading package vl_types
# -- Loading entity blockram_512x36
# -- Compiling entity BinarySortTree
# -- Compiling architecture RTL of BinarySortTree
# -- Loading entity BinarySortNode
# -- Compiling package BinarySortTree2Pkg
# -- Loading package BinarySortTree2Pkg
# -- Compiling entity BinarySortNode2
# -- Compiling architecture RTL of BinarySortNode2
# -- Compiling entity BinarySortTree2
# -- Compiling architecture RTL of BinarySortTree2
# -- Loading entity BinarySortNode2
# -- Compiling package mp7_data_types
# -- Loading package std_logic_textio
# -- Compiling package XMLutilities_pkg
# -- Compiling package body XMLutilities_pkg
# -- Loading package XMLutilities_pkg
# -- Compiling package others_pkg
# -- Loading package others_pkg
# -- Loading package XMLutilities_pkg
# -- Loading package mp7_data_types
# -- Compiling entity tb
# -- Compiling architecture behavioral of tb
# -- Loading entity BinarySortTree2
# End time: 12:32:22 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:32:23 on Mar 09,2018
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 12:32:23 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do {tb_simulate.do}
# End time: 12:32:35 on Mar 09,2018, Elapsed time: 0:01:06
# Errors: 1, Warnings: 9
# vsim -voptargs=""+acc"" -L blk_mem_gen_v8_3_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl 
# Start time: 12:32:35 on Mar 09,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.others_pkg
# Loading work.utilities_pkg(body)
# Loading ieee.std_logic_textio(body)
# Loading work.xmlutilities_pkg(body)
# Loading work.mp7_data_types
# Loading work.binarysorttree2pkg
# Loading work.tb(behavioral)#1
# Loading work.glbl(fast)
# Loading work.binarysorttree2(rtl)#1
# Loading verilog.vl_types(body)
# Loading work.binarysortnode2(rtl)#1
# Loading work.blockram_512x36(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage(fast)
# Loading work.binarysortnode2(rtl)#2
# Loading work.binarysortnode2(rtl)#3
# Loading work.binarysortnode2(rtl)#4
# Loading work.binarysortnode2(rtl)#5
# Loading work.binarysortnode2(rtl)#6
# Loading work.binarysortnode2(rtl)#7
# Loading work.binarysortnode2(rtl)#8
# Loading work.binarysortnode2(rtl)#9
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(0)/BinarySortNode2Instance/SortDataOut.Key(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(1).Key(8).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(1)/BinarySortNode2Instance/SortDataOut.Key(8 downto 7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(2).Key(8 downto 7).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(2)/BinarySortNode2Instance/SortDataOut.Key(8 downto 6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(3).Key(8 downto 6).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(3)/BinarySortNode2Instance/SortDataOut.Key(8 downto 5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(4).Key(8 downto 5).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(4)/BinarySortNode2Instance/SortDataOut.Key(8 downto 4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(5).Key(8 downto 4).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(5)/BinarySortNode2Instance/SortDataOut.Key(8 downto 3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(6).Key(8 downto 3).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(6)/BinarySortNode2Instance/SortDataOut.Key(8 downto 2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(7).Key(8 downto 2).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(7)/BinarySortNode2Instance/SortDataOut.Key(8 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(8).Key(8 downto 1).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(8)/BinarySortNode2Instance/SortDataOut.Key(8 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(9).Key(8 downto 0).
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Block Memory Generator module tb.BinarySortTreeInstance.g1[0].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[1].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[2].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[3].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[4].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[5].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[6].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[7].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[8].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
do {tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "msim".
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6a Lib Mapping Utility 2017.03 Mar 16 2017
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying /DataStore/Development/compile_simlib/modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:39:37 on Mar 09,2018
# vlog -reportprogress 300 -64 -incr -work xil_defaultlib ../../../top.srcs/sources_1/ip/blockram_512x36/sim/blockram_512x36.v 
# -- Skipping module blockram_512x36
# 
# Top level modules:
# 	blockram_512x36
# End time: 12:39:37 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:39:38 on Mar 09,2018
# vcom -reportprogress 300 -64 -93 -work xil_defaultlib ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd ../../../../../cactusupgrades/components/mp7_datapath/firmware/hdl/mp7_data_types.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/xml_utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/packages/others.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package BinarySortTreePkg
# -- Compiling package body BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package utilities_pkg
# -- Compiling entity BinarySortNode
# -- Compiling architecture RTL of BinarySortNode
# -- Loading package vl_types
# -- Loading entity blockram_512x36
# -- Compiling entity BinarySortTree
# -- Compiling architecture RTL of BinarySortTree
# -- Loading entity BinarySortNode
# -- Compiling package BinarySortTree2Pkg
# -- Loading package BinarySortTree2Pkg
# -- Compiling entity BinarySortNode2
# -- Compiling architecture RTL of BinarySortNode2
# -- Compiling entity BinarySortTree2
# -- Compiling architecture RTL of BinarySortTree2
# -- Loading entity BinarySortNode2
# -- Compiling package mp7_data_types
# -- Loading package std_logic_textio
# -- Compiling package XMLutilities_pkg
# -- Compiling package body XMLutilities_pkg
# -- Loading package XMLutilities_pkg
# -- Compiling package others_pkg
# -- Loading package others_pkg
# -- Loading package XMLutilities_pkg
# -- Loading package mp7_data_types
# -- Compiling entity tb
# -- Compiling architecture behavioral of tb
# -- Loading entity BinarySortTree2
# End time: 12:39:38 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:39:39 on Mar 09,2018
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 12:39:39 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do {tb_simulate.do}
# End time: 12:39:41 on Mar 09,2018, Elapsed time: 0:07:06
# Errors: 0, Warnings: 9
# vsim -voptargs=""+acc"" -L blk_mem_gen_v8_3_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl 
# Start time: 12:39:41 on Mar 09,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.others_pkg
# Loading work.utilities_pkg(body)
# Loading ieee.std_logic_textio(body)
# Loading work.xmlutilities_pkg(body)
# Loading work.mp7_data_types
# Loading work.binarysorttree2pkg
# Loading work.tb(behavioral)#1
# Loading work.glbl(fast)
# Loading work.binarysorttree2(rtl)#1
# Loading verilog.vl_types(body)
# Loading work.binarysortnode2(rtl)#1
# Loading work.blockram_512x36(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage(fast)
# Loading work.binarysortnode2(rtl)#2
# Loading work.binarysortnode2(rtl)#3
# Loading work.binarysortnode2(rtl)#4
# Loading work.binarysortnode2(rtl)#5
# Loading work.binarysortnode2(rtl)#6
# Loading work.binarysortnode2(rtl)#7
# Loading work.binarysortnode2(rtl)#8
# Loading work.binarysortnode2(rtl)#9
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(0)/BinarySortNode2Instance/SortDataOut.Key(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(1).Key(8).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(1)/BinarySortNode2Instance/SortDataOut.Key(8 downto 7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(2).Key(8 downto 7).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(2)/BinarySortNode2Instance/SortDataOut.Key(8 downto 6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(3).Key(8 downto 6).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(3)/BinarySortNode2Instance/SortDataOut.Key(8 downto 5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(4).Key(8 downto 5).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(4)/BinarySortNode2Instance/SortDataOut.Key(8 downto 4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(5).Key(8 downto 4).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(5)/BinarySortNode2Instance/SortDataOut.Key(8 downto 3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(6).Key(8 downto 3).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(6)/BinarySortNode2Instance/SortDataOut.Key(8 downto 2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(7).Key(8 downto 2).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(7)/BinarySortNode2Instance/SortDataOut.Key(8 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(8).Key(8 downto 1).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(8)/BinarySortNode2Instance/SortDataOut.Key(8 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(9).Key(8 downto 0).
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Block Memory Generator module tb.BinarySortTreeInstance.g1[0].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[1].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[2].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[3].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[4].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[5].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[6].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[7].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[8].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
do {tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "msim".
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6a Lib Mapping Utility 2017.03 Mar 16 2017
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying /DataStore/Development/compile_simlib/modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:43:17 on Mar 09,2018
# vlog -reportprogress 300 -64 -incr -work xil_defaultlib ../../../top.srcs/sources_1/ip/blockram_512x36/sim/blockram_512x36.v 
# -- Skipping module blockram_512x36
# 
# Top level modules:
# 	blockram_512x36
# End time: 12:43:17 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:43:17 on Mar 09,2018
# vcom -reportprogress 300 -64 -93 -work xil_defaultlib ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd ../../../../../cactusupgrades/components/mp7_datapath/firmware/hdl/mp7_data_types.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/xml_utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/packages/others.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package BinarySortTreePkg
# -- Compiling package body BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package utilities_pkg
# -- Compiling entity BinarySortNode
# -- Compiling architecture RTL of BinarySortNode
# -- Loading package vl_types
# -- Loading entity blockram_512x36
# -- Compiling entity BinarySortTree
# -- Compiling architecture RTL of BinarySortTree
# -- Loading entity BinarySortNode
# -- Compiling package BinarySortTree2Pkg
# -- Loading package BinarySortTree2Pkg
# -- Compiling entity BinarySortNode2
# -- Compiling architecture RTL of BinarySortNode2
# -- Compiling entity BinarySortTree2
# -- Compiling architecture RTL of BinarySortTree2
# -- Loading entity BinarySortNode2
# -- Compiling package mp7_data_types
# -- Loading package std_logic_textio
# -- Compiling package XMLutilities_pkg
# -- Compiling package body XMLutilities_pkg
# -- Loading package XMLutilities_pkg
# -- Compiling package others_pkg
# -- Loading package others_pkg
# -- Loading package XMLutilities_pkg
# -- Loading package mp7_data_types
# -- Compiling entity tb
# -- Compiling architecture behavioral of tb
# -- Loading entity BinarySortTree2
# End time: 12:43:17 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:43:18 on Mar 09,2018
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 12:43:18 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do {tb_simulate.do}
# End time: 12:43:26 on Mar 09,2018, Elapsed time: 0:03:45
# Errors: 0, Warnings: 9
# vsim -voptargs=""+acc"" -L blk_mem_gen_v8_3_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl 
# Start time: 12:43:26 on Mar 09,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.others_pkg
# Loading work.utilities_pkg(body)
# Loading ieee.std_logic_textio(body)
# Loading work.xmlutilities_pkg(body)
# Loading work.mp7_data_types
# Loading work.binarysorttree2pkg
# Loading work.tb(behavioral)#1
# Loading work.glbl(fast)
# Loading work.binarysorttree2(rtl)#1
# Loading verilog.vl_types(body)
# Loading work.binarysortnode2(rtl)#1
# Loading work.blockram_512x36(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage(fast)
# Loading work.binarysortnode2(rtl)#2
# Loading work.binarysortnode2(rtl)#3
# Loading work.binarysortnode2(rtl)#4
# Loading work.binarysortnode2(rtl)#5
# Loading work.binarysortnode2(rtl)#6
# Loading work.binarysortnode2(rtl)#7
# Loading work.binarysortnode2(rtl)#8
# Loading work.binarysortnode2(rtl)#9
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Block Memory Generator module tb.BinarySortTreeInstance.g1[0].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[1].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[2].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[3].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[4].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[5].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[6].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[7].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[8].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
do {tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "msim".
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6a Lib Mapping Utility 2017.03 Mar 16 2017
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying /DataStore/Development/compile_simlib/modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:47:19 on Mar 09,2018
# vlog -reportprogress 300 -64 -incr -work xil_defaultlib ../../../top.srcs/sources_1/ip/blockram_512x36/sim/blockram_512x36.v 
# -- Skipping module blockram_512x36
# 
# Top level modules:
# 	blockram_512x36
# End time: 12:47:19 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:47:19 on Mar 09,2018
# vcom -reportprogress 300 -64 -93 -work xil_defaultlib ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd ../../../../../cactusupgrades/components/mp7_datapath/firmware/hdl/mp7_data_types.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/xml_utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/packages/others.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package BinarySortTreePkg
# -- Compiling package body BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package utilities_pkg
# -- Compiling entity BinarySortNode
# -- Compiling architecture RTL of BinarySortNode
# -- Loading package vl_types
# -- Loading entity blockram_512x36
# -- Compiling entity BinarySortTree
# -- Compiling architecture RTL of BinarySortTree
# -- Loading entity BinarySortNode
# -- Compiling package BinarySortTree2Pkg
# -- Loading package BinarySortTree2Pkg
# -- Compiling entity BinarySortNode2
# -- Compiling architecture RTL of BinarySortNode2
# -- Compiling entity BinarySortTree2
# -- Compiling architecture RTL of BinarySortTree2
# -- Loading entity BinarySortNode2
# -- Compiling package mp7_data_types
# -- Loading package std_logic_textio
# -- Compiling package XMLutilities_pkg
# -- Compiling package body XMLutilities_pkg
# -- Loading package XMLutilities_pkg
# -- Compiling package others_pkg
# -- Loading package others_pkg
# -- Loading package XMLutilities_pkg
# -- Loading package mp7_data_types
# -- Compiling entity tb
# -- Compiling architecture behavioral of tb
# -- Loading entity BinarySortTree2
# End time: 12:47:19 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:47:20 on Mar 09,2018
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 12:47:20 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do {tb_simulate.do}
# End time: 12:47:29 on Mar 09,2018, Elapsed time: 0:04:03
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -L blk_mem_gen_v8_3_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl 
# Start time: 12:47:29 on Mar 09,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.others_pkg
# Loading work.utilities_pkg(body)
# Loading ieee.std_logic_textio(body)
# Loading work.xmlutilities_pkg(body)
# Loading work.mp7_data_types
# Loading work.binarysorttree2pkg
# Loading work.tb(behavioral)#1
# Loading work.glbl(fast)
# Loading work.binarysorttree2(rtl)#1
# Loading verilog.vl_types(body)
# Loading work.binarysortnode2(rtl)#1
# Loading work.blockram_512x36(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage(fast)
# Loading work.binarysortnode2(rtl)#2
# Loading work.binarysortnode2(rtl)#3
# Loading work.binarysortnode2(rtl)#4
# Loading work.binarysortnode2(rtl)#5
# Loading work.binarysortnode2(rtl)#6
# Loading work.binarysortnode2(rtl)#7
# Loading work.binarysortnode2(rtl)#8
# Loading work.binarysortnode2(rtl)#9
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(0)/BinarySortNode2Instance/SortDataOut.Key(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(1).Key(8).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(1)/BinarySortNode2Instance/SortDataOut.Key(8 downto 7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(2).Key(8 downto 7).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(2)/BinarySortNode2Instance/SortDataOut.Key(8 downto 6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(3).Key(8 downto 6).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(3)/BinarySortNode2Instance/SortDataOut.Key(8 downto 5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(4).Key(8 downto 5).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(4)/BinarySortNode2Instance/SortDataOut.Key(8 downto 4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(5).Key(8 downto 4).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(5)/BinarySortNode2Instance/SortDataOut.Key(8 downto 3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(6).Key(8 downto 3).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(6)/BinarySortNode2Instance/SortDataOut.Key(8 downto 2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(7).Key(8 downto 2).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(7)/BinarySortNode2Instance/SortDataOut.Key(8 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(8).Key(8 downto 1).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(8)/BinarySortNode2Instance/SortDataOut.Key(8 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(9).Key(8 downto 0).
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Block Memory Generator module tb.BinarySortTreeInstance.g1[0].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[1].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[2].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[3].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[4].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[5].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[6].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[7].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[8].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
do {tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "msim".
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6a Lib Mapping Utility 2017.03 Mar 16 2017
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying /DataStore/Development/compile_simlib/modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:48:17 on Mar 09,2018
# vlog -reportprogress 300 -64 -incr -work xil_defaultlib ../../../top.srcs/sources_1/ip/blockram_512x36/sim/blockram_512x36.v 
# -- Skipping module blockram_512x36
# 
# Top level modules:
# 	blockram_512x36
# End time: 12:48:17 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:48:17 on Mar 09,2018
# vcom -reportprogress 300 -64 -93 -work xil_defaultlib ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd ../../../../../cactusupgrades/components/mp7_datapath/firmware/hdl/mp7_data_types.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/xml_utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/packages/others.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package BinarySortTreePkg
# -- Compiling package body BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package utilities_pkg
# -- Compiling entity BinarySortNode
# -- Compiling architecture RTL of BinarySortNode
# -- Loading package vl_types
# -- Loading entity blockram_512x36
# -- Compiling entity BinarySortTree
# -- Compiling architecture RTL of BinarySortTree
# -- Loading entity BinarySortNode
# -- Compiling package BinarySortTree2Pkg
# -- Loading package BinarySortTree2Pkg
# -- Compiling entity BinarySortNode2
# -- Compiling architecture RTL of BinarySortNode2
# -- Compiling entity BinarySortTree2
# -- Compiling architecture RTL of BinarySortTree2
# -- Loading entity BinarySortNode2
# -- Compiling package mp7_data_types
# -- Loading package std_logic_textio
# -- Compiling package XMLutilities_pkg
# -- Compiling package body XMLutilities_pkg
# -- Loading package XMLutilities_pkg
# -- Compiling package others_pkg
# -- Loading package others_pkg
# -- Loading package XMLutilities_pkg
# -- Loading package mp7_data_types
# -- Compiling entity tb
# -- Compiling architecture behavioral of tb
# -- Loading entity BinarySortTree2
# End time: 12:48:17 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:48:18 on Mar 09,2018
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 12:48:18 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do {tb_simulate.do}
# End time: 12:48:20 on Mar 09,2018, Elapsed time: 0:00:51
# Errors: 0, Warnings: 9
# vsim -voptargs=""+acc"" -L blk_mem_gen_v8_3_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl 
# Start time: 12:48:20 on Mar 09,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.others_pkg
# Loading work.utilities_pkg(body)
# Loading ieee.std_logic_textio(body)
# Loading work.xmlutilities_pkg(body)
# Loading work.mp7_data_types
# Loading work.binarysorttree2pkg
# Loading work.tb(behavioral)#1
# Loading work.glbl(fast)
# Loading work.binarysorttree2(rtl)#1
# Loading verilog.vl_types(body)
# Loading work.binarysortnode2(rtl)#1
# Loading work.blockram_512x36(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage(fast)
# Loading work.binarysortnode2(rtl)#2
# Loading work.binarysortnode2(rtl)#3
# Loading work.binarysortnode2(rtl)#4
# Loading work.binarysortnode2(rtl)#5
# Loading work.binarysortnode2(rtl)#6
# Loading work.binarysortnode2(rtl)#7
# Loading work.binarysortnode2(rtl)#8
# Loading work.binarysortnode2(rtl)#9
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(0)/BinarySortNode2Instance/SortDataOut.Key(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(1).Key(8).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(1)/BinarySortNode2Instance/SortDataOut.Key(8 downto 7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(2).Key(8 downto 7).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(2)/BinarySortNode2Instance/SortDataOut.Key(8 downto 6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(3).Key(8 downto 6).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(3)/BinarySortNode2Instance/SortDataOut.Key(8 downto 5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(4).Key(8 downto 5).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(4)/BinarySortNode2Instance/SortDataOut.Key(8 downto 4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(5).Key(8 downto 4).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(5)/BinarySortNode2Instance/SortDataOut.Key(8 downto 3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(6).Key(8 downto 3).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(6)/BinarySortNode2Instance/SortDataOut.Key(8 downto 2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(7).Key(8 downto 2).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(7)/BinarySortNode2Instance/SortDataOut.Key(8 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(8).Key(8 downto 1).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(8)/BinarySortNode2Instance/SortDataOut.Key(8 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(9).Key(8 downto 0).
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Block Memory Generator module tb.BinarySortTreeInstance.g1[0].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[1].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[2].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[3].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[4].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[5].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[6].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[7].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[8].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run 1us
# ** Failure: Duplicate key
#    Time: 1054200 ps  Iteration: 0  Process: /tb/BinarySortTreeInstance/g1(8)/BinarySortNode2Instance/line__108 File: ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd
# Break in Process line__108 at ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd line 147
















do {tb_simulate.do}
# End time: 12:53:01 on Mar 09,2018, Elapsed time: 0:04:41
# Errors: 1, Warnings: 9
# vsim -voptargs=""+acc"" -L blk_mem_gen_v8_3_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl 
# Start time: 12:53:01 on Mar 09,2018
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.others_pkg
# Loading work.utilities_pkg(body)
# Loading ieee.std_logic_textio(body)
# Loading work.xmlutilities_pkg(body)
# Loading work.mp7_data_types
# Loading work.binarysorttree2pkg
# Loading work.tb(behavioral)#1
# Loading work.glbl(fast)
# Loading work.binarysorttree2(rtl)#1
# Loading verilog.vl_types(body)
# Loading work.binarysortnode2(rtl)#1
# Loading work.blockram_512x36(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage(fast)
# Loading work.binarysortnode2(rtl)#2
# Loading work.binarysortnode2(rtl)#3
# Loading work.binarysortnode2(rtl)#4
# Loading work.binarysortnode2(rtl)#5
# Loading work.binarysortnode2(rtl)#6
# Loading work.binarysortnode2(rtl)#7
# Loading work.binarysortnode2(rtl)#8
# Loading work.binarysortnode2(rtl)#9
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(0)/BinarySortNode2Instance/SortDataOut.Key(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(1).Key(8).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(1)/BinarySortNode2Instance/SortDataOut.Key(8 downto 7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(2).Key(8 downto 7).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(2)/BinarySortNode2Instance/SortDataOut.Key(8 downto 6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(3).Key(8 downto 6).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(3)/BinarySortNode2Instance/SortDataOut.Key(8 downto 5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(4).Key(8 downto 5).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(4)/BinarySortNode2Instance/SortDataOut.Key(8 downto 4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(5).Key(8 downto 4).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(5)/BinarySortNode2Instance/SortDataOut.Key(8 downto 3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(6).Key(8 downto 3).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(6)/BinarySortNode2Instance/SortDataOut.Key(8 downto 2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(7).Key(8 downto 2).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(7)/BinarySortNode2Instance/SortDataOut.Key(8 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(8).Key(8 downto 1).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(8)/BinarySortNode2Instance/SortDataOut.Key(8 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(9).Key(8 downto 0).
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Block Memory Generator module tb.BinarySortTreeInstance.g1[0].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[1].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[2].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[3].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[4].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[5].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[6].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[7].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[8].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
do {tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "msim".
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6a Lib Mapping Utility 2017.03 Mar 16 2017
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying /DataStore/Development/compile_simlib/modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:53:10 on Mar 09,2018
# vlog -reportprogress 300 -64 -incr -work xil_defaultlib ../../../top.srcs/sources_1/ip/blockram_512x36/sim/blockram_512x36.v 
# -- Skipping module blockram_512x36
# 
# Top level modules:
# 	blockram_512x36
# End time: 12:53:10 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:53:11 on Mar 09,2018
# vcom -reportprogress 300 -64 -93 -work xil_defaultlib ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd ../../../../../cactusupgrades/components/mp7_datapath/firmware/hdl/mp7_data_types.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/xml_utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/packages/others.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package BinarySortTreePkg
# -- Compiling package body BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package utilities_pkg
# -- Compiling entity BinarySortNode
# -- Compiling architecture RTL of BinarySortNode
# -- Loading package vl_types
# -- Loading entity blockram_512x36
# -- Compiling entity BinarySortTree
# -- Compiling architecture RTL of BinarySortTree
# -- Loading entity BinarySortNode
# -- Compiling package BinarySortTree2Pkg
# -- Loading package BinarySortTree2Pkg
# -- Compiling entity BinarySortNode2
# -- Compiling architecture RTL of BinarySortNode2
# -- Compiling entity BinarySortTree2
# -- Compiling architecture RTL of BinarySortTree2
# -- Loading entity BinarySortNode2
# -- Compiling package mp7_data_types
# -- Loading package std_logic_textio
# -- Compiling package XMLutilities_pkg
# -- Compiling package body XMLutilities_pkg
# -- Loading package XMLutilities_pkg
# -- Compiling package others_pkg
# -- Loading package others_pkg
# -- Loading package XMLutilities_pkg
# -- Loading package mp7_data_types
# -- Compiling entity tb
# -- Compiling architecture behavioral of tb
# -- Loading entity BinarySortTree2
# End time: 12:53:11 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 12:53:12 on Mar 09,2018
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 12:53:12 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0



do {tb_simulate.do}
# End time: 12:53:15 on Mar 09,2018, Elapsed time: 0:00:14
# Errors: 0, Warnings: 9
# vsim -voptargs=""+acc"" -L blk_mem_gen_v8_3_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl 
# Start time: 12:53:15 on Mar 09,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.others_pkg
# Loading work.utilities_pkg(body)
# Loading ieee.std_logic_textio(body)
# Loading work.xmlutilities_pkg(body)
# Loading work.mp7_data_types
# Loading work.binarysorttree2pkg
# Loading work.tb(behavioral)#1
# Loading work.glbl(fast)
# Loading work.binarysorttree2(rtl)#1
# Loading verilog.vl_types(body)
# Loading work.binarysortnode2(rtl)#1
# Loading work.blockram_512x36(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage(fast)
# Loading work.binarysortnode2(rtl)#2
# Loading work.binarysortnode2(rtl)#3
# Loading work.binarysortnode2(rtl)#4
# Loading work.binarysortnode2(rtl)#5
# Loading work.binarysortnode2(rtl)#6
# Loading work.binarysortnode2(rtl)#7
# Loading work.binarysortnode2(rtl)#8
# Loading work.binarysortnode2(rtl)#9
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(0)/BinarySortNode2Instance/SortDataOut.Key(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(1).Key(8).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(1)/BinarySortNode2Instance/SortDataOut.Key(8 downto 7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(2).Key(8 downto 7).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(2)/BinarySortNode2Instance/SortDataOut.Key(8 downto 6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(3).Key(8 downto 6).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(3)/BinarySortNode2Instance/SortDataOut.Key(8 downto 5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(4).Key(8 downto 5).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(4)/BinarySortNode2Instance/SortDataOut.Key(8 downto 4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(5).Key(8 downto 4).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(5)/BinarySortNode2Instance/SortDataOut.Key(8 downto 3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(6).Key(8 downto 3).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(6)/BinarySortNode2Instance/SortDataOut.Key(8 downto 2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(7).Key(8 downto 2).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(7)/BinarySortNode2Instance/SortDataOut.Key(8 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(8).Key(8 downto 1).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(8)/BinarySortNode2Instance/SortDataOut.Key(8 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(9).Key(8 downto 0).
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Block Memory Generator module tb.BinarySortTreeInstance.g1[0].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[1].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[2].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[3].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[4].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[5].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[6].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[7].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[8].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Failure: Duplicate key
#    Time: 499800 ps  Iteration: 0  Process: /tb/BinarySortTreeInstance/g1(8)/BinarySortNode2Instance/line__108 File: ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd
# Break in Process line__108 at ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd line 147
do {tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "msim".
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6a Lib Mapping Utility 2017.03 Mar 16 2017
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying /DataStore/Development/compile_simlib/modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 13:00:34 on Mar 09,2018
# vlog -reportprogress 300 -64 -incr -work xil_defaultlib ../../../top.srcs/sources_1/ip/blockram_512x36/sim/blockram_512x36.v 
# -- Skipping module blockram_512x36
# 
# Top level modules:
# 	blockram_512x36
# End time: 13:00:34 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 13:00:34 on Mar 09,2018
# vcom -reportprogress 300 -64 -93 -work xil_defaultlib ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd ../../../../../cactusupgrades/components/mp7_datapath/firmware/hdl/mp7_data_types.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/xml_utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/packages/others.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package BinarySortTreePkg
# -- Compiling package body BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package utilities_pkg
# -- Compiling entity BinarySortNode
# -- Compiling architecture RTL of BinarySortNode
# -- Loading package vl_types
# -- Loading entity blockram_512x36
# -- Compiling entity BinarySortTree
# -- Compiling architecture RTL of BinarySortTree
# -- Loading entity BinarySortNode
# -- Compiling package BinarySortTree2Pkg
# -- Loading package BinarySortTree2Pkg
# -- Compiling entity BinarySortNode2
# -- Compiling architecture RTL of BinarySortNode2
# -- Compiling entity BinarySortTree2
# -- Compiling architecture RTL of BinarySortTree2
# -- Loading entity BinarySortNode2
# -- Compiling package mp7_data_types
# -- Loading package std_logic_textio
# -- Compiling package XMLutilities_pkg
# -- Compiling package body XMLutilities_pkg
# -- Loading package XMLutilities_pkg
# -- Compiling package others_pkg
# -- Loading package others_pkg
# -- Loading package XMLutilities_pkg
# -- Loading package mp7_data_types
# -- Compiling entity tb
# -- Compiling architecture behavioral of tb
# -- Loading entity BinarySortTree2
# End time: 13:00:35 on Mar 09,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 13:00:35 on Mar 09,2018
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 13:00:35 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do {tb_simulate.do}
# End time: 13:00:37 on Mar 09,2018, Elapsed time: 0:07:22
# Errors: 1, Warnings: 9
# vsim -voptargs=""+acc"" -L blk_mem_gen_v8_3_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl 
# Start time: 13:00:37 on Mar 09,2018
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.others_pkg
# Loading work.utilities_pkg(body)
# Loading ieee.std_logic_textio(body)
# Loading work.xmlutilities_pkg(body)
# Loading work.mp7_data_types
# Loading work.binarysorttree2pkg
# Loading work.tb(behavioral)#1
# Loading work.glbl(fast)
# Loading work.binarysorttree2(rtl)#1
# Loading verilog.vl_types(body)
# Loading work.binarysortnode2(rtl)#1
# Loading work.blockram_512x36(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage(fast)
# Loading work.binarysortnode2(rtl)#2
# Loading work.binarysortnode2(rtl)#3
# Loading work.binarysortnode2(rtl)#4
# Loading work.binarysortnode2(rtl)#5
# Loading work.binarysortnode2(rtl)#6
# Loading work.binarysortnode2(rtl)#7
# Loading work.binarysortnode2(rtl)#8
# Loading work.binarysortnode2(rtl)#9
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(0)/BinarySortNode2Instance/SortDataOut.Key(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(1).Key(8).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(1)/BinarySortNode2Instance/SortDataOut.Key(8 downto 7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(2).Key(8 downto 7).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(2)/BinarySortNode2Instance/SortDataOut.Key(8 downto 6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(3).Key(8 downto 6).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(3)/BinarySortNode2Instance/SortDataOut.Key(8 downto 5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(4).Key(8 downto 5).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(4)/BinarySortNode2Instance/SortDataOut.Key(8 downto 4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(5).Key(8 downto 4).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(5)/BinarySortNode2Instance/SortDataOut.Key(8 downto 3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(6).Key(8 downto 3).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(6)/BinarySortNode2Instance/SortDataOut.Key(8 downto 2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(7).Key(8 downto 2).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(7)/BinarySortNode2Instance/SortDataOut.Key(8 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(8).Key(8 downto 1).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(8)/BinarySortNode2Instance/SortDataOut.Key(8 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(9).Key(8 downto 0).
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Block Memory Generator module tb.BinarySortTreeInstance.g1[0].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[1].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[2].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[3].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[4].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[5].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[6].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[7].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[8].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Failure: Duplicate key
#    Time: 499800 ps  Iteration: 0  Process: /tb/BinarySortTreeInstance/g1(8)/BinarySortNode2Instance/line__108 File: ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd
# Break in Process line__108 at ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd line 147
do {tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "msim".
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6a Lib Mapping Utility 2017.03 Mar 16 2017
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying /DataStore/Development/compile_simlib/modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 16:15:02 on Mar 09,2018
# vlog -reportprogress 300 -64 -incr -work xil_defaultlib ../../../top.srcs/sources_1/ip/blockram_512x36/sim/blockram_512x36.v 
# -- Skipping module blockram_512x36
# 
# Top level modules:
# 	blockram_512x36
# End time: 16:15:02 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 16:15:02 on Mar 09,2018
# vcom -reportprogress 300 -64 -93 -work xil_defaultlib ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd ../../../../../cactusupgrades/components/mp7_datapath/firmware/hdl/mp7_data_types.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/xml_utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/packages/others.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package BinarySortTreePkg
# -- Compiling package body BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package utilities_pkg
# -- Compiling entity BinarySortNode
# -- Compiling architecture RTL of BinarySortNode
# -- Loading package vl_types
# -- Loading entity blockram_512x36
# -- Compiling entity BinarySortTree
# -- Compiling architecture RTL of BinarySortTree
# -- Loading entity BinarySortNode
# -- Compiling package BinarySortTree2Pkg
# -- Loading package BinarySortTree2Pkg
# -- Compiling entity BinarySortNode2
# -- Compiling architecture RTL of BinarySortNode2
# -- Compiling entity BinarySortTree2
# -- Compiling architecture RTL of BinarySortTree2
# -- Loading entity BinarySortNode2
# -- Compiling package mp7_data_types
# -- Loading package std_logic_textio
# -- Compiling package XMLutilities_pkg
# -- Compiling package body XMLutilities_pkg
# -- Loading package XMLutilities_pkg
# -- Compiling package others_pkg
# -- Loading package others_pkg
# -- Loading package XMLutilities_pkg
# -- Loading package mp7_data_types
# -- Compiling entity tb
# -- Compiling architecture behavioral of tb
# -- Loading entity BinarySortTree2
# End time: 16:15:02 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 16:15:03 on Mar 09,2018
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:15:03 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

do {tb_simulate.do}
# End time: 16:15:11 on Mar 09,2018, Elapsed time: 3:14:34
# Errors: 1, Warnings: 9
# vsim -voptargs=""+acc"" -L blk_mem_gen_v8_3_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl 
# Start time: 16:15:11 on Mar 09,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.others_pkg
# Loading work.utilities_pkg(body)
# Loading ieee.std_logic_textio(body)
# Loading work.xmlutilities_pkg(body)
# Loading work.mp7_data_types
# Loading work.binarysorttree2pkg
# Loading work.tb(behavioral)#1
# Loading work.glbl(fast)
# Loading work.binarysorttree2(rtl)#1
# Loading verilog.vl_types(body)
# Loading work.binarysortnode2(rtl)#1
# Loading work.blockram_512x36(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage(fast)
# Loading work.binarysortnode2(rtl)#2
# Loading work.binarysortnode2(rtl)#3
# Loading work.binarysortnode2(rtl)#4
# Loading work.binarysortnode2(rtl)#5
# Loading work.binarysortnode2(rtl)#6
# Loading work.binarysortnode2(rtl)#7
# Loading work.binarysortnode2(rtl)#8
# Loading work.binarysortnode2(rtl)#9
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(0)/BinarySortNode2Instance/SortDataOut.Key(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(1).Key(8).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(1)/BinarySortNode2Instance/SortDataOut.Key(8 downto 7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(2).Key(8 downto 7).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(2)/BinarySortNode2Instance/SortDataOut.Key(8 downto 6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(3).Key(8 downto 6).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(3)/BinarySortNode2Instance/SortDataOut.Key(8 downto 5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(4).Key(8 downto 5).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(4)/BinarySortNode2Instance/SortDataOut.Key(8 downto 4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(5).Key(8 downto 4).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(5)/BinarySortNode2Instance/SortDataOut.Key(8 downto 3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(6).Key(8 downto 3).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(6)/BinarySortNode2Instance/SortDataOut.Key(8 downto 2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(7).Key(8 downto 2).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(7)/BinarySortNode2Instance/SortDataOut.Key(8 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(8).Key(8 downto 1).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(8)/BinarySortNode2Instance/SortDataOut.Key(8 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(9).Key(8 downto 0).
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Block Memory Generator module tb.BinarySortTreeInstance.g1[0].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[1].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[2].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[3].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[4].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[5].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[6].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[7].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[8].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Failure: Duplicate key
#    Time: 499800 ps  Iteration: 0  Process: /tb/BinarySortTreeInstance/g1(8)/BinarySortNode2Instance/line__108 File: ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd
# Break in Process line__108 at ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd line 147
# Causality operation skipped due to absence of debug database file
do {tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "msim".
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6a Lib Mapping Utility 2017.03 Mar 16 2017
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying /DataStore/Development/compile_simlib/modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 16:22:22 on Mar 09,2018
# vlog -reportprogress 300 -64 -incr -work xil_defaultlib ../../../top.srcs/sources_1/ip/blockram_512x36/sim/blockram_512x36.v 
# -- Skipping module blockram_512x36
# 
# Top level modules:
# 	blockram_512x36
# End time: 16:22:22 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 16:22:23 on Mar 09,2018
# vcom -reportprogress 300 -64 -93 -work xil_defaultlib ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd ../../../../../cactusupgrades/components/mp7_datapath/firmware/hdl/mp7_data_types.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/xml_utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/packages/others.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package BinarySortTreePkg
# -- Compiling package body BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package utilities_pkg
# -- Compiling entity BinarySortNode
# -- Compiling architecture RTL of BinarySortNode
# -- Loading package vl_types
# -- Loading entity blockram_512x36
# -- Compiling entity BinarySortTree
# -- Compiling architecture RTL of BinarySortTree
# -- Loading entity BinarySortNode
# -- Compiling package BinarySortTree2Pkg
# -- Loading package BinarySortTree2Pkg
# -- Compiling entity BinarySortNode2
# -- Compiling architecture RTL of BinarySortNode2
# -- Compiling entity BinarySortTree2
# -- Compiling architecture RTL of BinarySortTree2
# -- Loading entity BinarySortNode2
# -- Compiling package mp7_data_types
# -- Loading package std_logic_textio
# -- Compiling package XMLutilities_pkg
# -- Compiling package body XMLutilities_pkg
# -- Loading package XMLutilities_pkg
# -- Compiling package others_pkg
# -- Loading package others_pkg
# -- Loading package XMLutilities_pkg
# -- Loading package mp7_data_types
# -- Compiling entity tb
# -- Compiling architecture behavioral of tb
# -- Loading entity BinarySortTree2
# End time: 16:22:23 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 16:22:24 on Mar 09,2018
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:22:24 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do {tb_simulate.do}
# End time: 16:22:41 on Mar 09,2018, Elapsed time: 0:07:30
# Errors: 1, Warnings: 10
# vsim -voptargs=""+acc"" -L blk_mem_gen_v8_3_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl 
# Start time: 16:22:41 on Mar 09,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.others_pkg
# Loading work.utilities_pkg(body)
# Loading ieee.std_logic_textio(body)
# Loading work.xmlutilities_pkg(body)
# Loading work.mp7_data_types
# Loading work.binarysorttree2pkg
# Loading work.tb(behavioral)#1
# Loading work.glbl(fast)
# Loading work.binarysorttree2(rtl)#1
# Loading verilog.vl_types(body)
# Loading work.binarysortnode2(rtl)#1
# Loading work.blockram_512x36(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage(fast)
# Loading work.binarysortnode2(rtl)#2
# Loading work.binarysortnode2(rtl)#3
# Loading work.binarysortnode2(rtl)#4
# Loading work.binarysortnode2(rtl)#5
# Loading work.binarysortnode2(rtl)#6
# Loading work.binarysortnode2(rtl)#7
# Loading work.binarysortnode2(rtl)#8
# Loading work.binarysortnode2(rtl)#9
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(0)/BinarySortNode2Instance/SortDataOut.Key(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(1).Key(8).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(1)/BinarySortNode2Instance/SortDataOut.Key(8 downto 7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(2).Key(8 downto 7).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(2)/BinarySortNode2Instance/SortDataOut.Key(8 downto 6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(3).Key(8 downto 6).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(3)/BinarySortNode2Instance/SortDataOut.Key(8 downto 5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(4).Key(8 downto 5).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(4)/BinarySortNode2Instance/SortDataOut.Key(8 downto 4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(5).Key(8 downto 4).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(5)/BinarySortNode2Instance/SortDataOut.Key(8 downto 3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(6).Key(8 downto 3).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(6)/BinarySortNode2Instance/SortDataOut.Key(8 downto 2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(7).Key(8 downto 2).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(7)/BinarySortNode2Instance/SortDataOut.Key(8 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(8).Key(8 downto 1).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(8)/BinarySortNode2Instance/SortDataOut.Key(8 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(9).Key(8 downto 0).
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Block Memory Generator module tb.BinarySortTreeInstance.g1[0].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[1].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[2].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[3].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[4].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[5].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[6].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[7].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[8].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
do {tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "msim".
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6a Lib Mapping Utility 2017.03 Mar 16 2017
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying /DataStore/Development/compile_simlib/modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 16:23:34 on Mar 09,2018
# vlog -reportprogress 300 -64 -incr -work xil_defaultlib ../../../top.srcs/sources_1/ip/blockram_512x36/sim/blockram_512x36.v 
# -- Skipping module blockram_512x36
# 
# Top level modules:
# 	blockram_512x36
# End time: 16:23:34 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 16:23:34 on Mar 09,2018
# vcom -reportprogress 300 -64 -93 -work xil_defaultlib ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd ../../../../../cactusupgrades/components/mp7_datapath/firmware/hdl/mp7_data_types.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/xml_utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/packages/others.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package BinarySortTreePkg
# -- Compiling package body BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package utilities_pkg
# -- Compiling entity BinarySortNode
# -- Compiling architecture RTL of BinarySortNode
# -- Loading package vl_types
# -- Loading entity blockram_512x36
# -- Compiling entity BinarySortTree
# -- Compiling architecture RTL of BinarySortTree
# -- Loading entity BinarySortNode
# -- Compiling package BinarySortTree2Pkg
# -- Loading package BinarySortTree2Pkg
# -- Compiling entity BinarySortNode2
# -- Compiling architecture RTL of BinarySortNode2
# -- Compiling entity BinarySortTree2
# -- Compiling architecture RTL of BinarySortTree2
# -- Loading entity BinarySortNode2
# -- Compiling package mp7_data_types
# -- Loading package std_logic_textio
# -- Compiling package XMLutilities_pkg
# -- Compiling package body XMLutilities_pkg
# -- Loading package XMLutilities_pkg
# -- Compiling package others_pkg
# -- Loading package others_pkg
# -- Loading package XMLutilities_pkg
# -- Loading package mp7_data_types
# -- Compiling entity tb
# -- Compiling architecture behavioral of tb
# -- Loading entity BinarySortTree2
# End time: 16:23:34 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 16:23:35 on Mar 09,2018
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:23:35 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do {tb_simulate.do}
# End time: 16:23:42 on Mar 09,2018, Elapsed time: 0:01:01
# Errors: 0, Warnings: 9
# vsim -voptargs=""+acc"" -L blk_mem_gen_v8_3_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl 
# Start time: 16:23:42 on Mar 09,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.others_pkg
# Loading work.utilities_pkg(body)
# Loading ieee.std_logic_textio(body)
# Loading work.xmlutilities_pkg(body)
# Loading work.mp7_data_types
# Loading work.binarysorttree2pkg
# Loading work.tb(behavioral)#1
# Loading work.glbl(fast)
# Loading work.binarysorttree2(rtl)#1
# Loading verilog.vl_types(body)
# Loading work.binarysortnode2(rtl)#1
# Loading work.blockram_512x36(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage(fast)
# Loading work.binarysortnode2(rtl)#2
# Loading work.binarysortnode2(rtl)#3
# Loading work.binarysortnode2(rtl)#4
# Loading work.binarysortnode2(rtl)#5
# Loading work.binarysortnode2(rtl)#6
# Loading work.binarysortnode2(rtl)#7
# Loading work.binarysortnode2(rtl)#8
# Loading work.binarysortnode2(rtl)#9
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(0)/BinarySortNode2Instance/SortDataOut.Key(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(1).Key(8).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(1)/BinarySortNode2Instance/SortDataOut.Key(8 downto 7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(2).Key(8 downto 7).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(2)/BinarySortNode2Instance/SortDataOut.Key(8 downto 6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(3).Key(8 downto 6).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(3)/BinarySortNode2Instance/SortDataOut.Key(8 downto 5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(4).Key(8 downto 5).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(4)/BinarySortNode2Instance/SortDataOut.Key(8 downto 4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(5).Key(8 downto 4).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(5)/BinarySortNode2Instance/SortDataOut.Key(8 downto 3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(6).Key(8 downto 3).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(6)/BinarySortNode2Instance/SortDataOut.Key(8 downto 2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(7).Key(8 downto 2).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(7)/BinarySortNode2Instance/SortDataOut.Key(8 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(8).Key(8 downto 1).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(8)/BinarySortNode2Instance/SortDataOut.Key(8 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(9).Key(8 downto 0).
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Block Memory Generator module tb.BinarySortTreeInstance.g1[0].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[1].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[2].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[3].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[4].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[5].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[6].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[7].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[8].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
do {tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "msim".
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6a Lib Mapping Utility 2017.03 Mar 16 2017
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying /DataStore/Development/compile_simlib/modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 16:41:17 on Mar 09,2018
# vlog -reportprogress 300 -64 -incr -work xil_defaultlib ../../../top.srcs/sources_1/ip/blockram_512x36/sim/blockram_512x36.v 
# -- Skipping module blockram_512x36
# 
# Top level modules:
# 	blockram_512x36
# End time: 16:41:17 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 16:41:17 on Mar 09,2018
# vcom -reportprogress 300 -64 -93 -work xil_defaultlib ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd ../../../../../cactusupgrades/components/mp7_datapath/firmware/hdl/mp7_data_types.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/xml_utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/packages/others.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package BinarySortTreePkg
# -- Compiling package body BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package utilities_pkg
# -- Compiling entity BinarySortNode
# -- Compiling architecture RTL of BinarySortNode
# -- Loading package vl_types
# -- Loading entity blockram_512x36
# -- Compiling entity BinarySortTree
# -- Compiling architecture RTL of BinarySortTree
# -- Loading entity BinarySortNode
# -- Compiling package BinarySortTree2Pkg
# -- Loading package BinarySortTree2Pkg
# -- Compiling entity BinarySortNode2
# -- Compiling architecture RTL of BinarySortNode2
# -- Compiling entity BinarySortTree2
# -- Compiling architecture RTL of BinarySortTree2
# -- Loading entity BinarySortNode2
# -- Compiling package mp7_data_types
# -- Loading package std_logic_textio
# -- Compiling package XMLutilities_pkg
# -- Compiling package body XMLutilities_pkg
# -- Loading package XMLutilities_pkg
# -- Compiling package others_pkg
# -- Loading package others_pkg
# -- Loading package XMLutilities_pkg
# -- Loading package mp7_data_types
# -- Compiling entity tb
# -- Compiling architecture behavioral of tb
# -- Loading entity BinarySortTree2
# End time: 16:41:17 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 16:41:18 on Mar 09,2018
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:41:18 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do {tb_simulate.do}
# End time: 16:41:24 on Mar 09,2018, Elapsed time: 0:17:42
# Errors: 0, Warnings: 9
# vsim -voptargs=""+acc"" -L blk_mem_gen_v8_3_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl 
# Start time: 16:41:24 on Mar 09,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.others_pkg
# Loading work.utilities_pkg(body)
# Loading ieee.std_logic_textio(body)
# Loading work.xmlutilities_pkg(body)
# Loading work.mp7_data_types
# Loading work.binarysorttree2pkg
# Loading work.tb(behavioral)#1
# Loading work.glbl(fast)
# Loading work.binarysorttree2(rtl)#1
# Loading verilog.vl_types(body)
# Loading work.binarysortnode2(rtl)#1
# Loading work.blockram_512x36(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage(fast)
# Loading work.binarysortnode2(rtl)#2
# Loading work.binarysortnode2(rtl)#3
# Loading work.binarysortnode2(rtl)#4
# Loading work.binarysortnode2(rtl)#5
# Loading work.binarysortnode2(rtl)#6
# Loading work.binarysortnode2(rtl)#7
# Loading work.binarysortnode2(rtl)#8
# Loading work.binarysortnode2(rtl)#9
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(0)/BinarySortNode2Instance/SortDataOut.Key(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(1).Key(8).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(1)/BinarySortNode2Instance/SortDataOut.Key(8 downto 7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(2).Key(8 downto 7).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(2)/BinarySortNode2Instance/SortDataOut.Key(8 downto 6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(3).Key(8 downto 6).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(3)/BinarySortNode2Instance/SortDataOut.Key(8 downto 5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(4).Key(8 downto 5).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(4)/BinarySortNode2Instance/SortDataOut.Key(8 downto 4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(5).Key(8 downto 4).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(5)/BinarySortNode2Instance/SortDataOut.Key(8 downto 3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(6).Key(8 downto 3).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(6)/BinarySortNode2Instance/SortDataOut.Key(8 downto 2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(7).Key(8 downto 2).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(7)/BinarySortNode2Instance/SortDataOut.Key(8 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(8).Key(8 downto 1).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(8)/BinarySortNode2Instance/SortDataOut.Key(8 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(9).Key(8 downto 0).
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Block Memory Generator module tb.BinarySortTreeInstance.g1[0].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[1].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[2].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[3].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[4].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[5].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[6].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[7].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[8].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
do {tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "msim".
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6a Lib Mapping Utility 2017.03 Mar 16 2017
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying /DataStore/Development/compile_simlib/modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 16:44:09 on Mar 09,2018
# vlog -reportprogress 300 -64 -incr -work xil_defaultlib ../../../top.srcs/sources_1/ip/blockram_512x36/sim/blockram_512x36.v 
# -- Skipping module blockram_512x36
# 
# Top level modules:
# 	blockram_512x36
# End time: 16:44:09 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 16:44:09 on Mar 09,2018
# vcom -reportprogress 300 -64 -93 -work xil_defaultlib ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd ../../../../../cactusupgrades/components/mp7_datapath/firmware/hdl/mp7_data_types.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/xml_utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/packages/others.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package utilities_pkg
# -- Compiling package body utilities_pkg
# -- Loading package utilities_pkg
# -- Compiling package BinarySortTreePkg
# -- Compiling package body BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package BinarySortTreePkg
# -- Loading package utilities_pkg
# -- Compiling entity BinarySortNode
# -- Compiling architecture RTL of BinarySortNode
# -- Loading package vl_types
# -- Loading entity blockram_512x36
# -- Compiling entity BinarySortTree
# -- Compiling architecture RTL of BinarySortTree
# -- Loading entity BinarySortNode
# -- Compiling package BinarySortTree2Pkg
# -- Loading package BinarySortTree2Pkg
# -- Compiling entity BinarySortNode2
# -- Compiling architecture RTL of BinarySortNode2
# -- Compiling entity BinarySortTree2
# -- Compiling architecture RTL of BinarySortTree2
# -- Loading entity BinarySortNode2
# -- Compiling package mp7_data_types
# -- Loading package std_logic_textio
# -- Compiling package XMLutilities_pkg
# -- Compiling package body XMLutilities_pkg
# -- Loading package XMLutilities_pkg
# -- Compiling package others_pkg
# -- Loading package others_pkg
# -- Loading package XMLutilities_pkg
# -- Loading package mp7_data_types
# -- Compiling entity tb
# -- Compiling architecture behavioral of tb
# -- Loading entity BinarySortTree2
# End time: 16:44:09 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 16:44:10 on Mar 09,2018
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:44:10 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do {tb_simulate.do}
# End time: 16:44:17 on Mar 09,2018, Elapsed time: 0:02:53
# Errors: 0, Warnings: 9
# vsim -voptargs=""+acc"" -L blk_mem_gen_v8_3_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl 
# Start time: 16:44:17 on Mar 09,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.others_pkg
# Loading work.utilities_pkg(body)
# Loading ieee.std_logic_textio(body)
# Loading work.xmlutilities_pkg(body)
# Loading work.mp7_data_types
# Loading work.binarysorttree2pkg
# Loading work.tb(behavioral)#1
# Loading work.glbl(fast)
# Loading work.binarysorttree2(rtl)#1
# Loading verilog.vl_types(body)
# Loading work.binarysortnode2(rtl)#1
# Loading work.blockram_512x36(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(fast)
# Loading blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage(fast)
# Loading work.binarysortnode2(rtl)#2
# Loading work.binarysortnode2(rtl)#3
# Loading work.binarysortnode2(rtl)#4
# Loading work.binarysortnode2(rtl)#5
# Loading work.binarysortnode2(rtl)#6
# Loading work.binarysortnode2(rtl)#7
# Loading work.binarysortnode2(rtl)#8
# Loading work.binarysortnode2(rtl)#9
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(0)/BinarySortNode2Instance/SortDataOut.Key(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(1).Key(8).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(1)/BinarySortNode2Instance/SortDataOut.Key(8 downto 7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(2).Key(8 downto 7).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(2)/BinarySortNode2Instance/SortDataOut.Key(8 downto 6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(3).Key(8 downto 6).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(3)/BinarySortNode2Instance/SortDataOut.Key(8 downto 5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(4).Key(8 downto 5).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(4)/BinarySortNode2Instance/SortDataOut.Key(8 downto 4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(5).Key(8 downto 4).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(5)/BinarySortNode2Instance/SortDataOut.Key(8 downto 3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(6).Key(8 downto 3).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(6)/BinarySortNode2Instance/SortDataOut.Key(8 downto 2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(7).Key(8 downto 2).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(7)/BinarySortNode2Instance/SortDataOut.Key(8 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(8).Key(8 downto 1).
# ** Warning: (vsim-8684) No drivers exist on out port /tb/BinarySortTreeInstance/g1(8)/BinarySortNode2Instance/SortDataOut.Key(8 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/BinarySortTreeInstance/lSortData(9).Key(8 downto 0).
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Block Memory Generator module tb.BinarySortTreeInstance.g1[0].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[1].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[2].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[3].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[4].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[5].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[6].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[7].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.BinarySortTreeInstance.g1[8].BinarySortNode2Instance.blockram_512x36_instance.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
