Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jun 22 22:59:03 2020
| Host         : M3ENGINEERING running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fpga_serial_acl_tester_timing_summary_routed.rpt -pb fpga_serial_acl_tester_timing_summary_routed.pb -rpx fpga_serial_acl_tester_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_serial_acl_tester
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.602        0.000                      0                 2222        0.038        0.000                      0                 2222        3.000        0.000                       0                   876  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)           Period(ns)      Frequency(MHz)
-----                  ------------           ----------      --------------
sys_clk_pin            {0.000 5.000}          10.000          100.000         
  s_clk_20mhz          {0.000 25.000}         50.000          20.000          
    genclk5mhz         {0.000 100.000}        200.000         5.000           
    genclk625khz       {0.000 800.000}        1600.000        0.625           
  s_clk_7_37mhz        {0.000 67.820}         135.640         7.372           
  s_clk_clkfbout       {0.000 25.000}         50.000          20.000          
wiz_20mhz_virt_in      {0.000 25.000}         50.000          20.000          
wiz_20mhz_virt_out     {0.000 25.000}         50.000          20.000          
wiz_7_373mhz_virt_in   {0.000 67.820}         135.640         7.372           
wiz_7_373mhz_virt_out  {0.000 67.820}         135.640         7.372           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                         3.000        0.000                       0                     1  
  s_clk_20mhz          28.243        0.000                      0                 2073        0.038        0.000                      0                 2073       24.500        0.000                       0                   808  
  s_clk_7_37mhz       130.835        0.000                      0                  122        0.185        0.000                      0                  122       67.320        0.000                       0                    65  
  s_clk_clkfbout                                                                                                                                                   48.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
genclk5mhz             s_clk_20mhz                 47.351        0.000                      0                    2        0.319        0.000                      0                    2  
genclk625khz           s_clk_20mhz                 47.839        0.000                      0                    2        0.264        0.000                      0                    2  
wiz_20mhz_virt_in      s_clk_20mhz                 29.922        0.000                      0                    5        0.555        0.000                      0                    5  
s_clk_20mhz            wiz_20mhz_virt_out           6.602        0.000                      0                   18       32.963        0.000                      0                   18  
s_clk_7_37mhz          wiz_7_373mhz_virt_out       40.370        0.000                      0                    1       84.914        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  s_clk_20mhz        s_clk_20mhz             41.827        0.000                      0                    3        1.234        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_20mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       28.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.243ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.533ns  (logic 7.825ns (36.339%)  route 13.708ns (63.661%))
  Logic Levels:           26  (CARRY4=9 LUT1=1 LUT3=1 LUT4=4 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.766ns = ( 55.766 - 50.000 ) 
    Source Clock Delay      (SCD):    6.120ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.553     6.120    s_clk_20mhz_BUFG
    SLICE_X29Y50         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.456     6.576 f  s_hex_3axis_temp_measurements_display_reg[56]/Q
                         net (fo=18, routed)          1.157     7.733    s_txt_xaxis_s16[0]
    SLICE_X33Y59         LUT1 (Prop_lut1_I0_O)        0.124     7.857 r  u_pmod_cls_custom_driver_i_258/O
                         net (fo=1, routed)           0.195     8.052    u_pmod_cls_custom_driver_i_258_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.632 r  u_pmod_cls_custom_driver_i_103/CO[3]
                         net (fo=1, routed)           0.000     8.632    u_pmod_cls_custom_driver_i_103_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.966 r  u_pmod_cls_custom_driver_i_491/O[1]
                         net (fo=10, routed)          0.839     9.805    s_txt_xaxis_u160[6]
    SLICE_X35Y60         LUT5 (Prop_lut5_I1_O)        0.303    10.108 r  u_pmod_cls_custom_driver_i_1334/O
                         net (fo=1, routed)           0.000    10.108    u_pmod_cls_custom_driver_i_1334_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.658 r  u_pmod_cls_custom_driver_i_948/CO[3]
                         net (fo=1, routed)           0.000    10.658    u_pmod_cls_custom_driver_i_948_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.880 r  u_pmod_cls_custom_driver_i_517/O[0]
                         net (fo=3, routed)           1.010    11.890    u_pmod_cls_custom_driver_i_517_n_7
    SLICE_X37Y61         LUT5 (Prop_lut5_I4_O)        0.327    12.217 f  u_pmod_cls_custom_driver_i_947/O
                         net (fo=2, routed)           0.608    12.826    u_pmod_cls_custom_driver_i_947_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I1_O)        0.332    13.158 r  u_pmod_cls_custom_driver_i_508/O
                         net (fo=2, routed)           0.415    13.572    u_pmod_cls_custom_driver_i_508_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I0_O)        0.124    13.696 r  u_pmod_cls_custom_driver_i_512/O
                         net (fo=1, routed)           0.000    13.696    u_pmod_cls_custom_driver_i_512_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.097 r  u_pmod_cls_custom_driver_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.097    u_pmod_cls_custom_driver_i_218_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.410 r  u_pmod_cls_custom_driver_i_90/O[3]
                         net (fo=16, routed)          1.477    15.888    u_pmod_cls_custom_driver_i_90_n_4
    SLICE_X37Y64         LUT3 (Prop_lut3_I0_O)        0.332    16.220 r  u_pmod_cls_custom_driver_i_545/O
                         net (fo=2, routed)           0.645    16.865    u_pmod_cls_custom_driver_i_545_n_0
    SLICE_X37Y65         LUT4 (Prop_lut4_I3_O)        0.332    17.197 r  u_pmod_cls_custom_driver_i_549/O
                         net (fo=1, routed)           0.000    17.197    u_pmod_cls_custom_driver_i_549_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.729 r  u_pmod_cls_custom_driver_i_232/CO[3]
                         net (fo=1, routed)           0.000    17.729    u_pmod_cls_custom_driver_i_232_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.951 r  u_pmod_cls_custom_driver_i_93/O[0]
                         net (fo=3, routed)           0.483    18.434    u_pmod_cls_custom_driver_i_93_n_7
    SLICE_X33Y65         LUT4 (Prop_lut4_I0_O)        0.299    18.733 r  u_pmod_cls_custom_driver_i_229/O
                         net (fo=1, routed)           0.617    19.350    u_pmod_cls_custom_driver_i_229_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    19.838 f  u_pmod_cls_custom_driver_i_92/CO[1]
                         net (fo=4, routed)           0.891    20.729    u_pmod_cls_custom_driver_i_92_n_2
    SLICE_X35Y66         LUT4 (Prop_lut4_I0_O)        0.360    21.089 r  u_pmod_cls_custom_driver_i_91/O
                         net (fo=7, routed)           0.486    21.575    u_pmod_cls_custom_driver_i_91_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I4_O)        0.326    21.901 r  u_pmod_cls_custom_driver_i_937/O
                         net (fo=5, routed)           0.443    22.344    u_pmod_cls_custom_driver_i_937_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I4_O)        0.124    22.468 r  u_pmod_cls_custom_driver_i_504/O
                         net (fo=1, routed)           0.667    23.135    u_pmod_cls_custom_driver_i_504_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I0_O)        0.124    23.259 f  u_pmod_cls_custom_driver_i_216/O
                         net (fo=4, routed)           0.676    23.935    u_pmod_cls_custom_driver_i_216_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I3_O)        0.124    24.059 r  u_pmod_cls_custom_driver_i_211/O
                         net (fo=4, routed)           0.618    24.677    u_pmod_cls_custom_driver_i_211_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I4_O)        0.124    24.801 r  u_pmod_cls_custom_driver_i_88/O
                         net (fo=2, routed)           0.830    25.631    u_pmod_cls_custom_driver_i_88_n_0
    SLICE_X36Y67         LUT5 (Prop_lut5_I0_O)        0.124    25.755 r  u_pmod_cls_custom_driver_i_89/O
                         net (fo=2, routed)           0.569    26.324    u_pmod_cls_custom_driver_i_89_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I1_O)        0.124    26.448 r  u_pmod_cls_custom_driver_i_11/O
                         net (fo=1, routed)           1.082    27.530    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line1[89]
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.124    27.654 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[89]_i_1/O
                         net (fo=1, routed)           0.000    27.654    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[89]
    SLICE_X9Y65          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.431    55.766    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X9Y65          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[89]/C
                         clock pessimism              0.311    56.077    
                         clock uncertainty           -0.210    55.868    
    SLICE_X9Y65          FDRE (Setup_fdre_C_D)        0.029    55.897    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[89]
  -------------------------------------------------------------------
                         required time                         55.897    
                         arrival time                         -27.654    
  -------------------------------------------------------------------
                         slack                                 28.243    

Slack (MET) :             28.307ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.359ns  (logic 7.794ns (36.490%)  route 13.565ns (63.510%))
  Logic Levels:           26  (CARRY4=10 LUT1=1 LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.771ns = ( 55.771 - 50.000 ) 
    Source Clock Delay      (SCD):    6.206ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.638     6.206    s_clk_20mhz_BUFG
    SLICE_X5Y49          FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.456     6.662 f  s_hex_3axis_temp_measurements_display_reg[8]/Q
                         net (fo=18, routed)          0.594     7.255    s_txt_temp_s16[0]
    SLICE_X9Y50          LUT1 (Prop_lut1_I0_O)        0.124     7.379 r  u_pmod_cls_custom_driver_i_448/O
                         net (fo=1, routed)           0.189     7.569    u_pmod_cls_custom_driver_i_448_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.164 r  u_pmod_cls_custom_driver_i_188/CO[3]
                         net (fo=1, routed)           0.000     8.164    u_pmod_cls_custom_driver_i_188_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.487 r  u_pmod_cls_custom_driver_i_825/O[1]
                         net (fo=11, routed)          1.539    10.025    s_txt_temp_u160[6]
    SLICE_X6Y53          LUT5 (Prop_lut5_I1_O)        0.306    10.331 r  u_pmod_cls_custom_driver_i_1478/O
                         net (fo=1, routed)           0.000    10.331    u_pmod_cls_custom_driver_i_1478_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.864 r  u_pmod_cls_custom_driver_i_1251/CO[3]
                         net (fo=1, routed)           0.000    10.864    u_pmod_cls_custom_driver_i_1251_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.083 r  u_pmod_cls_custom_driver_i_850/O[0]
                         net (fo=3, routed)           0.983    12.066    u_pmod_cls_custom_driver_i_850_n_7
    SLICE_X6Y50          LUT5 (Prop_lut5_I4_O)        0.295    12.361 f  u_pmod_cls_custom_driver_i_1250/O
                         net (fo=2, routed)           0.683    13.044    u_pmod_cls_custom_driver_i_1250_n_0
    SLICE_X6Y50          LUT5 (Prop_lut5_I1_O)        0.124    13.168 r  u_pmod_cls_custom_driver_i_841/O
                         net (fo=2, routed)           0.622    13.790    u_pmod_cls_custom_driver_i_841_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.175 r  u_pmod_cls_custom_driver_i_411/CO[3]
                         net (fo=1, routed)           0.000    14.175    u_pmod_cls_custom_driver_i_411_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  u_pmod_cls_custom_driver_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.289    u_pmod_cls_custom_driver_i_171_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.623 f  u_pmod_cls_custom_driver_i_403/O[1]
                         net (fo=13, routed)          1.118    15.740    u_pmod_cls_custom_driver_i_403_n_6
    SLICE_X3Y54          LUT3 (Prop_lut3_I1_O)        0.328    16.068 r  u_pmod_cls_custom_driver_i_878/O
                         net (fo=2, routed)           0.447    16.516    u_pmod_cls_custom_driver_i_878_n_0
    SLICE_X3Y55          LUT4 (Prop_lut4_I3_O)        0.332    16.848 r  u_pmod_cls_custom_driver_i_882/O
                         net (fo=1, routed)           0.000    16.848    u_pmod_cls_custom_driver_i_882_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.380 r  u_pmod_cls_custom_driver_i_425/CO[3]
                         net (fo=1, routed)           0.000    17.380    u_pmod_cls_custom_driver_i_425_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.602 r  u_pmod_cls_custom_driver_i_174/O[0]
                         net (fo=3, routed)           0.599    18.201    u_pmod_cls_custom_driver_i_174_n_7
    SLICE_X1Y56          LUT4 (Prop_lut4_I0_O)        0.299    18.500 r  u_pmod_cls_custom_driver_i_422/O
                         net (fo=1, routed)           0.534    19.034    u_pmod_cls_custom_driver_i_422_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    19.499 f  u_pmod_cls_custom_driver_i_173/CO[1]
                         net (fo=5, routed)           1.162    20.661    u_pmod_cls_custom_driver_i_173_n_2
    SLICE_X2Y56          LUT4 (Prop_lut4_I0_O)        0.355    21.016 r  u_pmod_cls_custom_driver_i_172/O
                         net (fo=6, routed)           0.195    21.211    u_pmod_cls_custom_driver_i_172_n_0
    SLICE_X2Y56          LUT6 (Prop_lut6_I0_O)        0.328    21.539 r  u_pmod_cls_custom_driver_i_1239/O
                         net (fo=5, routed)           0.549    22.088    u_pmod_cls_custom_driver_i_1239_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I2_O)        0.124    22.212 r  u_pmod_cls_custom_driver_i_836/O
                         net (fo=1, routed)           0.876    23.088    u_pmod_cls_custom_driver_i_836_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I0_O)        0.124    23.212 r  u_pmod_cls_custom_driver_i_408/O
                         net (fo=3, routed)           0.599    23.811    u_pmod_cls_custom_driver_i_408_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I2_O)        0.124    23.935 r  u_pmod_cls_custom_driver_i_410/O
                         net (fo=4, routed)           0.474    24.409    u_pmod_cls_custom_driver_i_410_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I5_O)        0.124    24.533 r  u_pmod_cls_custom_driver_i_402/O
                         net (fo=1, routed)           0.955    25.489    u_pmod_cls_custom_driver_i_402_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I0_O)        0.124    25.613 r  u_pmod_cls_custom_driver_i_166/O
                         net (fo=1, routed)           1.021    26.634    u_pmod_cls_custom_driver_i_166_n_0
    SLICE_X8Y58          LUT2 (Prop_lut2_I1_O)        0.150    26.784 r  u_pmod_cls_custom_driver_i_60/O
                         net (fo=1, routed)           0.426    27.210    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line2[43]
    SLICE_X8Y58          LUT4 (Prop_lut4_I1_O)        0.355    27.565 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[43]_i_1/O
                         net (fo=1, routed)           0.000    27.565    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[43]
    SLICE_X8Y58          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.436    55.771    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X8Y58          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[43]/C
                         clock pessimism              0.232    56.003    
                         clock uncertainty           -0.210    55.794    
    SLICE_X8Y58          FDRE (Setup_fdre_C_D)        0.079    55.873    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[43]
  -------------------------------------------------------------------
                         required time                         55.873    
                         arrival time                         -27.565    
  -------------------------------------------------------------------
                         slack                                 28.307    

Slack (MET) :             28.328ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.451ns  (logic 7.825ns (36.479%)  route 13.626ns (63.521%))
  Logic Levels:           26  (CARRY4=9 LUT1=1 LUT3=1 LUT4=4 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.768ns = ( 55.768 - 50.000 ) 
    Source Clock Delay      (SCD):    6.120ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.553     6.120    s_clk_20mhz_BUFG
    SLICE_X29Y50         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.456     6.576 f  s_hex_3axis_temp_measurements_display_reg[56]/Q
                         net (fo=18, routed)          1.157     7.733    s_txt_xaxis_s16[0]
    SLICE_X33Y59         LUT1 (Prop_lut1_I0_O)        0.124     7.857 r  u_pmod_cls_custom_driver_i_258/O
                         net (fo=1, routed)           0.195     8.052    u_pmod_cls_custom_driver_i_258_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.632 r  u_pmod_cls_custom_driver_i_103/CO[3]
                         net (fo=1, routed)           0.000     8.632    u_pmod_cls_custom_driver_i_103_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.966 r  u_pmod_cls_custom_driver_i_491/O[1]
                         net (fo=10, routed)          0.839     9.805    s_txt_xaxis_u160[6]
    SLICE_X35Y60         LUT5 (Prop_lut5_I1_O)        0.303    10.108 r  u_pmod_cls_custom_driver_i_1334/O
                         net (fo=1, routed)           0.000    10.108    u_pmod_cls_custom_driver_i_1334_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.658 r  u_pmod_cls_custom_driver_i_948/CO[3]
                         net (fo=1, routed)           0.000    10.658    u_pmod_cls_custom_driver_i_948_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.880 r  u_pmod_cls_custom_driver_i_517/O[0]
                         net (fo=3, routed)           1.010    11.890    u_pmod_cls_custom_driver_i_517_n_7
    SLICE_X37Y61         LUT5 (Prop_lut5_I4_O)        0.327    12.217 f  u_pmod_cls_custom_driver_i_947/O
                         net (fo=2, routed)           0.608    12.826    u_pmod_cls_custom_driver_i_947_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I1_O)        0.332    13.158 r  u_pmod_cls_custom_driver_i_508/O
                         net (fo=2, routed)           0.415    13.572    u_pmod_cls_custom_driver_i_508_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I0_O)        0.124    13.696 r  u_pmod_cls_custom_driver_i_512/O
                         net (fo=1, routed)           0.000    13.696    u_pmod_cls_custom_driver_i_512_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.097 r  u_pmod_cls_custom_driver_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.097    u_pmod_cls_custom_driver_i_218_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.410 r  u_pmod_cls_custom_driver_i_90/O[3]
                         net (fo=16, routed)          1.477    15.888    u_pmod_cls_custom_driver_i_90_n_4
    SLICE_X37Y64         LUT3 (Prop_lut3_I0_O)        0.332    16.220 r  u_pmod_cls_custom_driver_i_545/O
                         net (fo=2, routed)           0.645    16.865    u_pmod_cls_custom_driver_i_545_n_0
    SLICE_X37Y65         LUT4 (Prop_lut4_I3_O)        0.332    17.197 r  u_pmod_cls_custom_driver_i_549/O
                         net (fo=1, routed)           0.000    17.197    u_pmod_cls_custom_driver_i_549_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.729 r  u_pmod_cls_custom_driver_i_232/CO[3]
                         net (fo=1, routed)           0.000    17.729    u_pmod_cls_custom_driver_i_232_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.951 r  u_pmod_cls_custom_driver_i_93/O[0]
                         net (fo=3, routed)           0.483    18.434    u_pmod_cls_custom_driver_i_93_n_7
    SLICE_X33Y65         LUT4 (Prop_lut4_I0_O)        0.299    18.733 r  u_pmod_cls_custom_driver_i_229/O
                         net (fo=1, routed)           0.617    19.350    u_pmod_cls_custom_driver_i_229_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    19.838 f  u_pmod_cls_custom_driver_i_92/CO[1]
                         net (fo=4, routed)           0.891    20.729    u_pmod_cls_custom_driver_i_92_n_2
    SLICE_X35Y66         LUT4 (Prop_lut4_I0_O)        0.360    21.089 r  u_pmod_cls_custom_driver_i_91/O
                         net (fo=7, routed)           0.486    21.575    u_pmod_cls_custom_driver_i_91_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I4_O)        0.326    21.901 r  u_pmod_cls_custom_driver_i_937/O
                         net (fo=5, routed)           0.443    22.344    u_pmod_cls_custom_driver_i_937_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I4_O)        0.124    22.468 r  u_pmod_cls_custom_driver_i_504/O
                         net (fo=1, routed)           0.667    23.135    u_pmod_cls_custom_driver_i_504_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I0_O)        0.124    23.259 f  u_pmod_cls_custom_driver_i_216/O
                         net (fo=4, routed)           0.676    23.935    u_pmod_cls_custom_driver_i_216_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I3_O)        0.124    24.059 r  u_pmod_cls_custom_driver_i_211/O
                         net (fo=4, routed)           0.618    24.677    u_pmod_cls_custom_driver_i_211_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I4_O)        0.124    24.801 r  u_pmod_cls_custom_driver_i_88/O
                         net (fo=2, routed)           0.830    25.631    u_pmod_cls_custom_driver_i_88_n_0
    SLICE_X36Y67         LUT5 (Prop_lut5_I0_O)        0.124    25.755 r  u_pmod_cls_custom_driver_i_89/O
                         net (fo=2, routed)           0.292    26.046    u_pmod_cls_custom_driver_i_89_n_0
    SLICE_X36Y67         LUT5 (Prop_lut5_I1_O)        0.124    26.170 r  u_pmod_cls_custom_driver_i_10/O
                         net (fo=1, routed)           1.277    27.447    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line1[90]
    SLICE_X11Y64         LUT4 (Prop_lut4_I0_O)        0.124    27.571 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[90]_i_1/O
                         net (fo=1, routed)           0.000    27.571    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[90]
    SLICE_X11Y64         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.433    55.768    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X11Y64         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[90]/C
                         clock pessimism              0.311    56.079    
                         clock uncertainty           -0.210    55.870    
    SLICE_X11Y64         FDRE (Setup_fdre_C_D)        0.029    55.899    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[90]
  -------------------------------------------------------------------
                         required time                         55.899    
                         arrival time                         -27.571    
  -------------------------------------------------------------------
                         slack                                 28.328    

Slack (MET) :             28.671ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.112ns  (logic 7.701ns (36.476%)  route 13.411ns (63.524%))
  Logic Levels:           25  (CARRY4=9 LUT1=1 LUT3=1 LUT4=4 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.771ns = ( 55.771 - 50.000 ) 
    Source Clock Delay      (SCD):    6.120ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.553     6.120    s_clk_20mhz_BUFG
    SLICE_X29Y50         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.456     6.576 f  s_hex_3axis_temp_measurements_display_reg[56]/Q
                         net (fo=18, routed)          1.157     7.733    s_txt_xaxis_s16[0]
    SLICE_X33Y59         LUT1 (Prop_lut1_I0_O)        0.124     7.857 r  u_pmod_cls_custom_driver_i_258/O
                         net (fo=1, routed)           0.195     8.052    u_pmod_cls_custom_driver_i_258_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.632 r  u_pmod_cls_custom_driver_i_103/CO[3]
                         net (fo=1, routed)           0.000     8.632    u_pmod_cls_custom_driver_i_103_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.966 r  u_pmod_cls_custom_driver_i_491/O[1]
                         net (fo=10, routed)          0.839     9.805    s_txt_xaxis_u160[6]
    SLICE_X35Y60         LUT5 (Prop_lut5_I1_O)        0.303    10.108 r  u_pmod_cls_custom_driver_i_1334/O
                         net (fo=1, routed)           0.000    10.108    u_pmod_cls_custom_driver_i_1334_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.658 r  u_pmod_cls_custom_driver_i_948/CO[3]
                         net (fo=1, routed)           0.000    10.658    u_pmod_cls_custom_driver_i_948_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.880 r  u_pmod_cls_custom_driver_i_517/O[0]
                         net (fo=3, routed)           1.010    11.890    u_pmod_cls_custom_driver_i_517_n_7
    SLICE_X37Y61         LUT5 (Prop_lut5_I4_O)        0.327    12.217 f  u_pmod_cls_custom_driver_i_947/O
                         net (fo=2, routed)           0.608    12.826    u_pmod_cls_custom_driver_i_947_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I1_O)        0.332    13.158 r  u_pmod_cls_custom_driver_i_508/O
                         net (fo=2, routed)           0.415    13.572    u_pmod_cls_custom_driver_i_508_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I0_O)        0.124    13.696 r  u_pmod_cls_custom_driver_i_512/O
                         net (fo=1, routed)           0.000    13.696    u_pmod_cls_custom_driver_i_512_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.097 r  u_pmod_cls_custom_driver_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.097    u_pmod_cls_custom_driver_i_218_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.410 r  u_pmod_cls_custom_driver_i_90/O[3]
                         net (fo=16, routed)          1.477    15.888    u_pmod_cls_custom_driver_i_90_n_4
    SLICE_X37Y64         LUT3 (Prop_lut3_I0_O)        0.332    16.220 r  u_pmod_cls_custom_driver_i_545/O
                         net (fo=2, routed)           0.645    16.865    u_pmod_cls_custom_driver_i_545_n_0
    SLICE_X37Y65         LUT4 (Prop_lut4_I3_O)        0.332    17.197 r  u_pmod_cls_custom_driver_i_549/O
                         net (fo=1, routed)           0.000    17.197    u_pmod_cls_custom_driver_i_549_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.729 r  u_pmod_cls_custom_driver_i_232/CO[3]
                         net (fo=1, routed)           0.000    17.729    u_pmod_cls_custom_driver_i_232_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.951 r  u_pmod_cls_custom_driver_i_93/O[0]
                         net (fo=3, routed)           0.483    18.434    u_pmod_cls_custom_driver_i_93_n_7
    SLICE_X33Y65         LUT4 (Prop_lut4_I0_O)        0.299    18.733 r  u_pmod_cls_custom_driver_i_229/O
                         net (fo=1, routed)           0.617    19.350    u_pmod_cls_custom_driver_i_229_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    19.838 f  u_pmod_cls_custom_driver_i_92/CO[1]
                         net (fo=4, routed)           0.891    20.729    u_pmod_cls_custom_driver_i_92_n_2
    SLICE_X35Y66         LUT4 (Prop_lut4_I0_O)        0.360    21.089 r  u_pmod_cls_custom_driver_i_91/O
                         net (fo=7, routed)           0.486    21.575    u_pmod_cls_custom_driver_i_91_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I4_O)        0.326    21.901 r  u_pmod_cls_custom_driver_i_937/O
                         net (fo=5, routed)           0.443    22.344    u_pmod_cls_custom_driver_i_937_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I4_O)        0.124    22.468 r  u_pmod_cls_custom_driver_i_504/O
                         net (fo=1, routed)           0.667    23.135    u_pmod_cls_custom_driver_i_504_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I0_O)        0.124    23.259 f  u_pmod_cls_custom_driver_i_216/O
                         net (fo=4, routed)           0.676    23.935    u_pmod_cls_custom_driver_i_216_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I3_O)        0.124    24.059 r  u_pmod_cls_custom_driver_i_211/O
                         net (fo=4, routed)           0.437    24.495    u_pmod_cls_custom_driver_i_211_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I1_O)        0.124    24.619 r  u_pmod_cls_custom_driver_i_85/O
                         net (fo=3, routed)           0.819    25.438    u_pmod_cls_custom_driver_i_85_n_0
    SLICE_X36Y67         LUT6 (Prop_lut6_I2_O)        0.124    25.562 r  u_pmod_cls_custom_driver_i_9/O
                         net (fo=1, routed)           1.547    27.109    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line1[91]
    SLICE_X11Y60         LUT4 (Prop_lut4_I0_O)        0.124    27.233 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[91]_i_1/O
                         net (fo=1, routed)           0.000    27.233    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[91]
    SLICE_X11Y60         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.436    55.771    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X11Y60         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[91]/C
                         clock pessimism              0.311    56.082    
                         clock uncertainty           -0.210    55.873    
    SLICE_X11Y60         FDRE (Setup_fdre_C_D)        0.031    55.904    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[91]
  -------------------------------------------------------------------
                         required time                         55.904    
                         arrival time                         -27.233    
  -------------------------------------------------------------------
                         slack                                 28.671    

Slack (MET) :             29.213ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        20.455ns  (logic 7.537ns (36.846%)  route 12.918ns (63.154%))
  Logic Levels:           26  (CARRY4=10 LUT1=1 LUT3=1 LUT4=4 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.771ns = ( 55.771 - 50.000 ) 
    Source Clock Delay      (SCD):    6.206ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.638     6.206    s_clk_20mhz_BUFG
    SLICE_X5Y49          FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.456     6.662 f  s_hex_3axis_temp_measurements_display_reg[8]/Q
                         net (fo=18, routed)          0.594     7.255    s_txt_temp_s16[0]
    SLICE_X9Y50          LUT1 (Prop_lut1_I0_O)        0.124     7.379 r  u_pmod_cls_custom_driver_i_448/O
                         net (fo=1, routed)           0.189     7.569    u_pmod_cls_custom_driver_i_448_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.164 r  u_pmod_cls_custom_driver_i_188/CO[3]
                         net (fo=1, routed)           0.000     8.164    u_pmod_cls_custom_driver_i_188_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.487 r  u_pmod_cls_custom_driver_i_825/O[1]
                         net (fo=11, routed)          1.539    10.025    s_txt_temp_u160[6]
    SLICE_X6Y53          LUT5 (Prop_lut5_I1_O)        0.306    10.331 r  u_pmod_cls_custom_driver_i_1478/O
                         net (fo=1, routed)           0.000    10.331    u_pmod_cls_custom_driver_i_1478_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.864 r  u_pmod_cls_custom_driver_i_1251/CO[3]
                         net (fo=1, routed)           0.000    10.864    u_pmod_cls_custom_driver_i_1251_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.083 r  u_pmod_cls_custom_driver_i_850/O[0]
                         net (fo=3, routed)           0.983    12.066    u_pmod_cls_custom_driver_i_850_n_7
    SLICE_X6Y50          LUT5 (Prop_lut5_I4_O)        0.295    12.361 f  u_pmod_cls_custom_driver_i_1250/O
                         net (fo=2, routed)           0.683    13.044    u_pmod_cls_custom_driver_i_1250_n_0
    SLICE_X6Y50          LUT5 (Prop_lut5_I1_O)        0.124    13.168 r  u_pmod_cls_custom_driver_i_841/O
                         net (fo=2, routed)           0.622    13.790    u_pmod_cls_custom_driver_i_841_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.175 r  u_pmod_cls_custom_driver_i_411/CO[3]
                         net (fo=1, routed)           0.000    14.175    u_pmod_cls_custom_driver_i_411_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  u_pmod_cls_custom_driver_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.289    u_pmod_cls_custom_driver_i_171_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.623 f  u_pmod_cls_custom_driver_i_403/O[1]
                         net (fo=13, routed)          1.118    15.740    u_pmod_cls_custom_driver_i_403_n_6
    SLICE_X3Y54          LUT3 (Prop_lut3_I1_O)        0.328    16.068 r  u_pmod_cls_custom_driver_i_878/O
                         net (fo=2, routed)           0.447    16.516    u_pmod_cls_custom_driver_i_878_n_0
    SLICE_X3Y55          LUT4 (Prop_lut4_I3_O)        0.332    16.848 r  u_pmod_cls_custom_driver_i_882/O
                         net (fo=1, routed)           0.000    16.848    u_pmod_cls_custom_driver_i_882_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.380 r  u_pmod_cls_custom_driver_i_425/CO[3]
                         net (fo=1, routed)           0.000    17.380    u_pmod_cls_custom_driver_i_425_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.602 r  u_pmod_cls_custom_driver_i_174/O[0]
                         net (fo=3, routed)           0.599    18.201    u_pmod_cls_custom_driver_i_174_n_7
    SLICE_X1Y56          LUT4 (Prop_lut4_I0_O)        0.299    18.500 r  u_pmod_cls_custom_driver_i_422/O
                         net (fo=1, routed)           0.534    19.034    u_pmod_cls_custom_driver_i_422_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    19.499 f  u_pmod_cls_custom_driver_i_173/CO[1]
                         net (fo=5, routed)           1.162    20.661    u_pmod_cls_custom_driver_i_173_n_2
    SLICE_X2Y56          LUT4 (Prop_lut4_I0_O)        0.355    21.016 r  u_pmod_cls_custom_driver_i_172/O
                         net (fo=6, routed)           0.195    21.211    u_pmod_cls_custom_driver_i_172_n_0
    SLICE_X2Y56          LUT6 (Prop_lut6_I0_O)        0.328    21.539 r  u_pmod_cls_custom_driver_i_1239/O
                         net (fo=5, routed)           0.549    22.088    u_pmod_cls_custom_driver_i_1239_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I2_O)        0.124    22.212 r  u_pmod_cls_custom_driver_i_836/O
                         net (fo=1, routed)           0.876    23.088    u_pmod_cls_custom_driver_i_836_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I0_O)        0.124    23.212 r  u_pmod_cls_custom_driver_i_408/O
                         net (fo=3, routed)           0.599    23.811    u_pmod_cls_custom_driver_i_408_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I2_O)        0.124    23.935 r  u_pmod_cls_custom_driver_i_410/O
                         net (fo=4, routed)           0.471    24.406    u_pmod_cls_custom_driver_i_410_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I0_O)        0.124    24.530 f  u_pmod_cls_custom_driver_i_405/O
                         net (fo=1, routed)           0.575    25.105    u_pmod_cls_custom_driver_i_405_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I0_O)        0.124    25.229 r  u_pmod_cls_custom_driver_i_168/O
                         net (fo=2, routed)           0.169    25.398    u_pmod_cls_custom_driver_i_168_n_0
    SLICE_X4Y58          LUT5 (Prop_lut5_I2_O)        0.124    25.522 r  u_pmod_cls_custom_driver_i_61/O
                         net (fo=1, routed)           1.015    26.537    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line2[42]
    SLICE_X8Y58          LUT4 (Prop_lut4_I1_O)        0.124    26.661 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[42]_i_1/O
                         net (fo=1, routed)           0.000    26.661    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[42]
    SLICE_X8Y58          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.436    55.771    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X8Y58          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[42]/C
                         clock pessimism              0.232    56.003    
                         clock uncertainty           -0.210    55.794    
    SLICE_X8Y58          FDRE (Setup_fdre_C_D)        0.081    55.875    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[42]
  -------------------------------------------------------------------
                         required time                         55.875    
                         arrival time                         -26.661    
  -------------------------------------------------------------------
                         slack                                 29.213    

Slack (MET) :             29.398ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        20.434ns  (logic 7.540ns (36.899%)  route 12.894ns (63.101%))
  Logic Levels:           26  (CARRY4=9 LUT1=1 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.773ns = ( 55.773 - 50.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.556     6.123    s_clk_20mhz_BUFG
    SLICE_X14Y50         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.518     6.641 f  s_hex_3axis_temp_measurements_display_reg[33]/Q
                         net (fo=16, routed)          1.478     8.120    s_txt_yaxis_s16[9]
    SLICE_X34Y51         LUT1 (Prop_lut1_I0_O)        0.124     8.244 r  u_pmod_cls_custom_driver_i_1010/O
                         net (fo=1, routed)           0.000     8.244    u_pmod_cls_custom_driver_i_1010_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.496 r  u_pmod_cls_custom_driver_i_579/O[0]
                         net (fo=10, routed)          0.996     9.491    s_txt_yaxis_u160[9]
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.295     9.786 r  u_pmod_cls_custom_driver_i_1380/O
                         net (fo=1, routed)           0.000     9.786    u_pmod_cls_custom_driver_i_1380_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.336 r  u_pmod_cls_custom_driver_i_1046/CO[3]
                         net (fo=1, routed)           0.000    10.336    u_pmod_cls_custom_driver_i_1046_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.670 r  u_pmod_cls_custom_driver_i_628/O[1]
                         net (fo=3, routed)           0.837    11.507    u_pmod_cls_custom_driver_i_628_n_6
    SLICE_X39Y50         LUT5 (Prop_lut5_I4_O)        0.331    11.838 f  u_pmod_cls_custom_driver_i_638/O
                         net (fo=2, routed)           0.452    12.290    u_pmod_cls_custom_driver_i_638_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.326    12.616 r  u_pmod_cls_custom_driver_i_295/O
                         net (fo=2, routed)           0.667    13.283    u_pmod_cls_custom_driver_i_295_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.407 r  u_pmod_cls_custom_driver_i_299/O
                         net (fo=1, routed)           0.000    13.407    u_pmod_cls_custom_driver_i_299_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.939 r  u_pmod_cls_custom_driver_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.939    u_pmod_cls_custom_driver_i_119_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.053 r  u_pmod_cls_custom_driver_i_283/CO[3]
                         net (fo=1, routed)           0.000    14.053    u_pmod_cls_custom_driver_i_283_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.275 r  u_pmod_cls_custom_driver_i_661/O[0]
                         net (fo=13, routed)          0.882    15.157    u_pmod_cls_custom_driver_i_661_n_7
    SLICE_X38Y52         LUT3 (Prop_lut3_I2_O)        0.325    15.482 r  u_pmod_cls_custom_driver_i_656/O
                         net (fo=2, routed)           0.616    16.098    u_pmod_cls_custom_driver_i_656_n_0
    SLICE_X38Y53         LUT4 (Prop_lut4_I3_O)        0.355    16.453 r  u_pmod_cls_custom_driver_i_660/O
                         net (fo=1, routed)           0.000    16.453    u_pmod_cls_custom_driver_i_660_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.966 r  u_pmod_cls_custom_driver_i_305/CO[3]
                         net (fo=1, routed)           0.000    16.966    u_pmod_cls_custom_driver_i_305_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.289 r  u_pmod_cls_custom_driver_i_122/O[1]
                         net (fo=3, routed)           0.423    17.712    u_pmod_cls_custom_driver_i_122_n_6
    SLICE_X39Y55         LUT4 (Prop_lut4_I0_O)        0.306    18.018 r  u_pmod_cls_custom_driver_i_301/O
                         net (fo=1, routed)           0.545    18.563    u_pmod_cls_custom_driver_i_301_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    19.008 f  u_pmod_cls_custom_driver_i_121/CO[1]
                         net (fo=4, routed)           0.459    19.467    u_pmod_cls_custom_driver_i_121_n_2
    SLICE_X36Y54         LUT4 (Prop_lut4_I0_O)        0.329    19.796 r  u_pmod_cls_custom_driver_i_120/O
                         net (fo=7, routed)           0.434    20.230    u_pmod_cls_custom_driver_i_120_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I4_O)        0.124    20.354 r  u_pmod_cls_custom_driver_i_1036/O
                         net (fo=5, routed)           0.626    20.980    u_pmod_cls_custom_driver_i_1036_n_0
    SLICE_X40Y55         LUT2 (Prop_lut2_I1_O)        0.124    21.104 r  u_pmod_cls_custom_driver_i_613/O
                         net (fo=3, routed)           1.194    22.298    u_pmod_cls_custom_driver_i_613_n_0
    SLICE_X38Y56         LUT3 (Prop_lut3_I2_O)        0.150    22.448 f  u_pmod_cls_custom_driver_i_612/O
                         net (fo=1, routed)           0.452    22.900    u_pmod_cls_custom_driver_i_612_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I5_O)        0.328    23.228 r  u_pmod_cls_custom_driver_i_284/O
                         net (fo=4, routed)           0.455    23.683    u_pmod_cls_custom_driver_i_284_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I2_O)        0.124    23.807 r  u_pmod_cls_custom_driver_i_117/O
                         net (fo=2, routed)           0.826    24.633    u_pmod_cls_custom_driver_i_117_n_0
    SLICE_X37Y55         LUT5 (Prop_lut5_I0_O)        0.124    24.757 r  u_pmod_cls_custom_driver_i_118/O
                         net (fo=2, routed)           0.359    25.116    u_pmod_cls_custom_driver_i_118_n_0
    SLICE_X36Y55         LUT5 (Prop_lut5_I1_O)        0.124    25.240 r  u_pmod_cls_custom_driver_i_27/O
                         net (fo=1, routed)           1.193    26.433    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line1[26]
    SLICE_X10Y55         LUT4 (Prop_lut4_I0_O)        0.124    26.557 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[26]_i_1/O
                         net (fo=1, routed)           0.000    26.557    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[26]
    SLICE_X10Y55         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.438    55.773    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X10Y55         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[26]/C
                         clock pessimism              0.311    56.084    
                         clock uncertainty           -0.210    55.875    
    SLICE_X10Y55         FDRE (Setup_fdre_C_D)        0.081    55.956    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[26]
  -------------------------------------------------------------------
                         required time                         55.956    
                         arrival time                         -26.557    
  -------------------------------------------------------------------
                         slack                                 29.398    

Slack (MET) :             29.730ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        20.098ns  (logic 7.540ns (37.515%)  route 12.558ns (62.484%))
  Logic Levels:           26  (CARRY4=9 LUT1=1 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.773ns = ( 55.773 - 50.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.556     6.123    s_clk_20mhz_BUFG
    SLICE_X14Y50         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.518     6.641 f  s_hex_3axis_temp_measurements_display_reg[33]/Q
                         net (fo=16, routed)          1.478     8.120    s_txt_yaxis_s16[9]
    SLICE_X34Y51         LUT1 (Prop_lut1_I0_O)        0.124     8.244 r  u_pmod_cls_custom_driver_i_1010/O
                         net (fo=1, routed)           0.000     8.244    u_pmod_cls_custom_driver_i_1010_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.496 r  u_pmod_cls_custom_driver_i_579/O[0]
                         net (fo=10, routed)          0.996     9.491    s_txt_yaxis_u160[9]
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.295     9.786 r  u_pmod_cls_custom_driver_i_1380/O
                         net (fo=1, routed)           0.000     9.786    u_pmod_cls_custom_driver_i_1380_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.336 r  u_pmod_cls_custom_driver_i_1046/CO[3]
                         net (fo=1, routed)           0.000    10.336    u_pmod_cls_custom_driver_i_1046_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.670 r  u_pmod_cls_custom_driver_i_628/O[1]
                         net (fo=3, routed)           0.837    11.507    u_pmod_cls_custom_driver_i_628_n_6
    SLICE_X39Y50         LUT5 (Prop_lut5_I4_O)        0.331    11.838 f  u_pmod_cls_custom_driver_i_638/O
                         net (fo=2, routed)           0.452    12.290    u_pmod_cls_custom_driver_i_638_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.326    12.616 r  u_pmod_cls_custom_driver_i_295/O
                         net (fo=2, routed)           0.667    13.283    u_pmod_cls_custom_driver_i_295_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.407 r  u_pmod_cls_custom_driver_i_299/O
                         net (fo=1, routed)           0.000    13.407    u_pmod_cls_custom_driver_i_299_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.939 r  u_pmod_cls_custom_driver_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.939    u_pmod_cls_custom_driver_i_119_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.053 r  u_pmod_cls_custom_driver_i_283/CO[3]
                         net (fo=1, routed)           0.000    14.053    u_pmod_cls_custom_driver_i_283_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.275 r  u_pmod_cls_custom_driver_i_661/O[0]
                         net (fo=13, routed)          0.882    15.157    u_pmod_cls_custom_driver_i_661_n_7
    SLICE_X38Y52         LUT3 (Prop_lut3_I2_O)        0.325    15.482 r  u_pmod_cls_custom_driver_i_656/O
                         net (fo=2, routed)           0.616    16.098    u_pmod_cls_custom_driver_i_656_n_0
    SLICE_X38Y53         LUT4 (Prop_lut4_I3_O)        0.355    16.453 r  u_pmod_cls_custom_driver_i_660/O
                         net (fo=1, routed)           0.000    16.453    u_pmod_cls_custom_driver_i_660_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.966 r  u_pmod_cls_custom_driver_i_305/CO[3]
                         net (fo=1, routed)           0.000    16.966    u_pmod_cls_custom_driver_i_305_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.289 r  u_pmod_cls_custom_driver_i_122/O[1]
                         net (fo=3, routed)           0.423    17.712    u_pmod_cls_custom_driver_i_122_n_6
    SLICE_X39Y55         LUT4 (Prop_lut4_I0_O)        0.306    18.018 r  u_pmod_cls_custom_driver_i_301/O
                         net (fo=1, routed)           0.545    18.563    u_pmod_cls_custom_driver_i_301_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    19.008 f  u_pmod_cls_custom_driver_i_121/CO[1]
                         net (fo=4, routed)           0.459    19.467    u_pmod_cls_custom_driver_i_121_n_2
    SLICE_X36Y54         LUT4 (Prop_lut4_I0_O)        0.329    19.796 r  u_pmod_cls_custom_driver_i_120/O
                         net (fo=7, routed)           0.434    20.230    u_pmod_cls_custom_driver_i_120_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I4_O)        0.124    20.354 r  u_pmod_cls_custom_driver_i_1036/O
                         net (fo=5, routed)           0.626    20.980    u_pmod_cls_custom_driver_i_1036_n_0
    SLICE_X40Y55         LUT2 (Prop_lut2_I1_O)        0.124    21.104 r  u_pmod_cls_custom_driver_i_613/O
                         net (fo=3, routed)           1.194    22.298    u_pmod_cls_custom_driver_i_613_n_0
    SLICE_X38Y56         LUT3 (Prop_lut3_I2_O)        0.150    22.448 f  u_pmod_cls_custom_driver_i_612/O
                         net (fo=1, routed)           0.452    22.900    u_pmod_cls_custom_driver_i_612_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I5_O)        0.328    23.228 r  u_pmod_cls_custom_driver_i_284/O
                         net (fo=4, routed)           0.455    23.683    u_pmod_cls_custom_driver_i_284_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I2_O)        0.124    23.807 r  u_pmod_cls_custom_driver_i_117/O
                         net (fo=2, routed)           0.826    24.633    u_pmod_cls_custom_driver_i_117_n_0
    SLICE_X37Y55         LUT5 (Prop_lut5_I0_O)        0.124    24.757 r  u_pmod_cls_custom_driver_i_118/O
                         net (fo=2, routed)           0.513    25.270    u_pmod_cls_custom_driver_i_118_n_0
    SLICE_X36Y55         LUT5 (Prop_lut5_I1_O)        0.124    25.394 r  u_pmod_cls_custom_driver_i_28/O
                         net (fo=1, routed)           0.704    26.098    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line1[25]
    SLICE_X10Y55         LUT4 (Prop_lut4_I0_O)        0.124    26.222 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[25]_i_1/O
                         net (fo=1, routed)           0.000    26.222    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[25]
    SLICE_X10Y55         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.438    55.773    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X10Y55         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[25]/C
                         clock pessimism              0.311    56.084    
                         clock uncertainty           -0.210    55.875    
    SLICE_X10Y55         FDRE (Setup_fdre_C_D)        0.077    55.952    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[25]
  -------------------------------------------------------------------
                         required time                         55.952    
                         arrival time                         -26.222    
  -------------------------------------------------------------------
                         slack                                 29.730    

Slack (MET) :             29.831ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        19.855ns  (logic 7.537ns (37.960%)  route 12.318ns (62.040%))
  Logic Levels:           26  (CARRY4=10 LUT1=1 LUT3=1 LUT4=4 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.838ns = ( 55.838 - 50.000 ) 
    Source Clock Delay      (SCD):    6.206ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.638     6.206    s_clk_20mhz_BUFG
    SLICE_X5Y49          FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.456     6.662 f  s_hex_3axis_temp_measurements_display_reg[8]/Q
                         net (fo=18, routed)          0.594     7.255    s_txt_temp_s16[0]
    SLICE_X9Y50          LUT1 (Prop_lut1_I0_O)        0.124     7.379 r  u_pmod_cls_custom_driver_i_448/O
                         net (fo=1, routed)           0.189     7.569    u_pmod_cls_custom_driver_i_448_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.164 r  u_pmod_cls_custom_driver_i_188/CO[3]
                         net (fo=1, routed)           0.000     8.164    u_pmod_cls_custom_driver_i_188_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.487 r  u_pmod_cls_custom_driver_i_825/O[1]
                         net (fo=11, routed)          1.539    10.025    s_txt_temp_u160[6]
    SLICE_X6Y53          LUT5 (Prop_lut5_I1_O)        0.306    10.331 r  u_pmod_cls_custom_driver_i_1478/O
                         net (fo=1, routed)           0.000    10.331    u_pmod_cls_custom_driver_i_1478_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.864 r  u_pmod_cls_custom_driver_i_1251/CO[3]
                         net (fo=1, routed)           0.000    10.864    u_pmod_cls_custom_driver_i_1251_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.083 r  u_pmod_cls_custom_driver_i_850/O[0]
                         net (fo=3, routed)           0.983    12.066    u_pmod_cls_custom_driver_i_850_n_7
    SLICE_X6Y50          LUT5 (Prop_lut5_I4_O)        0.295    12.361 f  u_pmod_cls_custom_driver_i_1250/O
                         net (fo=2, routed)           0.683    13.044    u_pmod_cls_custom_driver_i_1250_n_0
    SLICE_X6Y50          LUT5 (Prop_lut5_I1_O)        0.124    13.168 r  u_pmod_cls_custom_driver_i_841/O
                         net (fo=2, routed)           0.622    13.790    u_pmod_cls_custom_driver_i_841_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.175 r  u_pmod_cls_custom_driver_i_411/CO[3]
                         net (fo=1, routed)           0.000    14.175    u_pmod_cls_custom_driver_i_411_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  u_pmod_cls_custom_driver_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.289    u_pmod_cls_custom_driver_i_171_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.623 f  u_pmod_cls_custom_driver_i_403/O[1]
                         net (fo=13, routed)          1.118    15.740    u_pmod_cls_custom_driver_i_403_n_6
    SLICE_X3Y54          LUT3 (Prop_lut3_I1_O)        0.328    16.068 r  u_pmod_cls_custom_driver_i_878/O
                         net (fo=2, routed)           0.447    16.516    u_pmod_cls_custom_driver_i_878_n_0
    SLICE_X3Y55          LUT4 (Prop_lut4_I3_O)        0.332    16.848 r  u_pmod_cls_custom_driver_i_882/O
                         net (fo=1, routed)           0.000    16.848    u_pmod_cls_custom_driver_i_882_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.380 r  u_pmod_cls_custom_driver_i_425/CO[3]
                         net (fo=1, routed)           0.000    17.380    u_pmod_cls_custom_driver_i_425_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.602 r  u_pmod_cls_custom_driver_i_174/O[0]
                         net (fo=3, routed)           0.599    18.201    u_pmod_cls_custom_driver_i_174_n_7
    SLICE_X1Y56          LUT4 (Prop_lut4_I0_O)        0.299    18.500 r  u_pmod_cls_custom_driver_i_422/O
                         net (fo=1, routed)           0.534    19.034    u_pmod_cls_custom_driver_i_422_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    19.499 f  u_pmod_cls_custom_driver_i_173/CO[1]
                         net (fo=5, routed)           1.162    20.661    u_pmod_cls_custom_driver_i_173_n_2
    SLICE_X2Y56          LUT4 (Prop_lut4_I0_O)        0.355    21.016 r  u_pmod_cls_custom_driver_i_172/O
                         net (fo=6, routed)           0.195    21.211    u_pmod_cls_custom_driver_i_172_n_0
    SLICE_X2Y56          LUT6 (Prop_lut6_I0_O)        0.328    21.539 r  u_pmod_cls_custom_driver_i_1239/O
                         net (fo=5, routed)           0.549    22.088    u_pmod_cls_custom_driver_i_1239_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I2_O)        0.124    22.212 r  u_pmod_cls_custom_driver_i_836/O
                         net (fo=1, routed)           0.876    23.088    u_pmod_cls_custom_driver_i_836_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I0_O)        0.124    23.212 r  u_pmod_cls_custom_driver_i_408/O
                         net (fo=3, routed)           0.599    23.811    u_pmod_cls_custom_driver_i_408_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I2_O)        0.124    23.935 r  u_pmod_cls_custom_driver_i_410/O
                         net (fo=4, routed)           0.471    24.406    u_pmod_cls_custom_driver_i_410_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I0_O)        0.124    24.530 f  u_pmod_cls_custom_driver_i_405/O
                         net (fo=1, routed)           0.575    25.105    u_pmod_cls_custom_driver_i_405_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I0_O)        0.124    25.229 r  u_pmod_cls_custom_driver_i_168/O
                         net (fo=2, routed)           0.172    25.402    u_pmod_cls_custom_driver_i_168_n_0
    SLICE_X4Y58          LUT5 (Prop_lut5_I1_O)        0.124    25.526 r  u_pmod_cls_custom_driver_i_62/O
                         net (fo=1, routed)           0.411    25.937    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line2[41]
    SLICE_X7Y57          LUT4 (Prop_lut4_I1_O)        0.124    26.061 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[41]_i_1/O
                         net (fo=1, routed)           0.000    26.061    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[41]
    SLICE_X7Y57          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.503    55.838    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X7Y57          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[41]/C
                         clock pessimism              0.232    56.070    
                         clock uncertainty           -0.210    55.861    
    SLICE_X7Y57          FDRE (Setup_fdre_C_D)        0.031    55.892    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[41]
  -------------------------------------------------------------------
                         required time                         55.892    
                         arrival time                         -26.061    
  -------------------------------------------------------------------
                         slack                                 29.831    

Slack (MET) :             29.838ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        19.993ns  (logic 7.416ns (37.093%)  route 12.577ns (62.907%))
  Logic Levels:           25  (CARRY4=9 LUT1=1 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.773ns = ( 55.773 - 50.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.556     6.123    s_clk_20mhz_BUFG
    SLICE_X14Y50         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.518     6.641 f  s_hex_3axis_temp_measurements_display_reg[33]/Q
                         net (fo=16, routed)          1.478     8.120    s_txt_yaxis_s16[9]
    SLICE_X34Y51         LUT1 (Prop_lut1_I0_O)        0.124     8.244 r  u_pmod_cls_custom_driver_i_1010/O
                         net (fo=1, routed)           0.000     8.244    u_pmod_cls_custom_driver_i_1010_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.496 r  u_pmod_cls_custom_driver_i_579/O[0]
                         net (fo=10, routed)          0.996     9.491    s_txt_yaxis_u160[9]
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.295     9.786 r  u_pmod_cls_custom_driver_i_1380/O
                         net (fo=1, routed)           0.000     9.786    u_pmod_cls_custom_driver_i_1380_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.336 r  u_pmod_cls_custom_driver_i_1046/CO[3]
                         net (fo=1, routed)           0.000    10.336    u_pmod_cls_custom_driver_i_1046_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.670 r  u_pmod_cls_custom_driver_i_628/O[1]
                         net (fo=3, routed)           0.837    11.507    u_pmod_cls_custom_driver_i_628_n_6
    SLICE_X39Y50         LUT5 (Prop_lut5_I4_O)        0.331    11.838 f  u_pmod_cls_custom_driver_i_638/O
                         net (fo=2, routed)           0.452    12.290    u_pmod_cls_custom_driver_i_638_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.326    12.616 r  u_pmod_cls_custom_driver_i_295/O
                         net (fo=2, routed)           0.667    13.283    u_pmod_cls_custom_driver_i_295_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.407 r  u_pmod_cls_custom_driver_i_299/O
                         net (fo=1, routed)           0.000    13.407    u_pmod_cls_custom_driver_i_299_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.939 r  u_pmod_cls_custom_driver_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.939    u_pmod_cls_custom_driver_i_119_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.053 r  u_pmod_cls_custom_driver_i_283/CO[3]
                         net (fo=1, routed)           0.000    14.053    u_pmod_cls_custom_driver_i_283_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.275 r  u_pmod_cls_custom_driver_i_661/O[0]
                         net (fo=13, routed)          0.882    15.157    u_pmod_cls_custom_driver_i_661_n_7
    SLICE_X38Y52         LUT3 (Prop_lut3_I2_O)        0.325    15.482 r  u_pmod_cls_custom_driver_i_656/O
                         net (fo=2, routed)           0.616    16.098    u_pmod_cls_custom_driver_i_656_n_0
    SLICE_X38Y53         LUT4 (Prop_lut4_I3_O)        0.355    16.453 r  u_pmod_cls_custom_driver_i_660/O
                         net (fo=1, routed)           0.000    16.453    u_pmod_cls_custom_driver_i_660_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.966 r  u_pmod_cls_custom_driver_i_305/CO[3]
                         net (fo=1, routed)           0.000    16.966    u_pmod_cls_custom_driver_i_305_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.289 r  u_pmod_cls_custom_driver_i_122/O[1]
                         net (fo=3, routed)           0.423    17.712    u_pmod_cls_custom_driver_i_122_n_6
    SLICE_X39Y55         LUT4 (Prop_lut4_I0_O)        0.306    18.018 r  u_pmod_cls_custom_driver_i_301/O
                         net (fo=1, routed)           0.545    18.563    u_pmod_cls_custom_driver_i_301_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    19.008 f  u_pmod_cls_custom_driver_i_121/CO[1]
                         net (fo=4, routed)           0.459    19.467    u_pmod_cls_custom_driver_i_121_n_2
    SLICE_X36Y54         LUT4 (Prop_lut4_I0_O)        0.329    19.796 r  u_pmod_cls_custom_driver_i_120/O
                         net (fo=7, routed)           0.434    20.230    u_pmod_cls_custom_driver_i_120_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I4_O)        0.124    20.354 r  u_pmod_cls_custom_driver_i_1036/O
                         net (fo=5, routed)           0.626    20.980    u_pmod_cls_custom_driver_i_1036_n_0
    SLICE_X40Y55         LUT2 (Prop_lut2_I1_O)        0.124    21.104 r  u_pmod_cls_custom_driver_i_613/O
                         net (fo=3, routed)           1.194    22.298    u_pmod_cls_custom_driver_i_613_n_0
    SLICE_X38Y56         LUT3 (Prop_lut3_I2_O)        0.150    22.448 f  u_pmod_cls_custom_driver_i_612/O
                         net (fo=1, routed)           0.452    22.900    u_pmod_cls_custom_driver_i_612_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I5_O)        0.328    23.228 r  u_pmod_cls_custom_driver_i_284/O
                         net (fo=4, routed)           0.455    23.683    u_pmod_cls_custom_driver_i_284_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I2_O)        0.124    23.807 r  u_pmod_cls_custom_driver_i_117/O
                         net (fo=2, routed)           0.797    24.604    u_pmod_cls_custom_driver_i_117_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I5_O)        0.124    24.728 r  u_pmod_cls_custom_driver_i_26/O
                         net (fo=1, routed)           1.264    25.992    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line1[27]
    SLICE_X10Y55         LUT4 (Prop_lut4_I0_O)        0.124    26.116 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[27]_i_1/O
                         net (fo=1, routed)           0.000    26.116    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[27]
    SLICE_X10Y55         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.438    55.773    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X10Y55         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[27]/C
                         clock pessimism              0.311    56.084    
                         clock uncertainty           -0.210    55.875    
    SLICE_X10Y55         FDRE (Setup_fdre_C_D)        0.079    55.954    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[27]
  -------------------------------------------------------------------
                         required time                         55.954    
                         arrival time                         -26.116    
  -------------------------------------------------------------------
                         slack                                 29.838    

Slack (MET) :             30.215ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        19.616ns  (logic 7.220ns (36.807%)  route 12.396ns (63.193%))
  Logic Levels:           22  (CARRY4=10 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 55.770 - 50.000 ) 
    Source Clock Delay      (SCD):    6.122ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.555     6.122    s_clk_20mhz_BUFG
    SLICE_X12Y54         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518     6.640 f  s_hex_3axis_temp_measurements_display_reg[18]/Q
                         net (fo=19, routed)          1.642     8.283    s_txt_zaxis_s16[10]
    SLICE_X12Y65         LUT1 (Prop_lut1_I0_O)        0.124     8.407 r  u_pmod_cls_custom_driver_i_1110/O
                         net (fo=1, routed)           0.000     8.407    u_pmod_cls_custom_driver_i_1110_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.940 r  u_pmod_cls_custom_driver_i_690/CO[3]
                         net (fo=1, routed)           0.000     8.940    u_pmod_cls_custom_driver_i_690_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.263 r  u_pmod_cls_custom_driver_i_334/O[1]
                         net (fo=17, routed)          1.248    10.511    s_txt_zaxis_u160[14]
    SLICE_X11Y68         LUT5 (Prop_lut5_I0_O)        0.306    10.817 r  u_pmod_cls_custom_driver_i_343/O
                         net (fo=1, routed)           0.000    10.817    u_pmod_cls_custom_driver_i_343_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.367 r  u_pmod_cls_custom_driver_i_138/CO[3]
                         net (fo=1, routed)           0.000    11.367    u_pmod_cls_custom_driver_i_138_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.701 f  u_pmod_cls_custom_driver_i_323/O[1]
                         net (fo=18, routed)          0.958    12.659    u_pmod_cls_custom_driver_i_323_n_6
    SLICE_X8Y68          LUT3 (Prop_lut3_I0_O)        0.332    12.991 r  u_pmod_cls_custom_driver_i_1541/O
                         net (fo=2, routed)           0.708    13.699    u_pmod_cls_custom_driver_i_1541_n_0
    SLICE_X8Y68          LUT4 (Prop_lut4_I3_O)        0.331    14.030 r  u_pmod_cls_custom_driver_i_1544/O
                         net (fo=1, routed)           0.000    14.030    u_pmod_cls_custom_driver_i_1544_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.406 r  u_pmod_cls_custom_driver_i_1405/CO[3]
                         net (fo=1, routed)           0.000    14.406    u_pmod_cls_custom_driver_i_1405_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.729 r  u_pmod_cls_custom_driver_i_1119/O[1]
                         net (fo=3, routed)           1.188    15.917    u_pmod_cls_custom_driver_i_1119_n_6
    SLICE_X5Y68          LUT3 (Prop_lut3_I1_O)        0.306    16.223 r  u_pmod_cls_custom_driver_i_1112/O
                         net (fo=1, routed)           0.685    16.908    u_pmod_cls_custom_driver_i_1112_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.293 r  u_pmod_cls_custom_driver_i_694/CO[3]
                         net (fo=1, routed)           0.000    17.293    u_pmod_cls_custom_driver_i_694_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    17.516 r  u_pmod_cls_custom_driver_i_335/O[0]
                         net (fo=3, routed)           0.812    18.328    u_pmod_cls_custom_driver_i_335_n_7
    SLICE_X11Y71         LUT4 (Prop_lut4_I0_O)        0.299    18.627 r  u_pmod_cls_custom_driver_i_684/O
                         net (fo=1, routed)           0.334    18.961    u_pmod_cls_custom_driver_i_684_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    19.481 r  u_pmod_cls_custom_driver_i_331/CO[3]
                         net (fo=1, routed)           0.000    19.481    u_pmod_cls_custom_driver_i_331_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.735 f  u_pmod_cls_custom_driver_i_135/CO[0]
                         net (fo=6, routed)           0.954    20.689    u_pmod_cls_custom_driver_i_135_n_3
    SLICE_X8Y67          LUT5 (Prop_lut5_I2_O)        0.359    21.048 r  u_pmod_cls_custom_driver_i_680/O
                         net (fo=3, routed)           0.657    21.705    u_pmod_cls_custom_driver_i_680_n_0
    SLICE_X7Y68          LUT6 (Prop_lut6_I2_O)        0.328    22.033 f  u_pmod_cls_custom_driver_i_326/O
                         net (fo=3, routed)           0.742    22.774    u_pmod_cls_custom_driver_i_326_n_0
    SLICE_X8Y71          LUT6 (Prop_lut6_I3_O)        0.124    22.898 r  u_pmod_cls_custom_driver_i_329/O
                         net (fo=2, routed)           0.945    23.843    u_pmod_cls_custom_driver_i_329_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I2_O)        0.124    23.967 r  u_pmod_cls_custom_driver_i_133/O
                         net (fo=1, routed)           1.005    24.972    u_pmod_cls_custom_driver_i_133_n_0
    SLICE_X9Y59          LUT2 (Prop_lut2_I1_O)        0.124    25.096 r  u_pmod_cls_custom_driver_i_41/O
                         net (fo=1, routed)           0.518    25.614    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line2[106]
    SLICE_X8Y59          LUT4 (Prop_lut4_I1_O)        0.124    25.738 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[106]_i_1/O
                         net (fo=1, routed)           0.000    25.738    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[106]
    SLICE_X8Y59          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.435    55.770    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X8Y59          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[106]/C
                         clock pessimism              0.311    56.081    
                         clock uncertainty           -0.210    55.872    
    SLICE_X8Y59          FDRE (Setup_fdre_C_D)        0.081    55.953    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[106]
  -------------------------------------------------------------------
                         required time                         55.953    
                         arrival time                         -25.738    
  -------------------------------------------------------------------
                         slack                                 30.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_hex_3axis_temp_measurements_display_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.514%)  route 0.196ns (54.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.569     1.827    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X12Y47         FDRE                                         r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.164     1.991 r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[18]/Q
                         net (fo=1, routed)           0.196     2.188    s_hex_3axis_temp_measurements_final[18]
    SLICE_X12Y54         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.831     2.368    s_clk_20mhz_BUFG
    SLICE_X12Y54         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[18]/C
                         clock pessimism             -0.278     2.090    
    SLICE_X12Y54         FDRE (Hold_fdre_C_D)         0.059     2.149    s_hex_3axis_temp_measurements_display_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_hex_3axis_temp_measurements_display_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.514%)  route 0.196ns (54.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.569     1.827    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X14Y49         FDRE                                         r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.991 r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[26]/Q
                         net (fo=1, routed)           0.196     2.188    s_hex_3axis_temp_measurements_final[26]
    SLICE_X14Y56         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.831     2.368    s_clk_20mhz_BUFG
    SLICE_X14Y56         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[26]/C
                         clock pessimism             -0.278     2.090    
    SLICE_X14Y56         FDRE (Hold_fdre_C_D)         0.059     2.149    s_hex_3axis_temp_measurements_display_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.065%)  route 0.169ns (56.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.566     1.824    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X29Y49         FDRE                                         r  u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.128     1.952 r  u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux_reg[53]/Q
                         net (fo=2, routed)           0.169     2.122    u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux[53]
    SLICE_X28Y50         FDRE                                         r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.830     2.366    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X28Y50         FDRE                                         r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[53]/C
                         clock pessimism             -0.278     2.088    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)        -0.006     2.082    u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[53]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_hex_3axis_temp_measurements_display_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.388%)  route 0.205ns (55.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.566     1.824    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X30Y49         FDRE                                         r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.988 r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[52]/Q
                         net (fo=1, routed)           0.205     2.194    s_hex_3axis_temp_measurements_final[52]
    SLICE_X30Y50         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.828     2.365    s_clk_20mhz_BUFG
    SLICE_X30Y50         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[52]/C
                         clock pessimism             -0.278     2.087    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.063     2.150    s_hex_3axis_temp_measurements_display_reg[52]
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_hex_3axis_temp_measurements_display_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.509%)  route 0.204ns (55.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.566     1.824    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X30Y49         FDRE                                         r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.988 r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[50]/Q
                         net (fo=1, routed)           0.204     2.193    s_hex_3axis_temp_measurements_final[50]
    SLICE_X30Y50         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.828     2.365    s_clk_20mhz_BUFG
    SLICE_X30Y50         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[50]/C
                         clock pessimism             -0.278     2.087    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.059     2.146    s_hex_3axis_temp_measurements_display_reg[50]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_hex_3axis_temp_measurements_display_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.148ns (44.958%)  route 0.181ns (55.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.569     1.827    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X14Y49         FDRE                                         r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.148     1.975 r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[36]/Q
                         net (fo=1, routed)           0.181     2.157    s_hex_3axis_temp_measurements_final[36]
    SLICE_X14Y51         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.833     2.369    s_clk_20mhz_BUFG
    SLICE_X14Y51         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[36]/C
                         clock pessimism             -0.278     2.091    
    SLICE_X14Y51         FDRE (Hold_fdre_C_D)         0.006     2.097    s_hex_3axis_temp_measurements_display_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_hex_3axis_temp_measurements_display_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.463%)  route 0.257ns (64.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.569     1.827    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X15Y49         FDRE                                         r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.968 r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[25]/Q
                         net (fo=1, routed)           0.257     2.225    s_hex_3axis_temp_measurements_final[25]
    SLICE_X15Y56         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.831     2.368    s_clk_20mhz_BUFG
    SLICE_X15Y56         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[25]/C
                         clock pessimism             -0.278     2.090    
    SLICE_X15Y56         FDRE (Hold_fdre_C_D)         0.070     2.160    s_hex_3axis_temp_measurements_display_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_hex_3axis_temp_measurements_display_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.881%)  route 0.182ns (55.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.566     1.824    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X30Y49         FDRE                                         r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.148     1.972 r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[58]/Q
                         net (fo=1, routed)           0.182     2.154    s_hex_3axis_temp_measurements_final[58]
    SLICE_X30Y51         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.828     2.365    s_clk_20mhz_BUFG
    SLICE_X30Y51         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[58]/C
                         clock pessimism             -0.278     2.087    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)        -0.002     2.085    s_hex_3axis_temp_measurements_display_reg[58]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_hex_3axis_temp_measurements_display_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.148ns (41.401%)  route 0.209ns (58.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.569     1.827    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X10Y48         FDRE                                         r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.148     1.975 r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[2]/Q
                         net (fo=1, routed)           0.209     2.185    s_hex_3axis_temp_measurements_final[2]
    SLICE_X9Y50          FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.833     2.369    s_clk_20mhz_BUFG
    SLICE_X9Y50          FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[2]/C
                         clock pessimism             -0.278     2.091    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.017     2.108    s_hex_3axis_temp_measurements_display_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_hex_3axis_temp_measurements_display_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.622%)  route 0.240ns (59.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.569     1.827    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X10Y48         FDRE                                         r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.164     1.991 r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[13]/Q
                         net (fo=1, routed)           0.240     2.231    s_hex_3axis_temp_measurements_final[13]
    SLICE_X10Y51         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.833     2.369    s_clk_20mhz_BUFG
    SLICE_X10Y51         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[13]/C
                         clock pessimism             -0.278     2.091    
    SLICE_X10Y51         FDRE (Hold_fdre_C_D)         0.059     2.150    s_hex_3axis_temp_measurements_display_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_20mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y24     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y24     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y16     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y18     u_uart_tx_only/u_fifo_uart_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y16     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y14     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y14     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   s_clk_20mhz_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         50.000      49.000     SLICE_X4Y45      FSM_onehot_s_tester_pr_state_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X6Y80      u_2_5mhz_ce_divider/s_clk_div_cnt_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X6Y80      u_2_5mhz_ce_divider/s_clk_div_cnt_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X6Y80      u_2_5mhz_ce_divider/s_clk_div_cnt_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X6Y37      u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_spi_pr_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X5Y64      u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_tx_len_aux_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X5Y64      u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_tx_len_aux_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X5Y64      u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_tx_len_aux_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X2Y72      u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/v_phase_counter_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X2Y65      u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/v_phase_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X2Y72      u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/v_phase_counter_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X2Y62      u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_t_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y57      u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[118]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y57      u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X6Y58      u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[34]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y57      u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[40]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y57      u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[41]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y57      u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[49]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X6Y58      u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[73]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y57      u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X1Y62      u_pmod_cls_custom_driver/eo_mosi_o_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  s_clk_7_37mhz

Setup :            0  Failing Endpoints,  Worst Slack      130.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       67.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             130.835ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 0.890ns (19.540%)  route 3.665ns (80.460%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.757ns = ( 141.397 - 135.640 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.471    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.535     6.102    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X12Y75         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDRE (Prop_fdre_C_Q)         0.518     6.620 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.798     7.418    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[15]
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124     7.542 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_9/O
                         net (fo=1, routed)           0.694     8.237    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_9_n_0
    SLICE_X14Y74         LUT5 (Prop_lut5_I4_O)        0.124     8.361 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_5/O
                         net (fo=32, routed)          2.172    10.533    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_5_n_0
    SLICE_X15Y73         LUT5 (Prop_lut5_I3_O)        0.124    10.657 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    10.657    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[6]
    SLICE_X15Y73         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   137.058 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.220    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.303 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581   139.884    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   139.975 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.422   141.397    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X15Y73         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/C
                         clock pessimism              0.311   141.709    
                         clock uncertainty           -0.245   141.463    
    SLICE_X15Y73         FDRE (Setup_fdre_C_D)        0.029   141.492    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        141.492    
                         arrival time                         -10.657    
  -------------------------------------------------------------------
                         slack                                130.835    

Slack (MET) :             131.025ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 0.890ns (20.176%)  route 3.521ns (79.824%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 141.395 - 135.640 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.471    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.535     6.102    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X12Y75         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDRE (Prop_fdre_C_Q)         0.518     6.620 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.798     7.418    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[15]
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124     7.542 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_9/O
                         net (fo=1, routed)           0.694     8.237    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_9_n_0
    SLICE_X14Y74         LUT5 (Prop_lut5_I4_O)        0.124     8.361 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_5/O
                         net (fo=32, routed)          2.029    10.390    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_5_n_0
    SLICE_X14Y74         LUT5 (Prop_lut5_I3_O)        0.124    10.514 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000    10.514    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[10]
    SLICE_X14Y74         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   137.058 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.220    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.303 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581   139.884    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   139.975 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.420   141.395    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X14Y74         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[10]/C
                         clock pessimism              0.311   141.707    
                         clock uncertainty           -0.245   141.461    
    SLICE_X14Y74         FDRE (Setup_fdre_C_D)        0.077   141.538    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                        141.538    
                         arrival time                         -10.514    
  -------------------------------------------------------------------
                         slack                                131.025    

Slack (MET) :             131.035ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 0.890ns (20.207%)  route 3.515ns (79.793%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 141.395 - 135.640 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.471    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.535     6.102    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X12Y75         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDRE (Prop_fdre_C_Q)         0.518     6.620 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.798     7.418    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[15]
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124     7.542 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_9/O
                         net (fo=1, routed)           0.694     8.237    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_9_n_0
    SLICE_X14Y74         LUT5 (Prop_lut5_I4_O)        0.124     8.361 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_5/O
                         net (fo=32, routed)          2.022    10.383    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_5_n_0
    SLICE_X12Y74         LUT5 (Prop_lut5_I3_O)        0.124    10.507 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    10.507    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[1]
    SLICE_X12Y74         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   137.058 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.220    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.303 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581   139.884    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   139.975 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.420   141.395    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X12Y74         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
                         clock pessimism              0.311   141.707    
                         clock uncertainty           -0.245   141.461    
    SLICE_X12Y74         FDRE (Setup_fdre_C_D)        0.081   141.542    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        141.542    
                         arrival time                         -10.507    
  -------------------------------------------------------------------
                         slack                                131.035    

Slack (MET) :             131.238ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 0.890ns (21.019%)  route 3.344ns (78.981%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 141.395 - 135.640 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.471    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.535     6.102    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X12Y75         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDRE (Prop_fdre_C_Q)         0.518     6.620 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.798     7.418    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[15]
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.124     7.542 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_9/O
                         net (fo=1, routed)           0.694     8.237    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_9_n_0
    SLICE_X14Y74         LUT5 (Prop_lut5_I4_O)        0.124     8.361 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_5/O
                         net (fo=32, routed)          1.852    10.213    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_5_n_0
    SLICE_X12Y75         LUT5 (Prop_lut5_I3_O)        0.124    10.337 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000    10.337    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[12]
    SLICE_X12Y75         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   137.058 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.220    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.303 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581   139.884    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   139.975 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.420   141.395    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X12Y75         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[12]/C
                         clock pessimism              0.347   141.743    
                         clock uncertainty           -0.245   141.497    
    SLICE_X12Y75         FDRE (Setup_fdre_C_D)        0.077   141.574    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                        141.574    
                         arrival time                         -10.337    
  -------------------------------------------------------------------
                         slack                                131.238    

Slack (MET) :             131.421ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 2.379ns (59.115%)  route 1.645ns (40.885%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.760ns = ( 141.400 - 135.640 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.471    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.535     6.102    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X12Y74         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.518     6.620 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/Q
                         net (fo=2, routed)           0.813     7.433    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[1]
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.089 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.089    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]_i_2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.203 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.203    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[8]_i_2_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.317 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.326    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[12]_i_2_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.440 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.440    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[16]_i_2_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.554 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.554    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[20]_i_2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.668 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.668    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[24]_i_2_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.782 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.782    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]_i_2_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.004 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.824     9.828    u_uart_tx_only/u_baud_1x_ce_divider/data0[29]
    SLICE_X12Y78         LUT5 (Prop_lut5_I4_O)        0.299    10.127 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[29]_i_1/O
                         net (fo=1, routed)           0.000    10.127    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[29]
    SLICE_X12Y78         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   137.058 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.220    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.303 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581   139.884    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   139.975 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.425   141.400    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X12Y78         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[29]/C
                         clock pessimism              0.311   141.712    
                         clock uncertainty           -0.245   141.466    
    SLICE_X12Y78         FDRE (Setup_fdre_C_D)        0.081   141.547    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                        141.547    
                         arrival time                         -10.127    
  -------------------------------------------------------------------
                         slack                                131.421    

Slack (MET) :             131.425ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 0.890ns (22.159%)  route 3.126ns (77.841%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.760ns = ( 141.400 - 135.640 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.471    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.537     6.104    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X14Y73         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y73         FDRE (Prop_fdre_C_Q)         0.518     6.622 f  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/Q
                         net (fo=2, routed)           0.841     7.464    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[4]
    SLICE_X14Y74         LUT4 (Prop_lut4_I1_O)        0.124     7.588 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_8/O
                         net (fo=1, routed)           0.666     8.254    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_8_n_0
    SLICE_X14Y74         LUT5 (Prop_lut5_I4_O)        0.124     8.378 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_4/O
                         net (fo=32, routed)          1.619     9.997    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_4_n_0
    SLICE_X12Y78         LUT5 (Prop_lut5_I2_O)        0.124    10.121 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[31]_i_1/O
                         net (fo=1, routed)           0.000    10.121    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[31]
    SLICE_X12Y78         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   137.058 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.220    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.303 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581   139.884    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   139.975 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.425   141.400    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X12Y78         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[31]/C
                         clock pessimism              0.311   141.712    
                         clock uncertainty           -0.245   141.466    
    SLICE_X12Y78         FDRE (Setup_fdre_C_D)        0.079   141.545    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                        141.545    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                131.425    

Slack (MET) :             131.453ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 2.495ns (62.567%)  route 1.493ns (37.433%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.758ns = ( 141.398 - 135.640 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.471    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.535     6.102    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X12Y74         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.518     6.620 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/Q
                         net (fo=2, routed)           0.813     7.433    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[1]
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.089 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.089    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]_i_2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.203 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.203    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[8]_i_2_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.317 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.326    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[12]_i_2_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.440 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.440    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[16]_i_2_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.554 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.554    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[20]_i_2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.668 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.668    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[24]_i_2_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.782 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.782    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]_i_2_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.116 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.671     9.787    u_uart_tx_only/u_baud_1x_ce_divider/data0[30]
    SLICE_X12Y77         LUT5 (Prop_lut5_I4_O)        0.303    10.090 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[30]_i_1/O
                         net (fo=1, routed)           0.000    10.090    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[30]
    SLICE_X12Y77         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   137.058 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.220    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.303 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581   139.884    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   139.975 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.423   141.398    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X12Y77         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/C
                         clock pessimism              0.311   141.710    
                         clock uncertainty           -0.245   141.464    
    SLICE_X12Y77         FDRE (Setup_fdre_C_D)        0.079   141.543    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                        141.543    
                         arrival time                         -10.090    
  -------------------------------------------------------------------
                         slack                                131.453    

Slack (MET) :             131.463ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 2.171ns (54.571%)  route 1.807ns (45.429%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.758ns = ( 141.398 - 135.640 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.471    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.535     6.102    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X12Y74         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.518     6.620 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/Q
                         net (fo=2, routed)           0.813     7.433    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[1]
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.089 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.089    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]_i_2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.203 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.203    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[8]_i_2_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.317 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.326    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[12]_i_2_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.440 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.440    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[16]_i_2_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.554 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.554    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[20]_i_2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.793 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.986     9.779    u_uart_tx_only/u_baud_1x_ce_divider/data0[23]
    SLICE_X12Y77         LUT5 (Prop_lut5_I4_O)        0.302    10.081 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[23]_i_1/O
                         net (fo=1, routed)           0.000    10.081    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[23]
    SLICE_X12Y77         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   137.058 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.220    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.303 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581   139.884    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   139.975 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.423   141.398    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X12Y77         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[23]/C
                         clock pessimism              0.311   141.710    
                         clock uncertainty           -0.245   141.464    
    SLICE_X12Y77         FDRE (Setup_fdre_C_D)        0.079   141.543    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                        141.543    
                         arrival time                         -10.081    
  -------------------------------------------------------------------
                         slack                                131.463    

Slack (MET) :             131.538ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_fifo_uart_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDEN
                            (rising edge-triggered cell FIFO18E1 clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.670ns (21.058%)  route 2.512ns (78.942%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.826ns = ( 141.466 - 135.640 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.471    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.537     6.104    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X12Y73         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.518     6.622 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           2.027     8.650    u_uart_tx_only/s_ce_baud_1x
    SLICE_X11Y47         LUT3 (Prop_lut3_I2_O)        0.152     8.802 r  u_uart_tx_only/u_fifo_uart_tx_0_i_1/O
                         net (fo=1, routed)           0.484     9.286    u_uart_tx_only/u_fifo_uart_tx_0/RDEN
    RAMB18_X0Y18         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   137.058 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.220    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.303 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581   139.884    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   139.975 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.491   141.466    u_uart_tx_only/u_fifo_uart_tx_0/RDCLK
    RAMB18_X0Y18         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.232   141.698    
                         clock uncertainty           -0.245   141.453    
    RAMB18_X0Y18         FIFO18E1 (Setup_fifo18e1_RDCLK_RDEN)
                                                     -0.629   140.824    u_uart_tx_only/u_fifo_uart_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                        140.824    
                         arrival time                          -9.286    
  -------------------------------------------------------------------
                         slack                                131.538    

Slack (MET) :             131.542ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 2.285ns (58.575%)  route 1.616ns (41.425%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.760ns = ( 141.400 - 135.640 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.471    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.535     6.102    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X12Y74         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.518     6.620 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/Q
                         net (fo=2, routed)           0.813     7.433    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[1]
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.089 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.089    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]_i_2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.203 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.203    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[8]_i_2_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.317 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.326    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[12]_i_2_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.440 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.440    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[16]_i_2_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.554 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.554    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[20]_i_2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.668 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.668    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[24]_i_2_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.907 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.794     9.701    u_uart_tx_only/u_baud_1x_ce_divider/data0[27]
    SLICE_X14Y78         LUT5 (Prop_lut5_I4_O)        0.302    10.003 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[27]_i_1/O
                         net (fo=1, routed)           0.000    10.003    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[27]
    SLICE_X14Y78         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   137.058 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.220    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.303 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581   139.884    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   139.975 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.425   141.400    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X14Y78         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[27]/C
                         clock pessimism              0.311   141.712    
                         clock uncertainty           -0.245   141.466    
    SLICE_X14Y78         FDRE (Setup_fdre_C_D)        0.079   141.545    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                        141.545    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                131.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.233    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.550     1.808    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X9Y73          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDPE (Prop_fdpe_C_Q)         0.141     1.949 r  u_reset_synch_7_37mhz/s_rst_shift_reg[1]/Q
                         net (fo=1, routed)           0.116     2.066    u_reset_synch_7_37mhz/p_0_in[2]
    SLICE_X8Y73          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.507    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.817     2.353    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X8Y73          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[2]/C
                         clock pessimism             -0.531     1.821    
    SLICE_X8Y73          FDPE (Hold_fdpe_C_D)         0.059     1.880    u_reset_synch_7_37mhz/s_rst_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.669%)  route 0.147ns (47.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.233    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.556     1.814    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X10Y67         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDPE (Prop_fdpe_C_Q)         0.164     1.978 r  u_reset_synch_7_37mhz/s_rst_shift_reg[9]/Q
                         net (fo=1, routed)           0.147     2.126    u_reset_synch_7_37mhz/p_0_in[10]
    SLICE_X10Y67         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.507    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.823     2.360    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X10Y67         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[10]/C
                         clock pessimism             -0.545     1.814    
    SLICE_X10Y67         FDPE (Hold_fdpe_C_D)         0.085     1.899    u_reset_synch_7_37mhz/s_rst_shift_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.531%)  route 0.142ns (46.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.233    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.556     1.814    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X10Y67         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDPE (Prop_fdpe_C_Q)         0.164     1.978 r  u_reset_synch_7_37mhz/s_rst_shift_reg[10]/Q
                         net (fo=1, routed)           0.142     2.121    u_reset_synch_7_37mhz/p_0_in[11]
    SLICE_X10Y65         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.507    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.826     2.362    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X10Y65         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[11]/C
                         clock pessimism             -0.531     1.830    
    SLICE_X10Y65         FDPE (Hold_fdpe_C_D)         0.059     1.889    u_reset_synch_7_37mhz/s_rst_shift_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.427%)  route 0.169ns (47.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.233    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.569     1.827    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X11Y47         FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.141     1.968 r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/Q
                         net (fo=11, routed)          0.169     2.137    u_uart_tx_only/s_uarttxonly_pr_state[1]
    SLICE_X11Y47         LUT3 (Prop_lut3_I2_O)        0.045     2.182 r  u_uart_tx_only/s_uarttxonly_pr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.182    u_uart_tx_only/s_uarttxonly_pr_state[1]_i_1_n_0
    SLICE_X11Y47         FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.507    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.839     2.375    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X11Y47         FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
                         clock pessimism             -0.548     1.827    
    SLICE_X11Y47         FDRE (Hold_fdre_C_D)         0.092     1.919    u_uart_tx_only/s_uarttxonly_pr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.233    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.550     1.808    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X8Y73          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDPE (Prop_fdpe_C_Q)         0.164     1.972 r  u_reset_synch_7_37mhz/s_rst_shift_reg[3]/Q
                         net (fo=1, routed)           0.170     2.143    u_reset_synch_7_37mhz/p_0_in[4]
    SLICE_X8Y73          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.507    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.817     2.353    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X8Y73          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[4]/C
                         clock pessimism             -0.544     1.808    
    SLICE_X8Y73          FDPE (Hold_fdpe_C_D)         0.063     1.871    u_reset_synch_7_37mhz/s_rst_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.233    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.554     1.812    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X8Y69          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDPE (Prop_fdpe_C_Q)         0.164     1.976 r  u_reset_synch_7_37mhz/s_rst_shift_reg[7]/Q
                         net (fo=1, routed)           0.170     2.147    u_reset_synch_7_37mhz/p_0_in[8]
    SLICE_X8Y69          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.507    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.822     2.358    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X8Y69          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[8]/C
                         clock pessimism             -0.545     1.812    
    SLICE_X8Y69          FDPE (Hold_fdpe_C_D)         0.063     1.875    u_reset_synch_7_37mhz/s_rst_shift_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.500%)  route 0.199ns (58.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.233    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.550     1.808    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X9Y73          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDPE (Prop_fdpe_C_Q)         0.141     1.949 r  u_reset_synch_7_37mhz/s_rst_shift_reg[0]/Q
                         net (fo=1, routed)           0.199     2.148    u_reset_synch_7_37mhz/p_0_in[1]
    SLICE_X9Y73          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.507    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.817     2.353    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X9Y73          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[1]/C
                         clock pessimism             -0.544     1.808    
    SLICE_X9Y73          FDPE (Hold_fdpe_C_D)         0.066     1.874    u_reset_synch_7_37mhz/s_rst_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.164ns (30.372%)  route 0.376ns (69.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.233    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.558     1.816    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X10Y65         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDPE (Prop_fdpe_C_Q)         0.164     1.980 r  u_reset_synch_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=49, routed)          0.376     2.356    u_uart_tx_only/i_rst_7_37mhz
    SLICE_X11Y47         FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.507    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.839     2.375    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X11Y47         FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
                         clock pessimism             -0.278     2.097    
    SLICE_X11Y47         FDRE (Hold_fdre_C_R)        -0.018     2.079    u_uart_tx_only/s_uarttxonly_pr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.164ns (30.372%)  route 0.376ns (69.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.233    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.558     1.816    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X10Y65         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDPE (Prop_fdpe_C_Q)         0.164     1.980 r  u_reset_synch_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=49, routed)          0.376     2.356    u_uart_tx_only/i_rst_7_37mhz
    SLICE_X11Y47         FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.507    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.839     2.375    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X11Y47         FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
                         clock pessimism             -0.278     2.097    
    SLICE_X11Y47         FDRE (Hold_fdre_C_R)        -0.018     2.079    u_uart_tx_only/s_uarttxonly_pr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.233    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.550     1.808    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X8Y73          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDPE (Prop_fdpe_C_Q)         0.164     1.972 r  u_reset_synch_7_37mhz/s_rst_shift_reg[2]/Q
                         net (fo=1, routed)           0.170     2.143    u_reset_synch_7_37mhz/p_0_in[3]
    SLICE_X8Y73          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.507    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.817     2.353    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X8Y73          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[3]/C
                         clock pessimism             -0.544     1.808    
    SLICE_X8Y73          FDPE (Hold_fdpe_C_D)         0.052     1.860    u_reset_synch_7_37mhz/s_rst_shift_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_7_37mhz
Waveform(ns):       { 0.000 67.820 }
Period(ns):         135.640
Sources:            { MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         135.640     133.064    RAMB18_X0Y18     u_uart_tx_only/u_fifo_uart_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     BUFG/I              n/a            2.155         135.640     133.485    BUFGCTRL_X0Y17   s_clk_7_37mhz_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         135.640     134.391    MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         135.640     134.640    SLICE_X15Y73     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         135.640     134.640    SLICE_X14Y74     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         135.640     134.640    SLICE_X12Y74     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         135.640     134.640    SLICE_X12Y75     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         135.640     134.640    SLICE_X12Y75     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         135.640     134.640    SLICE_X14Y75     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         135.640     134.640    SLICE_X12Y75     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       135.640     77.720     MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X15Y73     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X15Y73     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X14Y76     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X14Y76     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X14Y76     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X14Y76     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X12Y76     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X12Y76     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X12Y76     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X12Y76     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X15Y73     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X14Y74     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X14Y74     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X12Y74     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X12Y74     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X12Y75     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X12Y75     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X12Y75     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X12Y75     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X14Y75     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_clkfbout
  To Clock:  s_clk_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_clkfbout
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  genclk5mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       47.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.319ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.351ns  (required time - arrival time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.116ns (7.396%)  route 1.453ns (92.604%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.841ns = ( 55.841 - 50.000 ) 
    Source Clock Delay      (SCD):    6.659ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.635     6.203    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     6.659 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.564     7.222    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X6Y37          LUT4 (Prop_lut4_I0_O)        0.116     7.338 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.889     8.227    u_pmod_acl2_custom_driver/sio_acl2_sck_fsm_o
    SLICE_X0Y25          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.505    55.841    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X0Y25          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/C
                         clock pessimism              0.232    56.073    
                         clock uncertainty           -0.210    55.863    
    SLICE_X0Y25          FDRE (Setup_fdre_C_D)       -0.285    55.578    u_pmod_acl2_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         55.578    
                         arrival time                          -8.227    
  -------------------------------------------------------------------
                         slack                                 47.351    

Slack (MET) :             47.764ns  (required time - arrival time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        1.482ns  (logic 0.124ns (8.365%)  route 1.358ns (91.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 55.854 - 50.000 ) 
    Source Clock Delay      (SCD):    6.659ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.635     6.203    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     6.659 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.358     8.017    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X5Y39          LUT2 (Prop_lut2_I1_O)        0.124     8.141 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     8.141    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X5Y39          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.518    55.854    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X5Y39          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    56.086    
                         clock uncertainty           -0.210    55.876    
    SLICE_X5Y39          FDRE (Setup_fdre_C_D)        0.029    55.905    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         55.905    
                         arrival time                          -8.141    
  -------------------------------------------------------------------
                         slack                                 47.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@100.000ns - genclk5mhz fall@100.000ns)
  Data Path Delay:        0.540ns  (logic 0.045ns (8.328%)  route 0.495ns (91.673%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns = ( 102.400 - 100.000 ) 
    Source Clock Delay      (SCD):    1.992ns = ( 101.992 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257   100.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050   100.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486   101.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   101.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.593   101.851    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141   101.992 f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.495   102.488    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X5Y39          LUT2 (Prop_lut2_I1_O)        0.045   102.533 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000   102.533    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X5Y39          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445   100.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   100.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530   101.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   101.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.864   102.400    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X5Y39          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278   102.122    
    SLICE_X5Y39          FDRE (Hold_fdre_C_D)         0.091   102.213    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                       -102.213    
                         arrival time                         102.533    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@100.000ns - genclk5mhz fall@100.000ns)
  Data Path Delay:        0.594ns  (logic 0.048ns (8.087%)  route 0.546ns (91.912%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns = ( 102.388 - 100.000 ) 
    Source Clock Delay      (SCD):    1.992ns = ( 101.992 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257   100.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050   100.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486   101.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   101.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.593   101.851    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141   101.992 f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.206   102.198    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X6Y37          LUT4 (Prop_lut4_I0_O)        0.048   102.246 f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.340   102.586    u_pmod_acl2_custom_driver/sio_acl2_sck_fsm_o
    SLICE_X0Y25          FDRE                                         f  u_pmod_acl2_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445   100.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   100.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530   101.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   101.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.852   102.388    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X0Y25          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/C
                         clock pessimism             -0.278   102.110    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.000   102.110    u_pmod_acl2_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                       -102.110    
                         arrival time                         102.586    
  -------------------------------------------------------------------
                         slack                                  0.476    





---------------------------------------------------------------------------------------------------
From Clock:  genclk625khz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       47.839ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.839ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@850.000ns - genclk625khz fall@800.000ns)
  Data Path Delay:        1.408ns  (logic 0.124ns (8.805%)  route 1.284ns (91.196%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.831ns = ( 855.831 - 850.000 ) 
    Source Clock Delay      (SCD):    6.635ns = ( 806.635 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz fall edge)
                                                    800.000   800.000 f  
    E3                                                0.000   800.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   800.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489   801.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233   802.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   802.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661   804.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   804.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.612   806.179    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456   806.635 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.284   807.920    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X0Y68          LUT4 (Prop_lut4_I0_O)        0.124   808.044 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.000   808.044    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X0Y68          FDRE                                         f  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                    850.000   850.000 r  
    E3                                                0.000   850.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   850.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   851.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   852.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   852.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   854.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   854.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.496   855.831    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X0Y68          FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism              0.232   856.063    
                         clock uncertainty           -0.210   855.854    
    SLICE_X0Y68          FDRE (Setup_fdre_C_D)        0.029   855.883    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                        855.883    
                         arrival time                        -808.044    
  -------------------------------------------------------------------
                         slack                                 47.839    

Slack (MET) :             48.190ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@850.000ns - genclk625khz fall@800.000ns)
  Data Path Delay:        1.056ns  (logic 0.124ns (11.738%)  route 0.932ns (88.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.830ns = ( 855.830 - 850.000 ) 
    Source Clock Delay      (SCD):    6.635ns = ( 806.635 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz fall edge)
                                                    800.000   800.000 f  
    E3                                                0.000   800.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   800.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489   801.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233   802.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   802.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661   804.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   804.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.612   806.179    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456   806.635 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.932   807.568    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.124   807.692 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000   807.692    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X0Y69          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                    850.000   850.000 r  
    E3                                                0.000   850.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   850.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   851.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   852.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   852.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   854.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   854.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.495   855.830    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X0Y69          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232   856.062    
                         clock uncertainty           -0.210   855.853    
    SLICE_X0Y69          FDRE (Setup_fdre_C_D)        0.029   855.882    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                        855.882    
                         arrival time                        -807.692    
  -------------------------------------------------------------------
                         slack                                 48.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.045ns (9.329%)  route 0.437ns (90.671%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.583     1.841    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.982 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.437     2.420    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.045     2.465 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     2.465    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X0Y69          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.851     2.388    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X0Y69          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278     2.110    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.091     2.201    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.045ns (7.397%)  route 0.563ns (92.603%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.583     1.841    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.982 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.563     2.546    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X0Y68          LUT4 (Prop_lut4_I0_O)        0.045     2.591 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.000     2.591    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X0Y68          FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.853     2.389    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X0Y68          FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism             -0.278     2.111    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.091     2.202    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  0.389    





---------------------------------------------------------------------------------------------------
From Clock:  wiz_20mhz_virt_in
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       29.922ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.555ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.922ns  (required time - arrival time)
  Source:                 ei_sw0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switch_deb_sw0/si_switch_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.497ns (36.003%)  route 0.883ns (63.997%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 51.850 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    A8                                                0.000    20.000 r  ei_sw0 (IN)
                         net (fo=0)                   0.000    20.000    ei_sw0
    A8                   IBUF (Prop_ibuf_I_O)         0.497    20.497 r  ei_sw0_IBUF_inst/O
                         net (fo=1, routed)           0.883    21.379    u_switch_deb_sw0/ei_switch
    SLICE_X0Y98          FDRE                                         r  u_switch_deb_sw0/si_switch_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486    51.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.592    51.850    u_switch_deb_sw0/i_clk_20mhz
    SLICE_X0Y98          FDRE                                         r  u_switch_deb_sw0/si_switch_meta_reg/C
                         clock pessimism              0.000    51.850    
                         clock uncertainty           -0.535    51.315    
    SLICE_X0Y98          FDRE (Setup_fdre_C_D)       -0.014    51.301    u_switch_deb_sw0/si_switch_meta_reg
  -------------------------------------------------------------------
                         required time                         51.301    
                         arrival time                         -21.379    
  -------------------------------------------------------------------
                         slack                                 29.922    

Slack (MET) :             29.963ns  (required time - arrival time)
  Source:                 ei_sw1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switch_deb_sw1/si_switch_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.467ns (35.043%)  route 0.866ns (64.957%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 51.850 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    C11                                               0.000    20.000 r  ei_sw1 (IN)
                         net (fo=0)                   0.000    20.000    ei_sw1
    C11                  IBUF (Prop_ibuf_I_O)         0.467    20.467 r  ei_sw1_IBUF_inst/O
                         net (fo=1, routed)           0.866    21.333    u_switch_deb_sw1/ei_switch
    SLICE_X0Y98          FDRE                                         r  u_switch_deb_sw1/si_switch_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486    51.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.592    51.850    u_switch_deb_sw1/i_clk_20mhz
    SLICE_X0Y98          FDRE                                         r  u_switch_deb_sw1/si_switch_meta_reg/C
                         clock pessimism              0.000    51.850    
                         clock uncertainty           -0.535    51.315    
    SLICE_X0Y98          FDRE (Setup_fdre_C_D)       -0.019    51.296    u_switch_deb_sw1/si_switch_meta_reg
  -------------------------------------------------------------------
                         required time                         51.296    
                         arrival time                         -21.333    
  -------------------------------------------------------------------
                         slack                                 29.963    

Slack (MET) :             30.216ns  (required time - arrival time)
  Source:                 ei_pmod_acl2_int1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.435ns (40.346%)  route 0.643ns (59.654%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 51.848 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    V14                                               0.000    20.000 r  ei_pmod_acl2_int1 (IN)
                         net (fo=0)                   0.000    20.000    ei_pmod_acl2_int1
    V14                  IBUF (Prop_ibuf_I_O)         0.435    20.435 r  ei_pmod_acl2_int1_IBUF_inst/O
                         net (fo=1, routed)           0.643    21.079    u_pmod_acl2_custom_driver/u_extint_deb_int1/ei_interrupt
    SLICE_X0Y18          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486    51.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.590    51.848    u_pmod_acl2_custom_driver/u_extint_deb_int1/i_clk_20mhz
    SLICE_X0Y18          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/C
                         clock pessimism              0.000    51.848    
                         clock uncertainty           -0.535    51.313    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.019    51.294    u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         51.294    
                         arrival time                         -21.079    
  -------------------------------------------------------------------
                         slack                                 30.216    

Slack (MET) :             30.261ns  (required time - arrival time)
  Source:                 ei_pmod_acl2_miso
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.450ns (43.341%)  route 0.588ns (56.659%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 51.848 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    V10                                               0.000    20.000 r  ei_pmod_acl2_miso (IN)
                         net (fo=0)                   0.000    20.000    ei_pmod_acl2_miso
    V10                  IBUF (Prop_ibuf_I_O)         0.450    20.450 r  ei_pmod_acl2_miso_IBUF_inst/O
                         net (fo=1, routed)           0.588    21.038    u_pmod_acl2_custom_driver/ei_miso
    SLICE_X0Y18          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486    51.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.590    51.848    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X0Y18          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/C
                         clock pessimism              0.000    51.848    
                         clock uncertainty           -0.535    51.313    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.014    51.299    u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg
  -------------------------------------------------------------------
                         required time                         51.299    
                         arrival time                         -21.038    
  -------------------------------------------------------------------
                         slack                                 30.261    

Slack (MET) :             30.263ns  (required time - arrival time)
  Source:                 ei_pmod_acl2_int2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.436ns (42.030%)  route 0.601ns (57.970%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 51.848 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    U14                                               0.000    20.000 r  ei_pmod_acl2_int2 (IN)
                         net (fo=0)                   0.000    20.000    ei_pmod_acl2_int2
    U14                  IBUF (Prop_ibuf_I_O)         0.436    20.436 r  ei_pmod_acl2_int2_IBUF_inst/O
                         net (fo=1, routed)           0.601    21.037    u_pmod_acl2_custom_driver/u_extint_deb_int2/ei_interrupt
    SLICE_X0Y18          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486    51.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.590    51.848    u_pmod_acl2_custom_driver/u_extint_deb_int2/i_clk_20mhz
    SLICE_X0Y18          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/C
                         clock pessimism              0.000    51.848    
                         clock uncertainty           -0.535    51.313    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.014    51.299    u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         51.299    
                         arrival time                         -21.037    
  -------------------------------------------------------------------
                         slack                                 30.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_miso
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.479ns  (logic 1.424ns (57.428%)  route 1.055ns (42.572%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    V10                                               0.000     5.000 r  ei_pmod_acl2_miso (IN)
                         net (fo=0)                   0.000     5.000    ei_pmod_acl2_miso
    V10                  IBUF (Prop_ibuf_I_O)         1.424     6.424 r  ei_pmod_acl2_miso_IBUF_inst/O
                         net (fo=1, routed)           1.055     7.479    u_pmod_acl2_custom_driver/ei_miso
    SLICE_X0Y18          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.629     6.197    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X0Y18          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/C
                         clock pessimism              0.000     6.197    
                         clock uncertainty            0.535     6.732    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.192     6.924    u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg
  -------------------------------------------------------------------
                         required time                         -6.924    
                         arrival time                           7.479    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_int2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 1.409ns (56.437%)  route 1.088ns (43.563%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    U14                                               0.000     5.000 r  ei_pmod_acl2_int2 (IN)
                         net (fo=0)                   0.000     5.000    ei_pmod_acl2_int2
    U14                  IBUF (Prop_ibuf_I_O)         1.409     6.409 r  ei_pmod_acl2_int2_IBUF_inst/O
                         net (fo=1, routed)           1.088     7.497    u_pmod_acl2_custom_driver/u_extint_deb_int2/ei_interrupt
    SLICE_X0Y18          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.629     6.197    u_pmod_acl2_custom_driver/u_extint_deb_int2/i_clk_20mhz
    SLICE_X0Y18          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/C
                         clock pessimism              0.000     6.197    
                         clock uncertainty            0.535     6.732    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.196     6.928    u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         -6.928    
                         arrival time                           7.497    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_int1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 1.409ns (53.789%)  route 1.210ns (46.211%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    V14                                               0.000     5.000 r  ei_pmod_acl2_int1 (IN)
                         net (fo=0)                   0.000     5.000    ei_pmod_acl2_int1
    V14                  IBUF (Prop_ibuf_I_O)         1.409     6.409 r  ei_pmod_acl2_int1_IBUF_inst/O
                         net (fo=1, routed)           1.210     7.619    u_pmod_acl2_custom_driver/u_extint_deb_int1/ei_interrupt
    SLICE_X0Y18          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.629     6.197    u_pmod_acl2_custom_driver/u_extint_deb_int1/i_clk_20mhz
    SLICE_X0Y18          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/C
                         clock pessimism              0.000     6.197    
                         clock uncertainty            0.535     6.732    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.180     6.912    u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         -6.912    
                         arrival time                           7.619    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 ei_sw0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switch_deb_sw0/si_switch_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.006ns  (logic 1.470ns (48.902%)  route 1.536ns (51.098%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    A8                                                0.000     5.000 r  ei_sw0 (IN)
                         net (fo=0)                   0.000     5.000    ei_sw0
    A8                   IBUF (Prop_ibuf_I_O)         1.470     6.470 r  ei_sw0_IBUF_inst/O
                         net (fo=1, routed)           1.536     8.006    u_switch_deb_sw0/ei_switch
    SLICE_X0Y98          FDRE                                         r  u_switch_deb_sw0/si_switch_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.625     6.192    u_switch_deb_sw0/i_clk_20mhz
    SLICE_X0Y98          FDRE                                         r  u_switch_deb_sw0/si_switch_meta_reg/C
                         clock pessimism              0.000     6.192    
                         clock uncertainty            0.535     6.727    
    SLICE_X0Y98          FDRE (Hold_fdre_C_D)         0.192     6.919    u_switch_deb_sw0/si_switch_meta_reg
  -------------------------------------------------------------------
                         required time                         -6.919    
                         arrival time                           8.006    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 ei_sw1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switch_deb_sw1/si_switch_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 1.441ns (47.645%)  route 1.583ns (52.355%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    C11                                               0.000     5.000 r  ei_sw1 (IN)
                         net (fo=0)                   0.000     5.000    ei_sw1
    C11                  IBUF (Prop_ibuf_I_O)         1.441     6.441 r  ei_sw1_IBUF_inst/O
                         net (fo=1, routed)           1.583     8.024    u_switch_deb_sw1/ei_switch
    SLICE_X0Y98          FDRE                                         r  u_switch_deb_sw1/si_switch_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.625     6.192    u_switch_deb_sw1/i_clk_20mhz
    SLICE_X0Y98          FDRE                                         r  u_switch_deb_sw1/si_switch_meta_reg/C
                         clock pessimism              0.000     6.192    
                         clock uncertainty            0.535     6.727    
    SLICE_X0Y98          FDRE (Hold_fdre_C_D)         0.180     6.907    u_switch_deb_sw1/si_switch_meta_reg
  -------------------------------------------------------------------
                         required time                         -6.907    
                         arrival time                           8.024    
  -------------------------------------------------------------------
                         slack                                  1.116    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_20mhz
  To Clock:  wiz_20mhz_virt_out

Setup :            0  Failing Endpoints,  Worst Slack        6.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       32.963ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.602ns  (required time - arrival time)
  Source:                 eo_led0_g_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.743ns  (logic 3.991ns (59.190%)  route 2.752ns (40.810%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.552     6.119    s_clk_20mhz_BUFG
    SLICE_X41Y54         FDRE                                         r  eo_led0_g_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     6.575 r  eo_led0_g_reg/Q
                         net (fo=1, routed)           2.752     9.327    eo_led0_g_OBUF
    F6                   OBUF (Prop_obuf_I_O)         3.535    12.863 r  eo_led0_g_OBUF_inst/O
                         net (fo=0)                   0.000    12.863    eo_led0_g
    F6                                                                r  eo_led0_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -12.863    
  -------------------------------------------------------------------
                         slack                                  6.602    

Slack (MET) :             6.608ns  (required time - arrival time)
  Source:                 u_pmod_acl2_custom_driver/eo_mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_acl2_mosi
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 4.079ns (60.672%)  route 2.644ns (39.328%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.134ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.566     6.134    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X8Y35          FDRE                                         r  u_pmod_acl2_custom_driver/eo_mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.518     6.652 r  u_pmod_acl2_custom_driver/eo_mosi_o_reg/Q
                         net (fo=1, routed)           2.644     9.296    eo_pmod_acl2_mosi_OBUF
    V12                  OBUF (Prop_obuf_I_O)         3.561    12.857 r  eo_pmod_acl2_mosi_OBUF_inst/O
                         net (fo=0)                   0.000    12.857    eo_pmod_acl2_mosi
    V12                                                               r  eo_pmod_acl2_mosi (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -12.857    
  -------------------------------------------------------------------
                         slack                                  6.608    

Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 eo_led4_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led4
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.688ns  (logic 3.981ns (59.529%)  route 2.707ns (40.471%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.118ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.551     6.118    s_clk_20mhz_BUFG
    SLICE_X35Y50         FDRE                                         r  eo_led4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.456     6.574 r  eo_led4_reg/Q
                         net (fo=1, routed)           2.707     9.281    eo_led4_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.525    12.807 r  eo_led4_OBUF_inst/O
                         net (fo=0)                   0.000    12.807    eo_led4
    H5                                                                r  eo_led4 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -12.807    
  -------------------------------------------------------------------
                         slack                                  6.658    

Slack (MET) :             6.721ns  (required time - arrival time)
  Source:                 eo_led6_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led6
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 4.002ns (61.044%)  route 2.554ns (38.956%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.188ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.620     6.188    s_clk_20mhz_BUFG
    SLICE_X1Y25          FDRE                                         r  eo_led6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.456     6.644 r  eo_led6_reg/Q
                         net (fo=1, routed)           2.554     9.198    eo_led6_OBUF
    T9                   OBUF (Prop_obuf_I_O)         3.546    12.744 r  eo_led6_OBUF_inst/O
                         net (fo=0)                   0.000    12.744    eo_led6
    T9                                                                r  eo_led6 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -12.744    
  -------------------------------------------------------------------
                         slack                                  6.721    

Slack (MET) :             6.750ns  (required time - arrival time)
  Source:                 eo_led0_b_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.599ns  (logic 4.001ns (60.627%)  route 2.598ns (39.373%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.116ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.549     6.116    s_clk_20mhz_BUFG
    SLICE_X37Y59         FDRE                                         r  eo_led0_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.456     6.572 r  eo_led0_b_reg/Q
                         net (fo=1, routed)           2.598     9.171    eo_led0_b_OBUF
    E1                   OBUF (Prop_obuf_I_O)         3.545    12.715 r  eo_led0_b_OBUF_inst/O
                         net (fo=0)                   0.000    12.715    eo_led0_b
    E1                                                                r  eo_led0_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -12.715    
  -------------------------------------------------------------------
                         slack                                  6.750    

Slack (MET) :             6.789ns  (required time - arrival time)
  Source:                 eo_led1_g_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 3.984ns (60.773%)  route 2.572ns (39.227%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.552     6.119    s_clk_20mhz_BUFG
    SLICE_X40Y54         FDRE                                         r  eo_led1_g_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456     6.575 r  eo_led1_g_reg/Q
                         net (fo=1, routed)           2.572     9.147    eo_led1_g_OBUF
    J4                   OBUF (Prop_obuf_I_O)         3.528    12.676 r  eo_led1_g_OBUF_inst/O
                         net (fo=0)                   0.000    12.676    eo_led1_g
    J4                                                                r  eo_led1_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -12.676    
  -------------------------------------------------------------------
                         slack                                  6.789    

Slack (MET) :             6.842ns  (required time - arrival time)
  Source:                 eo_led1_b_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.503ns  (logic 4.002ns (61.536%)  route 2.502ns (38.464%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.552     6.119    s_clk_20mhz_BUFG
    SLICE_X40Y53         FDSE                                         r  eo_led1_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDSE (Prop_fdse_C_Q)         0.456     6.575 r  eo_led1_b_reg/Q
                         net (fo=1, routed)           2.502     9.077    eo_led1_b_OBUF
    G4                   OBUF (Prop_obuf_I_O)         3.546    12.623 r  eo_led1_b_OBUF_inst/O
                         net (fo=0)                   0.000    12.623    eo_led1_b
    G4                                                                r  eo_led1_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -12.623    
  -------------------------------------------------------------------
                         slack                                  6.842    

Slack (MET) :             6.900ns  (required time - arrival time)
  Source:                 eo_led7_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led7
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.377ns  (logic 3.995ns (62.655%)  route 2.381ns (37.345%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.188ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.620     6.188    s_clk_20mhz_BUFG
    SLICE_X0Y25          FDRE                                         r  eo_led7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.456     6.644 r  eo_led7_reg/Q
                         net (fo=1, routed)           2.381     9.025    eo_led7_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.539    12.565 r  eo_led7_OBUF_inst/O
                         net (fo=0)                   0.000    12.565    eo_led7
    T10                                                               r  eo_led7 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -12.565    
  -------------------------------------------------------------------
                         slack                                  6.900    

Slack (MET) :             6.959ns  (required time - arrival time)
  Source:                 u_pmod_acl2_custom_driver/eo_ssn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_acl2_ssn
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.318ns  (logic 4.020ns (63.633%)  route 2.298ns (36.367%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.188ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.620     6.188    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X0Y25          FDRE                                         r  u_pmod_acl2_custom_driver/eo_ssn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.456     6.644 r  u_pmod_acl2_custom_driver/eo_ssn_o_reg/Q
                         net (fo=1, routed)           2.298     8.941    eo_pmod_acl2_ssn_OBUF
    U12                  OBUF (Prop_obuf_I_O)         3.564    12.506 r  eo_pmod_acl2_ssn_OBUF_inst/O
                         net (fo=0)                   0.000    12.506    eo_pmod_acl2_ssn
    U12                                                               r  eo_pmod_acl2_ssn (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -12.506    
  -------------------------------------------------------------------
                         slack                                  6.959    

Slack (MET) :             6.986ns  (required time - arrival time)
  Source:                 eo_led0_r_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.357ns  (logic 3.995ns (62.840%)  route 2.362ns (37.160%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.122ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.555     6.122    s_clk_20mhz_BUFG
    SLICE_X48Y58         FDRE                                         r  eo_led0_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y58         FDRE (Prop_fdre_C_Q)         0.456     6.578 r  eo_led0_r_reg/Q
                         net (fo=1, routed)           2.362     8.941    eo_led0_r_OBUF
    G6                   OBUF (Prop_obuf_I_O)         3.539    12.479 r  eo_led0_r_OBUF_inst/O
                         net (fo=0)                   0.000    12.479    eo_led0_r
    G6                                                                r  eo_led0_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -12.479    
  -------------------------------------------------------------------
                         slack                                  6.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.963ns  (arrival time - required time)
  Source:                 eo_led3_r_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led3_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 1.368ns (82.979%)  route 0.281ns (17.021%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.591     1.849    s_clk_20mhz_BUFG
    SLICE_X65Y53         FDRE                                         r  eo_led3_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDRE (Prop_fdre_C_Q)         0.141     1.990 r  eo_led3_r_reg/Q
                         net (fo=1, routed)           0.281     2.271    eo_led3_r_OBUF
    K1                   OBUF (Prop_obuf_I_O)         1.227     3.498 r  eo_led3_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.498    eo_led3_r
    K1                                                                r  eo_led3_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.498    
  -------------------------------------------------------------------
                         slack                                 32.963    

Slack (MET) :             33.008ns  (arrival time - required time)
  Source:                 eo_led3_g_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led3_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.692ns  (logic 1.364ns (80.615%)  route 0.328ns (19.385%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.592     1.850    s_clk_20mhz_BUFG
    SLICE_X65Y51         FDRE                                         r  eo_led3_g_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.141     1.991 r  eo_led3_g_reg/Q
                         net (fo=1, routed)           0.328     2.320    eo_led3_g_OBUF
    H6                   OBUF (Prop_obuf_I_O)         1.223     3.543 r  eo_led3_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.543    eo_led3_g
    H6                                                                r  eo_led3_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.543    
  -------------------------------------------------------------------
                         slack                                 33.008    

Slack (MET) :             33.085ns  (arrival time - required time)
  Source:                 eo_led2_r_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 1.362ns (76.947%)  route 0.408ns (23.053%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.591     1.849    s_clk_20mhz_BUFG
    SLICE_X65Y53         FDRE                                         r  eo_led2_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDRE (Prop_fdre_C_Q)         0.141     1.990 r  eo_led2_r_reg/Q
                         net (fo=1, routed)           0.408     2.399    eo_led2_r_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.221     3.620 r  eo_led2_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.620    eo_led2_r
    J3                                                                r  eo_led2_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.620    
  -------------------------------------------------------------------
                         slack                                 33.085    

Slack (MET) :             33.096ns  (arrival time - required time)
  Source:                 eo_led2_g_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 1.401ns (78.657%)  route 0.380ns (21.343%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.591     1.849    s_clk_20mhz_BUFG
    SLICE_X65Y53         FDRE                                         r  eo_led2_g_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDRE (Prop_fdre_C_Q)         0.128     1.977 r  eo_led2_g_reg/Q
                         net (fo=1, routed)           0.380     2.358    eo_led2_g_OBUF
    J2                   OBUF (Prop_obuf_I_O)         1.273     3.631 r  eo_led2_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.631    eo_led2_g
    J2                                                                r  eo_led2_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.631    
  -------------------------------------------------------------------
                         slack                                 33.096    

Slack (MET) :             33.195ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/eo_sck_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_sck
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 1.403ns (74.354%)  route 0.484ns (25.646%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.584     1.842    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X0Y68          FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     1.983 r  u_pmod_cls_custom_driver/eo_sck_o_reg/Q
                         net (fo=1, routed)           0.484     2.468    eo_pmod_cls_sck_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.262     3.730 r  eo_pmod_cls_sck_OBUF_inst/O
                         net (fo=0)                   0.000     3.730    eo_pmod_cls_sck
    C15                                                               r  eo_pmod_cls_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.730    
  -------------------------------------------------------------------
                         slack                                 33.195    

Slack (MET) :             33.263ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/eo_sck_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_acl2_sck
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 1.389ns (71.041%)  route 0.566ns (28.959%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.584     1.842    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X0Y25          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141     1.983 r  u_pmod_acl2_custom_driver/eo_sck_o_reg/Q
                         net (fo=1, routed)           0.566     2.550    eo_pmod_acl2_sck_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.248     3.798 r  eo_pmod_acl2_sck_OBUF_inst/O
                         net (fo=0)                   0.000     3.798    eo_pmod_acl2_sck
    V11                                                               r  eo_pmod_acl2_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.798    
  -------------------------------------------------------------------
                         slack                                 33.263    

Slack (MET) :             33.270ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/eo_mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_dq0
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 1.406ns (71.780%)  route 0.553ns (28.220%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.588     1.846    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X1Y62          FDRE                                         r  u_pmod_cls_custom_driver/eo_mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.141     1.987 r  u_pmod_cls_custom_driver/eo_mosi_o_reg/Q
                         net (fo=1, routed)           0.553     2.540    eo_pmod_cls_dq0_OBUF
    E16                  OBUF (Prop_obuf_I_O)         1.265     3.805 r  eo_pmod_cls_dq0_OBUF_inst/O
                         net (fo=0)                   0.000     3.805    eo_pmod_cls_dq0
    E16                                                               r  eo_pmod_cls_dq0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.805    
  -------------------------------------------------------------------
                         slack                                 33.270    

Slack (MET) :             33.287ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/eo_ssn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_ssn
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 1.445ns (73.003%)  route 0.534ns (26.997%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.584     1.842    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X0Y68          FDRE                                         r  u_pmod_cls_custom_driver/eo_ssn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.128     1.970 r  u_pmod_cls_custom_driver/eo_ssn_o_reg/Q
                         net (fo=1, routed)           0.534     2.505    eo_pmod_cls_ssn_OBUF
    E15                  OBUF (Prop_obuf_I_O)         1.317     3.822 r  eo_pmod_cls_ssn_OBUF_inst/O
                         net (fo=0)                   0.000     3.822    eo_pmod_cls_ssn
    E15                                                               r  eo_pmod_cls_ssn (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.822    
  -------------------------------------------------------------------
                         slack                                 33.287    

Slack (MET) :             33.323ns  (arrival time - required time)
  Source:                 eo_led0_r_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 1.380ns (67.713%)  route 0.658ns (32.287%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.561     1.819    s_clk_20mhz_BUFG
    SLICE_X48Y58         FDRE                                         r  eo_led0_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y58         FDRE (Prop_fdre_C_Q)         0.141     1.960 r  eo_led0_r_reg/Q
                         net (fo=1, routed)           0.658     2.619    eo_led0_r_OBUF
    G6                   OBUF (Prop_obuf_I_O)         1.239     3.858 r  eo_led0_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.858    eo_led0_r
    G6                                                                r  eo_led0_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.858    
  -------------------------------------------------------------------
                         slack                                 33.323    

Slack (MET) :             33.329ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/eo_ssn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_acl2_ssn
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 1.406ns (69.545%)  route 0.616ns (30.455%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.584     1.842    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X0Y25          FDRE                                         r  u_pmod_acl2_custom_driver/eo_ssn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141     1.983 r  u_pmod_acl2_custom_driver/eo_ssn_o_reg/Q
                         net (fo=1, routed)           0.616     2.599    eo_pmod_acl2_ssn_OBUF
    U12                  OBUF (Prop_obuf_I_O)         1.265     3.864 r  eo_pmod_acl2_ssn_OBUF_inst/O
                         net (fo=0)                   0.000     3.864    eo_pmod_acl2_ssn
    U12                                                               r  eo_pmod_acl2_ssn (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.864    
  -------------------------------------------------------------------
                         slack                                 33.329    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  wiz_7_373mhz_virt_out

Setup :            0  Failing Endpoints,  Worst Slack       40.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       84.914ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.370ns  (required time - arrival time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_out  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             wiz_7_373mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            135.640ns  (wiz_7_373mhz_virt_out rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        7.114ns  (logic 3.977ns (55.909%)  route 3.137ns (44.091%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           81.379ns
  Clock Path Skew:        -6.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 135.640 - 135.640 ) 
    Source Clock Delay      (SCD):    6.206ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.471    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.638     6.206    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y47          FDSE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDSE (Prop_fdse_C_Q)         0.456     6.662 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           3.137     9.798    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521    13.320 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.320    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_out rise edge)
                                                    135.640   135.640 r  
                         ideal clock network latency
                                                      0.000   135.640    
                         clock pessimism              0.000   135.640    
                         clock uncertainty           -0.571   135.069    
                         output delay               -81.379    53.690    
  -------------------------------------------------------------------
                         required time                         53.690    
                         arrival time                         -13.320    
  -------------------------------------------------------------------
                         slack                                 40.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             84.914ns  (arrival time - required time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_out  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             wiz_7_373mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_7_373mhz_virt_out rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 1.363ns (60.566%)  route 0.888ns (39.434%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           81.379ns
  Clock Path Skew:        -1.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.233    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.596     1.854    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y47          FDSE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDSE (Prop_fdse_C_Q)         0.141     1.995 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           0.888     2.883    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     4.105 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.105    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.571     0.571    
                         output delay               -81.379   -80.808    
  -------------------------------------------------------------------
                         required time                         80.808    
                         arrival time                           4.105    
  -------------------------------------------------------------------
                         slack                                 84.914    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  s_clk_20mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       41.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.827ns  (required time - arrival time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.518ns (9.363%)  route 5.015ns (90.637%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.826ns = ( 55.826 - 50.000 ) 
    Source Clock Delay      (SCD):    6.121ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.554     6.121    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X8Y57          FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDPE (Prop_fdpe_C_Q)         0.518     6.639 f  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=512, routed)         5.015    11.654    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y14         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.491    55.826    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y14         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.232    56.058    
                         clock uncertainty           -0.210    55.849    
    RAMB18_X0Y14         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    53.481    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.481    
                         arrival time                         -11.654    
  -------------------------------------------------------------------
                         slack                                 41.827    

Slack (MET) :             42.110ns  (required time - arrival time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 0.518ns (9.860%)  route 4.735ns (90.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.830ns = ( 55.830 - 50.000 ) 
    Source Clock Delay      (SCD):    6.121ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.554     6.121    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X8Y57          FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDPE (Prop_fdpe_C_Q)         0.518     6.639 f  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=512, routed)         4.735    11.375    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/RST
    RAMB18_X0Y16         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.495    55.830    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y16         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.232    56.062    
                         clock uncertainty           -0.210    55.853    
    RAMB18_X0Y16         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    53.485    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.485    
                         arrival time                         -11.375    
  -------------------------------------------------------------------
                         slack                                 42.110    

Slack (MET) :             45.728ns  (required time - arrival time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.518ns (30.338%)  route 1.189ns (69.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.809ns = ( 55.809 - 50.000 ) 
    Source Clock Delay      (SCD):    6.121ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.554     6.121    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X8Y57          FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDPE (Prop_fdpe_C_Q)         0.518     6.639 f  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=512, routed)         1.189     7.829    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y24         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.474    55.809    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y24         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.325    56.135    
                         clock uncertainty           -0.210    55.925    
    RAMB18_X0Y24         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    53.557    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.557    
                         arrival time                          -7.829    
  -------------------------------------------------------------------
                         slack                                 45.728    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.234ns  (arrival time - required time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.164ns (23.347%)  route 0.538ns (76.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.561     1.819    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X8Y57          FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDPE (Prop_fdpe_C_Q)         0.164     1.983 f  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=512, routed)         0.538     2.522    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y24         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.872     2.408    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y24         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.531     1.877    
    RAMB18_X0Y24         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     1.288    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             2.611ns  (arrival time - required time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.341ns  (logic 0.164ns (7.004%)  route 2.177ns (92.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.561     1.819    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X8Y57          FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDPE (Prop_fdpe_C_Q)         0.164     1.983 f  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=512, routed)         2.177     4.161    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/RST
    RAMB18_X0Y16         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.880     2.416    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y16         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.278     2.139    
    RAMB18_X0Y16         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.550    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           4.161    
  -------------------------------------------------------------------
                         slack                                  2.611    

Slack (MET) :             2.735ns  (arrival time - required time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.164ns (6.657%)  route 2.300ns (93.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.561     1.819    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X8Y57          FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDPE (Prop_fdpe_C_Q)         0.164     1.983 f  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=512, routed)         2.300     4.283    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y14         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.878     2.414    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y14         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.278     2.137    
    RAMB18_X0Y14         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.548    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           4.283    
  -------------------------------------------------------------------
                         slack                                  2.735    





