// Seed: 1904337583
module module_0 (
    input tri1 id_0,
    input tri1 id_1
);
  wire id_3;
  wire [1 : 1] id_4;
  wire id_5;
  wire id_6;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd2
) (
    input tri1 id_0,
    input wire id_1,
    input tri1 _id_2
);
  supply1 [id_2  ==  -1 : -1] id_4;
  assign id_4 = id_0 == 1;
  always @(1) $signed(46);
  ;
  initial begin : LABEL_0
    if (1) assert (id_2 == -1 - -1'b0);
  end
  module_0 modCall_1 (
      id_0,
      id_1
  );
  parameter id_5 = 1;
  wire id_6;
  logic id_7;
  logic [(  1  ) : -1] id_8;
  for (id_9 = -1; id_7; id_7 = id_7) begin : LABEL_1
    if (-1'b0)
      always @(*) begin : LABEL_2
        id_9 = 1;
      end
  end
endmodule
