<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="Sweet32_clkgen" module="Sweet32_clkgen" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2015 04 26 00:56:48.980" version="5.6" type="Module" synthesis="synplify" source_format="VHDL">
  <Package>
		<File name="Sweet32_clkgen.lpc" type="lpc" modified="2015 04 26 00:56:48.246"/>
		<File name="Sweet32_clkgen.vhd" type="top_level_vhdl" modified="2015 04 26 00:56:48.324"/>
		<File name="Sweet32_clkgen_tmpl.vhd" type="template_vhdl" modified="2015 04 26 00:56:48.324"/>
  </Package>
</DiamondModule>
