Warning (10268): Verilog HDL information at ClockDivider.v(15): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/18.0/EX3/ClockDivider.v Line: 15
