
NUMA CPU&RAM Benchmarks. Console Edition. v0.00.00 for Windows x64. (C) 2022 Ilya Manusov.
get command line parameters...done
load API...done
detect processor features...done
detect SMP and cache levels...done
detect memory...done
detect paging...done
initializing domains builder...done
initializing threads builder...done
measure TSC clock...done
get library data...done
MPE native library. v0.80.00 for Windows x64. (C) 2022 Ilya Manusov.
run system information scenario.

[ --- PROCESSOR INFORMATION --- ]

processor vendor = GenuineIntel
processor model  = 11th Gen Intel(R) Core(TM) i7-11700F @ 2.50GHz
time stamp counter (TSC) frequency = 2497.4 MHz, period = 0.400 ns
cpuid bitmap = 0007FFFFFF7FFFFFh , xgetbv bitmap = 0007FFFFFFFFFFFFh

 #    CPU  OS   cpu functionality and instructions
--------------------------------------------------------------------------------------------
 0    1    1    read 64-bit MOV                                                                   
 1    1    1    write 64-bit MOV                                                                  
 2    1    1    copy 64-bit MOV                                                                   
 3    1    1    modify 64-bit NOT                                                                 
 4    1    1    write 64-bit REP STOSQ                                                            
 5    1    1    copy 64-bit REP MOVSQ                                                             
 6    1    1    read 64-bit MMX MOVQ                                                              
 7    1    1    write 64-bit MMX MOVQ                                                             
 8    1    1    copy 64-bit MMX MOVQ                                                              
 9    1    1    read SSE128 MOVAPS                                                                
 10   1    1    write SSE128 MOVAPS                                                               
 11   1    1    copy SSE128 MOVAPS                                                                
 12   1    1    read AVX256 VMOVAPD                                                               
 13   1    1    write AVX256 VMOVAPD                                                              
 14   1    1    copy AVX256 VMOVAPD                                                               
 15   1    1    read AVX512 VMOVAPD                                                               
 16   1    1    write AVX512 VMOVAPD                                                              
 17   1    1    copy AVX512 VMOVAPD                                                               
 18   1    1    dot product FMA256 VFMADD231PD                                                    
 19   1    1    dot product FMA512 VFMADD231PD                                                    
 20   1    1    gather AVX256 VGATHERQPD                                                          
 21   1    1    gather AVX512 VGATHERQPD                                                          
 22   1    1    scatter AVX512 VSCATTERQPD                                                        
 23   0    1    optimized write CLZERO (AMD)                                                      
 24   1    1    prepare walk list for latency measure by LCM                                      
 25   1    1    prepare walk list for latency measure by LCM, 32x2                                
 26   1    1    prepare walk list for latency measure by RDRAND                                   
 27   1    1    prepare walk list for latency measure by RDRAND, 32x2                             
 28   1    1    latency measure by walk list                                                      
 29   1    1    latency measure by walk list, 32x2                                                
 30   1    1    non-temporal read SSE128 MOVNTDQA                                                 
 31   1    1    non-temporal prefetched read SSE128 PREFETCHNTA+MOVAPS, default distance          
 32   1    1    non-temporal prefetched read SSE128 PREFETCHNTA+MOVAPS, medium distance           
 33   1    1    non-temporal prefetched read SSE128 PREFETCHNTA+MOVAPS, long distance             
 34   1    1    non-temporal write SSE128 MOVNTPS                                                 
 35   1    1    non-temporal (for write) copy SSE128 MOVAPS+MOVNTPS                               
 36   1    1    non-temporal (for read and write) copy SSE128 PREFETCHNTA+MOVAPS+MOVNTPS          
 37   1    1    non-temporal read AVX256 VMOVNTDQA                                                
 38   1    1    non-temporal prefetched read AVX256 PREFETCHNTA+VMOVAPD, default distance         
 39   1    1    non-temporal prefetched read AVX256 PREFETCHNTA+VMOVAPD, medium distance          
 40   1    1    non-temporal prefetched read AVX256 PREFETCHNTA+VMOVAPD, long distance            
 41   1    1    non-temporal write AVX256 VMOVNTPD                                                
 42   1    1    non-temporal (for write) copy AVX256 VMOVAPD+VMOVNTPD                             
 43   1    1    non-temporal (for read and write) copy AVX256 PREFETCHNTA+VMOVAPD+VMOVNTPD        
 44   1    1    non-temporal read AVX512 VMOVNTDQA                                                
 45   1    1    non-temporal prefetched read AVX512 PREFETCHNTA+VMOVAPD, default distance         
 46   1    1    non-temporal prefetched read AVX512 PREFETCHNTA+VMOVAPD, medium distance          
 47   1    1    non-temporal prefetched read AVX512 PREFETCHNTA+VMOVAPD, long distance            
 48   1    1    non-temporal write AVX512 VMOVNTPD                                                
 49   1    1    non-temporal (for write) copy AVX512 VMOVAPD+VMOVNTPD                             
 50   1    1    non-temporal (for read and write) copy AVX512 PREFETCHNTA+VMOVAPD+VMOVNTPD        
--------------------------------------------------------------------------------------------

[ --- MP TOPOLOGY AND CACHE INFORMATION --- ]

 core  affinity mask (hex)   ht flag   logical processors
----------------------------------------------------------
 0     0000000000000003      1         0-1
 1     000000000000000C      1         2-3
 2     0000000000000030      1         4-5
 3     00000000000000C0      1         6-7
 4     0000000000000300      1         8-9
 5     0000000000000C00      1         10-11
 6     0000000000003000      1         12-13
 7     000000000000C000      1         14-15
----------------------------------------------------------

 cache  type          size (KB)    associativity   line     logical processors
-------------------------------------------------------------------------------
 L1     data          48           12              64       0-1
 L1     instruction   32           8               64       0-1
 L2     unified       512          8               64       0-1
 L1     data          48           12              64       2-3
 L1     instruction   32           8               64       2-3
 L2     unified       512          8               64       2-3
 L1     data          48           12              64       4-5
 L1     instruction   32           8               64       4-5
 L2     unified       512          8               64       4-5
 L1     data          48           12              64       6-7
 L1     instruction   32           8               64       6-7
 L2     unified       512          8               64       6-7
 L1     data          48           12              64       8-9
 L1     instruction   32           8               64       8-9
 L2     unified       512          8               64       8-9
 L1     data          48           12              64       10-11
 L1     instruction   32           8               64       10-11
 L2     unified       512          8               64       10-11
 L1     data          48           12              64       12-13
 L1     instruction   32           8               64       12-13
 L2     unified       512          8               64       12-13
 L1     data          48           12              64       14-15
 L1     instruction   32           8               64       14-15
 L2     unified       512          8               64       14-15
 L3     unified       16384        16              64       0-15
-------------------------------------------------------------------------------

 domain   affinity mask (hex)   logical processors
---------------------------------------------------
 0        000000000000FFFF      0-15
---------------------------------------------------

 package   affinity mask (hex)   logical processors
----------------------------------------------------
 0         000000000000FFFF      0-15
----------------------------------------------------

[ --- MP TOPOLOGY AND CACHE EXTENDED INFORMATION --- ]

 core   ht   efficiency   group and affinity mask (hex)
---------------------------------------------------------
 0      1    0            0000 \ 0000000000000003
 1      1    0            0000 \ 000000000000000C
 2      1    0            0000 \ 0000000000000030
 3      1    0            0000 \ 00000000000000C0
 4      1    0            0000 \ 0000000000000300
 5      1    0            0000 \ 0000000000000C00
 6      1    0            0000 \ 0000000000003000
 7      1    0            0000 \ 000000000000C000
---------------------------------------------------------

 cache  type          size (KB)          group and affinity mask (hex)
-----------------------------------------------------------------------
 L1     data          48                 0000 \ 0000000000000003
 L1     instruction   32                 0000 \ 0000000000000003
 L2     unified       512                0000 \ 0000000000000003
 L3     unified       16384              0000 \ 000000000000FFFF
 L1     data          48                 0000 \ 000000000000000C
 L1     instruction   32                 0000 \ 000000000000000C
 L2     unified       512                0000 \ 000000000000000C
 L1     data          48                 0000 \ 0000000000000030
 L1     instruction   32                 0000 \ 0000000000000030
 L2     unified       512                0000 \ 0000000000000030
 L1     data          48                 0000 \ 00000000000000C0
 L1     instruction   32                 0000 \ 00000000000000C0
 L2     unified       512                0000 \ 00000000000000C0
 L1     data          48                 0000 \ 0000000000000300
 L1     instruction   32                 0000 \ 0000000000000300
 L2     unified       512                0000 \ 0000000000000300
 L1     data          48                 0000 \ 0000000000000C00
 L1     instruction   32                 0000 \ 0000000000000C00
 L2     unified       512                0000 \ 0000000000000C00
 L1     data          48                 0000 \ 0000000000003000
 L1     instruction   32                 0000 \ 0000000000003000
 L2     unified       512                0000 \ 0000000000003000
 L1     data          48                 0000 \ 000000000000C000
 L1     instruction   32                 0000 \ 000000000000C000
 L2     unified       512                0000 \ 000000000000C000
-----------------------------------------------------------------------

 domain   group and affinity mask (hex)
----------------------------------------
 0        0000 \ 000000000000FFFF
----------------------------------------

 group   maximum   active   maximum   active   affinity mask (hex)
-------------------------------------------------------------------
 0       1        1         16       16        000000000000FFFF
-------------------------------------------------------------------

[ --- MEMORY INFORMATION --- ]

installed memory = 63.84 GB, free = 58.21 GB

[ --- PAGING INFORMATION --- ]

default page = 4 KB, large page = 2048 KB, privileges = 0

[ --- WINAPI AND APPLICATION LIBRARY INFORMATION --- ]

 module           function                            pointer (hex)
-----------------------------------------------------------------------
 kernel32         GetLogicalProcessorInformation      00007FF8B5E21070
 kernel32         GetLogicalProcessorInformationEx    00007FF8B56C49B0
 kernel32         GlobalMemoryStatusEx                00007FF8B5E20530
 kernel32         GetActiveProcessorCount             00007FF8B5E1D4B0
 kernel32         GetActiveProcessorGroupCount        00007FF8B5E65A00
 kernel32         GetNumaHighestNodeNumber            00007FF8B5E20860
 kernel32         GetNumaNodeProcessorMask            00007FF8B5E66D70
 kernel32         GetNumaNodeProcessorMaskEx          00007FF8B5E3A270
 kernel32         VirtualAllocExNuma                  00007FF8B5E24240
 kernel32         SetThreadAffinityMask               00007FF8B5E1F0F0
 kernel32         SetThreadGroupAffinity              00007FF8B5E20B70
 kernel32         GetLargePageMinimum                 00007FF8B5E3A1B0
 kernel32         GetSystemFirmwareTable              00007FF8B5E37AC0
 ncrb64.dll       GetDllStrings                       0000000053221006
 ncrb64.dll       CheckCpuid                          0000000053221036
 ncrb64.dll       ExecuteCpuid                        000000005322105B
 ncrb64.dll       ExecuteRdtsc                        000000005322107C
 ncrb64.dll       ExecuteXgetbv                       0000000053221086
 ncrb64.dll       MeasureTsc                          0000000053221098
 ncrb64.dll       PerformanceGate                     000000005322110E
-----------------------------------------------------------------------

[ --- NUMA DOMAINS INFORMATION --- ]

NUMA nodes detected = 1 , list allocated at base = 0000018A6B524740h

 ID affinity group\mask   allocated base   allocated size   original (all hex)
-------------------------------------------------------------------------------
 0  0000\000000000000FFFF 0000000000000000 0000000000000000 0000000000000000 
-------------------------------------------------------------------------------

[ --- THREADS INFORMATION --- ]

threads entries created = 0 , list allocated at base = 0000018A6B525350h

delete global objects...done.
