
---------- Begin Simulation Statistics ----------
final_tick                               6260412019500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 379888                       # Simulator instruction rate (inst/s)
host_mem_usage                               21067860                       # Number of bytes of host memory used
host_op_rate                                   429177                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5264.72                       # Real time elapsed on the host
host_tick_rate                               98608197                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2000000024                       # Number of instructions simulated
sim_ops                                    2259497434                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.519144                       # Number of seconds simulated
sim_ticks                                519144176500                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          20                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dcache.MSHRs.leapFrogMisses          28640                       # number of false blocks from MSHR
system.cpu.icache.MSHRs.leapFrogMisses              0                       # number of false blocks from MSHR
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                    6                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   9                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    19                       # Number of integer alu accesses
system.cpu.num_int_insts                           19                       # number of integer instructions
system.cpu.num_int_register_reads                  18                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           6                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     70.00%     70.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::MemRead                        6     30.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.l2.MSHRs.leapFrogMisses                      0                       # number of false blocks from MSHR
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       626681                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1346615                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads         659164866                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        656763934                       # number of cc regfile writes
system.switch_cpus.committedInsts          2000000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2259497414                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.519144                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.519144                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                35629615                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      7994765                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        376246297                       # Number of branches executed
system.switch_cpus.iew.exec_nop              10076600                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.332470                       # Inst execution rate
system.switch_cpus.iew.exec_refs            999469188                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          386862348                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        31334819                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     621460117                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts        17731                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      1483105                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    400134051                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2501005075                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     612606840                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     12278020                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2421777354                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         405671                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      10422595                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        7384987                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      10861763                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents       268558                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      4124716                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      3870049                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2173823957                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2401332725                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.586299                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1274510402                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.312780                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2405017186                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2760210499                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1724244375                       # number of integer regfile writes
system.switch_cpus.ipc                       1.926247                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.926247                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        20904      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1425002561     58.54%     58.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1315327      0.05%     58.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        178650      0.01%     58.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1526      0.00%     58.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp        11108      0.00%     58.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         4044      0.00%     58.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult          995      0.00%     58.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc         1520      0.00%     58.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          646      0.00%     58.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc        48032      0.00%     58.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     58.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        66638      0.00%     58.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            2      0.00%     58.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       277251      0.01%     58.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp       396485      0.02%     58.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         1544      0.00%     58.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       220756      0.01%     58.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     58.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            2      0.00%     58.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        26299      0.00%     58.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     58.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp          381      0.00%     58.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     58.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            2      0.00%     58.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     58.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     58.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     58.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     58.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     58.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     58.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     58.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     58.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     58.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     58.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     58.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     58.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     58.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            2      0.00%     58.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    616896190     25.34%     83.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    389584511     16.01%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2434055376                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            62196394                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.025553                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         6476612     10.41%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult            381      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv             371      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult          222      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc           80      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc          954      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu             65      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              3      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          5090      0.01%     10.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     10.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift          970      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       27799511     44.70%     55.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      27912135     44.88%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2491724767                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   5925365536                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2397227055                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2717436197                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2490910744                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2434055376                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        17731                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    231431014                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      1275331                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         6544                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    150025475                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   1002658945                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.427601                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.224788                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    266128845     26.54%     26.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    150119077     14.97%     41.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    160479244     16.01%     57.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    132969893     13.26%     70.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    113303048     11.30%     82.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     63916264      6.37%     88.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     42350433      4.22%     92.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     49965106      4.98%     97.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     23427035      2.34%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1002658945                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.344296                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses        4506099                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads      8875884                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses      4105670                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes      5180036                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads     16971158                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     16459326                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    621460117                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    400134051                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      6346742319                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          30516                       # number of misc regfile writes
system.switch_cpus.numCycles               1038288560                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.pred_regfile_reads          936612                       # number of predicate regfile reads
system.switch_cpus.pred_regfile_writes         333757                       # number of predicate regfile writes
system.switch_cpus.timesIdled                 4666912                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads          3059985                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes         1815806                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests        55748                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          241                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     13689431                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       697971                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     26582353                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         698212                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    933136047                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        933136049                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    933136047                       # number of overall hits
system.cpu.dcache.overall_hits::total       933136049                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     13540668                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13540672                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     13540668                       # number of overall misses
system.cpu.dcache.overall_misses::total      13540672                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 224406253126                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 224406253126                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 224406253126                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 224406253126                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    946676715                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    946676721                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    946676715                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    946676721                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.014303                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014303                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.014303                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014303                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 16572.760895                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16572.756000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 16572.760895                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16572.756000                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2982420                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       112873                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            273463                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           17075                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.906119                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     6.610425                       # average number of cycles each access was blocked
system.cpu.dcache.ghost_timestamp_misses         4623                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.dcache.ghost_commits               3976548                       # number of cache lines moved from ghost to main
system.cpu.dcache.same_leapfrogs                94540                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.dcache.writebacks::.writebacks      8383296                       # number of writebacks
system.cpu.dcache.writebacks::total           8383296                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      6995411                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      6995411                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      6995411                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      6995411                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6545257                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6545257                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6545257                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6545257                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 113060137624                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 113060137624                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 113060137624                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 113060137624                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006914                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006914                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006914                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006914                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 17273.597908                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17273.597908                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 17273.597908                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17273.597908                       # average overall mshr miss latency
system.cpu.dcache.replacements                4406973                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    572732055                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       572732057                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     10700574                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      10700578                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 181178551500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 181178551500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    583432629                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    583432635                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018341                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018341                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 16931.666610                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16931.660280                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      5366900                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      5366900                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      5333674                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5333674                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  94691870000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  94691870000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.009142                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009142                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 17753.591614                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17753.591614                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    360403977                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      360403977                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      2839336                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2839336                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  43214287857                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  43214287857                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    363243313                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    363243313                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.007817                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007817                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 15219.856987                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15219.856987                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data      1628511                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1628511                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1210825                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1210825                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  18355611855                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18355611855                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.003333                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003333                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 15159.591068                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15159.591068                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.switch_cpus.data           15                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           15                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.switch_cpus.data          758                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          758                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.switch_cpus.data     13413769                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     13413769                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.switch_cpus.data          773                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          773                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.switch_cpus.data     0.980595                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.980595                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.switch_cpus.data 17696.265172                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 17696.265172                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.switch_cpus.data          758                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          758                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus.data     12655769                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     12655769                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus.data     0.980595                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.980595                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus.data 16696.265172                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 16696.265172                       # average WriteLineReq mshr miss latency
system.cpu.dcache.SwapReq_hits::.switch_cpus.data         5478                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total            5478                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.switch_cpus.data          102                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total           102                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.switch_cpus.data      1531000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total      1531000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.switch_cpus.data         5580                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total         5580                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.switch_cpus.data     0.018280                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.018280                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.switch_cpus.data 15009.803922                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total 15009.803922                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.switch_cpus.data          102                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total          102                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.switch_cpus.data      1429000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total      1429000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.switch_cpus.data     0.018280                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.018280                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.switch_cpus.data 14009.803922                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total 14009.803922                       # average SwapReq mshr miss latency
system.cpu.dcache.ghosttags.tagsinuse    -2297802.440511                       # Cycle average of tags in use
system.cpu.dcache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dcache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dcache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dcache.ghosttags.warmup_cycle 5741268179500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.ghosttags.occ_blocks::.switch_cpus.data 2790147.752952                       # Average occupied blocks per requestor
system.cpu.dcache.ghosttags.occ_percent::.switch_cpus.data 87192.117280                       # Average percentage of cache occupancy
system.cpu.dcache.ghosttags.occ_percent::total 87192.117280                       # Average percentage of cache occupancy
system.cpu.dcache.ghosttags.tag_accesses     30470149                       # Number of tag accesses
system.cpu.dcache.ghosttags.data_accesses     30470149                       # Number of data accesses
system.cpu.dcache.ghosttags.repl_invalid            0                       # Number of initial replacements
system.cpu.dcache.ghosttags.repl_valid_tag            0                       # Number of local replacements
system.cpu.dcache.ghosttags.repl_valid_data            0                       # Number of global replacements
system.cpu.dcache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 6260412019500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 6260412019500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse         -2787374.130486                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           944505743                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9727986                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             97.091602                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      5741267844000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.128640                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data -2787374.259126                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000251                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data -5444.090350                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total -5444.090099                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          228                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        7577865668                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       7577865668                       # Number of data accesses
system.cpu.dcache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.dcache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.dcache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6260412019500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6260412019500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6260412019500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           14                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    311754745                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        311754759                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           14                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    311754745                       # number of overall hits
system.cpu.icache.overall_hits::total       311754759                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            6                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst      7476485                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        7476491                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            6                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst      7476485                       # number of overall misses
system.cpu.icache.overall_misses::total       7476491                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst 149328216626                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 149328216626                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst 149328216626                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 149328216626                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           20                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    319231230                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    319231250                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           20                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    319231230                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    319231250                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.300000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.023420                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023420                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.300000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.023420                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023420                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 19973.051056                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 19973.035028                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 19973.051056                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 19973.035028                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       950405                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             48043                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.782382                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.icache.ghost_commits               4520871                       # number of cache lines moved from ghost to main
system.cpu.icache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.icache.writebacks::.writebacks      9041237                       # number of writebacks
system.cpu.icache.writebacks::total           9041237                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst       337045                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       337045                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst       337045                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       337045                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst      7139440                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      7139440                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst      7139440                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      7139440                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst 136312824820                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 136312824820                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst 136312824820                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 136312824820                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.022364                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.022364                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.022364                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.022364                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 19092.929532                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 19092.929532                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 19092.929532                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 19092.929532                       # average overall mshr miss latency
system.cpu.icache.replacements                4520513                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           14                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    311754745                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       311754759                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            6                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst      7476485                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       7476491                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst 149328216626                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 149328216626                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    319231230                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    319231250                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.300000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.023420                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023420                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 19973.051056                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 19973.035028                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst       337045                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       337045                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst      7139440                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      7139440                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst 136312824820                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 136312824820                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.022364                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.022364                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 19092.929532                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19092.929532                       # average ReadReq mshr miss latency
system.cpu.icache.ghosttags.tagsinuse    -2412253.608507                       # Cycle average of tags in use
system.cpu.icache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.icache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.icache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.icache.ghosttags.warmup_cycle 5741268068500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ghosttags.occ_blocks::.switch_cpus.inst 3807628.945995                       # Average occupied blocks per requestor
system.cpu.icache.ghosttags.occ_percent::.switch_cpus.inst 118988.404562                       # Average percentage of cache occupancy
system.cpu.icache.ghosttags.occ_percent::total 118988.404562                       # Average percentage of cache occupancy
system.cpu.icache.ghosttags.tag_accesses     23277422                       # Number of tag accesses
system.cpu.icache.ghosttags.data_accesses     23277422                       # Number of data accesses
system.cpu.icache.ghosttags.repl_invalid            0                       # Number of initial replacements
system.cpu.icache.ghosttags.repl_valid_tag            0                       # Number of local replacements
system.cpu.icache.ghosttags.repl_valid_data            0                       # Number of global replacements
system.cpu.icache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 6260412019500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 6260412019500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse         -3807121.462100                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           323412833                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          11658074                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             27.741532                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      5741267843500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.478850                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst -3807121.940950                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000935                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst -7435.785041                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total -7435.784106                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          348                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           75                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2558370880                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2558370880                       # Number of data accesses
system.cpu.icache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.icache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.icache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6260412019500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6260412019500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6260412019500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 5741267853000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 519144166500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                         0                       # Number of Instructions committed
system.cpu.thread0.numOps                           0                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst      6672552                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      5509692                       # number of demand (read+write) hits
system.l2.demand_hits::total                 12182244                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst      6672552                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      5509692                       # number of overall hits
system.l2.overall_hits::total                12182244                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst       466010                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       239909                       # number of demand (read+write) misses
system.l2.demand_misses::total                 705929                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 6                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst       466010                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       239909                       # number of overall misses
system.l2.overall_misses::total                705929                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst  41454689500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  21215501500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      62670191000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst  41454689500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  21215501500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     62670191000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst      7138562                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      5749601                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             12888173                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst      7138562                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5749601                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            12888173                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.065281                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.041726                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.054773                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.065281                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.041726                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.054773                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 88956.652218                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 88431.453176                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88776.903910                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 88956.652218                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 88431.453176                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88776.903910                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       146                       # number of HardPF blocks evicted w/o reference
system.l2.ghost_timestamp_misses                    0                       # number of times timestamp policy causes a block to be inaccessible
system.l2.ghost_commits                             0                       # number of cache lines moved from ghost to main
system.l2.same_leapfrogs                            0                       # number of times leapfrogging occurs with a shared MSHR request
system.l2.demand_mshr_hits::.switch_cpus.inst           38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus.data         2544                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2582                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst           38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data         2544                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2582                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst       465972                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       237365                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            703337                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        17968                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst       465972                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       237365                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           721305                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst  36791830020                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  18724530519                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  55516360539                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   1240505702                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst  36791830020                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  18724530519                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  56756866241                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.065275                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.041284                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.054572                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.065275                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.041284                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.055966                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 78957.169143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 78884.968378                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78932.802538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 69039.720726                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 78957.169143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 78884.968378                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78686.361859                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1218579                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1218579                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1218579                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1218579                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      7707286                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          7707286                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      7707286                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      7707286                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       612746                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        612746                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        17968                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          17968                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   1240505702                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1240505702                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 69039.720726                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 69039.720726                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.switch_cpus.data       782019                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               782019                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data        13075                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              13075                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus.data     48567000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     48567000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus.data       795094                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           795094                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.016445                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.016445                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus.data  3714.493308                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3714.493308                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data        13075                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         13075                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data    274814000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    274814000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.016445                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.016445                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 21018.279159                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21018.279159                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data       407683                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                407683                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         8650                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8650                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    660396000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     660396000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       416333                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            416333                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.020777                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.020777                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 76346.358382                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76346.358382                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data         2476                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             2476                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         6174                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6174                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    485144503                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    485144503                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.014829                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.014829                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 78578.636702                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78578.636702                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst      6672552                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus.data      5102002                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           11774554                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            6                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst       466010                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.data       231258                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           697274                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst  41454689500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus.data  20555017500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  62009707000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            6                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst      7138562                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.data      5333260                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12471828                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.065281                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.data     0.043361                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.055908                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 88956.652218                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.data 88883.487274                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88931.620855                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst           38                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.data           68                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           106                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst       465972                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.data       231190                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       697162                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst  36791830020                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.data  18239308016                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  55031138036                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.065275                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.data     0.043349                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.055899                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 78957.169143                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.data 78893.152887                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78935.940335                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data            7                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 7                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data        88000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total        88000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data            8                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            12                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.125000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.416667                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data        88000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        17600                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data        78000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total        78000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.125000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data        78000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        78000                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus.data         7491                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              7491                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus.data          538                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             538                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.switch_cpus.data      1586500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      1586500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.switch_cpus.data         8029                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          8029                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus.data     0.067007                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.067007                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.switch_cpus.data  2948.884758                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  2948.884758                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.switch_cpus.data           22                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           22                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.switch_cpus.data          516                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          516                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus.data     10792999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     10792999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus.data     0.064267                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.064267                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus.data 20916.664729                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20916.664729                       # average InvalidateReq mshr miss latency
system.l2.ghosttags.tagsinuse                       0                       # Cycle average of tags in use
system.l2.ghosttags.total_refs                      0                       # Total number of references to valid blocks.
system.l2.ghosttags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2.ghosttags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2.ghosttags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2.ghosttags.tag_accesses                    0                       # Number of tag accesses
system.l2.ghosttags.data_accesses                   0                       # Number of data accesses
system.l2.ghosttags.repl_invalid                    0                       # Number of initial replacements
system.l2.ghosttags.repl_valid_tag                  0                       # Number of local replacements
system.l2.ghosttags.repl_valid_data                 0                       # Number of global replacements
system.l2.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 6260412019500                       # Cumulative time (in ticks) in various power states
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 6260412019500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  938910                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              940181                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  973                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                203595                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 6260412019500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 88928.058929                       # Cycle average of tags in use
system.l2.tags.total_refs                    25221795                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    114718                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    219.859089                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              5741267843500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   73418.447861                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         6.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         3.208476                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 11680.865340                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     1.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3818.537253                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.320079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.050925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.016648                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.387696                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         15296                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         91889                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        15280                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           81                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        91807                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.066685                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.400604                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 742937386                       # Number of tag accesses
system.l2.tags.data_accesses                742937386                       # Number of data accesses
system.l2.tags.repl_invalid                    114718                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6260412019500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     16919.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    465972.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    236982.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000912466                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1560828                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      719873                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                    719873                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                719873                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  584648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  101765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   20081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    2282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                46071872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     88.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  519107649000                       # Total gap between requests
system.mem_ctrls.avgGap                     721110.04                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      1082816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst     29822208                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data     15166848                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 2085771.253951454069                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 57444943.716902121902                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 29215098.014298923314                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        16919                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst       465972                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data       236982                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    704089076                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst  16657938378                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   8468743267                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     41615.29                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     35748.80                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     35735.81                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      1082816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst     29822208                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data     15166848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      46072512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst     29822208                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total     29822592                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        16919                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst       465972                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data       236982                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         719883                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst          740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data          493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher      2085771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst     57444944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data     29215098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         88747046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst          740                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst     57444944                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     57445683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst          740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data          493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher      2085771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst     57444944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data     29215098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        88747046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               719873                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        62957                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        59899                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        18800                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        16805                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        14165                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         9409                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        16343                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        17033                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         9464                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         9671                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         7658                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        50133                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        25091                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        11926                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        18017                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        86907                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         7975                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        12105                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        15225                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        30291                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        12618                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        33903                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         8811                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        29864                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        15096                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        15497                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        11117                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        10056                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        34659                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        14834                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        13314                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        20230                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             13238752205                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2398616836                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        25830770721                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                18390.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35882.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              334786                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            46.51                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       385087                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   119.640164                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    94.209222                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   124.948425                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       243264     63.17%     63.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       106345     27.62%     90.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        20401      5.30%     96.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         6348      1.65%     97.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2785      0.72%     98.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1544      0.40%     98.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1122      0.29%     99.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          685      0.18%     99.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2593      0.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       385087                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              46071872                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               88.745813                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.46                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               46.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 6260412019500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    355645324.943918                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    627850785.189655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   1191182168.467240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 45064020480.630936                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 111950539115.152191                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 92162981815.308105                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  251352219689.618195                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   484.166501                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 280950548617                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  23336950000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 214856667883                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    244850100.767965                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    432254600.971269                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   783359210.928029                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 45064020480.630936                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 99605951594.090057                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 100685134422.177094                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  246815570409.474487                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   475.427794                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 307108699565                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  23336950000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 188698516935                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 6260412019500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             714092                       # Transaction distribution
system.membus.trans_dist::CleanEvict           612746                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            13469                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5791                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5791                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         697161                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         16931                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           517                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      2066498                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2066498                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     46072512                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                46072512                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            733869                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  733869    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              733869                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 6260412019500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1644130320                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3860511181                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       411600650                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    306559535                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      7787869                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    188225565                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       184682908                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     98.117866                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed        25428167                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect        28335                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups     20012439                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits     19023637                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       988802                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted      1084530                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts    232194536                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        11187                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      7165316                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples    968572502                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     2.342930                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.908244                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0    376264087     38.85%     38.85% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1    191910712     19.81%     58.66% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2    102793537     10.61%     69.27% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3     40950461      4.23%     73.50% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4     36090164      3.73%     77.23% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5     33481941      3.46%     80.68% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6     20823048      2.15%     82.83% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7     17828673      1.84%     84.68% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8    148429879     15.32%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total    968572502                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted   2009800151                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted     2269297561                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs           925883722                       # Number of memory references committed
system.switch_cpus.commit.loads             562526978                       # Number of loads committed
system.switch_cpus.commit.amos                   5580                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                5580                       # Number of memory barriers committed
system.switch_cpus.commit.branches          356197130                       # Number of branches committed
system.switch_cpus.commit.vector              3896278                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer          2066345379                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls      22976467                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass        15333      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu   1341116149     59.10%     59.10% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult      1159889      0.05%     59.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv       173323      0.01%     59.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd         1501      0.00%     59.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp         9342      0.00%     59.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt         3492      0.00%     59.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult          827      0.00%     59.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc         1520      0.00%     59.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv          588      0.00%     59.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc        40579      0.00%     59.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     59.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd        66492      0.00%     59.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu       251535      0.01%     59.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp       350858      0.02%     59.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt         1495      0.00%     59.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc       195750      0.01%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift        25166      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     59.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead    562526978     24.79%     83.99% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite    363356744     16.01%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total   2269297561                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples    148429879                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles        427348945                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles      86189712                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles         472663804                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles       9071493                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles        7384987                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved    182429954                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred        631793                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts     2558150035                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts       2009290                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6260412019500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6260412019500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles    453961948                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts             2302412602                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches           411600650                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    229134712                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles             540525777                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles        16020764                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles        44174                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles        23028                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles        93636                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines         319232145                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes       4284462                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples   1002658945                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.595820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.202772                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0        501585312     50.03%     50.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1         44178238      4.41%     54.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2         80841655      8.06%     62.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3         46153196      4.60%     67.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4         48957993      4.88%     71.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5         36864830      3.68%     75.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6         24010940      2.39%     78.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7         26354554      2.63%     80.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8        193712227     19.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total   1002658945                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.396422                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.217507                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6260412019500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6260412019500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads            19917372                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads        58933126                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses       279882                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation       268558                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores       36777304                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads      7716508                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache         260134                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 519144176500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles        7384987                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles        433222566                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles        45679056                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      5269825                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles         474969649                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles      36132858                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts     2536245735                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        123944                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        5062183                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       25829519                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        4690894                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands   2516382420                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups          3622168173                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups       2893498243                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups          3441758                       # Number of vector rename lookups
system.switch_cpus.rename.vecPredLookups       673839                       # Number of vector predicate rename lookups
system.switch_cpus.rename.committedMaps    2238463984                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps        277918369                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing          233656                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing           85                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          33919177                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads               3321633836                       # The number of ROB reads
system.switch_cpus.rob.writes              5037206479                       # The number of ROB writes
system.switch_cpus.thread0.numInsts        2000000004                       # Number of Instructions committed
system.switch_cpus.thread0.numOps          2259497414                       # Number of Ops committed
system.switch_cpus.thread0.numMemRefs               0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp          12472718                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1218579                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      7708535                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4660226                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            27467                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          795094                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         795094                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           416333                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          416333                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12472706                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           12                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         8029                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         8029                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     21416795                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     18856855                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              40273650                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    746171776                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    650006656                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             1396178432                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          725507                       # Total snoops (count)
system.tol2bus.snoopTraffic                     56256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         14416802                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.052314                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.222735                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               13662838     94.77%     94.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 753723      5.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    241      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14416802                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 6260412019500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        26834424720                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       10722440386                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        9027640139                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
