// Seed: 1607702417
module module_0 (
    input tri0 id_0,
    input wor id_1,
    output wor id_2,
    input tri id_3,
    output tri0 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output supply0 id_7,
    output supply0 id_8
    , id_21,
    output supply0 id_9,
    output wand id_10,
    input wand id_11,
    output tri0 id_12,
    input tri0 id_13,
    output wand id_14,
    input tri1 id_15,
    output tri1 id_16,
    output wor id_17,
    input supply0 id_18,
    output wand id_19
);
  assign module_1.id_2 = 0;
  assign id_16 = id_15;
endmodule
module module_1 #(
    parameter id_3 = 32'd8
) (
    input  wire id_0,
    output wor  id_1,
    output tri1 id_2,
    input  tri1 _id_3,
    input  tri  id_4,
    output tri0 id_5
);
  wire id_7;
  parameter id_8 = 1 !== 1 == -1;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_5,
      id_0,
      id_2,
      id_0,
      id_0,
      id_1,
      id_2,
      id_5,
      id_2,
      id_0,
      id_5,
      id_0,
      id_1,
      id_4,
      id_1,
      id_2,
      id_4,
      id_5
  );
  logic [id_3 : -1] id_9;
  ;
  assign id_1 = 1 + -1;
endmodule
