{
 "builder": {
  "_logger": "hdl_checker.builders.fallback",
  "_builtin_libraries": [],
  "_added_libraries": [
   {
    "name": "IEEE",
    "case_sensitive": false,
    "__class__": "VhdlIdentifier"
   },
   {
    "name": "not_in_project",
    "case_sensitive": true,
    "__class__": "Identifier"
   }
  ],
  "_version": "<undefined>",
  "_work_folder": "/home/jbcr/Desktop/IST/MEng/PSD/Projects/.hdl_checker",
  "__class__": "Fallback"
 },
 "config_file": null,
 "database": {
  "sources": [],
  "inferred_libraries": [],
  "design_units": [
   {
    "owner": {
     "name": "/tmp/nvim.jbcr/YCOZRD/tmpm3m8962s.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "circuito_tb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      34,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab2/circuito_tb.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "circuito_tb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      7,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab0/circuito.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "circuito",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      8,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/nvim.jbcr/hq8EhT/tmp94zopetd.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "datapath",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/nvim.jbcr/II4gRX/tmpwk6fsw0s.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "circuito_tb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      7,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab0/circuito_tb.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "circuito_tb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      34,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/nvim.jbcr/yihRBI/tmphf059hko.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "datapath",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/nvim.jbcr/pcnmyk/tmp8urhs6xr.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "circuito",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      3,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab1/Lab1-JRImplementation/fpga_basicIO.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "fpga_basicIO",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      35,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab2/control.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "control",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      33,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab1/Lab1-FSImplementation/Lab1.srcs/sim_1/new/circuito_tb.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "circuito_tb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      33,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab1/Lab1-JRImplementation/circuito.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "circuito",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      8,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/nvim.jbcr/V5wlQr/tmp_awfyt43.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "datapath",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab0/control.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "control",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      8,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/nvim.jbcr/DM0Nil/tmpjfdxe8oa.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "circuito_tb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      7,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/nvim.jbcr/ZKRBnj/tmpwajg7xlj.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "circuito_tb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      7,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab0/datapath.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "datapath",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/nvim.jbcr/jer6vk/tmpjm42hpxo.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "datapath",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/nvim.jbcr/lJF1fh/tmp3ius0dgq.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "datapath",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab2/datapath.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "datapath",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/nvim.jbcr/Eou2IK/tmp10foglh3.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "control",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      33,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab2/memory.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "memory",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/nvim.jbcr/7sFaPI/tmpu231pace.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "circuito_tb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      7,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/nvim.jbcr/7jRnW3/tmpjbhma4jm.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "control",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      33,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/nvim.jbcr/74SxtQ/tmpobahifyn.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "circuito_tb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      7,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab2/circuito.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "circuito",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      3,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   }
  ],
  "__class__": "Database"
 },
 "__version__": "0.7.4"
}