<html>
<head>
<title>IP Core Generation Report for uz_typeconv_27En18_to27En15</title>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8"/>
<style type="text/css">
table {
	width: 100%;
	border: 1px solid black;
}

div {
	line-heigh: 90%;
}

h2.title {
	color: #000066;
	font-weight: bold;
}

h3.sectionHeading {
	color: #000066;
	font-weight: bold;
}

td.distinctCellColor {
	background-color: #eeeeff;
}

td.summaryTableSndColOddRow {
	background-color: #eeeeff;
	text-align: right;
}

td.summaryTableSndColEvenRow {
	text-align: right;
}

thead.reportTableHeader {
	background-color: #eeeeee;
	font-weight: bold;
}

</style>

</head>
<body>
<h2 class="title">IP Core Generation Report for uz_typeconv_27En18_to27En15</h2>
<div>
<h3 class="sectionHeading">Summary</h3>
<table>
<tbody>
<tr>
<td class="distinctCellColor">IP core name
</td>
<td class="summaryTableSndColOddRow">uz_datatype_conv_En18_to_15
</td>
</tr>
<tr>
<td>IP core version
</td>
<td class="summaryTableSndColEvenRow">1.0
</td>
</tr>
<tr>
<td class="distinctCellColor">IP core folder
</td>
<td class="summaryTableSndColOddRow"><a href="matlab:uiopen('hdl_prj\ipcore\uz_datatype_conv_En18_to_15_v1_0\*.*')">hdl_prj\ipcore\uz_datatype_conv_En18_to_15_v1_0</a>
</td>
</tr>
<tr>
<td>IP core zip file name
</td>
<td class="summaryTableSndColEvenRow">uz_datatype_conv_En18_to_15_v1_0.zip
</td>
</tr>
<tr>
<td class="distinctCellColor">Target platform
</td>
<td class="summaryTableSndColOddRow">Generic Xilinx Platform
</td>
</tr>
<tr>
<td>Target tool
</td>
<td class="summaryTableSndColEvenRow">Xilinx Vivado
</td>
</tr>
<tr>
<td class="distinctCellColor">Target language
</td>
<td class="summaryTableSndColOddRow">VHDL
</td>
</tr>
<tr>
<td>Model
</td>
<td class="summaryTableSndColEvenRow"><a class="code2model" id="code2model" href="matlab:Simulink.ID.hilite('uz_typeconv_27En18_to27En15')">uz_typeconv_27En18_to27En15</a>
</td>
</tr>
<tr>
<td class="distinctCellColor">Model version
</td>
<td class="summaryTableSndColOddRow">1.4
</td>
</tr>
<tr>
<td>HDL Coder version
</td>
<td class="summaryTableSndColEvenRow">3.18
</td>
</tr>
<tr>
<td class="distinctCellColor">IP core generated on
</td>
<td class="summaryTableSndColOddRow">04-Oct-2022 13:09:59
</td>
</tr>
<tr>
<td>IP core generated for
</td>
<td class="summaryTableSndColEvenRow"><a class="code2model" id="code2model" href="matlab:Simulink.ID.hilite('uz_typeconv_27En18_to27En15:7')">uz_datatype_conv_En18_to_15</a>
</td>
</tr>
</tbody>
</table>
</div>
<div>
<h3 class="sectionHeading">Target Interface Configuration</h3>
Target platform interface table:
<br/>
<table>
<thead class="reportTableHeader">
<tr>
<td>Port Name
</td>
<td>Port Type
</td>
<td>Data Type
</td>
<td>Target Platform Interfaces
</td>
<td>Interface Mapping
</td>
<td>Interface Options
</td>
</tr>
</thead>
<tbody>
<tr>
<td><a class="code2model" id="code2model" href="matlab:Simulink.ID.hilite('uz_typeconv_27En18_to27En15:8')">sfix27En18</a>
</td>
<td>Inport
</td>
<td>sfix27_En18
</td>
<td>External Port
</td>
<td>
</td>
<td>
</td>
</tr>
<tr>
<td class="distinctCellColor"><a class="code2model" id="code2model" href="matlab:Simulink.ID.hilite('uz_typeconv_27En18_to27En15:41')">trigger</a>
</td>
<td class="distinctCellColor">Inport
</td>
<td class="distinctCellColor">boolean
</td>
<td class="distinctCellColor">External Port
</td>
<td class="distinctCellColor">
</td>
<td class="distinctCellColor">
</td>
</tr>
<tr>
<td><a class="code2model" id="code2model" href="matlab:Simulink.ID.hilite('uz_typeconv_27En18_to27En15:10')">sfix27En15</a>
</td>
<td>Outport
</td>
<td>sfix27_En15
</td>
<td>External Port
</td>
<td>
</td>
<td>
</td>
</tr>
<tr>
<td class="distinctCellColor"><a class="code2model" id="code2model" href="matlab:Simulink.ID.hilite('uz_typeconv_27En18_to27En15:42')">done</a>
</td>
<td class="distinctCellColor">Outport
</td>
<td class="distinctCellColor">boolean
</td>
<td class="distinctCellColor">External Port
</td>
<td class="distinctCellColor">
</td>
<td class="distinctCellColor">
</td>
</tr>
</tbody>
</table>
</div>
<div>
<h3 class="sectionHeading">IP Core File List</h3>
The IP core folder is located at:
<br/>
<a href="matlab:uiopen('hdl_prj\ipcore\uz_datatype_conv_En18_to_15_v1_0\*.*')">hdl_prj\ipcore\uz_datatype_conv_En18_to_15_v1_0</a>
<br/>
Following files are generated under this folder:
<br/><br/>
<b>IP core zip file</b>
<br/>
<a href="matlab:uiopen('hdl_prj\ipcore\uz_datatype_conv_En18_to_15_v1_0\*.*')">uz_datatype_conv_En18_to_15_v1_0.zip</a>
<br/><br/>
<b>IP core report</b>
<br/>
<a href="matlab:web('hdl_prj\ipcore\uz_datatype_conv_En18_to_15_v1_0\doc\uz_typeconv_27En18_to27En15_ip_core_report.html')">doc\uz_typeconv_27En18_to27En15_ip_core_report.html</a>
<br/><br/>
<b>IP core HDL source files</b>
<br/>
<a href="matlab:edit('hdl_prj\ipcore\uz_datatype_conv_En18_to_15_v1_0\hdl\vhdl\uz_datatype_conv_En18_to_15_src_Detect_Rise_Positive.vhd')">hdl\vhdl\uz_datatype_conv_En18_to_15_src_Detect_Rise_Positive.vhd</a>
<br/>
<a href="matlab:edit('hdl_prj\ipcore\uz_datatype_conv_En18_to_15_v1_0\hdl\vhdl\uz_datatype_conv_En18_to_15_src_uz_datatype_conv_En18_to_15.vhd')">hdl\vhdl\uz_datatype_conv_En18_to_15_src_uz_datatype_conv_En18_to_15.vhd</a>
<br/>
<a href="matlab:edit('hdl_prj\ipcore\uz_datatype_conv_En18_to_15_v1_0\hdl\vhdl\uz_datatype_conv_En18_to_15_reset_sync.vhd')">hdl\vhdl\uz_datatype_conv_En18_to_15_reset_sync.vhd</a>
<br/>
<a href="matlab:edit('hdl_prj\ipcore\uz_datatype_conv_En18_to_15_v1_0\hdl\vhdl\uz_datatype_conv_En18_to_15_dut.vhd')">hdl\vhdl\uz_datatype_conv_En18_to_15_dut.vhd</a>
<br/>
<a href="matlab:edit('hdl_prj\ipcore\uz_datatype_conv_En18_to_15_v1_0\hdl\vhdl\uz_datatype_conv_En18_to_15.vhd')">hdl\vhdl\uz_datatype_conv_En18_to_15.vhd</a>
<br/>
<br/>
</div>
</body>
</html>