diff --git a/arch/arm/dts/stm32f7-u-boot.dtsi b/arch/arm/dts/stm32f7-u-boot.dtsi
index 46bd1102df..dcbd113972 100644
--- a/arch/arm/dts/stm32f7-u-boot.dtsi
+++ b/arch/arm/dts/stm32f7-u-boot.dtsi
@@ -46,14 +46,13 @@
 			compatible = "st,stm32f469-qspi";
 			#address-cells = <1>;
 			#size-cells = <0>;
-			reg = <0xA0001000 0x1000>, <0x90000000 0x10000000>;
+			reg = <0xA0001000 0x1000>, <0x90000000 0x20000000>;
 			reg-names = "qspi", "qspi_mm";
 			interrupts = <92>;
 			spi-max-frequency = <108000000>;
 			clocks = <&rcc 0 STM32F7_AHB3_CLOCK(QSPI)>;
 			resets = <&rcc STM32F7_AHB3_RESET(QSPI)>;
 			pinctrl-0 = <&qspi_pins>;
-
 			status = "okay";
 		};
 	};
diff --git a/arch/arm/dts/stm32f769-disco-u-boot.dtsi b/arch/arm/dts/stm32f769-disco-u-boot.dtsi
index adbce24c81..166a7301c7 100644
--- a/arch/arm/dts/stm32f769-disco-u-boot.dtsi
+++ b/arch/arm/dts/stm32f769-disco-u-boot.dtsi
@@ -189,10 +189,10 @@
 		pins {
 			pinmux = <STM32_PINMUX('B', 2, AF9)>, /* CLK */
 				 <STM32_PINMUX('B', 6, AF10)>, /* BK1_NCS */
-				 <STM32_PINMUX('C', 9, AF9)>, /* BK1_IO0 */
-				 <STM32_PINMUX('C',10, AF9)>, /* BK1_IO1 */
-				 <STM32_PINMUX('D',13, AF9)>, /* BK1_IO3 */
-				 <STM32_PINMUX('E', 2, AF9)>; /* BK1_IO2 */
+				 <STM32_PINMUX('F', 6, AF10)>, /* BK1_IO0 */
+				 <STM32_PINMUX('F', 7, AF9)>, /* BK1_IO1 */
+				 <STM32_PINMUX('F', 8, AF10)>, /* BK1_IO3 */
+				 <STM32_PINMUX('F', 9, AF10)>; /* BK1_IO2 */
 			slew-rate = <2>;
 		};
 	};
@@ -209,7 +209,7 @@
 };
 
 &qspi {
-	reg = <0xA0001000 0x1000>, <0x90000000 0x4000000>;
+	reg = <0xA0001000 0x1000>, <0x90000000 0x2000000>;
 	flash0: w25q256@0 {
 		#address-cells = <1>;
 		#size-cells = <1>;
