// Seed: 3174935205
module module_0 ();
  wire id_2;
  assign id_1 = id_1;
  id_3(
      1
  );
  always $display(-1);
  int id_4;
  assign id_3 = id_3;
  logic [7:0] id_5;
  wire id_6 = id_5[-1'h0 :-1];
  wire id_7 = id_1;
  wire id_8, id_9;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  tri  id_4;
  for (id_5 = id_1[""]; -1'b0; id_4 = -1) assign id_1[1'd0] = 1 && id_3;
  wor id_6 = -1'b0 - id_4;
  wire id_8, id_9;
  wire id_10, id_11, id_12, id_13;
  module_0 modCall_1 ();
endmodule
