// Seed: 738664771
module module_0 (
    input  wand id_0,
    output wire id_1,
    input  wand id_2,
    input  tri  module_0
);
  wire id_5, id_6;
endmodule
module module_0 (
    output tri  id_0,
    input  tri1 id_1
);
  assign id_0 = id_1;
  wire   id_3;
  tri0   id_4 = 1;
  string id_5;
  wire   id_6;
  uwire  id_7;
  tri0   id_8;
  wire   id_9;
  assign id_8 = id_8 * 1'b0 + id_7;
  wire id_10;
  assign id_5 = "";
  wire id_11;
  assign id_5 = -id_8;
  logic [7:0] id_12;
  assign id_12[1] = module_1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_1
  );
endmodule
