Starting Vivado...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source {C:\Users\shubh\Documents\GitHub\fpga-16-bit-alu\alu\source\senior\work\project.tcl}
# set projDir "C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado"
# set projName "senior"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior'
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/verilog/au_top_0.v" "C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/verilog/alu_tester_1.v" "C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/verilog/auto_tester_2.v" "C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/verilog/button_conditioner_3.v" "C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/verilog/edge_detector_4.v" "C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/verilog/multi_seven_seg_5.v" "C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/verilog/reset_conditioner_6.v" "C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/verilog/alu_7.v" "C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/verilog/adderTester_8.v" "C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/verilog/comparatorTester_9.v" "C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/verilog/booleanTester_10.v" "C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/verilog/shifterTester_11.v" "C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/verilog/multiplierTester_12.v" "C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/verilog/errorTester_13.v" "C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/verilog/pipeline_14.v" "C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/verilog/counter_15.v" "C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/verilog/seven_seg_16.v" "C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/verilog/decoder_17.v" "C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/verilog/comparator_18.v" "C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/verilog/adder_19.v" "C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/verilog/shifter_20.v" "C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/verilog/boolean_21.v" "C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/verilog/multiplier_22.v" "C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/verilog/mux2_23.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/constraint/alchitry.xdc" "C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/constraint/io.xdc" "C:/Program\ Files/Alchitry/Alchitry\ Labs/library/components/au.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 8

[Tue Mar 15 16:23:15 2022] Launched synth_1...
Run output will be captured here: C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.runs/synth_1/runme.log
# wait_on_run synth_1
[Tue Mar 15 16:23:15 2022] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10740
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 999.973 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/au_top_0.v:7]
	Parameter MAN_tester bound to: 1'b0 
	Parameter AUTO_tester bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_3' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/button_conditioner_3.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_14' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/pipeline_14.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_14' (1#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/pipeline_14.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_3' (2#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/button_conditioner_3.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_4' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/edge_detector_4.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_4' (3#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/edge_detector_4.v:12]
INFO: [Synth 8-6157] synthesizing module 'alu_tester_1' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/alu_tester_1.v:7]
	Parameter WAITA_control bound to: 2'b00 
	Parameter WAITB_control bound to: 2'b01 
	Parameter WAITALUFN_control bound to: 2'b10 
	Parameter GETRESULT_control bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'alu_7' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/alu_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'comparator_18' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/comparator_18.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/comparator_18.v:21]
INFO: [Synth 8-6155] done synthesizing module 'comparator_18' (4#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/comparator_18.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_19' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/adder_19.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/adder_19.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder_19' (5#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/adder_19.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_20' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/shifter_20.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/shifter_20.v:26]
INFO: [Synth 8-6155] done synthesizing module 'shifter_20' (6#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/shifter_20.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_21' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/boolean_21.v:7]
INFO: [Synth 8-6157] synthesizing module 'mux2_23' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/mux2_23.v:7]
INFO: [Synth 8-6155] done synthesizing module 'mux2_23' (7#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/mux2_23.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_21' (8#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/boolean_21.v:7]
INFO: [Synth 8-6157] synthesizing module 'multiplier_22' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/multiplier_22.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_22' (9#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/multiplier_22.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_7' (10#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/alu_7.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_tester_1' (11#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/alu_tester_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'auto_tester_2' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/auto_tester_2.v:7]
	Parameter IDLE_state bound to: 3'b000 
	Parameter ADDER_state bound to: 3'b001 
	Parameter COMPARATOR_state bound to: 3'b010 
	Parameter BOOLEAN_state bound to: 3'b011 
	Parameter SHIFTER_state bound to: 3'b100 
	Parameter MULTIPLIER_state bound to: 3'b101 
	Parameter ERROR_state bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'adderTester_8' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/adderTester_8.v:7]
	Parameter IDLE_state bound to: 2'b00 
	Parameter TESTING_state bound to: 2'b01 
	Parameter PASS_state bound to: 2'b10 
	Parameter FAIL_state bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/adderTester_8.v:64]
INFO: [Synth 8-6155] done synthesizing module 'adderTester_8' (12#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/adderTester_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'comparatorTester_9' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/comparatorTester_9.v:7]
	Parameter IDLE_state bound to: 2'b00 
	Parameter TEST_state bound to: 2'b01 
	Parameter PASS_state bound to: 2'b10 
	Parameter FAIL_state bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/comparatorTester_9.v:85]
INFO: [Synth 8-6155] done synthesizing module 'comparatorTester_9' (13#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/comparatorTester_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'booleanTester_10' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/booleanTester_10.v:7]
	Parameter IDLE_state bound to: 2'b00 
	Parameter TEST_state bound to: 2'b01 
	Parameter PASS_state bound to: 2'b10 
	Parameter FAIL_state bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/booleanTester_10.v:58]
INFO: [Synth 8-6155] done synthesizing module 'booleanTester_10' (14#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/booleanTester_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifterTester_11' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/shifterTester_11.v:7]
	Parameter IDLE_currentstate bound to: 2'b00 
	Parameter TEST_currentstate bound to: 2'b01 
	Parameter PASS_currentstate bound to: 2'b10 
	Parameter FAIL_currentstate bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/shifterTester_11.v:59]
INFO: [Synth 8-6155] done synthesizing module 'shifterTester_11' (15#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/shifterTester_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'multiplierTester_12' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/multiplierTester_12.v:7]
	Parameter IDLE_state bound to: 2'b00 
	Parameter TEST_state bound to: 2'b01 
	Parameter PASS_state bound to: 2'b10 
	Parameter FAIL_state bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'multiplierTester_12' (16#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/multiplierTester_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'errorTester_13' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/errorTester_13.v:7]
	Parameter IDLE_state bound to: 2'b00 
	Parameter TEST_state bound to: 2'b01 
	Parameter PASS_state bound to: 2'b10 
	Parameter FAIL_state bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'errorTester_13' (17#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/errorTester_13.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/auto_tester_2.v:94]
INFO: [Synth 8-6155] done synthesizing module 'auto_tester_2' (18#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/auto_tester_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_5' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/multi_seven_seg_5.v:12]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter_15' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/counter_15.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 4'b0011 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 20'b00111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_15' (19#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/counter_15.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_16' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/seven_seg_16.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_16' (20#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/seven_seg_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_17' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/decoder_17.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_17' (21#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/decoder_17.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_5' (22#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/multi_seven_seg_5.v:12]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_6' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/reset_conditioner_6.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_6' (23#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/reset_conditioner_6.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/au_top_0.v:134]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/au_top_0.v:155]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (24#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 999.973 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 999.973 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 999.973 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 999.973 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 999.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 999.973 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 999.973 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 999.973 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 999.973 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'adderTester_8'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'comparatorTester_9'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'booleanTester_10'
INFO: [Synth 8-802] inferred FSM for state register 'M_currentstate_q_reg' in module 'shifterTester_11'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'multiplierTester_12'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'errorTester_13'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_tester_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              IDLE_state |                               00 |                               00
           TESTING_state |                               01 |                               01
              PASS_state |                               10 |                               10
              FAIL_state |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'adderTester_8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              IDLE_state |                               00 |                               00
              TEST_state |                               01 |                               01
              PASS_state |                               10 |                               10
              FAIL_state |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'comparatorTester_9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              IDLE_state |                               00 |                               00
              TEST_state |                               01 |                               01
              PASS_state |                               10 |                               10
              FAIL_state |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'booleanTester_10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       IDLE_currentstate |                               00 |                               00
       TEST_currentstate |                               01 |                               01
       FAIL_currentstate |                               10 |                               11
       PASS_currentstate |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_currentstate_q_reg' using encoding 'sequential' in module 'shifterTester_11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              IDLE_state |                               00 |                               00
              TEST_state |                               01 |                               01
              PASS_state |                               10 |                               10
              FAIL_state |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'multiplierTester_12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              IDLE_state |                               00 |                               00
              TEST_state |                               01 |                               01
              PASS_state |                               10 |                               10
              FAIL_state |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'errorTester_13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              IDLE_state |                          0000001 |                              000
             ADDER_state |                          0000010 |                              001
        COMPARATOR_state |                          0000100 |                              010
           BOOLEAN_state |                          0001000 |                              011
           SHIFTER_state |                          0010000 |                              100
        MULTIPLIER_state |                          0100000 |                              101
             ERROR_state |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'one-hot' in module 'auto_tester_2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 999.973 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 17    
	   4 Input   16 Bit        Muxes := 12    
	  14 Input   16 Bit        Muxes := 2     
	  15 Input   16 Bit        Muxes := 1     
	  16 Input   16 Bit        Muxes := 4     
	   7 Input   16 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 7     
	   4 Input    6 Bit        Muxes := 2     
	  10 Input    6 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 2     
	  10 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 5     
	  15 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 12    
	   2 Input    2 Bit        Muxes := 150   
	  14 Input    2 Bit        Muxes := 1     
	  26 Input    2 Bit        Muxes := 1     
	  10 Input    2 Bit        Muxes := 1     
	  15 Input    2 Bit        Muxes := 1     
	  16 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 57    
	   4 Input    1 Bit        Muxes := 17    
	  14 Input    1 Bit        Muxes := 1     
	  26 Input    1 Bit        Muxes := 1     
	  15 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul/out0, operation Mode is: A*B.
DSP Report: operator mul/out0 is absorbed into DSP mul/out0.
DSP Report: Generating DSP mul/out0, operation Mode is: A*B.
DSP Report: operator mul/out0 is absorbed into DSP mul/out0.
DSP Report: Generating DSP manual/aluunit/mult/out0, operation Mode is: A2*B2.
DSP Report: register manual/M_inputB_q_reg is absorbed into DSP manual/aluunit/mult/out0.
DSP Report: register manual/M_inputA_q_reg is absorbed into DSP manual/aluunit/mult/out0.
DSP Report: operator manual/aluunit/mult/out0 is absorbed into DSP manual/aluunit/mult/out0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 999.973 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-------------------+--------------+---------------+----------------+
|Module Name        | RTL Object   | Depth x Width | Implemented As | 
+-------------------+--------------+---------------+----------------+
|comparatorTester_9 | M_ad_b       | 32x4          | LUT            | 
|comparatorTester_9 | M_ad_a       | 32x4          | LUT            | 
|comparatorTester_9 | M_cmp_alufn1 | 32x1          | LUT            | 
|comparatorTester_9 | M_cmp_alufn2 | 32x1          | LUT            | 
|comparatorTester_9 | M_ad_b       | 32x4          | LUT            | 
|comparatorTester_9 | M_ad_a       | 32x4          | LUT            | 
|comparatorTester_9 | M_cmp_alufn1 | 32x1          | LUT            | 
|comparatorTester_9 | M_cmp_alufn2 | 32x1          | LUT            | 
+-------------------+--------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier_22 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier_22 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|au_top_0      | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1009.344 ; gain = 9.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1091.676 ; gain = 91.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1092.730 ; gain = 92.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1092.730 ; gain = 92.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1092.730 ; gain = 92.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1092.730 ; gain = 92.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1092.730 ; gain = 92.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1092.730 ; gain = 92.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1092.730 ; gain = 92.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    45|
|3     |DSP48E1 |     3|
|5     |LUT1    |    18|
|6     |LUT2    |   134|
|7     |LUT3    |    76|
|8     |LUT4    |    73|
|9     |LUT5    |    90|
|10    |LUT6    |   282|
|11    |MUXF7   |    10|
|12    |FDRE    |   216|
|13    |FDSE    |     5|
|14    |IBUF    |    23|
|15    |OBUF    |    45|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1092.730 ; gain = 92.758
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:47 . Memory (MB): peak = 1092.730 ; gain = 92.758
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1092.730 ; gain = 92.758
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1104.484 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1104.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
88 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 1104.484 ; gain = 104.512
INFO: [Common 17-1381] The checkpoint 'C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 15 16:24:20 2022...
[Tue Mar 15 16:24:25 2022] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:11 . Memory (MB): peak = 1000.555 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Mar 15 16:24:25 2022] Launched impl_1...
Run output will be captured here: C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.runs/impl_1/runme.log
# wait_on_run impl_1
[Tue Mar 15 16:24:25 2022] Waiting for impl_1 to finish...


*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 992.312 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/constraint/alchitry.xdc]
Parsing XDC File [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/constraint/io.xdc]
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 992.312 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 992.312 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 992.312 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: db374a9b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1178.289 ; gain = 185.977

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: db374a9b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.116 . Memory (MB): peak = 1387.762 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: db374a9b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.133 . Memory (MB): peak = 1387.762 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17d8887b2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.173 . Memory (MB): peak = 1387.762 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 17d8887b2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.202 . Memory (MB): peak = 1387.762 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 17d8887b2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.207 . Memory (MB): peak = 1387.762 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17d8887b2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.218 . Memory (MB): peak = 1387.762 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1387.762 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 22c7dfbfd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.248 . Memory (MB): peak = 1387.762 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 22c7dfbfd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1387.762 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 22c7dfbfd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1387.762 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1387.762 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 22c7dfbfd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1387.762 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1387.762 ; gain = 395.449
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1387.762 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.runs/impl_1/au_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/2020.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1432.840 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14e02c4b2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1432.840 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1432.840 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7cefce07

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.578 . Memory (MB): peak = 1432.840 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 138789d49

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.950 . Memory (MB): peak = 1432.840 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 138789d49

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.956 . Memory (MB): peak = 1432.840 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 138789d49

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.972 . Memory (MB): peak = 1432.840 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1702b98b8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1432.840 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: fd59eb5a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1432.840 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 14 LUTNM shape to break, 32 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 13, total 14, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 29 nets or cells. Created 14 new cells, deleted 15 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1432.840 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           14  |             15  |                    29  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           14  |             15  |                    29  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1d112e786

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1432.840 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 14cfe6c8c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1432.840 ; gain = 0.000
Phase 2 Global Placement | Checksum: 14cfe6c8c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1432.840 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15e9fe247

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1432.840 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 199bdfa22

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1432.840 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 167410f6f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1432.840 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19a47fa2c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1432.840 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1d1510346

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1432.840 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 10dae06ab

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1432.840 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 18ba4b154

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1432.840 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1217bc8fa

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1432.840 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1f31301ac

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1432.840 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1f31301ac

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1432.840 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 27163576a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.127 | TNS=-2.927 |
Phase 1 Physical Synthesis Initialization | Checksum: 26037a17c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1432.840 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 2723469dc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1432.840 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 27163576a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1432.840 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.427. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1432.840 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 20ab1ce26

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1432.840 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20ab1ce26

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1432.840 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 20ab1ce26

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1432.840 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 20ab1ce26

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1432.840 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1432.840 ; gain = 0.000

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1432.840 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1dfb67e88

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1432.840 ; gain = 0.000
Ending Placer Task | Checksum: 167308eca

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1432.840 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1432.840 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 1432.840 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1432.840 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1432.840 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1432.840 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.427 | TNS=-0.844 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a4ef346f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.169 . Memory (MB): peak = 1432.840 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.427 | TNS=-0.844 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1a4ef346f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 1432.840 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.427 | TNS=-0.844 |
INFO: [Physopt 32-702] Processed net auto/test_error/M_state_q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/test_error/mul/out0_n_92. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_4__2_n_0.  Did not re-place instance auto/test_error/mul/FSM_sequential_M_state_q[1]_i_4__2
INFO: [Physopt 32-572] Net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_4__2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_4__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_13__1_n_0.  Did not re-place instance auto/test_error/mul/FSM_sequential_M_state_q[1]_i_13__1
INFO: [Physopt 32-702] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_13__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_23__1_n_0.  Did not re-place instance auto/test_error/mul/FSM_sequential_M_state_q[1]_i_23__1
INFO: [Physopt 32-710] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_13__1_n_0. Critical path length was reduced through logic transformation on cell auto/test_error/mul/FSM_sequential_M_state_q[1]_i_13__1_comp.
INFO: [Physopt 32-735] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_23__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.420 | TNS=-0.818 |
INFO: [Physopt 32-702] Processed net auto/test_error/M_state_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_2__3_n_0.  Did not re-place instance auto/test_error/mul/FSM_sequential_M_state_q[1]_i_2__3
INFO: [Physopt 32-572] Net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_2__3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_2__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_5__2_n_0.  Did not re-place instance auto/test_error/mul/FSM_sequential_M_state_q[1]_i_5__2
INFO: [Physopt 32-702] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_5__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_16__1_n_0.  Did not re-place instance auto/test_error/mul/FSM_sequential_M_state_q[1]_i_16__1
INFO: [Physopt 32-710] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_5__2_n_0. Critical path length was reduced through logic transformation on cell auto/test_error/mul/FSM_sequential_M_state_q[1]_i_5__2_comp.
INFO: [Physopt 32-735] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_16__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.401 | TNS=-0.788 |
INFO: [Physopt 32-662] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_20__1_n_0.  Did not re-place instance auto/test_error/mul/FSM_sequential_M_state_q[1]_i_20__1
INFO: [Physopt 32-710] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_13__1_n_0. Critical path length was reduced through logic transformation on cell auto/test_error/mul/FSM_sequential_M_state_q[1]_i_13__1_comp_1.
INFO: [Physopt 32-735] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_20__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.385 | TNS=-0.640 |
INFO: [Physopt 32-662] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_9__2_n_0.  Did not re-place instance auto/test_error/mul/FSM_sequential_M_state_q[1]_i_9__2
INFO: [Physopt 32-702] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_9__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_23__1_n_0.  Re-placed instance auto/test_error/mul/FSM_sequential_M_state_q[1]_i_23__1
INFO: [Physopt 32-735] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_23__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.270 | TNS=-0.502 |
INFO: [Physopt 32-662] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_16__1_n_0_repN.  Did not re-place instance auto/test_error/mul/FSM_sequential_M_state_q[1]_i_16__1_comp
INFO: [Physopt 32-710] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_5__2_n_0. Critical path length was reduced through logic transformation on cell auto/test_error/mul/FSM_sequential_M_state_q[1]_i_5__2_comp_1.
INFO: [Physopt 32-735] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_16__1_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.243 | TNS=-0.475 |
INFO: [Physopt 32-662] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_23__1_n_0.  Did not re-place instance auto/test_error/mul/FSM_sequential_M_state_q[1]_i_23__1
INFO: [Physopt 32-710] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_9__2_n_0. Critical path length was reduced through logic transformation on cell auto/test_error/mul/FSM_sequential_M_state_q[1]_i_9__2_comp.
INFO: [Physopt 32-735] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_23__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.231 | TNS=-0.448 |
INFO: [Physopt 32-662] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_21__1_n_0.  Did not re-place instance auto/test_error/mul/FSM_sequential_M_state_q[1]_i_21__1
INFO: [Physopt 32-572] Net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_21__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_21__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_28__1_n_0.  Did not re-place instance auto/test_error/mul/FSM_sequential_M_state_q[1]_i_28__1
INFO: [Physopt 32-710] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_21__1_n_0. Critical path length was reduced through logic transformation on cell auto/test_error/mul/FSM_sequential_M_state_q[1]_i_21__1_comp.
INFO: [Physopt 32-735] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_28__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.201 | TNS=-0.308 |
INFO: [Physopt 32-662] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_28__1_n_0.  Did not re-place instance auto/test_error/mul/FSM_sequential_M_state_q[1]_i_28__1
INFO: [Physopt 32-572] Net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_28__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_28__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.193 | TNS=-0.300 |
INFO: [Physopt 32-662] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_6__2_n_0.  Did not re-place instance auto/test_error/mul/FSM_sequential_M_state_q[1]_i_6__2
INFO: [Physopt 32-702] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_6__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_19__1_n_0.  Did not re-place instance auto/test_error/mul/FSM_sequential_M_state_q[1]_i_19__1
INFO: [Physopt 32-710] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_6__2_n_0. Critical path length was reduced through logic transformation on cell auto/test_error/mul/FSM_sequential_M_state_q[1]_i_6__2_comp.
INFO: [Physopt 32-735] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_19__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.171 | TNS=-0.285 |
INFO: [Physopt 32-662] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_28__1_n_0.  Did not re-place instance auto/test_error/mul/FSM_sequential_M_state_q[1]_i_28__1
INFO: [Physopt 32-572] Net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_28__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_28__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_42__1_n_0.  Re-placed instance auto/test_error/mul/FSM_sequential_M_state_q[1]_i_42__1
INFO: [Physopt 32-735] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_42__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.159 | TNS=-0.273 |
INFO: [Physopt 32-663] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_41__1_n_0.  Re-placed instance auto/test_error/mul/FSM_sequential_M_state_q[1]_i_41__1
INFO: [Physopt 32-735] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_41__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.158 | TNS=-0.272 |
INFO: [Physopt 32-662] Processed net auto/test_error/mul/FSM_sequential_M_state_q[0]_i_2__2_n_0.  Did not re-place instance auto/test_error/mul/FSM_sequential_M_state_q[0]_i_2__2
INFO: [Physopt 32-702] Processed net auto/test_error/mul/FSM_sequential_M_state_q[0]_i_2__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_10__2_n_0.  Did not re-place instance auto/test_error/mul/FSM_sequential_M_state_q[1]_i_10__2
INFO: [Physopt 32-710] Processed net auto/test_error/mul/FSM_sequential_M_state_q[0]_i_2__2_n_0. Critical path length was reduced through logic transformation on cell auto/test_error/mul/FSM_sequential_M_state_q[0]_i_2__2_comp.
INFO: [Physopt 32-735] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_10__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.131 | TNS=-0.241 |
INFO: [Physopt 32-662] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_41__1_n_0.  Did not re-place instance auto/test_error/mul/FSM_sequential_M_state_q[1]_i_41__1
INFO: [Physopt 32-572] Net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_41__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_41__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/test_error/mul/FSM_sequential_M_state_q_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_error/mul/out0_i_10__0_n_0.  Did not re-place instance auto/test_error/mul/out0_i_10__0
INFO: [Physopt 32-572] Net auto/test_error/mul/out0_i_10__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net auto/test_error/mul/out0_i_10__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/test_error/mul/out0_n_94. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/test_error/M_state_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_error/M_state_q[1].  Did not re-place instance auto/test_error/FSM_sequential_M_state_q_reg[1]
INFO: [Physopt 32-702] Processed net auto/test_error/M_state_q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_2__3_n_0.  Did not re-place instance auto/test_error/mul/FSM_sequential_M_state_q[1]_i_2__3
INFO: [Physopt 32-702] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_2__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_5__2_n_0.  Re-placed instance auto/test_error/mul/FSM_sequential_M_state_q[1]_i_5__2_comp_1
INFO: [Physopt 32-735] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_5__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.111 | TNS=-0.221 |
INFO: [Physopt 32-662] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_5__2_n_0.  Did not re-place instance auto/test_error/mul/FSM_sequential_M_state_q[1]_i_5__2_comp_1
INFO: [Physopt 32-735] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_5__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.109 | TNS=-0.202 |
INFO: [Physopt 32-702] Processed net auto/test_error/mul/out0_n_91. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_3__2_n_0.  Did not re-place instance auto/test_error/mul/FSM_sequential_M_state_q[1]_i_3__2
INFO: [Physopt 32-702] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_3__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_10__2_n_0.  Did not re-place instance auto/test_error/mul/FSM_sequential_M_state_q[1]_i_10__2
INFO: [Physopt 32-735] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_10__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.092 | TNS=-0.177 |
INFO: [Physopt 32-662] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_5__2_n_0.  Did not re-place instance auto/test_error/mul/FSM_sequential_M_state_q[1]_i_5__2_comp_1
INFO: [Physopt 32-735] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_5__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.084 | TNS=-0.163 |
INFO: [Physopt 32-702] Processed net auto/test_error/mul/out0_n_94. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_4__2_n_0.  Did not re-place instance auto/test_error/mul/FSM_sequential_M_state_q[1]_i_4__2
INFO: [Physopt 32-702] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_4__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_13__1_n_0.  Did not re-place instance auto/test_error/mul/FSM_sequential_M_state_q[1]_i_13__1_comp_1
INFO: [Physopt 32-735] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_13__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.078 | TNS=-0.129 |
INFO: [Physopt 32-662] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_5__2_n_0.  Did not re-place instance auto/test_error/mul/FSM_sequential_M_state_q[1]_i_5__2_comp_1
INFO: [Physopt 32-702] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_5__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_29__1_n_0.  Did not re-place instance auto/test_error/mul/FSM_sequential_M_state_q[1]_i_29__1
INFO: [Physopt 32-702] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_29__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_44__1_n_0.  Did not re-place instance auto/test_error/mul/FSM_sequential_M_state_q[1]_i_44__1
INFO: [Physopt 32-702] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_44__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/test_error/mul/FSM_sequential_M_state_q_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_error/mul/out0_i_10__0_n_0.  Did not re-place instance auto/test_error/mul/out0_i_10__0
INFO: [Physopt 32-702] Processed net auto/test_error/mul/out0_i_10__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/test_error/mul/out0_n_98. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.078 | TNS=-0.129 |
Phase 3 Critical Path Optimization | Checksum: 1a4ef346f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1432.840 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.078 | TNS=-0.129 |
INFO: [Physopt 32-702] Processed net auto/test_error/M_state_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_error/M_state_q[1].  Did not re-place instance auto/test_error/FSM_sequential_M_state_q_reg[1]
INFO: [Physopt 32-571] Net auto/test_error/M_state_q[1] was not replicated.
INFO: [Physopt 32-702] Processed net auto/test_error/M_state_q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_2__3_n_0.  Did not re-place instance auto/test_error/mul/FSM_sequential_M_state_q[1]_i_2__3
INFO: [Physopt 32-134] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_2__3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_2__3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_2__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_5__2_n_0.  Did not re-place instance auto/test_error/mul/FSM_sequential_M_state_q[1]_i_5__2_comp_1
INFO: [Physopt 32-702] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_5__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_29__1_n_0.  Did not re-place instance auto/test_error/mul/FSM_sequential_M_state_q[1]_i_29__1
INFO: [Physopt 32-572] Net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_29__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_29__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_44__1_n_0.  Did not re-place instance auto/test_error/mul/FSM_sequential_M_state_q[1]_i_44__1
INFO: [Physopt 32-572] Net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_44__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_44__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/test_error/mul/FSM_sequential_M_state_q_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_error/mul/out0_i_10__0_n_0.  Did not re-place instance auto/test_error/mul/out0_i_10__0
INFO: [Physopt 32-572] Net auto/test_error/mul/out0_i_10__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net auto/test_error/mul/out0_i_10__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/test_error/mul/out0_n_98. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/test_error/M_state_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_error/M_state_q[1].  Did not re-place instance auto/test_error/FSM_sequential_M_state_q_reg[1]
INFO: [Physopt 32-702] Processed net auto/test_error/M_state_q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_2__3_n_0.  Did not re-place instance auto/test_error/mul/FSM_sequential_M_state_q[1]_i_2__3
INFO: [Physopt 32-702] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_2__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_5__2_n_0.  Did not re-place instance auto/test_error/mul/FSM_sequential_M_state_q[1]_i_5__2_comp_1
INFO: [Physopt 32-702] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_5__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_29__1_n_0.  Did not re-place instance auto/test_error/mul/FSM_sequential_M_state_q[1]_i_29__1
INFO: [Physopt 32-702] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_29__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_44__1_n_0.  Did not re-place instance auto/test_error/mul/FSM_sequential_M_state_q[1]_i_44__1
INFO: [Physopt 32-702] Processed net auto/test_error/mul/FSM_sequential_M_state_q[1]_i_44__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/test_error/mul/FSM_sequential_M_state_q_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_error/mul/out0_i_10__0_n_0.  Did not re-place instance auto/test_error/mul/out0_i_10__0
INFO: [Physopt 32-702] Processed net auto/test_error/mul/out0_i_10__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/test_error/mul/out0_n_98. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.078 | TNS=-0.129 |
Phase 4 Critical Path Optimization | Checksum: 1a4ef346f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1432.840 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1432.840 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.078 | TNS=-0.129 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.349  |          0.715  |            0  |              0  |                    17  |           0  |           2  |  00:00:04  |
|  Total          |          0.349  |          0.715  |            0  |              0  |                    17  |           0  |           3  |  00:00:04  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1432.840 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 155093768

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1432.840 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
241 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.155 . Memory (MB): peak = 1432.840 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.runs/impl_1/au_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 6370b6a0 ConstDB: 0 ShapeSum: 4f1ef83a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f101e592

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1525.727 ; gain = 81.883
Post Restoration Checksum: NetGraph: 4f5a52bf NumContArr: a1a792d3 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f101e592

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1525.727 ; gain = 81.883

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f101e592

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1531.773 ; gain = 87.930

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f101e592

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1531.773 ; gain = 87.930
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b862b852

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1539.277 ; gain = 95.434
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.014 | TNS=-0.014 | WHS=-0.111 | THS=-2.569 |

Phase 2 Router Initialization | Checksum: 1ef4b75bb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1539.277 ; gain = 95.434

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 910
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 910
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1ef4b75bb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1543.188 ; gain = 99.344
Phase 3 Initial Routing | Checksum: 19b4fefcd

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1543.188 ; gain = 99.344
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                    clk_0 |                    clk_0 |                                                         auto/test_error/FSM_sequential_M_state_q_reg[0]/D|
|                    clk_0 |                    clk_0 |                                                         auto/test_error/FSM_sequential_M_state_q_reg[1]/D|
|                    clk_0 |                    clk_0 |                                                      auto/test_multiply/FSM_sequential_M_state_q_reg[0]/D|
|                    clk_0 |                    clk_0 |                                                      auto/test_multiply/FSM_sequential_M_state_q_reg[1]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 366
 Number of Nodes with overlaps = 177
 Number of Nodes with overlaps = 98
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.780 | TNS=-2.940 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17785ba34

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1543.188 ; gain = 99.344

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 121
 Number of Nodes with overlaps = 85
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.738 | TNS=-1.840 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: df12ab96

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1543.188 ; gain = 99.344

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 119
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.546 | TNS=-1.710 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 14ed045fe

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1543.188 ; gain = 99.344

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 134
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.453 | TNS=-1.416 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 7ee967d1

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1543.188 ; gain = 99.344

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 120
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.706 | TNS=-2.335 | WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 104792694

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 1543.188 ; gain = 99.344
Phase 4 Rip-up And Reroute | Checksum: 104792694

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 1543.188 ; gain = 99.344

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: f6643043

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 1543.188 ; gain = 99.344
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.360 | TNS=-1.042 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1feafc03d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 1543.188 ; gain = 99.344

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1feafc03d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 1543.188 ; gain = 99.344
Phase 5 Delay and Skew Optimization | Checksum: 1feafc03d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 1543.188 ; gain = 99.344

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13bee404b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 1543.188 ; gain = 99.344
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.360 | TNS=-0.992 | WHS=0.104  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13bee404b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 1543.188 ; gain = 99.344
Phase 6 Post Hold Fix | Checksum: 13bee404b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 1543.188 ; gain = 99.344

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.295623 %
  Global Horizontal Routing Utilization  = 0.32444 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 27.9279%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 34.2342%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 38.2353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 33.8235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 196927599

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 1543.188 ; gain = 99.344

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 196927599

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 1543.859 ; gain = 100.016

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1df3a44d4

Time (s): cpu = 00:00:43 ; elapsed = 00:00:37 . Memory (MB): peak = 1543.859 ; gain = 100.016

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.360 | TNS=-0.992 | WHS=0.104  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1df3a44d4

Time (s): cpu = 00:00:43 ; elapsed = 00:00:37 . Memory (MB): peak = 1543.859 ; gain = 100.016
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:43 ; elapsed = 00:00:37 . Memory (MB): peak = 1543.859 ; gain = 100.016

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
263 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 1543.859 ; gain = 111.020
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.185 . Memory (MB): peak = 1553.711 ; gain = 9.852
INFO: [Common 17-1381] The checkpoint 'C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.runs/impl_1/au_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
275 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP auto/test_error/mul/out0 input auto/test_error/mul/out0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP auto/test_error/mul/out0 input auto/test_error/mul/out0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP auto/test_multiply/mul/out0 input auto/test_multiply/mul/out0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP auto/test_multiply/mul/out0 input auto/test_multiply/mul/out0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP auto/test_error/mul/out0 output auto/test_error/mul/out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP auto/test_multiply/mul/out0 output auto/test_multiply/mul/out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP manual/aluunit/mult/out0 output manual/aluunit/mult/out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP auto/test_error/mul/out0 multiplier stage auto/test_error/mul/out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP auto/test_multiply/mul/out0 multiplier stage auto/test_multiply/mul/out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP manual/aluunit/mult/out0 multiplier stage manual/aluunit/mult/out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 10 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 13201696 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Mar 15 16:26:39 2022. For additional details about this file, please refer to the WebTalk help file at C:/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2017.738 ; gain = 433.973
INFO: [Common 17-206] Exiting Vivado at Tue Mar 15 16:26:39 2022...
[Tue Mar 15 16:26:42 2022] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:02:16 . Memory (MB): peak = 1000.555 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Mar 15 16:26:42 2022...
Vivado exited.

Finished building project.
