{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737866311545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737866311545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 26 10:08:31 2025 " "Processing started: Sun Jan 26 10:08:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737866311545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866311545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off t1c_riscv_cpu -c t1c_riscv_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off t1c_riscv_cpu -c t1c_riscv_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866311545 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737866311651 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737866311651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/utils/reset_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file code/utils/reset_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_ff " "Found entity 1: reset_ff" {  } { { "code/utils/reset_ff.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/utils/reset_ff.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737866318122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/utils/mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file code/utils/mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "code/utils/mux4.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/utils/mux4.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737866318123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/utils/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file code/utils/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "code/utils/mux3.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/utils/mux3.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737866318123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/utils/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file code/utils/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "code/utils/mux2.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/utils/mux2.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737866318124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/utils/ff.v 1 1 " "Found 1 design units, including 1 entities, in source file code/utils/ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 ff " "Found entity 1: ff" {  } { { "code/utils/ff.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/utils/ff.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737866318124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/utils/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/utils/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "code/utils/adder.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/utils/adder.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737866318124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/top/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file code/top/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "code/top/cpu.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/top/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737866318125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/pl_stages/writeback/writeback.v 1 1 " "Found 1 design units, including 1 entities, in source file code/pl_stages/writeback/writeback.v" { { "Info" "ISGN_ENTITY_NAME" "1 writeback " "Found entity 1: writeback" {  } { { "code/pl_stages/writeback/writeback.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/writeback/writeback.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737866318126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/pl_stages/memory/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file code/pl_stages/memory/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "code/pl_stages/memory/memory.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737866318126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/pl_stages/memory/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file code/pl_stages/memory/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "code/pl_stages/memory/data_memory.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737866318127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/pl_stages/hazard/hazard.v 1 1 " "Found 1 design units, including 1 entities, in source file code/pl_stages/hazard/hazard.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard " "Found entity 1: hazard" {  } { { "code/pl_stages/hazard/hazard.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/hazard/hazard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737866318127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/pl_stages/fetch/instr_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file code/pl_stages/fetch/instr_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "code/pl_stages/fetch/instr_mem.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/fetch/instr_mem.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737866318128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/pl_stages/fetch/fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file code/pl_stages/fetch/fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "code/pl_stages/fetch/fetch.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/fetch/fetch.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737866318128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/pl_stages/execute/execute.v 1 1 " "Found 1 design units, including 1 entities, in source file code/pl_stages/execute/execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "code/pl_stages/execute/execute.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/execute/execute.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737866318129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/pl_stages/execute/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file code/pl_stages/execute/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "code/pl_stages/execute/alu.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/execute/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737866318129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/pl_stages/decode/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file code/pl_stages/decode/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "code/pl_stages/decode/reg_file.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/reg_file.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737866318130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/pl_stages/decode/imm_ext.v 1 1 " "Found 1 design units, including 1 entities, in source file code/pl_stages/decode/imm_ext.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_ext " "Found entity 1: imm_ext" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737866318130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/pl_stages/decode/decode.v 1 1 " "Found 1 design units, including 1 entities, in source file code/pl_stages/decode/decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "code/pl_stages/decode/decode.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/decode.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737866318130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/pl_stages/decode/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file code/pl_stages/decode/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "code/pl_stages/decode/control_unit.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737866318131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/pl_regs/pl_reg_mw.v 1 1 " "Found 1 design units, including 1 entities, in source file code/pl_regs/pl_reg_mw.v" { { "Info" "ISGN_ENTITY_NAME" "1 pl_reg_mw " "Found entity 1: pl_reg_mw" {  } { { "code/pl_regs/pl_reg_mw.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_mw.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737866318131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/pl_regs/pl_reg_fd.v 1 1 " "Found 1 design units, including 1 entities, in source file code/pl_regs/pl_reg_fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 pl_reg_fd " "Found entity 1: pl_reg_fd" {  } { { "code/pl_regs/pl_reg_fd.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_fd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737866318132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/pl_regs/pl_reg_em.v 1 1 " "Found 1 design units, including 1 entities, in source file code/pl_regs/pl_reg_em.v" { { "Info" "ISGN_ENTITY_NAME" "1 pl_reg_em " "Found entity 1: pl_reg_em" {  } { { "code/pl_regs/pl_reg_em.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_em.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737866318132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/pl_regs/pl_reg_de.v 1 1 " "Found 1 design units, including 1 entities, in source file code/pl_regs/pl_reg_de.v" { { "Info" "ISGN_ENTITY_NAME" "1 pl_reg_de " "Found entity 1: pl_reg_de" {  } { { "code/pl_regs/pl_reg_de.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_de.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737866318133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318133 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737866318161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard hazard:hazard_unit " "Elaborating entity \"hazard\" for hierarchy \"hazard:hazard_unit\"" {  } { { "code/top/cpu.v" "hazard_unit" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/top/cpu.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737866318164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:fetch_stage " "Elaborating entity \"fetch\" for hierarchy \"fetch:fetch_stage\"" {  } { { "code/top/cpu.v" "fetch_stage" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/top/cpu.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737866318165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_ff fetch:fetch_stage\|reset_ff:pc_ff " "Elaborating entity \"reset_ff\" for hierarchy \"fetch:fetch_stage\|reset_ff:pc_ff\"" {  } { { "code/pl_stages/fetch/fetch.v" "pc_ff" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/fetch/fetch.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737866318166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder fetch:fetch_stage\|adder:pc_plus4_adder " "Elaborating entity \"adder\" for hierarchy \"fetch:fetch_stage\|adder:pc_plus4_adder\"" {  } { { "code/pl_stages/fetch/fetch.v" "pc_plus4_adder" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/fetch/fetch.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737866318166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 fetch:fetch_stage\|mux2:pc_mux " "Elaborating entity \"mux2\" for hierarchy \"fetch:fetch_stage\|mux2:pc_mux\"" {  } { { "code/pl_stages/fetch/fetch.v" "pc_mux" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/fetch/fetch.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737866318167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem fetch:fetch_stage\|instr_mem:i_mem " "Elaborating entity \"instr_mem\" for hierarchy \"fetch:fetch_stage\|instr_mem:i_mem\"" {  } { { "code/pl_stages/fetch/fetch.v" "i_mem" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/fetch/fetch.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737866318168 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "79 0 511 instr_mem.v(36) " "Verilog HDL warning at instr_mem.v(36): number of words (79) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "code/pl_stages/fetch/instr_mem.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/fetch/instr_mem.v" 36 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1737866318170 "|cpu|fetch:fetch_stage|instr_mem:i_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_mem.data_a 0 instr_mem.v(34) " "Net \"instr_mem.data_a\" at instr_mem.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "code/pl_stages/fetch/instr_mem.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/fetch/instr_mem.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1737866318178 "|cpu|fetch:fetch_stage|instr_mem:i_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_mem.waddr_a 0 instr_mem.v(34) " "Net \"instr_mem.waddr_a\" at instr_mem.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "code/pl_stages/fetch/instr_mem.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/fetch/instr_mem.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1737866318178 "|cpu|fetch:fetch_stage|instr_mem:i_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_mem.we_a 0 instr_mem.v(34) " "Net \"instr_mem.we_a\" at instr_mem.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "code/pl_stages/fetch/instr_mem.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/fetch/instr_mem.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1737866318178 "|cpu|fetch:fetch_stage|instr_mem:i_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pl_reg_fd pl_reg_fd:fd " "Elaborating entity \"pl_reg_fd\" for hierarchy \"pl_reg_fd:fd\"" {  } { { "code/top/cpu.v" "fd" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/top/cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737866318182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:decode_stage " "Elaborating entity \"decode\" for hierarchy \"decode:decode_stage\"" {  } { { "code/top/cpu.v" "decode_stage" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/top/cpu.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737866318189 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rs1_d decode.v(50) " "Output port \"rs1_d\" at decode.v(50) has no driver" {  } { { "code/pl_stages/decode/decode.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/decode.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737866318190 "|cpu|decode:decode_stage"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rs2_d decode.v(51) " "Output port \"rs2_d\" at decode.v(51) has no driver" {  } { { "code/pl_stages/decode/decode.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/decode.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737866318190 "|cpu|decode:decode_stage"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rd_d decode.v(52) " "Output port \"rd_d\" at decode.v(52) has no driver" {  } { { "code/pl_stages/decode/decode.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/decode.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737866318190 "|cpu|decode:decode_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit decode:decode_stage\|control_unit:cu " "Elaborating entity \"control_unit\" for hierarchy \"decode:decode_stage\|control_unit:cu\"" {  } { { "code/pl_stages/decode/decode.v" "cu" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/decode.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737866318194 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(82) " "Verilog HDL Case Statement warning at control_unit.v(82): incomplete case statement has no default case item" {  } { { "code/pl_stages/decode/control_unit.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/control_unit.v" 82 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1737866318195 "|cpu|decode:decode_stage|control_unit:cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_controls control_unit.v(50) " "Verilog HDL Always Construct warning at control_unit.v(50): inferring latch(es) for variable \"alu_controls\", which holds its previous value in one or more paths through the always construct" {  } { { "code/pl_stages/decode/control_unit.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/control_unit.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1737866318195 "|cpu|decode:decode_stage|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_controls\[0\] control_unit.v(50) " "Inferred latch for \"alu_controls\[0\]\" at control_unit.v(50)" {  } { { "code/pl_stages/decode/control_unit.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/control_unit.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318196 "|cpu|decode:decode_stage|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_controls\[1\] control_unit.v(50) " "Inferred latch for \"alu_controls\[1\]\" at control_unit.v(50)" {  } { { "code/pl_stages/decode/control_unit.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/control_unit.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318196 "|cpu|decode:decode_stage|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_controls\[2\] control_unit.v(50) " "Inferred latch for \"alu_controls\[2\]\" at control_unit.v(50)" {  } { { "code/pl_stages/decode/control_unit.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/control_unit.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318196 "|cpu|decode:decode_stage|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_controls\[3\] control_unit.v(50) " "Inferred latch for \"alu_controls\[3\]\" at control_unit.v(50)" {  } { { "code/pl_stages/decode/control_unit.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/control_unit.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318197 "|cpu|decode:decode_stage|control_unit:cu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file decode:decode_stage\|reg_file:rf " "Elaborating entity \"reg_file\" for hierarchy \"decode:decode_stage\|reg_file:rf\"" {  } { { "code/pl_stages/decode/decode.v" "rf" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/decode.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737866318201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_ext decode:decode_stage\|imm_ext:imex " "Elaborating entity \"imm_ext\" for hierarchy \"decode:decode_stage\|imm_ext:imex\"" {  } { { "code/pl_stages/decode/decode.v" "imex" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/decode.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737866318206 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "imm_ext.v(30) " "Verilog HDL Case Statement warning at imm_ext.v(30): incomplete case statement has no default case item" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1737866318207 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imm_val imm_ext.v(30) " "Verilog HDL Always Construct warning at imm_ext.v(30): inferring latch(es) for variable \"imm_val\", which holds its previous value in one or more paths through the always construct" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1737866318207 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[0\] imm_ext.v(30) " "Inferred latch for \"imm_val\[0\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318207 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[1\] imm_ext.v(30) " "Inferred latch for \"imm_val\[1\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318207 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[2\] imm_ext.v(30) " "Inferred latch for \"imm_val\[2\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318207 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[3\] imm_ext.v(30) " "Inferred latch for \"imm_val\[3\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318207 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[4\] imm_ext.v(30) " "Inferred latch for \"imm_val\[4\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318207 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[5\] imm_ext.v(30) " "Inferred latch for \"imm_val\[5\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318207 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[6\] imm_ext.v(30) " "Inferred latch for \"imm_val\[6\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318207 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[7\] imm_ext.v(30) " "Inferred latch for \"imm_val\[7\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318208 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[8\] imm_ext.v(30) " "Inferred latch for \"imm_val\[8\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318208 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[9\] imm_ext.v(30) " "Inferred latch for \"imm_val\[9\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318208 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[10\] imm_ext.v(30) " "Inferred latch for \"imm_val\[10\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318208 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[11\] imm_ext.v(30) " "Inferred latch for \"imm_val\[11\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318208 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[12\] imm_ext.v(30) " "Inferred latch for \"imm_val\[12\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318208 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[13\] imm_ext.v(30) " "Inferred latch for \"imm_val\[13\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318208 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[14\] imm_ext.v(30) " "Inferred latch for \"imm_val\[14\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318208 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[15\] imm_ext.v(30) " "Inferred latch for \"imm_val\[15\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318208 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[16\] imm_ext.v(30) " "Inferred latch for \"imm_val\[16\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318208 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[17\] imm_ext.v(30) " "Inferred latch for \"imm_val\[17\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318208 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[18\] imm_ext.v(30) " "Inferred latch for \"imm_val\[18\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318208 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[19\] imm_ext.v(30) " "Inferred latch for \"imm_val\[19\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318208 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[20\] imm_ext.v(30) " "Inferred latch for \"imm_val\[20\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318208 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[21\] imm_ext.v(30) " "Inferred latch for \"imm_val\[21\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318208 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[22\] imm_ext.v(30) " "Inferred latch for \"imm_val\[22\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318208 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[23\] imm_ext.v(30) " "Inferred latch for \"imm_val\[23\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318208 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[24\] imm_ext.v(30) " "Inferred latch for \"imm_val\[24\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318208 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[25\] imm_ext.v(30) " "Inferred latch for \"imm_val\[25\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318208 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[26\] imm_ext.v(30) " "Inferred latch for \"imm_val\[26\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318208 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[27\] imm_ext.v(30) " "Inferred latch for \"imm_val\[27\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318208 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[28\] imm_ext.v(30) " "Inferred latch for \"imm_val\[28\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318208 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[29\] imm_ext.v(30) " "Inferred latch for \"imm_val\[29\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318208 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[30\] imm_ext.v(30) " "Inferred latch for \"imm_val\[30\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318208 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[31\] imm_ext.v(30) " "Inferred latch for \"imm_val\[31\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318208 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pl_reg_de pl_reg_de:de " "Elaborating entity \"pl_reg_de\" for hierarchy \"pl_reg_de:de\"" {  } { { "code/top/cpu.v" "de" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/top/cpu.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737866318211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute execute:execute_stage " "Elaborating entity \"execute\" for hierarchy \"execute:execute_stage\"" {  } { { "code/top/cpu.v" "execute_stage" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/top/cpu.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737866318223 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "0 14 12 funct3_d execute.v(106) " "Verilog HDL error at execute.v(106): index 0 cannot fall outside the declared range \[14:12\] for vector \"funct3_d\"" {  } { { "code/pl_stages/execute/execute.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/execute/execute.v" 106 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737866318224 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "execute:execute_stage " "Can't elaborate user hierarchy \"execute:execute_stage\"" {  } { { "code/top/cpu.v" "execute_stage" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/top/cpu.v" 240 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737866318225 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "352 " "Peak virtual memory: 352 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737866318254 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jan 26 10:08:38 2025 " "Processing ended: Sun Jan 26 10:08:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737866318254 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737866318254 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737866318254 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737866318254 ""}
