To design and analyze the transistor-level schematics of 2-input NAND and NOR gates using CMOS logic, and to understand their operation through truth tables, schematics, and switching behavior.
