# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 1 4 7 8
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
CPU 2 3 3
BLOCK 3 0
# CONTEXT CPU 0 3
# CONTEXT CPU 1 3
CPU 3 2 2
CPU 3 3 3
BLOCK 4 2
UNBLOCK 4 0
CPU 4 4 0
CPU 4 5 1
# CONTEXT CPU 2 4
CPU 4 3 3
UNBLOCK 5 2
CPU 5 4 0
CPU 5 5 1
CPU 5 6 2
CPU 5 3 3
CPU 6 4 0
# CONTEXT CPU 1 6
CPU 6 6 2
CPU 6 3 3
CPU 7 4 0
CPU 7 7 1
CPU 7 6 2
CPU 7 3 3
BLOCK 8 7
BLOCK 8 3
# CONTEXT CPU 0 8
# CONTEXT CPU 1 8
# CONTEXT CPU 2 8
# CONTEXT CPU 3 8
UNBLOCK 9 3
UNBLOCK 9 7
CPU 9 8 0
CPU 9 9 1
CPU 9 10 2
CPU 9 11 3
BLOCK 10 8
# CONTEXT CPU 0 10
CPU 10 9 1
CPU 10 10 2
CPU 10 11 3
UNBLOCK 11 8
CPU 11 12 0
# CONTEXT CPU 1 11
CPU 11 10 2
# CONTEXT CPU 3 11
BLOCK 12 12
BLOCK 12 10
# CONTEXT CPU 0 12
CPU 12 13 1
# CONTEXT CPU 2 12
CPU 12 14 3
BLOCK 13 13
BLOCK 13 14
UNBLOCK 13 10
UNBLOCK 13 12
# CONTEXT CPU 0 13
# CONTEXT CPU 1 13
# CONTEXT CPU 2 13
# CONTEXT CPU 3 13
UNBLOCK 14 13
UNBLOCK 14 14
# CONTEXT CPU 0 14
# CONTEXT CPU 1 14
# CONTEXT CPU 2 14
# CONTEXT CPU 3 14
CPU 15 1 0
# CONTEXT CPU 1 15
CPU 15 0 2
# CONTEXT CPU 3 15
CPU 16 1 0
CPU 16 2 1
CPU 16 0 2
CPU 16 5 3
CPU 17 1 0
CPU 17 2 1
CPU 17 0 2
CPU 17 5 3
BLOCK 18 5
CPU 18 1 0
# CONTEXT CPU 1 18
# CONTEXT CPU 2 18
# CONTEXT CPU 3 18
UNBLOCK 19 5
CPU 19 1 0
# CONTEXT CPU 1 19
CPU 19 6 2
CPU 19 3 3
# CONTEXT CPU 0 20
# CONTEXT CPU 1 20
CPU 20 6 2
CPU 20 3 3
EXIT 21 3 3
# CONTEXT CPU 0 21
CPU 21 4 1
CPU 21 6 2
# CONTEXT CPU 3 21
# CONTEXT CPU 0 22
CPU 22 4 1
CPU 22 6 2
# CONTEXT CPU 3 22
BLOCK 23 6
CPU 23 7 0
# CONTEXT CPU 1 23
# CONTEXT CPU 2 23
# CONTEXT CPU 3 23
UNBLOCK 24 6
CPU 24 7 0
CPU 24 9 1
# CONTEXT CPU 2 24
CPU 24 8 3
CPU 25 7 0
CPU 25 9 1
# CONTEXT CPU 2 25
CPU 25 8 3
CPU 26 7 0
# CONTEXT CPU 1 26
CPU 26 11 2
CPU 26 8 3
CPU 27 7 0
# CONTEXT CPU 1 27
CPU 27 11 2
CPU 27 8 3
BLOCK 28 11
# CONTEXT CPU 0 28
# CONTEXT CPU 1 28
# CONTEXT CPU 2 28
CPU 28 8 3
UNBLOCK 29 11
CPU 29 12 0
CPU 29 10 1
# CONTEXT CPU 2 29
CPU 29 8 3
BLOCK 30 12
BLOCK 30 8
# CONTEXT CPU 0 30
CPU 30 10 1
# CONTEXT CPU 2 30
# CONTEXT CPU 3 30
BLOCK 31 10
UNBLOCK 31 8
UNBLOCK 31 12
# CONTEXT CPU 0 31
# CONTEXT CPU 1 31
CPU 31 13 2
# CONTEXT CPU 3 31
BLOCK 32 13
UNBLOCK 32 10
# CONTEXT CPU 0 32
# CONTEXT CPU 1 32
# CONTEXT CPU 2 32
# CONTEXT CPU 3 32
UNBLOCK 33 13
CPU 33 14 0
# CONTEXT CPU 1 33
# CONTEXT CPU 2 33
CPU 33 2 3
BLOCK 34 14
# CONTEXT CPU 0 34
CPU 34 0 1
# CONTEXT CPU 2 34
CPU 34 2 3
UNBLOCK 35 14
CPU 35 1 0
# CONTEXT CPU 1 35
CPU 35 5 2
CPU 35 2 3
BLOCK 36 1
# CONTEXT CPU 0 36
CPU 36 4 1
# CONTEXT CPU 2 36
# CONTEXT CPU 3 36
UNBLOCK 37 1
# CONTEXT CPU 0 37
CPU 37 4 1
# CONTEXT CPU 2 37
# CONTEXT CPU 3 37
BLOCK 38 4
# CONTEXT CPU 0 38
# CONTEXT CPU 1 38
# CONTEXT CPU 2 38
# CONTEXT CPU 3 38
UNBLOCK 39 4
CPU 39 6 0
# CONTEXT CPU 1 39
CPU 39 9 2
CPU 39 7 3
CPU 40 6 0
# CONTEXT CPU 1 40
CPU 40 9 2
CPU 40 7 3
EXIT 41 6 0
BLOCK 41 9
# CONTEXT CPU 0 41
CPU 41 11 1
# CONTEXT CPU 2 41
CPU 41 7 3
EXIT 42 7 3
UNBLOCK 42 9
# CONTEXT CPU 0 42
# CONTEXT CPU 1 42
# CONTEXT CPU 2 42
# CONTEXT CPU 3 42
# CONTEXT CPU 0 43
CPU 43 10 1
# CONTEXT CPU 2 43
# CONTEXT CPU 3 43
CPU 44 8 0
CPU 44 10 1
CPU 44 12 2
# CONTEXT CPU 3 44
BLOCK 45 12
CPU 45 8 0
# CONTEXT CPU 1 45
# CONTEXT CPU 2 45
CPU 45 13 3
EXIT 46 8 0
UNBLOCK 46 12
# CONTEXT CPU 0 46
# CONTEXT CPU 1 46
# CONTEXT CPU 2 46
CPU 46 13 3
# CONTEXT CPU 0 47
# CONTEXT CPU 1 47
# CONTEXT CPU 2 47
CPU 47 13 3
# CONTEXT CPU 0 48
CPU 48 14 1
CPU 48 0 2
CPU 48 13 3
BLOCK 49 14
BLOCK 49 13
CPU 49 5 0
# CONTEXT CPU 1 49
CPU 49 0 2
# CONTEXT CPU 3 49
UNBLOCK 50 13
UNBLOCK 50 14
CPU 50 5 0
# CONTEXT CPU 1 50
CPU 50 0 2
# CONTEXT CPU 3 50
EXIT 51 0 2
CPU 51 5 0
# CONTEXT CPU 1 51
# CONTEXT CPU 2 51
# CONTEXT CPU 3 51
CPU 52 5 0
CPU 52 2 1
# CONTEXT CPU 2 52
CPU 52 1 3
EXIT 53 5 0
EXIT 53 2 1
EXIT 53 1 3
# CONTEXT CPU 0 53
# CONTEXT CPU 1 53
# CONTEXT CPU 2 53
# CONTEXT CPU 3 53
# CONTEXT CPU 0 54
CPU 54 11 1
CPU 54 4 2
# CONTEXT CPU 3 54
EXIT 55 4 2
# CONTEXT CPU 0 55
CPU 55 11 1
# CONTEXT CPU 2 55
# CONTEXT CPU 3 55
CPU 56 9 0
# CONTEXT CPU 1 56
CPU 56 12 2
CPU 56 10 3
CPU 57 9 0
# CONTEXT CPU 1 57
CPU 57 12 2
CPU 57 10 3
BLOCK 58 9
BLOCK 58 12
EXIT 58 10 3
# CONTEXT CPU 0 58
# CONTEXT CPU 1 58
# CONTEXT CPU 2 58
CPU 58 -1 3
UNBLOCK 59 9
UNBLOCK 59 12
# CONTEXT CPU 0 59
CPU 59 13 1
# CONTEXT CPU 2 59
# CONTEXT CPU 3 59
# CONTEXT CPU 0 60
CPU 60 13 1
# CONTEXT CPU 2 60
# CONTEXT CPU 3 60
BLOCK 61 13
CPU 61 14 0
# CONTEXT CPU 1 61
CPU 61 11 2
# CONTEXT CPU 3 61
BLOCK 62 14
BLOCK 62 11
UNBLOCK 62 13
# CONTEXT CPU 0 62
# CONTEXT CPU 1 62
CPU 62 -1 2
CPU 62 9 3
EXIT 63 9 3
UNBLOCK 63 11
UNBLOCK 63 14
# CONTEXT CPU 0 63
# CONTEXT CPU 1 63
# CONTEXT CPU 2 63
# CONTEXT CPU 3 63
# CONTEXT CPU 0 64
CPU 64 12 1
CPU 64 11 2
# CONTEXT CPU 3 64
EXIT 65 11 2
CPU 65 13 0
CPU 65 12 1
CPU 65 -1 2
# CONTEXT CPU 3 65
EXIT 66 13 0
CPU 66 -1 0
CPU 66 12 1
CPU 66 -1 2
CPU 66 14 3
BLOCK 67 14
CPU 67 -1 0
CPU 67 12 1
CPU 67 -1 2
CPU 67 -1 3
EXIT 68 12 1
UNBLOCK 68 14
# CONTEXT CPU 0 68
CPU 68 -1 1
CPU 68 -1 2
CPU 68 -1 3
# CONTEXT CPU 0 69
CPU 69 -1 1
CPU 69 -1 2
CPU 69 -1 3
# CONTEXT CPU 0 70
CPU 70 -1 1
CPU 70 -1 2
CPU 70 -1 3
CPU 71 14 0
CPU 71 -1 1
CPU 71 -1 2
CPU 71 -1 3
BLOCK 72 14
CPU 72 -1 0
CPU 72 -1 1
CPU 72 -1 2
CPU 72 -1 3
UNBLOCK 73 14
# CONTEXT CPU 0 73
CPU 73 -1 1
CPU 73 -1 2
CPU 73 -1 3
CPU 74 14 0
CPU 74 -1 1
CPU 74 -1 2
CPU 74 -1 3
BLOCK 75 14
CPU 75 -1 0
CPU 75 -1 1
CPU 75 -1 2
CPU 75 -1 3
UNBLOCK 76 14
# CONTEXT CPU 0 76
CPU 76 -1 1
CPU 76 -1 2
CPU 76 -1 3
CPU 77 14 0
CPU 77 -1 1
CPU 77 -1 2
CPU 77 -1 3
BLOCK 78 14
CPU 78 -1 0
CPU 78 -1 1
CPU 78 -1 2
CPU 78 -1 3
UNBLOCK 79 14
# CONTEXT CPU 0 79
CPU 79 -1 1
CPU 79 -1 2
CPU 79 -1 3
CPU 80 14 0
CPU 80 -1 1
CPU 80 -1 2
CPU 80 -1 3
EXIT 81 14 0
CPU 81 -1 0
CPU 81 -1 1
CPU 81 -1 2
CPU 81 -1 3
