<stg><name>generate_binary_matr</name>


<trans_list>

<trans id="1446" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1447" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1449" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1451" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1454" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1456" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1458" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1460" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1462" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1464" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1466" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1468" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1470" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1472" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1474" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1476" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1478" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1480" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1482" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1484" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1486" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1488" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1490" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1492" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1494" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1496" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1498" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1500" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1502" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1504" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1507" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1510" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1513" from="33" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16">
<![CDATA[
:0  %lfsr_V = load i16* @global_lfsr_seed_V, align 2

]]></Node>
<StgValue><ssdm name="lfsr_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.backedge

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.backedge:0  %p_090_0 = phi i16 [ %lfsr_V, %0 ], [ %or_ln68_63, %.backedge.backedge ]

]]></Node>
<StgValue><ssdm name="p_090_0"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.backedge:1  %zeros_added_0 = phi i32 [ 0, %0 ], [ %zeros_added_0_be, %.backedge.backedge ]

]]></Node>
<StgValue><ssdm name="zeros_added_0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.backedge:2  %i_0 = phi i7 [ 0, %0 ], [ %i, %.backedge.backedge ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.backedge:3  %icmp_ln86 = icmp eq i7 %i_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln86"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.backedge:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.backedge:5  %i = add i7 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.backedge:6  br i1 %icmp_ln86, label %65, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str22) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln87"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:1  %zext_ln96 = zext i7 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:2  %trunc_ln91 = trunc i16 %p_090_0 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln91"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:3  %tmp = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_090_0, i32 2)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:4  %tmp_303 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_090_0, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:5  %tmp_304 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_090_0, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:6  %trunc_ln7 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %p_090_0, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:7  %sext_ln1503 = sext i15 %trunc_ln7 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:8  %tmp_305 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_090_0, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:9  %xor_ln68_64 = xor i1 %tmp, %trunc_ln91

]]></Node>
<StgValue><ssdm name="xor_ln68_64"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:10  %xor_ln68_65 = xor i1 %tmp_303, %tmp_304

]]></Node>
<StgValue><ssdm name="xor_ln68_65"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:11  %xor_ln68 = xor i1 %xor_ln68_65, %xor_ln68_64

]]></Node>
<StgValue><ssdm name="xor_ln68"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:12  %shl_ln = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:13  %or_ln68 = or i16 %shl_ln, %sext_ln1503

]]></Node>
<StgValue><ssdm name="or_ln68"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:14  %icmp_ln94 = icmp sgt i32 %zeros_added_0, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:15  %xor_ln94_1 = xor i1 %tmp_305, true

]]></Node>
<StgValue><ssdm name="xor_ln94_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:16  %or_ln94 = or i1 %icmp_ln94, %xor_ln94_1

]]></Node>
<StgValue><ssdm name="or_ln94"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:17  %matrix_0_addr = getelementptr [100 x i1]* %matrix_0, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_0_addr"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:18  br i1 %or_ln94, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.0, label %1

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
<literal name="or_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
<literal name="or_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97 = add nsw i32 %zeros_added_0, 1

]]></Node>
<StgValue><ssdm name="add_ln97"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
<literal name="or_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.1

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
<literal name="or_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.0:0  store i1 true, i1* %matrix_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
<literal name="or_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.0:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.1:0  %zeros_added_2_0 = phi i32 [ %add_ln97, %1 ], [ %zeros_added_0, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.0 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_0"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.1:1  %tmp_306 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_090_0, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.1:2  %tmp_307 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_090_0, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.1:3  %trunc_ln1503_1 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.1:4  %sext_ln1503_1 = sext i15 %trunc_ln1503_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.1:5  %tmp_308 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.1:6  %xor_ln68_66 = xor i1 %tmp_303, %tmp_305

]]></Node>
<StgValue><ssdm name="xor_ln68_66"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.1:7  %xor_ln68_67 = xor i1 %tmp_306, %tmp_307

]]></Node>
<StgValue><ssdm name="xor_ln68_67"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.1:8  %xor_ln68_1 = xor i1 %xor_ln68_67, %xor_ln68_66

]]></Node>
<StgValue><ssdm name="xor_ln68_1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.1:9  %shl_ln68_1 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_1, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_1"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.1:10  %or_ln68_1 = or i16 %shl_ln68_1, %sext_ln1503_1

]]></Node>
<StgValue><ssdm name="or_ln68_1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.1:11  %icmp_ln94_47 = icmp sgt i32 %zeros_added_2_0, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_47"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.1:12  %xor_ln94_3 = xor i1 %tmp_308, true

]]></Node>
<StgValue><ssdm name="xor_ln94_3"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.1:13  %or_ln94_1 = or i1 %icmp_ln94_47, %xor_ln94_3

]]></Node>
<StgValue><ssdm name="or_ln94_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.1:14  %matrix_1_addr = getelementptr [100 x i1]* %matrix_1, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_1_addr"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.1:15  br i1 %or_ln94_1, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.1, label %2

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
<literal name="or_ln94_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
<literal name="or_ln94_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_1 = add nsw i32 %zeros_added_2_0, 1

]]></Node>
<StgValue><ssdm name="add_ln97_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
<literal name="or_ln94_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.2

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
<literal name="or_ln94_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.1:0  store i1 true, i1* %matrix_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
<literal name="or_ln94_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.1:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  store i16 %p_090_0, i16* @global_lfsr_seed_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln106"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.2:0  %zeros_added_2_1 = phi i32 [ %add_ln97_1, %2 ], [ %zeros_added_2_0, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.1 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_1"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.2:1  %tmp_309 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_090_0, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.2:2  %trunc_ln1503_2 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_1, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_2"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.2:3  %sext_ln1503_2 = sext i15 %trunc_ln1503_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_2"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.2:4  %tmp_310 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_1, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.2:5  %xor_ln68_68 = xor i1 %tmp_306, %tmp_308

]]></Node>
<StgValue><ssdm name="xor_ln68_68"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.2:6  %xor_ln68_69 = xor i1 %tmp_304, %tmp_309

]]></Node>
<StgValue><ssdm name="xor_ln68_69"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.2:7  %xor_ln68_2 = xor i1 %xor_ln68_69, %xor_ln68_68

]]></Node>
<StgValue><ssdm name="xor_ln68_2"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.2:8  %shl_ln68_2 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_2, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_2"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.2:9  %or_ln68_2 = or i16 %shl_ln68_2, %sext_ln1503_2

]]></Node>
<StgValue><ssdm name="or_ln68_2"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.2:10  %icmp_ln94_48 = icmp sgt i32 %zeros_added_2_1, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_48"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.2:11  %xor_ln94_5 = xor i1 %tmp_310, true

]]></Node>
<StgValue><ssdm name="xor_ln94_5"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.2:12  %or_ln94_2 = or i1 %icmp_ln94_48, %xor_ln94_5

]]></Node>
<StgValue><ssdm name="or_ln94_2"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.2:13  %matrix_2_addr = getelementptr [100 x i1]* %matrix_2, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_2_addr"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.2:14  br i1 %or_ln94_2, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.2, label %3

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_2 = add nsw i32 %zeros_added_2_1, 1

]]></Node>
<StgValue><ssdm name="add_ln97_2"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.3

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.2:0  store i1 true, i1* %matrix_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.2:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.3:0  %zeros_added_2_2 = phi i32 [ %add_ln97_2, %3 ], [ %zeros_added_2_1, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.2 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_2"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.3:1  %tmp_311 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_090_0, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.3:2  %trunc_ln1503_3 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_2, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_3"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.3:3  %sext_ln1503_3 = sext i15 %trunc_ln1503_3 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_3"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.3:4  %tmp_312 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_2, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.3:5  %xor_ln68_70 = xor i1 %tmp_304, %tmp_310

]]></Node>
<StgValue><ssdm name="xor_ln68_70"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.3:6  %xor_ln68_71 = xor i1 %tmp_307, %tmp_311

]]></Node>
<StgValue><ssdm name="xor_ln68_71"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.3:7  %xor_ln68_3 = xor i1 %xor_ln68_71, %xor_ln68_70

]]></Node>
<StgValue><ssdm name="xor_ln68_3"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.3:8  %shl_ln68_3 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_3, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_3"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.3:9  %or_ln68_3 = or i16 %shl_ln68_3, %sext_ln1503_3

]]></Node>
<StgValue><ssdm name="or_ln68_3"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.3:10  %icmp_ln94_49 = icmp sgt i32 %zeros_added_2_2, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_49"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.3:11  %xor_ln94_7 = xor i1 %tmp_312, true

]]></Node>
<StgValue><ssdm name="xor_ln94_7"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.3:12  %or_ln94_3 = or i1 %icmp_ln94_49, %xor_ln94_7

]]></Node>
<StgValue><ssdm name="or_ln94_3"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.3:13  %matrix_3_addr = getelementptr [100 x i1]* %matrix_3, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_3_addr"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.3:14  br i1 %or_ln94_3, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.3, label %4

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_3 = add nsw i32 %zeros_added_2_2, 1

]]></Node>
<StgValue><ssdm name="add_ln97_3"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.4

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.3:0  store i1 true, i1* %matrix_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.3:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.4:0  %zeros_added_2_3 = phi i32 [ %add_ln97_3, %4 ], [ %zeros_added_2_2, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.3 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_3"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.4:1  %tmp_313 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_090_0, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.4:2  %trunc_ln1503_4 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_3, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_4"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.4:3  %sext_ln1503_4 = sext i15 %trunc_ln1503_4 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_4"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.4:4  %tmp_314 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_3, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.4:5  %xor_ln68_72 = xor i1 %tmp_307, %tmp_312

]]></Node>
<StgValue><ssdm name="xor_ln68_72"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.4:6  %xor_ln68_73 = xor i1 %tmp_309, %tmp_313

]]></Node>
<StgValue><ssdm name="xor_ln68_73"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.4:7  %xor_ln68_4 = xor i1 %xor_ln68_73, %xor_ln68_72

]]></Node>
<StgValue><ssdm name="xor_ln68_4"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.4:8  %shl_ln68_4 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_4, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_4"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.4:9  %or_ln68_4 = or i16 %shl_ln68_4, %sext_ln1503_4

]]></Node>
<StgValue><ssdm name="or_ln68_4"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.4:10  %icmp_ln94_50 = icmp sgt i32 %zeros_added_2_3, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_50"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.4:11  %xor_ln94_9 = xor i1 %tmp_314, true

]]></Node>
<StgValue><ssdm name="xor_ln94_9"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.4:12  %or_ln94_4 = or i1 %icmp_ln94_50, %xor_ln94_9

]]></Node>
<StgValue><ssdm name="or_ln94_4"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.4:13  %matrix_4_addr = getelementptr [100 x i1]* %matrix_4, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_4_addr"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.4:14  br i1 %or_ln94_4, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.4, label %5

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_4_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_4 = add nsw i32 %zeros_added_2_3, 1

]]></Node>
<StgValue><ssdm name="add_ln97_4"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.5

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.4:0  store i1 true, i1* %matrix_4_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.4:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.5:0  %zeros_added_2_4 = phi i32 [ %add_ln97_4, %5 ], [ %zeros_added_2_3, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.4 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_4"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.5:1  %tmp_315 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_090_0, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.5:2  %trunc_ln1503_5 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_4, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_5"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.5:3  %sext_ln1503_5 = sext i15 %trunc_ln1503_5 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_5"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.5:4  %tmp_316 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_4, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.5:5  %xor_ln68_74 = xor i1 %tmp_309, %tmp_314

]]></Node>
<StgValue><ssdm name="xor_ln68_74"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.5:6  %xor_ln68_75 = xor i1 %tmp_311, %tmp_315

]]></Node>
<StgValue><ssdm name="xor_ln68_75"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.5:7  %xor_ln68_5 = xor i1 %xor_ln68_75, %xor_ln68_74

]]></Node>
<StgValue><ssdm name="xor_ln68_5"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.5:8  %shl_ln68_5 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_5, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_5"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.5:9  %or_ln68_5 = or i16 %shl_ln68_5, %sext_ln1503_5

]]></Node>
<StgValue><ssdm name="or_ln68_5"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.5:10  %icmp_ln94_51 = icmp sgt i32 %zeros_added_2_4, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_51"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.5:11  %xor_ln94_11 = xor i1 %tmp_316, true

]]></Node>
<StgValue><ssdm name="xor_ln94_11"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.5:12  %or_ln94_5 = or i1 %icmp_ln94_51, %xor_ln94_11

]]></Node>
<StgValue><ssdm name="or_ln94_5"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.5:13  %matrix_5_addr = getelementptr [100 x i1]* %matrix_5, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_5_addr"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.5:14  br i1 %or_ln94_5, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.5, label %6

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_5_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_5 = add nsw i32 %zeros_added_2_4, 1

]]></Node>
<StgValue><ssdm name="add_ln97_5"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.6

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.5:0  store i1 true, i1* %matrix_5_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.5:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.6:1  %tmp_317 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_090_0, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.6:2  %trunc_ln1503_6 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_5, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_6"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.6:3  %sext_ln1503_6 = sext i15 %trunc_ln1503_6 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_6"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.6:5  %xor_ln68_76 = xor i1 %tmp_311, %tmp_316

]]></Node>
<StgValue><ssdm name="xor_ln68_76"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.6:6  %xor_ln68_77 = xor i1 %tmp_313, %tmp_317

]]></Node>
<StgValue><ssdm name="xor_ln68_77"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.6:7  %xor_ln68_6 = xor i1 %xor_ln68_77, %xor_ln68_76

]]></Node>
<StgValue><ssdm name="xor_ln68_6"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.6:8  %shl_ln68_6 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_6, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_6"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.6:9  %or_ln68_6 = or i16 %shl_ln68_6, %sext_ln1503_6

]]></Node>
<StgValue><ssdm name="or_ln68_6"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.6:0  %zeros_added_2_5 = phi i32 [ %add_ln97_5, %6 ], [ %zeros_added_2_4, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.5 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_5"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.6:4  %tmp_318 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_5, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.6:10  %icmp_ln94_52 = icmp sgt i32 %zeros_added_2_5, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_52"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.6:11  %xor_ln94_13 = xor i1 %tmp_318, true

]]></Node>
<StgValue><ssdm name="xor_ln94_13"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.6:12  %or_ln94_6 = or i1 %icmp_ln94_52, %xor_ln94_13

]]></Node>
<StgValue><ssdm name="or_ln94_6"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.6:13  %matrix_6_addr = getelementptr [100 x i1]* %matrix_6, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_6_addr"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.6:14  br i1 %or_ln94_6, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.6, label %7

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_6_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_6 = add nsw i32 %zeros_added_2_5, 1

]]></Node>
<StgValue><ssdm name="add_ln97_6"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.7

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.6:0  store i1 true, i1* %matrix_6_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.6:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.7:0  %zeros_added_2_6 = phi i32 [ %add_ln97_6, %7 ], [ %zeros_added_2_5, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.6 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_6"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.7:1  %tmp_319 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.7:2  %tmp_320 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.7:3  %tmp_321 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.7:4  %trunc_ln1503_7 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_6, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_7"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.7:5  %sext_ln1503_7 = sext i15 %trunc_ln1503_7 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_7"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.7:6  %tmp_322 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_6, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.7:7  %xor_ln68_78 = xor i1 %tmp_319, %tmp_318

]]></Node>
<StgValue><ssdm name="xor_ln68_78"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.7:8  %xor_ln68_79 = xor i1 %tmp_320, %tmp_321

]]></Node>
<StgValue><ssdm name="xor_ln68_79"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.7:9  %xor_ln68_7 = xor i1 %xor_ln68_79, %xor_ln68_78

]]></Node>
<StgValue><ssdm name="xor_ln68_7"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.7:10  %shl_ln68_7 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_7, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_7"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.7:11  %or_ln68_7 = or i16 %shl_ln68_7, %sext_ln1503_7

]]></Node>
<StgValue><ssdm name="or_ln68_7"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.7:12  %icmp_ln94_53 = icmp sgt i32 %zeros_added_2_6, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_53"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.7:13  %xor_ln94_15 = xor i1 %tmp_322, true

]]></Node>
<StgValue><ssdm name="xor_ln94_15"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.7:14  %or_ln94_7 = or i1 %icmp_ln94_53, %xor_ln94_15

]]></Node>
<StgValue><ssdm name="or_ln94_7"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.7:15  %matrix_7_addr = getelementptr [100 x i1]* %matrix_7, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_7_addr"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.7:16  br i1 %or_ln94_7, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.7, label %8

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_7_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_7 = add nsw i32 %zeros_added_2_6, 1

]]></Node>
<StgValue><ssdm name="add_ln97_7"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.8

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.7:0  store i1 true, i1* %matrix_7_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.7:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.8:0  %zeros_added_2_7 = phi i32 [ %add_ln97_7, %8 ], [ %zeros_added_2_6, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.7 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_7"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.8:1  %tmp_323 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_1, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.8:2  %tmp_324 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_1, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.8:3  %tmp_325 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.8:4  %trunc_ln1503_8 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_7, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_8"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.8:5  %sext_ln1503_8 = sext i15 %trunc_ln1503_8 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_8"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.8:6  %tmp_326 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_7, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.8:7  %xor_ln68_80 = xor i1 %tmp_323, %tmp_322

]]></Node>
<StgValue><ssdm name="xor_ln68_80"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.8:8  %xor_ln68_81 = xor i1 %tmp_324, %tmp_325

]]></Node>
<StgValue><ssdm name="xor_ln68_81"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.8:9  %xor_ln68_8 = xor i1 %xor_ln68_81, %xor_ln68_80

]]></Node>
<StgValue><ssdm name="xor_ln68_8"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.8:10  %shl_ln68_8 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_8, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_8"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.8:11  %or_ln68_8 = or i16 %shl_ln68_8, %sext_ln1503_8

]]></Node>
<StgValue><ssdm name="or_ln68_8"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.8:12  %icmp_ln94_54 = icmp sgt i32 %zeros_added_2_7, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_54"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.8:13  %xor_ln94_17 = xor i1 %tmp_326, true

]]></Node>
<StgValue><ssdm name="xor_ln94_17"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.8:14  %or_ln94_8 = or i1 %icmp_ln94_54, %xor_ln94_17

]]></Node>
<StgValue><ssdm name="or_ln94_8"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.8:15  %matrix_8_addr = getelementptr [100 x i1]* %matrix_8, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_8_addr"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.8:16  br i1 %or_ln94_8, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.8, label %9

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_8_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_8 = add nsw i32 %zeros_added_2_7, 1

]]></Node>
<StgValue><ssdm name="add_ln97_8"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.9

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.8:0  store i1 true, i1* %matrix_8_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.8:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.9:0  %zeros_added_2_8 = phi i32 [ %add_ln97_8, %9 ], [ %zeros_added_2_7, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.8 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_8"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.9:1  %tmp_327 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_2, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.9:2  %tmp_328 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_2, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.9:3  %tmp_329 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_2, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.9:4  %trunc_ln1503_9 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_8, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_9"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.9:5  %sext_ln1503_9 = sext i15 %trunc_ln1503_9 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_9"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.9:6  %tmp_330 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_8, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.9:7  %xor_ln68_82 = xor i1 %tmp_327, %tmp_326

]]></Node>
<StgValue><ssdm name="xor_ln68_82"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.9:8  %xor_ln68_83 = xor i1 %tmp_328, %tmp_329

]]></Node>
<StgValue><ssdm name="xor_ln68_83"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.9:9  %xor_ln68_9 = xor i1 %xor_ln68_83, %xor_ln68_82

]]></Node>
<StgValue><ssdm name="xor_ln68_9"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.9:10  %shl_ln68_9 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_9, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_9"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.9:11  %or_ln68_9 = or i16 %shl_ln68_9, %sext_ln1503_9

]]></Node>
<StgValue><ssdm name="or_ln68_9"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.9:12  %icmp_ln94_55 = icmp sgt i32 %zeros_added_2_8, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_55"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.9:13  %xor_ln94_19 = xor i1 %tmp_330, true

]]></Node>
<StgValue><ssdm name="xor_ln94_19"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.9:14  %or_ln94_9 = or i1 %icmp_ln94_55, %xor_ln94_19

]]></Node>
<StgValue><ssdm name="or_ln94_9"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.9:15  %matrix_9_addr = getelementptr [100 x i1]* %matrix_9, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_9_addr"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.9:16  br i1 %or_ln94_9, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.9, label %10

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_9_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_9 = add nsw i32 %zeros_added_2_8, 1

]]></Node>
<StgValue><ssdm name="add_ln97_9"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.10

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.9:0  store i1 true, i1* %matrix_9_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.9:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="256" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.10:0  %zeros_added_2_9 = phi i32 [ %add_ln97_9, %10 ], [ %zeros_added_2_8, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.9 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_9"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.10:1  %tmp_331 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.10:2  %tmp_332 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_3, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.10:3  %tmp_333 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_3, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.10:4  %trunc_ln1503_10 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_9, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_10"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.10:5  %sext_ln1503_10 = sext i15 %trunc_ln1503_10 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_10"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.10:6  %tmp_334 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_9, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.10:7  %xor_ln68_84 = xor i1 %tmp_331, %tmp_330

]]></Node>
<StgValue><ssdm name="xor_ln68_84"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.10:8  %xor_ln68_85 = xor i1 %tmp_332, %tmp_333

]]></Node>
<StgValue><ssdm name="xor_ln68_85"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.10:9  %xor_ln68_10 = xor i1 %xor_ln68_85, %xor_ln68_84

]]></Node>
<StgValue><ssdm name="xor_ln68_10"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.10:10  %shl_ln68_10 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_10, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_10"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.10:11  %or_ln68_10 = or i16 %shl_ln68_10, %sext_ln1503_10

]]></Node>
<StgValue><ssdm name="or_ln68_10"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.10:12  %icmp_ln94_56 = icmp sgt i32 %zeros_added_2_9, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_56"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.10:13  %xor_ln94_21 = xor i1 %tmp_334, true

]]></Node>
<StgValue><ssdm name="xor_ln94_21"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.10:14  %or_ln94_10 = or i1 %icmp_ln94_56, %xor_ln94_21

]]></Node>
<StgValue><ssdm name="or_ln94_10"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.10:15  %matrix_10_addr = getelementptr [100 x i1]* %matrix_10, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_10_addr"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.10:16  br i1 %or_ln94_10, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.10, label %11

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_10_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_10 = add nsw i32 %zeros_added_2_9, 1

]]></Node>
<StgValue><ssdm name="add_ln97_10"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.11

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.10:0  store i1 true, i1* %matrix_10_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.10:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.11:0  %zeros_added_2_10 = phi i32 [ %add_ln97_10, %11 ], [ %zeros_added_2_9, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.10 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_10"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.11:1  %tmp_335 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_4, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.11:2  %tmp_336 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.11:3  %tmp_337 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.11:4  %trunc_ln1503_11 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_10, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_11"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.11:5  %sext_ln1503_11 = sext i15 %trunc_ln1503_11 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_11"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.11:6  %tmp_338 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_10, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.11:7  %xor_ln68_86 = xor i1 %tmp_335, %tmp_334

]]></Node>
<StgValue><ssdm name="xor_ln68_86"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.11:8  %xor_ln68_87 = xor i1 %tmp_336, %tmp_337

]]></Node>
<StgValue><ssdm name="xor_ln68_87"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.11:9  %xor_ln68_11 = xor i1 %xor_ln68_87, %xor_ln68_86

]]></Node>
<StgValue><ssdm name="xor_ln68_11"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.11:10  %shl_ln68_11 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_11, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_11"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.11:11  %or_ln68_11 = or i16 %shl_ln68_11, %sext_ln1503_11

]]></Node>
<StgValue><ssdm name="or_ln68_11"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.11:12  %icmp_ln94_57 = icmp sgt i32 %zeros_added_2_10, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_57"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.11:13  %xor_ln94_23 = xor i1 %tmp_338, true

]]></Node>
<StgValue><ssdm name="xor_ln94_23"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.11:14  %or_ln94_11 = or i1 %icmp_ln94_57, %xor_ln94_23

]]></Node>
<StgValue><ssdm name="or_ln94_11"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.11:15  %matrix_11_addr = getelementptr [100 x i1]* %matrix_11, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_11_addr"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.11:16  br i1 %or_ln94_11, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.11, label %12

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_11_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_11 = add nsw i32 %zeros_added_2_10, 1

]]></Node>
<StgValue><ssdm name="add_ln97_11"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.12

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="298" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.11:0  store i1 true, i1* %matrix_11_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="299" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.11:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="300" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.12:0  %zeros_added_2_11 = phi i32 [ %add_ln97_11, %12 ], [ %zeros_added_2_10, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.11 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_11"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.12:1  %tmp_339 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_5, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.12:2  %tmp_340 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_5, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.12:3  %tmp_341 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.12:4  %trunc_ln1503_12 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_11, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_12"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.12:5  %sext_ln1503_12 = sext i15 %trunc_ln1503_12 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_12"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.12:6  %tmp_342 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_11, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.12:7  %xor_ln68_88 = xor i1 %tmp_339, %tmp_338

]]></Node>
<StgValue><ssdm name="xor_ln68_88"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.12:8  %xor_ln68_89 = xor i1 %tmp_340, %tmp_341

]]></Node>
<StgValue><ssdm name="xor_ln68_89"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.12:9  %xor_ln68_12 = xor i1 %xor_ln68_89, %xor_ln68_88

]]></Node>
<StgValue><ssdm name="xor_ln68_12"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.12:10  %shl_ln68_12 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_12, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_12"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.12:11  %or_ln68_12 = or i16 %shl_ln68_12, %sext_ln1503_12

]]></Node>
<StgValue><ssdm name="or_ln68_12"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.12:12  %icmp_ln94_58 = icmp sgt i32 %zeros_added_2_11, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_58"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.12:13  %xor_ln94_25 = xor i1 %tmp_342, true

]]></Node>
<StgValue><ssdm name="xor_ln94_25"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.12:14  %or_ln94_12 = or i1 %icmp_ln94_58, %xor_ln94_25

]]></Node>
<StgValue><ssdm name="or_ln94_12"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.12:15  %matrix_12_addr = getelementptr [100 x i1]* %matrix_12, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_12_addr"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.12:16  br i1 %or_ln94_12, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.12, label %13

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_12_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_12 = add nsw i32 %zeros_added_2_11, 1

]]></Node>
<StgValue><ssdm name="add_ln97_12"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.13

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.12:0  store i1 true, i1* %matrix_12_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.12:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="322" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.13:0  %zeros_added_2_12 = phi i32 [ %add_ln97_12, %13 ], [ %zeros_added_2_11, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.12 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_12"/></StgValue>
</operation>

<operation id="323" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.13:1  %tmp_343 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_6, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.13:2  %tmp_344 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_6, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.13:3  %tmp_345 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_6, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.13:4  %trunc_ln1503_13 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_12, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_13"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.13:5  %sext_ln1503_13 = sext i15 %trunc_ln1503_13 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_13"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.13:6  %tmp_346 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_12, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.13:7  %xor_ln68_90 = xor i1 %tmp_343, %tmp_342

]]></Node>
<StgValue><ssdm name="xor_ln68_90"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.13:8  %xor_ln68_91 = xor i1 %tmp_344, %tmp_345

]]></Node>
<StgValue><ssdm name="xor_ln68_91"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.13:9  %xor_ln68_13 = xor i1 %xor_ln68_91, %xor_ln68_90

]]></Node>
<StgValue><ssdm name="xor_ln68_13"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.13:10  %shl_ln68_13 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_13, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_13"/></StgValue>
</operation>

<operation id="333" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.13:11  %or_ln68_13 = or i16 %shl_ln68_13, %sext_ln1503_13

]]></Node>
<StgValue><ssdm name="or_ln68_13"/></StgValue>
</operation>

<operation id="334" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.13:12  %icmp_ln94_59 = icmp sgt i32 %zeros_added_2_12, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_59"/></StgValue>
</operation>

<operation id="335" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.13:13  %xor_ln94_27 = xor i1 %tmp_346, true

]]></Node>
<StgValue><ssdm name="xor_ln94_27"/></StgValue>
</operation>

<operation id="336" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.13:14  %or_ln94_13 = or i1 %icmp_ln94_59, %xor_ln94_27

]]></Node>
<StgValue><ssdm name="or_ln94_13"/></StgValue>
</operation>

<operation id="337" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.13:15  %matrix_13_addr = getelementptr [100 x i1]* %matrix_13, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_13_addr"/></StgValue>
</operation>

<operation id="338" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.13:16  br i1 %or_ln94_13, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.13, label %14

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="339" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_13_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="340" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_13 = add nsw i32 %zeros_added_2_12, 1

]]></Node>
<StgValue><ssdm name="add_ln97_13"/></StgValue>
</operation>

<operation id="341" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.14

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="342" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.13:0  store i1 true, i1* %matrix_13_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="343" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.13:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="344" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.14:0  %zeros_added_2_13 = phi i32 [ %add_ln97_13, %14 ], [ %zeros_added_2_12, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.13 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_13"/></StgValue>
</operation>

<operation id="345" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.14:1  %tmp_347 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_7, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="346" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.14:2  %tmp_348 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_7, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="347" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.14:3  %tmp_349 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_7, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="348" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.14:4  %trunc_ln1503_14 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_13, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_14"/></StgValue>
</operation>

<operation id="349" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.14:5  %sext_ln1503_14 = sext i15 %trunc_ln1503_14 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_14"/></StgValue>
</operation>

<operation id="350" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.14:6  %tmp_350 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_13, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="351" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.14:7  %xor_ln68_92 = xor i1 %tmp_347, %tmp_346

]]></Node>
<StgValue><ssdm name="xor_ln68_92"/></StgValue>
</operation>

<operation id="352" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.14:8  %xor_ln68_93 = xor i1 %tmp_348, %tmp_349

]]></Node>
<StgValue><ssdm name="xor_ln68_93"/></StgValue>
</operation>

<operation id="353" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.14:9  %xor_ln68_14 = xor i1 %xor_ln68_93, %xor_ln68_92

]]></Node>
<StgValue><ssdm name="xor_ln68_14"/></StgValue>
</operation>

<operation id="354" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.14:10  %shl_ln68_14 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_14, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_14"/></StgValue>
</operation>

<operation id="355" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.14:11  %or_ln68_14 = or i16 %shl_ln68_14, %sext_ln1503_14

]]></Node>
<StgValue><ssdm name="or_ln68_14"/></StgValue>
</operation>

<operation id="356" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.14:12  %icmp_ln94_60 = icmp sgt i32 %zeros_added_2_13, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_60"/></StgValue>
</operation>

<operation id="357" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.14:13  %xor_ln94_29 = xor i1 %tmp_350, true

]]></Node>
<StgValue><ssdm name="xor_ln94_29"/></StgValue>
</operation>

<operation id="358" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.14:14  %or_ln94_14 = or i1 %icmp_ln94_60, %xor_ln94_29

]]></Node>
<StgValue><ssdm name="or_ln94_14"/></StgValue>
</operation>

<operation id="359" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.14:15  %matrix_14_addr = getelementptr [100 x i1]* %matrix_14, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_14_addr"/></StgValue>
</operation>

<operation id="360" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.14:16  br i1 %or_ln94_14, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.14, label %15

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="361" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_14_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="362" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_14 = add nsw i32 %zeros_added_2_13, 1

]]></Node>
<StgValue><ssdm name="add_ln97_14"/></StgValue>
</operation>

<operation id="363" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.15

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="364" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.14:0  store i1 true, i1* %matrix_14_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="365" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.14:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.15

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="366" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.15:0  %zeros_added_2_14 = phi i32 [ %add_ln97_14, %15 ], [ %zeros_added_2_13, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.14 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_14"/></StgValue>
</operation>

<operation id="367" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.15:1  %tmp_351 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_8, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="368" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.15:2  %tmp_352 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="369" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.15:3  %tmp_353 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_8, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="370" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.15:4  %trunc_ln1503_15 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_14, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_15"/></StgValue>
</operation>

<operation id="371" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.15:5  %sext_ln1503_15 = sext i15 %trunc_ln1503_15 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_15"/></StgValue>
</operation>

<operation id="372" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.15:6  %tmp_354 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_14, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="373" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.15:7  %xor_ln68_94 = xor i1 %tmp_351, %tmp_350

]]></Node>
<StgValue><ssdm name="xor_ln68_94"/></StgValue>
</operation>

<operation id="374" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.15:8  %xor_ln68_95 = xor i1 %tmp_352, %tmp_353

]]></Node>
<StgValue><ssdm name="xor_ln68_95"/></StgValue>
</operation>

<operation id="375" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.15:9  %xor_ln68_15 = xor i1 %xor_ln68_95, %xor_ln68_94

]]></Node>
<StgValue><ssdm name="xor_ln68_15"/></StgValue>
</operation>

<operation id="376" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.15:10  %shl_ln68_15 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_15, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_15"/></StgValue>
</operation>

<operation id="377" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.15:11  %or_ln68_15 = or i16 %shl_ln68_15, %sext_ln1503_15

]]></Node>
<StgValue><ssdm name="or_ln68_15"/></StgValue>
</operation>

<operation id="378" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.15:12  %icmp_ln94_61 = icmp sgt i32 %zeros_added_2_14, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_61"/></StgValue>
</operation>

<operation id="379" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.15:13  %xor_ln94_31 = xor i1 %tmp_354, true

]]></Node>
<StgValue><ssdm name="xor_ln94_31"/></StgValue>
</operation>

<operation id="380" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.15:14  %or_ln94_15 = or i1 %icmp_ln94_61, %xor_ln94_31

]]></Node>
<StgValue><ssdm name="or_ln94_15"/></StgValue>
</operation>

<operation id="381" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.15:15  %matrix_15_addr = getelementptr [100 x i1]* %matrix_15, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_15_addr"/></StgValue>
</operation>

<operation id="382" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.15:16  br i1 %or_ln94_15, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.15, label %16

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="383" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_15_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="384" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_15 = add nsw i32 %zeros_added_2_14, 1

]]></Node>
<StgValue><ssdm name="add_ln97_15"/></StgValue>
</operation>

<operation id="385" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.16

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="386" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.15:0  store i1 true, i1* %matrix_15_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="387" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.15:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="388" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.16:0  %zeros_added_2_15 = phi i32 [ %add_ln97_15, %16 ], [ %zeros_added_2_14, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.15 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_15"/></StgValue>
</operation>

<operation id="389" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.16:1  %tmp_355 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_9, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="390" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.16:2  %tmp_356 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_9, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="391" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.16:3  %tmp_357 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_9, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="392" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.16:4  %trunc_ln1503_16 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_15, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_16"/></StgValue>
</operation>

<operation id="393" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.16:5  %sext_ln1503_16 = sext i15 %trunc_ln1503_16 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_16"/></StgValue>
</operation>

<operation id="394" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.16:6  %tmp_358 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_15, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="395" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.16:7  %xor_ln68_96 = xor i1 %tmp_355, %tmp_354

]]></Node>
<StgValue><ssdm name="xor_ln68_96"/></StgValue>
</operation>

<operation id="396" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.16:8  %xor_ln68_97 = xor i1 %tmp_356, %tmp_357

]]></Node>
<StgValue><ssdm name="xor_ln68_97"/></StgValue>
</operation>

<operation id="397" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.16:9  %xor_ln68_16 = xor i1 %xor_ln68_97, %xor_ln68_96

]]></Node>
<StgValue><ssdm name="xor_ln68_16"/></StgValue>
</operation>

<operation id="398" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.16:10  %shl_ln68_16 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_16, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_16"/></StgValue>
</operation>

<operation id="399" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.16:11  %or_ln68_16 = or i16 %shl_ln68_16, %sext_ln1503_16

]]></Node>
<StgValue><ssdm name="or_ln68_16"/></StgValue>
</operation>

<operation id="400" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.16:12  %icmp_ln94_62 = icmp sgt i32 %zeros_added_2_15, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_62"/></StgValue>
</operation>

<operation id="401" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.16:13  %xor_ln94_33 = xor i1 %tmp_358, true

]]></Node>
<StgValue><ssdm name="xor_ln94_33"/></StgValue>
</operation>

<operation id="402" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.16:14  %or_ln94_16 = or i1 %icmp_ln94_62, %xor_ln94_33

]]></Node>
<StgValue><ssdm name="or_ln94_16"/></StgValue>
</operation>

<operation id="403" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.16:15  %matrix_16_addr = getelementptr [100 x i1]* %matrix_16, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_16_addr"/></StgValue>
</operation>

<operation id="404" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.16:16  br i1 %or_ln94_16, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.16, label %17

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="405" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_16_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="406" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_16 = add nsw i32 %zeros_added_2_15, 1

]]></Node>
<StgValue><ssdm name="add_ln97_16"/></StgValue>
</operation>

<operation id="407" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.17

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="408" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.16:0  store i1 true, i1* %matrix_16_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="409" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.16:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.17

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="410" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.17:0  %zeros_added_2_16 = phi i32 [ %add_ln97_16, %17 ], [ %zeros_added_2_15, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.16 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_16"/></StgValue>
</operation>

<operation id="411" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.17:1  %tmp_359 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_10, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="412" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.17:2  %tmp_360 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_10, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="413" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.17:3  %tmp_361 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_10, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="414" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.17:4  %trunc_ln1503_17 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_16, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_17"/></StgValue>
</operation>

<operation id="415" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.17:5  %sext_ln1503_17 = sext i15 %trunc_ln1503_17 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_17"/></StgValue>
</operation>

<operation id="416" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.17:6  %tmp_362 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_16, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="417" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.17:7  %xor_ln68_98 = xor i1 %tmp_359, %tmp_358

]]></Node>
<StgValue><ssdm name="xor_ln68_98"/></StgValue>
</operation>

<operation id="418" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.17:8  %xor_ln68_99 = xor i1 %tmp_360, %tmp_361

]]></Node>
<StgValue><ssdm name="xor_ln68_99"/></StgValue>
</operation>

<operation id="419" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.17:9  %xor_ln68_17 = xor i1 %xor_ln68_99, %xor_ln68_98

]]></Node>
<StgValue><ssdm name="xor_ln68_17"/></StgValue>
</operation>

<operation id="420" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.17:10  %shl_ln68_17 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_17, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_17"/></StgValue>
</operation>

<operation id="421" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.17:11  %or_ln68_17 = or i16 %shl_ln68_17, %sext_ln1503_17

]]></Node>
<StgValue><ssdm name="or_ln68_17"/></StgValue>
</operation>

<operation id="422" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.17:12  %icmp_ln94_63 = icmp sgt i32 %zeros_added_2_16, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_63"/></StgValue>
</operation>

<operation id="423" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.17:13  %xor_ln94_35 = xor i1 %tmp_362, true

]]></Node>
<StgValue><ssdm name="xor_ln94_35"/></StgValue>
</operation>

<operation id="424" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.17:14  %or_ln94_17 = or i1 %icmp_ln94_63, %xor_ln94_35

]]></Node>
<StgValue><ssdm name="or_ln94_17"/></StgValue>
</operation>

<operation id="425" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.17:15  %matrix_17_addr = getelementptr [100 x i1]* %matrix_17, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_17_addr"/></StgValue>
</operation>

<operation id="426" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.17:16  br i1 %or_ln94_17, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.17, label %18

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="427" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_17_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="428" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_17 = add nsw i32 %zeros_added_2_16, 1

]]></Node>
<StgValue><ssdm name="add_ln97_17"/></StgValue>
</operation>

<operation id="429" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.18

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="430" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.17:0  store i1 true, i1* %matrix_17_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="431" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.17:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.18

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="432" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.18:0  %zeros_added_2_17 = phi i32 [ %add_ln97_17, %18 ], [ %zeros_added_2_16, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.17 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_17"/></StgValue>
</operation>

<operation id="433" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.18:1  %tmp_363 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_11, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="434" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.18:2  %tmp_364 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_11, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="435" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.18:3  %tmp_365 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_11, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="436" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.18:4  %trunc_ln1503_18 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_17, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_18"/></StgValue>
</operation>

<operation id="437" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.18:5  %sext_ln1503_18 = sext i15 %trunc_ln1503_18 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_18"/></StgValue>
</operation>

<operation id="438" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.18:6  %tmp_366 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_17, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="439" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.18:7  %xor_ln68_100 = xor i1 %tmp_363, %tmp_362

]]></Node>
<StgValue><ssdm name="xor_ln68_100"/></StgValue>
</operation>

<operation id="440" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.18:8  %xor_ln68_101 = xor i1 %tmp_364, %tmp_365

]]></Node>
<StgValue><ssdm name="xor_ln68_101"/></StgValue>
</operation>

<operation id="441" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.18:9  %xor_ln68_18 = xor i1 %xor_ln68_101, %xor_ln68_100

]]></Node>
<StgValue><ssdm name="xor_ln68_18"/></StgValue>
</operation>

<operation id="442" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.18:10  %shl_ln68_18 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_18, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_18"/></StgValue>
</operation>

<operation id="443" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.18:11  %or_ln68_18 = or i16 %shl_ln68_18, %sext_ln1503_18

]]></Node>
<StgValue><ssdm name="or_ln68_18"/></StgValue>
</operation>

<operation id="444" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.18:12  %icmp_ln94_64 = icmp sgt i32 %zeros_added_2_17, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_64"/></StgValue>
</operation>

<operation id="445" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.18:13  %xor_ln94_37 = xor i1 %tmp_366, true

]]></Node>
<StgValue><ssdm name="xor_ln94_37"/></StgValue>
</operation>

<operation id="446" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.18:14  %or_ln94_18 = or i1 %icmp_ln94_64, %xor_ln94_37

]]></Node>
<StgValue><ssdm name="or_ln94_18"/></StgValue>
</operation>

<operation id="447" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.18:15  %matrix_18_addr = getelementptr [100 x i1]* %matrix_18, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_18_addr"/></StgValue>
</operation>

<operation id="448" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.18:16  br i1 %or_ln94_18, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.18, label %19

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="449" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_18_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="450" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_18 = add nsw i32 %zeros_added_2_17, 1

]]></Node>
<StgValue><ssdm name="add_ln97_18"/></StgValue>
</operation>

<operation id="451" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.19

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="452" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.18:0  store i1 true, i1* %matrix_18_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="453" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.18:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.19

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="454" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.19:0  %zeros_added_2_18 = phi i32 [ %add_ln97_18, %19 ], [ %zeros_added_2_17, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.18 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_18"/></StgValue>
</operation>

<operation id="455" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.19:1  %tmp_367 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_12, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="456" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.19:2  %tmp_368 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_12, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="457" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.19:3  %tmp_369 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_12, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="458" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.19:4  %trunc_ln1503_19 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_18, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_19"/></StgValue>
</operation>

<operation id="459" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.19:5  %sext_ln1503_19 = sext i15 %trunc_ln1503_19 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_19"/></StgValue>
</operation>

<operation id="460" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.19:6  %tmp_370 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_18, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="461" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.19:7  %xor_ln68_102 = xor i1 %tmp_367, %tmp_366

]]></Node>
<StgValue><ssdm name="xor_ln68_102"/></StgValue>
</operation>

<operation id="462" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.19:8  %xor_ln68_103 = xor i1 %tmp_368, %tmp_369

]]></Node>
<StgValue><ssdm name="xor_ln68_103"/></StgValue>
</operation>

<operation id="463" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.19:9  %xor_ln68_19 = xor i1 %xor_ln68_103, %xor_ln68_102

]]></Node>
<StgValue><ssdm name="xor_ln68_19"/></StgValue>
</operation>

<operation id="464" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.19:10  %shl_ln68_19 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_19, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_19"/></StgValue>
</operation>

<operation id="465" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.19:11  %or_ln68_19 = or i16 %shl_ln68_19, %sext_ln1503_19

]]></Node>
<StgValue><ssdm name="or_ln68_19"/></StgValue>
</operation>

<operation id="466" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.19:12  %icmp_ln94_65 = icmp sgt i32 %zeros_added_2_18, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_65"/></StgValue>
</operation>

<operation id="467" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.19:13  %xor_ln94_39 = xor i1 %tmp_370, true

]]></Node>
<StgValue><ssdm name="xor_ln94_39"/></StgValue>
</operation>

<operation id="468" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.19:14  %or_ln94_19 = or i1 %icmp_ln94_65, %xor_ln94_39

]]></Node>
<StgValue><ssdm name="or_ln94_19"/></StgValue>
</operation>

<operation id="469" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.19:15  %matrix_19_addr = getelementptr [100 x i1]* %matrix_19, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_19_addr"/></StgValue>
</operation>

<operation id="470" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.19:16  br i1 %or_ln94_19, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.19, label %20

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="471" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_19_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="472" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_19 = add nsw i32 %zeros_added_2_18, 1

]]></Node>
<StgValue><ssdm name="add_ln97_19"/></StgValue>
</operation>

<operation id="473" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.20

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="474" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.19:0  store i1 true, i1* %matrix_19_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="475" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.19:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.20

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="476" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.20:0  %zeros_added_2_19 = phi i32 [ %add_ln97_19, %20 ], [ %zeros_added_2_18, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.19 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_19"/></StgValue>
</operation>

<operation id="477" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.20:1  %tmp_371 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_13, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="478" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.20:2  %tmp_372 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_13, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="479" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.20:3  %tmp_373 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_13, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="480" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.20:4  %trunc_ln1503_20 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_19, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_20"/></StgValue>
</operation>

<operation id="481" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.20:5  %sext_ln1503_20 = sext i15 %trunc_ln1503_20 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_20"/></StgValue>
</operation>

<operation id="482" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.20:6  %tmp_374 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_19, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="483" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.20:7  %xor_ln68_104 = xor i1 %tmp_371, %tmp_370

]]></Node>
<StgValue><ssdm name="xor_ln68_104"/></StgValue>
</operation>

<operation id="484" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.20:8  %xor_ln68_105 = xor i1 %tmp_372, %tmp_373

]]></Node>
<StgValue><ssdm name="xor_ln68_105"/></StgValue>
</operation>

<operation id="485" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.20:9  %xor_ln68_20 = xor i1 %xor_ln68_105, %xor_ln68_104

]]></Node>
<StgValue><ssdm name="xor_ln68_20"/></StgValue>
</operation>

<operation id="486" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.20:10  %shl_ln68_20 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_20, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_20"/></StgValue>
</operation>

<operation id="487" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.20:11  %or_ln68_20 = or i16 %shl_ln68_20, %sext_ln1503_20

]]></Node>
<StgValue><ssdm name="or_ln68_20"/></StgValue>
</operation>

<operation id="488" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.20:12  %icmp_ln94_66 = icmp sgt i32 %zeros_added_2_19, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_66"/></StgValue>
</operation>

<operation id="489" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.20:13  %xor_ln94_41 = xor i1 %tmp_374, true

]]></Node>
<StgValue><ssdm name="xor_ln94_41"/></StgValue>
</operation>

<operation id="490" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.20:14  %or_ln94_20 = or i1 %icmp_ln94_66, %xor_ln94_41

]]></Node>
<StgValue><ssdm name="or_ln94_20"/></StgValue>
</operation>

<operation id="491" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.20:15  %matrix_20_addr = getelementptr [100 x i1]* %matrix_20, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_20_addr"/></StgValue>
</operation>

<operation id="492" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.20:16  br i1 %or_ln94_20, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.20, label %21

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="493" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_20_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="494" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_20 = add nsw i32 %zeros_added_2_19, 1

]]></Node>
<StgValue><ssdm name="add_ln97_20"/></StgValue>
</operation>

<operation id="495" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.21

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="496" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.20:0  store i1 true, i1* %matrix_20_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="497" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.20:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.21

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="498" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.21:0  %zeros_added_2_20 = phi i32 [ %add_ln97_20, %21 ], [ %zeros_added_2_19, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.20 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_20"/></StgValue>
</operation>

<operation id="499" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.21:1  %tmp_375 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_14, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="500" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.21:2  %tmp_376 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_14, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="501" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.21:3  %tmp_377 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_14, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="502" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.21:4  %trunc_ln1503_21 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_20, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_21"/></StgValue>
</operation>

<operation id="503" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.21:5  %sext_ln1503_21 = sext i15 %trunc_ln1503_21 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_21"/></StgValue>
</operation>

<operation id="504" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.21:6  %tmp_378 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_20, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="505" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.21:7  %xor_ln68_106 = xor i1 %tmp_375, %tmp_374

]]></Node>
<StgValue><ssdm name="xor_ln68_106"/></StgValue>
</operation>

<operation id="506" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.21:8  %xor_ln68_107 = xor i1 %tmp_376, %tmp_377

]]></Node>
<StgValue><ssdm name="xor_ln68_107"/></StgValue>
</operation>

<operation id="507" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.21:9  %xor_ln68_21 = xor i1 %xor_ln68_107, %xor_ln68_106

]]></Node>
<StgValue><ssdm name="xor_ln68_21"/></StgValue>
</operation>

<operation id="508" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.21:10  %shl_ln68_21 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_21, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_21"/></StgValue>
</operation>

<operation id="509" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.21:11  %or_ln68_21 = or i16 %shl_ln68_21, %sext_ln1503_21

]]></Node>
<StgValue><ssdm name="or_ln68_21"/></StgValue>
</operation>

<operation id="510" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.21:12  %icmp_ln94_67 = icmp sgt i32 %zeros_added_2_20, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_67"/></StgValue>
</operation>

<operation id="511" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.21:13  %xor_ln94_43 = xor i1 %tmp_378, true

]]></Node>
<StgValue><ssdm name="xor_ln94_43"/></StgValue>
</operation>

<operation id="512" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.21:14  %or_ln94_21 = or i1 %icmp_ln94_67, %xor_ln94_43

]]></Node>
<StgValue><ssdm name="or_ln94_21"/></StgValue>
</operation>

<operation id="513" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.21:15  %matrix_21_addr = getelementptr [100 x i1]* %matrix_21, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_21_addr"/></StgValue>
</operation>

<operation id="514" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.21:16  br i1 %or_ln94_21, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.21, label %22

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="515" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_21_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="516" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_21 = add nsw i32 %zeros_added_2_20, 1

]]></Node>
<StgValue><ssdm name="add_ln97_21"/></StgValue>
</operation>

<operation id="517" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.22

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="518" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.21:0  store i1 true, i1* %matrix_21_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="519" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.21:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.22

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="520" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.22:0  %zeros_added_2_21 = phi i32 [ %add_ln97_21, %22 ], [ %zeros_added_2_20, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.21 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_21"/></StgValue>
</operation>

<operation id="521" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.22:1  %tmp_379 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_15, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="522" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.22:2  %tmp_380 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_15, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="523" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.22:3  %tmp_381 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_15, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="524" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.22:4  %trunc_ln1503_22 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_21, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_22"/></StgValue>
</operation>

<operation id="525" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.22:5  %sext_ln1503_22 = sext i15 %trunc_ln1503_22 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_22"/></StgValue>
</operation>

<operation id="526" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.22:6  %tmp_382 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_21, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="527" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.22:7  %xor_ln68_108 = xor i1 %tmp_379, %tmp_378

]]></Node>
<StgValue><ssdm name="xor_ln68_108"/></StgValue>
</operation>

<operation id="528" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.22:8  %xor_ln68_109 = xor i1 %tmp_380, %tmp_381

]]></Node>
<StgValue><ssdm name="xor_ln68_109"/></StgValue>
</operation>

<operation id="529" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.22:9  %xor_ln68_22 = xor i1 %xor_ln68_109, %xor_ln68_108

]]></Node>
<StgValue><ssdm name="xor_ln68_22"/></StgValue>
</operation>

<operation id="530" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.22:10  %shl_ln68_22 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_22, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_22"/></StgValue>
</operation>

<operation id="531" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.22:11  %or_ln68_22 = or i16 %shl_ln68_22, %sext_ln1503_22

]]></Node>
<StgValue><ssdm name="or_ln68_22"/></StgValue>
</operation>

<operation id="532" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.22:12  %icmp_ln94_68 = icmp sgt i32 %zeros_added_2_21, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_68"/></StgValue>
</operation>

<operation id="533" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.22:13  %xor_ln94_45 = xor i1 %tmp_382, true

]]></Node>
<StgValue><ssdm name="xor_ln94_45"/></StgValue>
</operation>

<operation id="534" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.22:14  %or_ln94_22 = or i1 %icmp_ln94_68, %xor_ln94_45

]]></Node>
<StgValue><ssdm name="or_ln94_22"/></StgValue>
</operation>

<operation id="535" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.22:15  %matrix_22_addr = getelementptr [100 x i1]* %matrix_22, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_22_addr"/></StgValue>
</operation>

<operation id="536" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.22:16  br i1 %or_ln94_22, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.22, label %23

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="537" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_22_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="538" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_22 = add nsw i32 %zeros_added_2_21, 1

]]></Node>
<StgValue><ssdm name="add_ln97_22"/></StgValue>
</operation>

<operation id="539" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.23

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="540" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.22:0  store i1 true, i1* %matrix_22_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="541" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.22:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.23

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="542" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.23:0  %zeros_added_2_22 = phi i32 [ %add_ln97_22, %23 ], [ %zeros_added_2_21, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.22 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_22"/></StgValue>
</operation>

<operation id="543" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.23:1  %tmp_383 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_16, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="544" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.23:2  %tmp_384 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_16, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="545" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.23:3  %tmp_385 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_16, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="546" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.23:4  %trunc_ln1503_23 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_22, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_23"/></StgValue>
</operation>

<operation id="547" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.23:5  %sext_ln1503_23 = sext i15 %trunc_ln1503_23 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_23"/></StgValue>
</operation>

<operation id="548" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.23:6  %tmp_386 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_22, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="549" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.23:7  %xor_ln68_110 = xor i1 %tmp_383, %tmp_382

]]></Node>
<StgValue><ssdm name="xor_ln68_110"/></StgValue>
</operation>

<operation id="550" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.23:8  %xor_ln68_111 = xor i1 %tmp_384, %tmp_385

]]></Node>
<StgValue><ssdm name="xor_ln68_111"/></StgValue>
</operation>

<operation id="551" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.23:9  %xor_ln68_23 = xor i1 %xor_ln68_111, %xor_ln68_110

]]></Node>
<StgValue><ssdm name="xor_ln68_23"/></StgValue>
</operation>

<operation id="552" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.23:10  %shl_ln68_23 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_23, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_23"/></StgValue>
</operation>

<operation id="553" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.23:11  %or_ln68_23 = or i16 %shl_ln68_23, %sext_ln1503_23

]]></Node>
<StgValue><ssdm name="or_ln68_23"/></StgValue>
</operation>

<operation id="554" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.23:12  %icmp_ln94_69 = icmp sgt i32 %zeros_added_2_22, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_69"/></StgValue>
</operation>

<operation id="555" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.23:13  %xor_ln94 = xor i1 %tmp_386, true

]]></Node>
<StgValue><ssdm name="xor_ln94"/></StgValue>
</operation>

<operation id="556" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.23:14  %or_ln94_23 = or i1 %icmp_ln94_69, %xor_ln94

]]></Node>
<StgValue><ssdm name="or_ln94_23"/></StgValue>
</operation>

<operation id="557" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.23:15  %matrix_23_addr = getelementptr [100 x i1]* %matrix_23, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_23_addr"/></StgValue>
</operation>

<operation id="558" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.23:16  br i1 %or_ln94_23, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.23, label %24

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="559" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_23_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="560" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_23 = add nsw i32 %zeros_added_2_22, 1

]]></Node>
<StgValue><ssdm name="add_ln97_23"/></StgValue>
</operation>

<operation id="561" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.24

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="562" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.23:0  store i1 true, i1* %matrix_23_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="563" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.23:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.24

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="564" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.24:0  %zeros_added_2_23 = phi i32 [ %add_ln97_23, %24 ], [ %zeros_added_2_22, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.23 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_23"/></StgValue>
</operation>

<operation id="565" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.24:1  %tmp_387 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_17, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="566" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.24:2  %tmp_388 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_17, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="567" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.24:3  %tmp_389 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_17, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="568" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.24:4  %trunc_ln1503_24 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_23, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_24"/></StgValue>
</operation>

<operation id="569" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.24:5  %sext_ln1503_24 = sext i15 %trunc_ln1503_24 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_24"/></StgValue>
</operation>

<operation id="570" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.24:6  %tmp_390 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_23, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="571" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.24:7  %xor_ln68_112 = xor i1 %tmp_387, %tmp_386

]]></Node>
<StgValue><ssdm name="xor_ln68_112"/></StgValue>
</operation>

<operation id="572" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.24:8  %xor_ln68_113 = xor i1 %tmp_388, %tmp_389

]]></Node>
<StgValue><ssdm name="xor_ln68_113"/></StgValue>
</operation>

<operation id="573" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.24:9  %xor_ln68_24 = xor i1 %xor_ln68_113, %xor_ln68_112

]]></Node>
<StgValue><ssdm name="xor_ln68_24"/></StgValue>
</operation>

<operation id="574" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.24:10  %shl_ln68_24 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_24, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_24"/></StgValue>
</operation>

<operation id="575" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.24:11  %or_ln68_24 = or i16 %shl_ln68_24, %sext_ln1503_24

]]></Node>
<StgValue><ssdm name="or_ln68_24"/></StgValue>
</operation>

<operation id="576" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.24:12  %icmp_ln94_70 = icmp sgt i32 %zeros_added_2_23, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_70"/></StgValue>
</operation>

<operation id="577" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.24:13  %xor_ln94_47 = xor i1 %tmp_390, true

]]></Node>
<StgValue><ssdm name="xor_ln94_47"/></StgValue>
</operation>

<operation id="578" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.24:14  %or_ln94_24 = or i1 %icmp_ln94_70, %xor_ln94_47

]]></Node>
<StgValue><ssdm name="or_ln94_24"/></StgValue>
</operation>

<operation id="579" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.24:15  %matrix_24_addr = getelementptr [100 x i1]* %matrix_24, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_24_addr"/></StgValue>
</operation>

<operation id="580" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.24:16  br i1 %or_ln94_24, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.24, label %25

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="581" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_24_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="582" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_24 = add nsw i32 %zeros_added_2_23, 1

]]></Node>
<StgValue><ssdm name="add_ln97_24"/></StgValue>
</operation>

<operation id="583" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.25

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="584" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.24:0  store i1 true, i1* %matrix_24_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="585" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.24:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.25

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="586" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.25:0  %zeros_added_2_24 = phi i32 [ %add_ln97_24, %25 ], [ %zeros_added_2_23, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.24 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_24"/></StgValue>
</operation>

<operation id="587" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.25:1  %tmp_391 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_18, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="588" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.25:2  %tmp_392 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_18, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="589" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.25:3  %tmp_393 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_18, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="590" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.25:4  %trunc_ln1503_25 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_24, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_25"/></StgValue>
</operation>

<operation id="591" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.25:5  %sext_ln1503_25 = sext i15 %trunc_ln1503_25 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_25"/></StgValue>
</operation>

<operation id="592" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.25:6  %tmp_394 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_24, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="593" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.25:7  %xor_ln68_114 = xor i1 %tmp_391, %tmp_390

]]></Node>
<StgValue><ssdm name="xor_ln68_114"/></StgValue>
</operation>

<operation id="594" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.25:8  %xor_ln68_115 = xor i1 %tmp_392, %tmp_393

]]></Node>
<StgValue><ssdm name="xor_ln68_115"/></StgValue>
</operation>

<operation id="595" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.25:9  %xor_ln68_25 = xor i1 %xor_ln68_115, %xor_ln68_114

]]></Node>
<StgValue><ssdm name="xor_ln68_25"/></StgValue>
</operation>

<operation id="596" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.25:10  %shl_ln68_25 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_25, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_25"/></StgValue>
</operation>

<operation id="597" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.25:11  %or_ln68_25 = or i16 %shl_ln68_25, %sext_ln1503_25

]]></Node>
<StgValue><ssdm name="or_ln68_25"/></StgValue>
</operation>

<operation id="598" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.25:12  %icmp_ln94_71 = icmp sgt i32 %zeros_added_2_24, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_71"/></StgValue>
</operation>

<operation id="599" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.25:13  %xor_ln94_48 = xor i1 %tmp_394, true

]]></Node>
<StgValue><ssdm name="xor_ln94_48"/></StgValue>
</operation>

<operation id="600" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.25:14  %or_ln94_25 = or i1 %icmp_ln94_71, %xor_ln94_48

]]></Node>
<StgValue><ssdm name="or_ln94_25"/></StgValue>
</operation>

<operation id="601" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.25:15  %matrix_25_addr = getelementptr [100 x i1]* %matrix_25, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_25_addr"/></StgValue>
</operation>

<operation id="602" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.25:16  br i1 %or_ln94_25, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.25, label %26

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="603" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_25_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="604" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_25 = add nsw i32 %zeros_added_2_24, 1

]]></Node>
<StgValue><ssdm name="add_ln97_25"/></StgValue>
</operation>

<operation id="605" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.26

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="606" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.25:0  store i1 true, i1* %matrix_25_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="607" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.25:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.26

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="608" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.26:0  %zeros_added_2_25 = phi i32 [ %add_ln97_25, %26 ], [ %zeros_added_2_24, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.25 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_25"/></StgValue>
</operation>

<operation id="609" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.26:1  %tmp_395 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_19, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="610" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.26:2  %tmp_396 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_19, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="611" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.26:3  %tmp_397 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_19, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="612" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.26:4  %trunc_ln1503_26 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_25, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_26"/></StgValue>
</operation>

<operation id="613" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.26:5  %sext_ln1503_26 = sext i15 %trunc_ln1503_26 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_26"/></StgValue>
</operation>

<operation id="614" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.26:6  %tmp_398 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_25, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="615" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.26:7  %xor_ln68_116 = xor i1 %tmp_395, %tmp_394

]]></Node>
<StgValue><ssdm name="xor_ln68_116"/></StgValue>
</operation>

<operation id="616" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.26:8  %xor_ln68_117 = xor i1 %tmp_396, %tmp_397

]]></Node>
<StgValue><ssdm name="xor_ln68_117"/></StgValue>
</operation>

<operation id="617" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.26:9  %xor_ln68_26 = xor i1 %xor_ln68_117, %xor_ln68_116

]]></Node>
<StgValue><ssdm name="xor_ln68_26"/></StgValue>
</operation>

<operation id="618" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.26:10  %shl_ln68_26 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_26, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_26"/></StgValue>
</operation>

<operation id="619" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.26:11  %or_ln68_26 = or i16 %shl_ln68_26, %sext_ln1503_26

]]></Node>
<StgValue><ssdm name="or_ln68_26"/></StgValue>
</operation>

<operation id="620" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.26:12  %icmp_ln94_72 = icmp sgt i32 %zeros_added_2_25, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_72"/></StgValue>
</operation>

<operation id="621" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.26:13  %xor_ln94_49 = xor i1 %tmp_398, true

]]></Node>
<StgValue><ssdm name="xor_ln94_49"/></StgValue>
</operation>

<operation id="622" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.26:14  %or_ln94_26 = or i1 %icmp_ln94_72, %xor_ln94_49

]]></Node>
<StgValue><ssdm name="or_ln94_26"/></StgValue>
</operation>

<operation id="623" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.26:15  %matrix_26_addr = getelementptr [100 x i1]* %matrix_26, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_26_addr"/></StgValue>
</operation>

<operation id="624" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.26:16  br i1 %or_ln94_26, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.26, label %27

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="625" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_26_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="626" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_26 = add nsw i32 %zeros_added_2_25, 1

]]></Node>
<StgValue><ssdm name="add_ln97_26"/></StgValue>
</operation>

<operation id="627" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.27

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="628" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.26:0  store i1 true, i1* %matrix_26_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="629" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.26:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.27

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="630" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.27:0  %zeros_added_2_26 = phi i32 [ %add_ln97_26, %27 ], [ %zeros_added_2_25, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.26 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_26"/></StgValue>
</operation>

<operation id="631" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.27:1  %tmp_399 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_20, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="632" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.27:2  %tmp_400 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_20, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="633" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.27:3  %tmp_401 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_20, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="634" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.27:4  %trunc_ln1503_27 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_26, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_27"/></StgValue>
</operation>

<operation id="635" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.27:5  %sext_ln1503_27 = sext i15 %trunc_ln1503_27 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_27"/></StgValue>
</operation>

<operation id="636" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.27:6  %tmp_402 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_26, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="637" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.27:7  %xor_ln68_118 = xor i1 %tmp_399, %tmp_398

]]></Node>
<StgValue><ssdm name="xor_ln68_118"/></StgValue>
</operation>

<operation id="638" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.27:8  %xor_ln68_119 = xor i1 %tmp_400, %tmp_401

]]></Node>
<StgValue><ssdm name="xor_ln68_119"/></StgValue>
</operation>

<operation id="639" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.27:9  %xor_ln68_27 = xor i1 %xor_ln68_119, %xor_ln68_118

]]></Node>
<StgValue><ssdm name="xor_ln68_27"/></StgValue>
</operation>

<operation id="640" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.27:10  %shl_ln68_27 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_27, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_27"/></StgValue>
</operation>

<operation id="641" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.27:11  %or_ln68_27 = or i16 %shl_ln68_27, %sext_ln1503_27

]]></Node>
<StgValue><ssdm name="or_ln68_27"/></StgValue>
</operation>

<operation id="642" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.27:12  %icmp_ln94_73 = icmp sgt i32 %zeros_added_2_26, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_73"/></StgValue>
</operation>

<operation id="643" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.27:13  %xor_ln94_50 = xor i1 %tmp_402, true

]]></Node>
<StgValue><ssdm name="xor_ln94_50"/></StgValue>
</operation>

<operation id="644" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.27:14  %or_ln94_27 = or i1 %icmp_ln94_73, %xor_ln94_50

]]></Node>
<StgValue><ssdm name="or_ln94_27"/></StgValue>
</operation>

<operation id="645" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.27:15  %matrix_27_addr = getelementptr [100 x i1]* %matrix_27, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_27_addr"/></StgValue>
</operation>

<operation id="646" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.27:16  br i1 %or_ln94_27, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.27, label %28

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="647" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_27_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="648" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_27 = add nsw i32 %zeros_added_2_26, 1

]]></Node>
<StgValue><ssdm name="add_ln97_27"/></StgValue>
</operation>

<operation id="649" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.28

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="650" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.27:0  store i1 true, i1* %matrix_27_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="651" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.27:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.28

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="652" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.28:0  %zeros_added_2_27 = phi i32 [ %add_ln97_27, %28 ], [ %zeros_added_2_26, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.27 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_27"/></StgValue>
</operation>

<operation id="653" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.28:1  %tmp_403 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_21, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="654" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.28:2  %tmp_404 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_21, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="655" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.28:3  %tmp_405 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_21, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="656" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.28:4  %trunc_ln1503_28 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_27, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_28"/></StgValue>
</operation>

<operation id="657" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.28:5  %sext_ln1503_28 = sext i15 %trunc_ln1503_28 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_28"/></StgValue>
</operation>

<operation id="658" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.28:6  %tmp_406 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_27, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="659" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.28:7  %xor_ln68_120 = xor i1 %tmp_403, %tmp_402

]]></Node>
<StgValue><ssdm name="xor_ln68_120"/></StgValue>
</operation>

<operation id="660" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.28:8  %xor_ln68_121 = xor i1 %tmp_404, %tmp_405

]]></Node>
<StgValue><ssdm name="xor_ln68_121"/></StgValue>
</operation>

<operation id="661" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.28:9  %xor_ln68_28 = xor i1 %xor_ln68_121, %xor_ln68_120

]]></Node>
<StgValue><ssdm name="xor_ln68_28"/></StgValue>
</operation>

<operation id="662" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.28:10  %shl_ln68_28 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_28, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_28"/></StgValue>
</operation>

<operation id="663" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.28:11  %or_ln68_28 = or i16 %shl_ln68_28, %sext_ln1503_28

]]></Node>
<StgValue><ssdm name="or_ln68_28"/></StgValue>
</operation>

<operation id="664" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.28:12  %icmp_ln94_74 = icmp sgt i32 %zeros_added_2_27, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_74"/></StgValue>
</operation>

<operation id="665" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.28:13  %xor_ln94_51 = xor i1 %tmp_406, true

]]></Node>
<StgValue><ssdm name="xor_ln94_51"/></StgValue>
</operation>

<operation id="666" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.28:14  %or_ln94_28 = or i1 %icmp_ln94_74, %xor_ln94_51

]]></Node>
<StgValue><ssdm name="or_ln94_28"/></StgValue>
</operation>

<operation id="667" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.28:15  %matrix_28_addr = getelementptr [100 x i1]* %matrix_28, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_28_addr"/></StgValue>
</operation>

<operation id="668" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.28:16  br i1 %or_ln94_28, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.28, label %29

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="669" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_28_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="670" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_28 = add nsw i32 %zeros_added_2_27, 1

]]></Node>
<StgValue><ssdm name="add_ln97_28"/></StgValue>
</operation>

<operation id="671" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.29

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="672" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.28:0  store i1 true, i1* %matrix_28_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="673" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.28:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.29

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="674" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.29:0  %zeros_added_2_28 = phi i32 [ %add_ln97_28, %29 ], [ %zeros_added_2_27, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.28 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_28"/></StgValue>
</operation>

<operation id="675" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.29:1  %tmp_407 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_22, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="676" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.29:2  %tmp_408 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_22, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="677" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.29:3  %tmp_409 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_22, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="678" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.29:4  %trunc_ln1503_29 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_28, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_29"/></StgValue>
</operation>

<operation id="679" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.29:5  %sext_ln1503_29 = sext i15 %trunc_ln1503_29 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_29"/></StgValue>
</operation>

<operation id="680" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.29:6  %tmp_410 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_28, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="681" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.29:7  %xor_ln68_122 = xor i1 %tmp_407, %tmp_406

]]></Node>
<StgValue><ssdm name="xor_ln68_122"/></StgValue>
</operation>

<operation id="682" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.29:8  %xor_ln68_123 = xor i1 %tmp_408, %tmp_409

]]></Node>
<StgValue><ssdm name="xor_ln68_123"/></StgValue>
</operation>

<operation id="683" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.29:9  %xor_ln68_29 = xor i1 %xor_ln68_123, %xor_ln68_122

]]></Node>
<StgValue><ssdm name="xor_ln68_29"/></StgValue>
</operation>

<operation id="684" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.29:10  %shl_ln68_29 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_29, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_29"/></StgValue>
</operation>

<operation id="685" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.29:11  %or_ln68_29 = or i16 %shl_ln68_29, %sext_ln1503_29

]]></Node>
<StgValue><ssdm name="or_ln68_29"/></StgValue>
</operation>

<operation id="686" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.29:12  %icmp_ln94_75 = icmp sgt i32 %zeros_added_2_28, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_75"/></StgValue>
</operation>

<operation id="687" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.29:13  %xor_ln94_52 = xor i1 %tmp_410, true

]]></Node>
<StgValue><ssdm name="xor_ln94_52"/></StgValue>
</operation>

<operation id="688" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.29:14  %or_ln94_29 = or i1 %icmp_ln94_75, %xor_ln94_52

]]></Node>
<StgValue><ssdm name="or_ln94_29"/></StgValue>
</operation>

<operation id="689" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.29:15  %matrix_29_addr = getelementptr [100 x i1]* %matrix_29, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_29_addr"/></StgValue>
</operation>

<operation id="690" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.29:16  br i1 %or_ln94_29, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.29, label %30

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="691" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_29_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="692" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_29 = add nsw i32 %zeros_added_2_28, 1

]]></Node>
<StgValue><ssdm name="add_ln97_29"/></StgValue>
</operation>

<operation id="693" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.30

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="694" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.29:0  store i1 true, i1* %matrix_29_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="695" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.29:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.30

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="696" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.30:0  %zeros_added_2_29 = phi i32 [ %add_ln97_29, %30 ], [ %zeros_added_2_28, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.29 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_29"/></StgValue>
</operation>

<operation id="697" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.30:1  %tmp_411 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_23, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="698" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.30:2  %tmp_412 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_23, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="699" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.30:3  %tmp_413 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_23, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="700" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.30:4  %trunc_ln1503_30 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_29, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_30"/></StgValue>
</operation>

<operation id="701" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.30:5  %sext_ln1503_30 = sext i15 %trunc_ln1503_30 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_30"/></StgValue>
</operation>

<operation id="702" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.30:6  %tmp_414 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_29, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="703" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.30:7  %xor_ln68_124 = xor i1 %tmp_411, %tmp_410

]]></Node>
<StgValue><ssdm name="xor_ln68_124"/></StgValue>
</operation>

<operation id="704" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.30:8  %xor_ln68_125 = xor i1 %tmp_412, %tmp_413

]]></Node>
<StgValue><ssdm name="xor_ln68_125"/></StgValue>
</operation>

<operation id="705" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.30:9  %xor_ln68_30 = xor i1 %xor_ln68_125, %xor_ln68_124

]]></Node>
<StgValue><ssdm name="xor_ln68_30"/></StgValue>
</operation>

<operation id="706" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.30:10  %shl_ln68_30 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_30, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_30"/></StgValue>
</operation>

<operation id="707" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.30:11  %or_ln68_30 = or i16 %shl_ln68_30, %sext_ln1503_30

]]></Node>
<StgValue><ssdm name="or_ln68_30"/></StgValue>
</operation>

<operation id="708" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.30:12  %icmp_ln94_76 = icmp sgt i32 %zeros_added_2_29, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_76"/></StgValue>
</operation>

<operation id="709" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.30:13  %xor_ln94_53 = xor i1 %tmp_414, true

]]></Node>
<StgValue><ssdm name="xor_ln94_53"/></StgValue>
</operation>

<operation id="710" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.30:14  %or_ln94_30 = or i1 %icmp_ln94_76, %xor_ln94_53

]]></Node>
<StgValue><ssdm name="or_ln94_30"/></StgValue>
</operation>

<operation id="711" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.30:15  %matrix_30_addr = getelementptr [100 x i1]* %matrix_30, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_30_addr"/></StgValue>
</operation>

<operation id="712" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.30:16  br i1 %or_ln94_30, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.30, label %31

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="713" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_30_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="714" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_30 = add nsw i32 %zeros_added_2_29, 1

]]></Node>
<StgValue><ssdm name="add_ln97_30"/></StgValue>
</operation>

<operation id="715" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.31

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="716" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.30:0  store i1 true, i1* %matrix_30_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="717" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.30:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.31

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="718" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.31:0  %zeros_added_2_30 = phi i32 [ %add_ln97_30, %31 ], [ %zeros_added_2_29, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.30 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_30"/></StgValue>
</operation>

<operation id="719" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.31:1  %tmp_415 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_24, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="720" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.31:2  %tmp_416 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_24, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="721" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.31:3  %tmp_417 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_24, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="722" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.31:4  %trunc_ln1503_31 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_30, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_31"/></StgValue>
</operation>

<operation id="723" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.31:5  %sext_ln1503_31 = sext i15 %trunc_ln1503_31 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_31"/></StgValue>
</operation>

<operation id="724" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.31:6  %tmp_418 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_30, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="725" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.31:7  %xor_ln68_126 = xor i1 %tmp_415, %tmp_414

]]></Node>
<StgValue><ssdm name="xor_ln68_126"/></StgValue>
</operation>

<operation id="726" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.31:8  %xor_ln68_127 = xor i1 %tmp_416, %tmp_417

]]></Node>
<StgValue><ssdm name="xor_ln68_127"/></StgValue>
</operation>

<operation id="727" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.31:9  %xor_ln68_31 = xor i1 %xor_ln68_127, %xor_ln68_126

]]></Node>
<StgValue><ssdm name="xor_ln68_31"/></StgValue>
</operation>

<operation id="728" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.31:10  %shl_ln68_s = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_31, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_s"/></StgValue>
</operation>

<operation id="729" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.31:11  %or_ln68_31 = or i16 %shl_ln68_s, %sext_ln1503_31

]]></Node>
<StgValue><ssdm name="or_ln68_31"/></StgValue>
</operation>

<operation id="730" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.31:12  %icmp_ln94_77 = icmp sgt i32 %zeros_added_2_30, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_77"/></StgValue>
</operation>

<operation id="731" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.31:13  %xor_ln94_54 = xor i1 %tmp_418, true

]]></Node>
<StgValue><ssdm name="xor_ln94_54"/></StgValue>
</operation>

<operation id="732" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.31:14  %or_ln94_31 = or i1 %icmp_ln94_77, %xor_ln94_54

]]></Node>
<StgValue><ssdm name="or_ln94_31"/></StgValue>
</operation>

<operation id="733" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.31:15  %matrix_31_addr = getelementptr [100 x i1]* %matrix_31, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_31_addr"/></StgValue>
</operation>

<operation id="734" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.31:16  br i1 %or_ln94_31, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.31, label %32

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="735" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_31_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="736" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_31 = add nsw i32 %zeros_added_2_30, 1

]]></Node>
<StgValue><ssdm name="add_ln97_31"/></StgValue>
</operation>

<operation id="737" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.32

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="738" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.31:0  store i1 true, i1* %matrix_31_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="739" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.31:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.32

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="740" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.32:0  %zeros_added_2_31 = phi i32 [ %add_ln97_31, %32 ], [ %zeros_added_2_30, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.31 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_31"/></StgValue>
</operation>

<operation id="741" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.32:1  %tmp_419 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_25, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="742" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.32:2  %tmp_420 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_25, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="743" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.32:3  %tmp_421 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_25, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="744" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.32:4  %trunc_ln1503_32 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_31, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_32"/></StgValue>
</operation>

<operation id="745" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.32:5  %sext_ln1503_32 = sext i15 %trunc_ln1503_32 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_32"/></StgValue>
</operation>

<operation id="746" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.32:6  %tmp_422 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_31, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="747" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.32:7  %xor_ln68_128 = xor i1 %tmp_419, %tmp_418

]]></Node>
<StgValue><ssdm name="xor_ln68_128"/></StgValue>
</operation>

<operation id="748" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.32:8  %xor_ln68_129 = xor i1 %tmp_420, %tmp_421

]]></Node>
<StgValue><ssdm name="xor_ln68_129"/></StgValue>
</operation>

<operation id="749" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.32:9  %xor_ln68_32 = xor i1 %xor_ln68_129, %xor_ln68_128

]]></Node>
<StgValue><ssdm name="xor_ln68_32"/></StgValue>
</operation>

<operation id="750" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.32:10  %shl_ln68_31 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_32, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_31"/></StgValue>
</operation>

<operation id="751" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.32:11  %or_ln68_32 = or i16 %shl_ln68_31, %sext_ln1503_32

]]></Node>
<StgValue><ssdm name="or_ln68_32"/></StgValue>
</operation>

<operation id="752" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.32:12  %icmp_ln94_78 = icmp sgt i32 %zeros_added_2_31, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_78"/></StgValue>
</operation>

<operation id="753" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.32:13  %xor_ln94_55 = xor i1 %tmp_422, true

]]></Node>
<StgValue><ssdm name="xor_ln94_55"/></StgValue>
</operation>

<operation id="754" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.32:14  %or_ln94_32 = or i1 %icmp_ln94_78, %xor_ln94_55

]]></Node>
<StgValue><ssdm name="or_ln94_32"/></StgValue>
</operation>

<operation id="755" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.32:15  %matrix_32_addr = getelementptr [100 x i1]* %matrix_32, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_32_addr"/></StgValue>
</operation>

<operation id="756" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.32:16  br i1 %or_ln94_32, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.32, label %33

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="757" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_32_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="758" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_32 = add nsw i32 %zeros_added_2_31, 1

]]></Node>
<StgValue><ssdm name="add_ln97_32"/></StgValue>
</operation>

<operation id="759" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.33

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="760" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.32:0  store i1 true, i1* %matrix_32_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="761" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.32:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.33

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="762" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.33:0  %zeros_added_2_32 = phi i32 [ %add_ln97_32, %33 ], [ %zeros_added_2_31, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.32 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_32"/></StgValue>
</operation>

<operation id="763" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.33:1  %tmp_423 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_26, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="764" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.33:2  %tmp_424 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_26, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="765" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.33:3  %tmp_425 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_26, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="766" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.33:4  %trunc_ln1503_33 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_32, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_33"/></StgValue>
</operation>

<operation id="767" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.33:5  %sext_ln1503_33 = sext i15 %trunc_ln1503_33 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_33"/></StgValue>
</operation>

<operation id="768" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.33:6  %tmp_426 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_32, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_426"/></StgValue>
</operation>

<operation id="769" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.33:7  %xor_ln68_130 = xor i1 %tmp_423, %tmp_422

]]></Node>
<StgValue><ssdm name="xor_ln68_130"/></StgValue>
</operation>

<operation id="770" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.33:8  %xor_ln68_131 = xor i1 %tmp_424, %tmp_425

]]></Node>
<StgValue><ssdm name="xor_ln68_131"/></StgValue>
</operation>

<operation id="771" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.33:9  %xor_ln68_33 = xor i1 %xor_ln68_131, %xor_ln68_130

]]></Node>
<StgValue><ssdm name="xor_ln68_33"/></StgValue>
</operation>

<operation id="772" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.33:10  %shl_ln68_32 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_33, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_32"/></StgValue>
</operation>

<operation id="773" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.33:11  %or_ln68_33 = or i16 %shl_ln68_32, %sext_ln1503_33

]]></Node>
<StgValue><ssdm name="or_ln68_33"/></StgValue>
</operation>

<operation id="774" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.33:12  %icmp_ln94_79 = icmp sgt i32 %zeros_added_2_32, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_79"/></StgValue>
</operation>

<operation id="775" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.33:13  %xor_ln94_56 = xor i1 %tmp_426, true

]]></Node>
<StgValue><ssdm name="xor_ln94_56"/></StgValue>
</operation>

<operation id="776" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.33:14  %or_ln94_33 = or i1 %icmp_ln94_79, %xor_ln94_56

]]></Node>
<StgValue><ssdm name="or_ln94_33"/></StgValue>
</operation>

<operation id="777" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.33:15  %matrix_33_addr = getelementptr [100 x i1]* %matrix_33, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_33_addr"/></StgValue>
</operation>

<operation id="778" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.33:16  br i1 %or_ln94_33, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.33, label %34

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="779" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_33_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="780" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_33 = add nsw i32 %zeros_added_2_32, 1

]]></Node>
<StgValue><ssdm name="add_ln97_33"/></StgValue>
</operation>

<operation id="781" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.34

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="782" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.33:0  store i1 true, i1* %matrix_33_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="783" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.33:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.34

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="784" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.34:0  %zeros_added_2_33 = phi i32 [ %add_ln97_33, %34 ], [ %zeros_added_2_32, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.33 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_33"/></StgValue>
</operation>

<operation id="785" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.34:1  %tmp_427 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_27, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="786" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.34:2  %tmp_428 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_27, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="787" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.34:3  %tmp_429 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_27, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="788" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.34:4  %trunc_ln1503_34 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_33, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_34"/></StgValue>
</operation>

<operation id="789" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.34:5  %sext_ln1503_34 = sext i15 %trunc_ln1503_34 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_34"/></StgValue>
</operation>

<operation id="790" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.34:6  %tmp_430 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_33, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="791" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.34:7  %xor_ln68_132 = xor i1 %tmp_427, %tmp_426

]]></Node>
<StgValue><ssdm name="xor_ln68_132"/></StgValue>
</operation>

<operation id="792" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.34:8  %xor_ln68_133 = xor i1 %tmp_428, %tmp_429

]]></Node>
<StgValue><ssdm name="xor_ln68_133"/></StgValue>
</operation>

<operation id="793" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.34:9  %xor_ln68_34 = xor i1 %xor_ln68_133, %xor_ln68_132

]]></Node>
<StgValue><ssdm name="xor_ln68_34"/></StgValue>
</operation>

<operation id="794" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.34:10  %shl_ln68_33 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_34, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_33"/></StgValue>
</operation>

<operation id="795" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.34:11  %or_ln68_34 = or i16 %shl_ln68_33, %sext_ln1503_34

]]></Node>
<StgValue><ssdm name="or_ln68_34"/></StgValue>
</operation>

<operation id="796" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.34:12  %icmp_ln94_80 = icmp sgt i32 %zeros_added_2_33, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_80"/></StgValue>
</operation>

<operation id="797" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.34:13  %xor_ln94_57 = xor i1 %tmp_430, true

]]></Node>
<StgValue><ssdm name="xor_ln94_57"/></StgValue>
</operation>

<operation id="798" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.34:14  %or_ln94_34 = or i1 %icmp_ln94_80, %xor_ln94_57

]]></Node>
<StgValue><ssdm name="or_ln94_34"/></StgValue>
</operation>

<operation id="799" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.34:15  %matrix_34_addr = getelementptr [100 x i1]* %matrix_34, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_34_addr"/></StgValue>
</operation>

<operation id="800" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.34:16  br i1 %or_ln94_34, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.34, label %35

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="801" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_34_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="802" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_34 = add nsw i32 %zeros_added_2_33, 1

]]></Node>
<StgValue><ssdm name="add_ln97_34"/></StgValue>
</operation>

<operation id="803" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.35

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="804" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.34:0  store i1 true, i1* %matrix_34_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="805" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.34:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.35

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="806" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.35:0  %zeros_added_2_34 = phi i32 [ %add_ln97_34, %35 ], [ %zeros_added_2_33, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.34 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_34"/></StgValue>
</operation>

<operation id="807" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.35:1  %tmp_431 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_28, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="808" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.35:2  %tmp_432 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_28, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="809" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.35:3  %tmp_433 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_28, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="810" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.35:4  %trunc_ln1503_35 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_34, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_35"/></StgValue>
</operation>

<operation id="811" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.35:5  %sext_ln1503_35 = sext i15 %trunc_ln1503_35 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_35"/></StgValue>
</operation>

<operation id="812" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.35:6  %tmp_434 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_34, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="813" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.35:7  %xor_ln68_134 = xor i1 %tmp_431, %tmp_430

]]></Node>
<StgValue><ssdm name="xor_ln68_134"/></StgValue>
</operation>

<operation id="814" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.35:8  %xor_ln68_135 = xor i1 %tmp_432, %tmp_433

]]></Node>
<StgValue><ssdm name="xor_ln68_135"/></StgValue>
</operation>

<operation id="815" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.35:9  %xor_ln68_35 = xor i1 %xor_ln68_135, %xor_ln68_134

]]></Node>
<StgValue><ssdm name="xor_ln68_35"/></StgValue>
</operation>

<operation id="816" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.35:10  %shl_ln68_34 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_35, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_34"/></StgValue>
</operation>

<operation id="817" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.35:11  %or_ln68_35 = or i16 %shl_ln68_34, %sext_ln1503_35

]]></Node>
<StgValue><ssdm name="or_ln68_35"/></StgValue>
</operation>

<operation id="818" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.35:12  %icmp_ln94_81 = icmp sgt i32 %zeros_added_2_34, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_81"/></StgValue>
</operation>

<operation id="819" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.35:13  %xor_ln94_58 = xor i1 %tmp_434, true

]]></Node>
<StgValue><ssdm name="xor_ln94_58"/></StgValue>
</operation>

<operation id="820" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.35:14  %or_ln94_35 = or i1 %icmp_ln94_81, %xor_ln94_58

]]></Node>
<StgValue><ssdm name="or_ln94_35"/></StgValue>
</operation>

<operation id="821" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.35:15  %matrix_35_addr = getelementptr [100 x i1]* %matrix_35, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_35_addr"/></StgValue>
</operation>

<operation id="822" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.35:16  br i1 %or_ln94_35, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.35, label %36

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="823" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_35_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="824" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_35 = add nsw i32 %zeros_added_2_34, 1

]]></Node>
<StgValue><ssdm name="add_ln97_35"/></StgValue>
</operation>

<operation id="825" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.36

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="826" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.35:0  store i1 true, i1* %matrix_35_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="827" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.35:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.36

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="828" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.36:0  %zeros_added_2_35 = phi i32 [ %add_ln97_35, %36 ], [ %zeros_added_2_34, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.35 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_35"/></StgValue>
</operation>

<operation id="829" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.36:1  %tmp_435 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_29, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="830" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.36:2  %tmp_436 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_29, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="831" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.36:3  %tmp_437 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_29, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_437"/></StgValue>
</operation>

<operation id="832" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.36:4  %trunc_ln1503_36 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_35, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_36"/></StgValue>
</operation>

<operation id="833" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.36:5  %sext_ln1503_36 = sext i15 %trunc_ln1503_36 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_36"/></StgValue>
</operation>

<operation id="834" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.36:6  %tmp_438 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_35, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_438"/></StgValue>
</operation>

<operation id="835" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.36:7  %xor_ln68_136 = xor i1 %tmp_435, %tmp_434

]]></Node>
<StgValue><ssdm name="xor_ln68_136"/></StgValue>
</operation>

<operation id="836" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.36:8  %xor_ln68_137 = xor i1 %tmp_436, %tmp_437

]]></Node>
<StgValue><ssdm name="xor_ln68_137"/></StgValue>
</operation>

<operation id="837" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.36:9  %xor_ln68_36 = xor i1 %xor_ln68_137, %xor_ln68_136

]]></Node>
<StgValue><ssdm name="xor_ln68_36"/></StgValue>
</operation>

<operation id="838" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.36:10  %shl_ln68_35 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_36, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_35"/></StgValue>
</operation>

<operation id="839" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.36:11  %or_ln68_36 = or i16 %shl_ln68_35, %sext_ln1503_36

]]></Node>
<StgValue><ssdm name="or_ln68_36"/></StgValue>
</operation>

<operation id="840" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.36:12  %icmp_ln94_82 = icmp sgt i32 %zeros_added_2_35, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_82"/></StgValue>
</operation>

<operation id="841" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.36:13  %xor_ln94_59 = xor i1 %tmp_438, true

]]></Node>
<StgValue><ssdm name="xor_ln94_59"/></StgValue>
</operation>

<operation id="842" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.36:14  %or_ln94_36 = or i1 %icmp_ln94_82, %xor_ln94_59

]]></Node>
<StgValue><ssdm name="or_ln94_36"/></StgValue>
</operation>

<operation id="843" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.36:15  %matrix_36_addr = getelementptr [100 x i1]* %matrix_36, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_36_addr"/></StgValue>
</operation>

<operation id="844" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.36:16  br i1 %or_ln94_36, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.36, label %37

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="845" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_36_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="846" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_36 = add nsw i32 %zeros_added_2_35, 1

]]></Node>
<StgValue><ssdm name="add_ln97_36"/></StgValue>
</operation>

<operation id="847" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.37

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="848" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.36:0  store i1 true, i1* %matrix_36_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="849" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.36:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.37

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="850" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.37:0  %zeros_added_2_36 = phi i32 [ %add_ln97_36, %37 ], [ %zeros_added_2_35, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.36 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_36"/></StgValue>
</operation>

<operation id="851" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.37:1  %tmp_439 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_30, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="852" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.37:2  %tmp_440 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_30, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="853" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.37:3  %tmp_441 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_30, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="854" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.37:4  %trunc_ln1503_37 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_36, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_37"/></StgValue>
</operation>

<operation id="855" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.37:5  %sext_ln1503_37 = sext i15 %trunc_ln1503_37 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_37"/></StgValue>
</operation>

<operation id="856" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.37:6  %tmp_442 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_36, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="857" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.37:7  %xor_ln68_138 = xor i1 %tmp_439, %tmp_438

]]></Node>
<StgValue><ssdm name="xor_ln68_138"/></StgValue>
</operation>

<operation id="858" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.37:8  %xor_ln68_139 = xor i1 %tmp_440, %tmp_441

]]></Node>
<StgValue><ssdm name="xor_ln68_139"/></StgValue>
</operation>

<operation id="859" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.37:9  %xor_ln68_37 = xor i1 %xor_ln68_139, %xor_ln68_138

]]></Node>
<StgValue><ssdm name="xor_ln68_37"/></StgValue>
</operation>

<operation id="860" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.37:10  %shl_ln68_36 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_37, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_36"/></StgValue>
</operation>

<operation id="861" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.37:11  %or_ln68_37 = or i16 %shl_ln68_36, %sext_ln1503_37

]]></Node>
<StgValue><ssdm name="or_ln68_37"/></StgValue>
</operation>

<operation id="862" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.37:12  %icmp_ln94_83 = icmp sgt i32 %zeros_added_2_36, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_83"/></StgValue>
</operation>

<operation id="863" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.37:13  %xor_ln94_60 = xor i1 %tmp_442, true

]]></Node>
<StgValue><ssdm name="xor_ln94_60"/></StgValue>
</operation>

<operation id="864" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.37:14  %or_ln94_37 = or i1 %icmp_ln94_83, %xor_ln94_60

]]></Node>
<StgValue><ssdm name="or_ln94_37"/></StgValue>
</operation>

<operation id="865" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.37:15  %matrix_37_addr = getelementptr [100 x i1]* %matrix_37, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_37_addr"/></StgValue>
</operation>

<operation id="866" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.37:16  br i1 %or_ln94_37, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.37, label %38

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="867" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_37_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="868" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_37 = add nsw i32 %zeros_added_2_36, 1

]]></Node>
<StgValue><ssdm name="add_ln97_37"/></StgValue>
</operation>

<operation id="869" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.38

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="870" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.37:0  store i1 true, i1* %matrix_37_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="871" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.37:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.38

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="872" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.38:0  %zeros_added_2_37 = phi i32 [ %add_ln97_37, %38 ], [ %zeros_added_2_36, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.37 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_37"/></StgValue>
</operation>

<operation id="873" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.38:1  %tmp_443 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_31, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="874" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.38:2  %tmp_444 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_31, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_444"/></StgValue>
</operation>

<operation id="875" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.38:3  %tmp_445 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_31, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="876" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.38:4  %trunc_ln1503_38 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_37, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_38"/></StgValue>
</operation>

<operation id="877" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.38:5  %sext_ln1503_38 = sext i15 %trunc_ln1503_38 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_38"/></StgValue>
</operation>

<operation id="878" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.38:6  %tmp_446 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_37, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="879" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.38:7  %xor_ln68_140 = xor i1 %tmp_443, %tmp_442

]]></Node>
<StgValue><ssdm name="xor_ln68_140"/></StgValue>
</operation>

<operation id="880" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.38:8  %xor_ln68_141 = xor i1 %tmp_444, %tmp_445

]]></Node>
<StgValue><ssdm name="xor_ln68_141"/></StgValue>
</operation>

<operation id="881" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.38:9  %xor_ln68_38 = xor i1 %xor_ln68_141, %xor_ln68_140

]]></Node>
<StgValue><ssdm name="xor_ln68_38"/></StgValue>
</operation>

<operation id="882" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.38:10  %shl_ln68_37 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_38, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_37"/></StgValue>
</operation>

<operation id="883" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.38:11  %or_ln68_38 = or i16 %shl_ln68_37, %sext_ln1503_38

]]></Node>
<StgValue><ssdm name="or_ln68_38"/></StgValue>
</operation>

<operation id="884" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.38:12  %icmp_ln94_84 = icmp sgt i32 %zeros_added_2_37, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_84"/></StgValue>
</operation>

<operation id="885" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.38:13  %xor_ln94_61 = xor i1 %tmp_446, true

]]></Node>
<StgValue><ssdm name="xor_ln94_61"/></StgValue>
</operation>

<operation id="886" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.38:14  %or_ln94_38 = or i1 %icmp_ln94_84, %xor_ln94_61

]]></Node>
<StgValue><ssdm name="or_ln94_38"/></StgValue>
</operation>

<operation id="887" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.38:15  %matrix_38_addr = getelementptr [100 x i1]* %matrix_38, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_38_addr"/></StgValue>
</operation>

<operation id="888" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.38:16  br i1 %or_ln94_38, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.38, label %39

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="889" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_38_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="890" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_38 = add nsw i32 %zeros_added_2_37, 1

]]></Node>
<StgValue><ssdm name="add_ln97_38"/></StgValue>
</operation>

<operation id="891" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.39

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="892" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.38:0  store i1 true, i1* %matrix_38_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="893" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.38:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.39

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="894" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.39:0  %zeros_added_2_38 = phi i32 [ %add_ln97_38, %39 ], [ %zeros_added_2_37, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.38 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_38"/></StgValue>
</operation>

<operation id="895" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.39:1  %tmp_447 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_32, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="896" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.39:2  %tmp_448 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_32, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="897" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.39:3  %tmp_449 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_32, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_449"/></StgValue>
</operation>

<operation id="898" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.39:4  %trunc_ln1503_39 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_38, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_39"/></StgValue>
</operation>

<operation id="899" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.39:5  %sext_ln1503_39 = sext i15 %trunc_ln1503_39 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_39"/></StgValue>
</operation>

<operation id="900" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.39:6  %tmp_450 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_38, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>

<operation id="901" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.39:7  %xor_ln68_142 = xor i1 %tmp_447, %tmp_446

]]></Node>
<StgValue><ssdm name="xor_ln68_142"/></StgValue>
</operation>

<operation id="902" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.39:8  %xor_ln68_143 = xor i1 %tmp_448, %tmp_449

]]></Node>
<StgValue><ssdm name="xor_ln68_143"/></StgValue>
</operation>

<operation id="903" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.39:9  %xor_ln68_39 = xor i1 %xor_ln68_143, %xor_ln68_142

]]></Node>
<StgValue><ssdm name="xor_ln68_39"/></StgValue>
</operation>

<operation id="904" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.39:10  %shl_ln68_38 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_39, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_38"/></StgValue>
</operation>

<operation id="905" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.39:11  %or_ln68_39 = or i16 %shl_ln68_38, %sext_ln1503_39

]]></Node>
<StgValue><ssdm name="or_ln68_39"/></StgValue>
</operation>

<operation id="906" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.39:12  %icmp_ln94_85 = icmp sgt i32 %zeros_added_2_38, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_85"/></StgValue>
</operation>

<operation id="907" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.39:13  %xor_ln94_62 = xor i1 %tmp_450, true

]]></Node>
<StgValue><ssdm name="xor_ln94_62"/></StgValue>
</operation>

<operation id="908" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.39:14  %or_ln94_39 = or i1 %icmp_ln94_85, %xor_ln94_62

]]></Node>
<StgValue><ssdm name="or_ln94_39"/></StgValue>
</operation>

<operation id="909" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.39:15  %matrix_39_addr = getelementptr [100 x i1]* %matrix_39, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_39_addr"/></StgValue>
</operation>

<operation id="910" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.39:16  br i1 %or_ln94_39, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.39, label %40

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="911" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_39_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="912" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_39 = add nsw i32 %zeros_added_2_38, 1

]]></Node>
<StgValue><ssdm name="add_ln97_39"/></StgValue>
</operation>

<operation id="913" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.40

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="914" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.39:0  store i1 true, i1* %matrix_39_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="915" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.39:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.40

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="916" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.40:0  %zeros_added_2_39 = phi i32 [ %add_ln97_39, %40 ], [ %zeros_added_2_38, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.39 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_39"/></StgValue>
</operation>

<operation id="917" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.40:1  %tmp_451 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_33, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="918" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.40:2  %tmp_452 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_33, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="919" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.40:3  %tmp_453 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_33, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>

<operation id="920" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.40:4  %trunc_ln1503_40 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_39, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_40"/></StgValue>
</operation>

<operation id="921" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.40:5  %sext_ln1503_40 = sext i15 %trunc_ln1503_40 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_40"/></StgValue>
</operation>

<operation id="922" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.40:6  %tmp_454 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_39, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>

<operation id="923" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.40:7  %xor_ln68_144 = xor i1 %tmp_451, %tmp_450

]]></Node>
<StgValue><ssdm name="xor_ln68_144"/></StgValue>
</operation>

<operation id="924" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.40:8  %xor_ln68_145 = xor i1 %tmp_452, %tmp_453

]]></Node>
<StgValue><ssdm name="xor_ln68_145"/></StgValue>
</operation>

<operation id="925" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.40:9  %xor_ln68_40 = xor i1 %xor_ln68_145, %xor_ln68_144

]]></Node>
<StgValue><ssdm name="xor_ln68_40"/></StgValue>
</operation>

<operation id="926" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.40:10  %shl_ln68_39 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_40, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_39"/></StgValue>
</operation>

<operation id="927" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.40:11  %or_ln68_40 = or i16 %shl_ln68_39, %sext_ln1503_40

]]></Node>
<StgValue><ssdm name="or_ln68_40"/></StgValue>
</operation>

<operation id="928" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.40:12  %icmp_ln94_86 = icmp sgt i32 %zeros_added_2_39, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_86"/></StgValue>
</operation>

<operation id="929" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.40:13  %xor_ln94_63 = xor i1 %tmp_454, true

]]></Node>
<StgValue><ssdm name="xor_ln94_63"/></StgValue>
</operation>

<operation id="930" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.40:14  %or_ln94_40 = or i1 %icmp_ln94_86, %xor_ln94_63

]]></Node>
<StgValue><ssdm name="or_ln94_40"/></StgValue>
</operation>

<operation id="931" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.40:15  %matrix_40_addr = getelementptr [100 x i1]* %matrix_40, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_40_addr"/></StgValue>
</operation>

<operation id="932" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.40:16  br i1 %or_ln94_40, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.40, label %41

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="933" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_40_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="934" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_40 = add nsw i32 %zeros_added_2_39, 1

]]></Node>
<StgValue><ssdm name="add_ln97_40"/></StgValue>
</operation>

<operation id="935" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.41

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="936" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.40:0  store i1 true, i1* %matrix_40_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="937" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.40:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.41

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="938" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.41:0  %zeros_added_2_40 = phi i32 [ %add_ln97_40, %41 ], [ %zeros_added_2_39, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.40 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_40"/></StgValue>
</operation>

<operation id="939" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.41:1  %tmp_455 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_34, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="940" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.41:2  %tmp_456 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_34, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_456"/></StgValue>
</operation>

<operation id="941" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.41:3  %tmp_457 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_34, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_457"/></StgValue>
</operation>

<operation id="942" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.41:4  %trunc_ln1503_41 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_40, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_41"/></StgValue>
</operation>

<operation id="943" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.41:5  %sext_ln1503_41 = sext i15 %trunc_ln1503_41 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_41"/></StgValue>
</operation>

<operation id="944" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.41:6  %tmp_458 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_40, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_458"/></StgValue>
</operation>

<operation id="945" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.41:7  %xor_ln68_146 = xor i1 %tmp_455, %tmp_454

]]></Node>
<StgValue><ssdm name="xor_ln68_146"/></StgValue>
</operation>

<operation id="946" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.41:8  %xor_ln68_147 = xor i1 %tmp_456, %tmp_457

]]></Node>
<StgValue><ssdm name="xor_ln68_147"/></StgValue>
</operation>

<operation id="947" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.41:9  %xor_ln68_41 = xor i1 %xor_ln68_147, %xor_ln68_146

]]></Node>
<StgValue><ssdm name="xor_ln68_41"/></StgValue>
</operation>

<operation id="948" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.41:10  %shl_ln68_40 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_41, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_40"/></StgValue>
</operation>

<operation id="949" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.41:11  %or_ln68_41 = or i16 %shl_ln68_40, %sext_ln1503_41

]]></Node>
<StgValue><ssdm name="or_ln68_41"/></StgValue>
</operation>

<operation id="950" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.41:12  %icmp_ln94_87 = icmp sgt i32 %zeros_added_2_40, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_87"/></StgValue>
</operation>

<operation id="951" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.41:13  %xor_ln94_64 = xor i1 %tmp_458, true

]]></Node>
<StgValue><ssdm name="xor_ln94_64"/></StgValue>
</operation>

<operation id="952" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.41:14  %or_ln94_41 = or i1 %icmp_ln94_87, %xor_ln94_64

]]></Node>
<StgValue><ssdm name="or_ln94_41"/></StgValue>
</operation>

<operation id="953" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.41:15  %matrix_41_addr = getelementptr [100 x i1]* %matrix_41, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_41_addr"/></StgValue>
</operation>

<operation id="954" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.41:16  br i1 %or_ln94_41, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.41, label %42

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="955" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_41_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="956" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_41 = add nsw i32 %zeros_added_2_40, 1

]]></Node>
<StgValue><ssdm name="add_ln97_41"/></StgValue>
</operation>

<operation id="957" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.42

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="958" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.41:0  store i1 true, i1* %matrix_41_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="959" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.41:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.42

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="960" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.42:0  %zeros_added_2_41 = phi i32 [ %add_ln97_41, %42 ], [ %zeros_added_2_40, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.41 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_41"/></StgValue>
</operation>

<operation id="961" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.42:1  %tmp_459 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_35, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>

<operation id="962" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.42:2  %tmp_460 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_35, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_460"/></StgValue>
</operation>

<operation id="963" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.42:3  %tmp_461 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_35, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_461"/></StgValue>
</operation>

<operation id="964" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.42:4  %trunc_ln1503_42 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_41, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_42"/></StgValue>
</operation>

<operation id="965" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.42:5  %sext_ln1503_42 = sext i15 %trunc_ln1503_42 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_42"/></StgValue>
</operation>

<operation id="966" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.42:6  %tmp_462 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_41, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_462"/></StgValue>
</operation>

<operation id="967" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.42:7  %xor_ln68_148 = xor i1 %tmp_459, %tmp_458

]]></Node>
<StgValue><ssdm name="xor_ln68_148"/></StgValue>
</operation>

<operation id="968" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.42:8  %xor_ln68_149 = xor i1 %tmp_460, %tmp_461

]]></Node>
<StgValue><ssdm name="xor_ln68_149"/></StgValue>
</operation>

<operation id="969" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.42:9  %xor_ln68_42 = xor i1 %xor_ln68_149, %xor_ln68_148

]]></Node>
<StgValue><ssdm name="xor_ln68_42"/></StgValue>
</operation>

<operation id="970" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.42:10  %shl_ln68_41 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_42, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_41"/></StgValue>
</operation>

<operation id="971" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.42:11  %or_ln68_42 = or i16 %shl_ln68_41, %sext_ln1503_42

]]></Node>
<StgValue><ssdm name="or_ln68_42"/></StgValue>
</operation>

<operation id="972" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.42:12  %icmp_ln94_88 = icmp sgt i32 %zeros_added_2_41, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_88"/></StgValue>
</operation>

<operation id="973" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.42:13  %xor_ln94_65 = xor i1 %tmp_462, true

]]></Node>
<StgValue><ssdm name="xor_ln94_65"/></StgValue>
</operation>

<operation id="974" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.42:14  %or_ln94_42 = or i1 %icmp_ln94_88, %xor_ln94_65

]]></Node>
<StgValue><ssdm name="or_ln94_42"/></StgValue>
</operation>

<operation id="975" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.42:15  %matrix_42_addr = getelementptr [100 x i1]* %matrix_42, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_42_addr"/></StgValue>
</operation>

<operation id="976" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.42:16  br i1 %or_ln94_42, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.42, label %43

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="977" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_42_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="978" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_42 = add nsw i32 %zeros_added_2_41, 1

]]></Node>
<StgValue><ssdm name="add_ln97_42"/></StgValue>
</operation>

<operation id="979" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.43

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="980" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.42:0  store i1 true, i1* %matrix_42_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="981" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.42:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.43

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="982" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.43:0  %zeros_added_2_42 = phi i32 [ %add_ln97_42, %43 ], [ %zeros_added_2_41, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.42 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_42"/></StgValue>
</operation>

<operation id="983" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.43:1  %tmp_463 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_36, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_463"/></StgValue>
</operation>

<operation id="984" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.43:2  %tmp_464 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_36, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_464"/></StgValue>
</operation>

<operation id="985" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.43:3  %tmp_465 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_36, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_465"/></StgValue>
</operation>

<operation id="986" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.43:4  %trunc_ln1503_43 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_42, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_43"/></StgValue>
</operation>

<operation id="987" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.43:5  %sext_ln1503_43 = sext i15 %trunc_ln1503_43 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_43"/></StgValue>
</operation>

<operation id="988" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.43:6  %tmp_466 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_42, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_466"/></StgValue>
</operation>

<operation id="989" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.43:7  %xor_ln68_150 = xor i1 %tmp_463, %tmp_462

]]></Node>
<StgValue><ssdm name="xor_ln68_150"/></StgValue>
</operation>

<operation id="990" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.43:8  %xor_ln68_151 = xor i1 %tmp_464, %tmp_465

]]></Node>
<StgValue><ssdm name="xor_ln68_151"/></StgValue>
</operation>

<operation id="991" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.43:9  %xor_ln68_43 = xor i1 %xor_ln68_151, %xor_ln68_150

]]></Node>
<StgValue><ssdm name="xor_ln68_43"/></StgValue>
</operation>

<operation id="992" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.43:10  %shl_ln68_42 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_43, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_42"/></StgValue>
</operation>

<operation id="993" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.43:11  %or_ln68_43 = or i16 %shl_ln68_42, %sext_ln1503_43

]]></Node>
<StgValue><ssdm name="or_ln68_43"/></StgValue>
</operation>

<operation id="994" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.43:12  %icmp_ln94_89 = icmp sgt i32 %zeros_added_2_42, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_89"/></StgValue>
</operation>

<operation id="995" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.43:13  %xor_ln94_66 = xor i1 %tmp_466, true

]]></Node>
<StgValue><ssdm name="xor_ln94_66"/></StgValue>
</operation>

<operation id="996" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.43:14  %or_ln94_43 = or i1 %icmp_ln94_89, %xor_ln94_66

]]></Node>
<StgValue><ssdm name="or_ln94_43"/></StgValue>
</operation>

<operation id="997" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.43:15  %matrix_43_addr = getelementptr [100 x i1]* %matrix_43, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_43_addr"/></StgValue>
</operation>

<operation id="998" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.43:16  br i1 %or_ln94_43, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.43, label %44

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="999" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_43_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="1000" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_43 = add nsw i32 %zeros_added_2_42, 1

]]></Node>
<StgValue><ssdm name="add_ln97_43"/></StgValue>
</operation>

<operation id="1001" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.44

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="1002" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.43:0  store i1 true, i1* %matrix_43_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="1003" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.43:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.44

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1004" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.44:0  %zeros_added_2_43 = phi i32 [ %add_ln97_43, %44 ], [ %zeros_added_2_42, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.43 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_43"/></StgValue>
</operation>

<operation id="1005" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.44:1  %tmp_467 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_37, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="1006" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.44:2  %tmp_468 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_37, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_468"/></StgValue>
</operation>

<operation id="1007" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.44:3  %tmp_469 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_37, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>

<operation id="1008" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.44:4  %trunc_ln1503_44 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_43, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_44"/></StgValue>
</operation>

<operation id="1009" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.44:5  %sext_ln1503_44 = sext i15 %trunc_ln1503_44 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_44"/></StgValue>
</operation>

<operation id="1010" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.44:6  %tmp_470 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_43, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_470"/></StgValue>
</operation>

<operation id="1011" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.44:7  %xor_ln68_152 = xor i1 %tmp_467, %tmp_466

]]></Node>
<StgValue><ssdm name="xor_ln68_152"/></StgValue>
</operation>

<operation id="1012" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.44:8  %xor_ln68_153 = xor i1 %tmp_468, %tmp_469

]]></Node>
<StgValue><ssdm name="xor_ln68_153"/></StgValue>
</operation>

<operation id="1013" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.44:9  %xor_ln68_44 = xor i1 %xor_ln68_153, %xor_ln68_152

]]></Node>
<StgValue><ssdm name="xor_ln68_44"/></StgValue>
</operation>

<operation id="1014" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.44:10  %shl_ln68_43 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_44, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_43"/></StgValue>
</operation>

<operation id="1015" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.44:11  %or_ln68_44 = or i16 %shl_ln68_43, %sext_ln1503_44

]]></Node>
<StgValue><ssdm name="or_ln68_44"/></StgValue>
</operation>

<operation id="1016" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.44:12  %icmp_ln94_90 = icmp sgt i32 %zeros_added_2_43, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_90"/></StgValue>
</operation>

<operation id="1017" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.44:13  %xor_ln94_67 = xor i1 %tmp_470, true

]]></Node>
<StgValue><ssdm name="xor_ln94_67"/></StgValue>
</operation>

<operation id="1018" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.44:14  %or_ln94_44 = or i1 %icmp_ln94_90, %xor_ln94_67

]]></Node>
<StgValue><ssdm name="or_ln94_44"/></StgValue>
</operation>

<operation id="1019" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.44:15  %matrix_44_addr = getelementptr [100 x i1]* %matrix_44, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_44_addr"/></StgValue>
</operation>

<operation id="1020" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.44:16  br i1 %or_ln94_44, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.44, label %45

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="1021" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_44_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="1022" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_44 = add nsw i32 %zeros_added_2_43, 1

]]></Node>
<StgValue><ssdm name="add_ln97_44"/></StgValue>
</operation>

<operation id="1023" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.45

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="1024" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.44:0  store i1 true, i1* %matrix_44_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="1025" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.44:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.45

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1026" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.45:0  %zeros_added_2_44 = phi i32 [ %add_ln97_44, %45 ], [ %zeros_added_2_43, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.44 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_44"/></StgValue>
</operation>

<operation id="1027" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.45:1  %tmp_471 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_38, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_471"/></StgValue>
</operation>

<operation id="1028" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.45:2  %tmp_472 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_38, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_472"/></StgValue>
</operation>

<operation id="1029" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.45:3  %tmp_473 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_38, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_473"/></StgValue>
</operation>

<operation id="1030" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.45:4  %trunc_ln1503_s = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_44, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_s"/></StgValue>
</operation>

<operation id="1031" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.45:5  %sext_ln1503_45 = sext i15 %trunc_ln1503_s to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_45"/></StgValue>
</operation>

<operation id="1032" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.45:6  %tmp_474 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_44, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_474"/></StgValue>
</operation>

<operation id="1033" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.45:7  %xor_ln68_154 = xor i1 %tmp_471, %tmp_470

]]></Node>
<StgValue><ssdm name="xor_ln68_154"/></StgValue>
</operation>

<operation id="1034" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.45:8  %xor_ln68_155 = xor i1 %tmp_472, %tmp_473

]]></Node>
<StgValue><ssdm name="xor_ln68_155"/></StgValue>
</operation>

<operation id="1035" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.45:9  %xor_ln68_45 = xor i1 %xor_ln68_155, %xor_ln68_154

]]></Node>
<StgValue><ssdm name="xor_ln68_45"/></StgValue>
</operation>

<operation id="1036" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.45:10  %shl_ln68_44 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_45, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_44"/></StgValue>
</operation>

<operation id="1037" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.45:11  %or_ln68_45 = or i16 %shl_ln68_44, %sext_ln1503_45

]]></Node>
<StgValue><ssdm name="or_ln68_45"/></StgValue>
</operation>

<operation id="1038" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.45:12  %icmp_ln94_91 = icmp sgt i32 %zeros_added_2_44, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_91"/></StgValue>
</operation>

<operation id="1039" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.45:13  %xor_ln94_68 = xor i1 %tmp_474, true

]]></Node>
<StgValue><ssdm name="xor_ln94_68"/></StgValue>
</operation>

<operation id="1040" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.45:14  %or_ln94_45 = or i1 %icmp_ln94_91, %xor_ln94_68

]]></Node>
<StgValue><ssdm name="or_ln94_45"/></StgValue>
</operation>

<operation id="1041" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.45:15  %matrix_45_addr = getelementptr [100 x i1]* %matrix_45, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_45_addr"/></StgValue>
</operation>

<operation id="1042" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.45:16  br i1 %or_ln94_45, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.45, label %46

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="1043" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_45_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="1044" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_45 = add nsw i32 %zeros_added_2_44, 1

]]></Node>
<StgValue><ssdm name="add_ln97_45"/></StgValue>
</operation>

<operation id="1045" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.46

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="1046" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.45:0  store i1 true, i1* %matrix_45_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="1047" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.45:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.46

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1048" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.46:0  %zeros_added_2_45 = phi i32 [ %add_ln97_45, %46 ], [ %zeros_added_2_44, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.45 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_45"/></StgValue>
</operation>

<operation id="1049" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.46:1  %tmp_475 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_39, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_475"/></StgValue>
</operation>

<operation id="1050" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.46:2  %tmp_476 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_39, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_476"/></StgValue>
</operation>

<operation id="1051" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.46:3  %tmp_477 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_39, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_477"/></StgValue>
</operation>

<operation id="1052" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.46:4  %trunc_ln1503_45 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_45, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_45"/></StgValue>
</operation>

<operation id="1053" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.46:5  %sext_ln1503_46 = sext i15 %trunc_ln1503_45 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_46"/></StgValue>
</operation>

<operation id="1054" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.46:6  %tmp_478 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_45, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_478"/></StgValue>
</operation>

<operation id="1055" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.46:7  %xor_ln68_156 = xor i1 %tmp_475, %tmp_474

]]></Node>
<StgValue><ssdm name="xor_ln68_156"/></StgValue>
</operation>

<operation id="1056" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.46:8  %xor_ln68_157 = xor i1 %tmp_476, %tmp_477

]]></Node>
<StgValue><ssdm name="xor_ln68_157"/></StgValue>
</operation>

<operation id="1057" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.46:9  %xor_ln68_46 = xor i1 %xor_ln68_157, %xor_ln68_156

]]></Node>
<StgValue><ssdm name="xor_ln68_46"/></StgValue>
</operation>

<operation id="1058" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.46:10  %shl_ln68_45 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_46, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_45"/></StgValue>
</operation>

<operation id="1059" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.46:11  %or_ln68_46 = or i16 %shl_ln68_45, %sext_ln1503_46

]]></Node>
<StgValue><ssdm name="or_ln68_46"/></StgValue>
</operation>

<operation id="1060" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.46:12  %icmp_ln94_92 = icmp sgt i32 %zeros_added_2_45, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_92"/></StgValue>
</operation>

<operation id="1061" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.46:13  %xor_ln94_69 = xor i1 %tmp_478, true

]]></Node>
<StgValue><ssdm name="xor_ln94_69"/></StgValue>
</operation>

<operation id="1062" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.46:14  %or_ln94_46 = or i1 %icmp_ln94_92, %xor_ln94_69

]]></Node>
<StgValue><ssdm name="or_ln94_46"/></StgValue>
</operation>

<operation id="1063" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.46:15  %matrix_46_addr = getelementptr [100 x i1]* %matrix_46, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_46_addr"/></StgValue>
</operation>

<operation id="1064" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.46:16  br i1 %or_ln94_46, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.46, label %47

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="1065" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_46_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="1066" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_46 = add nsw i32 %zeros_added_2_45, 1

]]></Node>
<StgValue><ssdm name="add_ln97_46"/></StgValue>
</operation>

<operation id="1067" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.47

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="1068" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.46:0  store i1 true, i1* %matrix_46_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="1069" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.46:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.47

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1070" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.47:0  %zeros_added_2_46 = phi i32 [ %add_ln97_46, %47 ], [ %zeros_added_2_45, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.46 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_46"/></StgValue>
</operation>

<operation id="1071" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.47:1  %tmp_479 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_40, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_479"/></StgValue>
</operation>

<operation id="1072" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.47:2  %tmp_480 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_40, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_480"/></StgValue>
</operation>

<operation id="1073" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.47:3  %tmp_481 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_40, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_481"/></StgValue>
</operation>

<operation id="1074" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.47:4  %trunc_ln1503_46 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_46, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_46"/></StgValue>
</operation>

<operation id="1075" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.47:5  %sext_ln1503_47 = sext i15 %trunc_ln1503_46 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_47"/></StgValue>
</operation>

<operation id="1076" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.47:6  %tmp_482 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_46, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_482"/></StgValue>
</operation>

<operation id="1077" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.47:7  %xor_ln68_158 = xor i1 %tmp_479, %tmp_478

]]></Node>
<StgValue><ssdm name="xor_ln68_158"/></StgValue>
</operation>

<operation id="1078" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.47:8  %xor_ln68_159 = xor i1 %tmp_480, %tmp_481

]]></Node>
<StgValue><ssdm name="xor_ln68_159"/></StgValue>
</operation>

<operation id="1079" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.47:9  %xor_ln68_47 = xor i1 %xor_ln68_159, %xor_ln68_158

]]></Node>
<StgValue><ssdm name="xor_ln68_47"/></StgValue>
</operation>

<operation id="1080" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.47:10  %shl_ln68_46 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_47, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_46"/></StgValue>
</operation>

<operation id="1081" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.47:11  %or_ln68_47 = or i16 %shl_ln68_46, %sext_ln1503_47

]]></Node>
<StgValue><ssdm name="or_ln68_47"/></StgValue>
</operation>

<operation id="1082" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.47:12  %icmp_ln94_93 = icmp sgt i32 %zeros_added_2_46, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_93"/></StgValue>
</operation>

<operation id="1083" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.47:13  %xor_ln94_70 = xor i1 %tmp_482, true

]]></Node>
<StgValue><ssdm name="xor_ln94_70"/></StgValue>
</operation>

<operation id="1084" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.47:14  %or_ln94_47 = or i1 %icmp_ln94_93, %xor_ln94_70

]]></Node>
<StgValue><ssdm name="or_ln94_47"/></StgValue>
</operation>

<operation id="1085" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.47:15  %matrix_47_addr = getelementptr [100 x i1]* %matrix_47, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_47_addr"/></StgValue>
</operation>

<operation id="1086" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.47:16  br i1 %or_ln94_47, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.47, label %48

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="1087" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_47_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="1088" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_47 = add nsw i32 %zeros_added_2_46, 1

]]></Node>
<StgValue><ssdm name="add_ln97_47"/></StgValue>
</operation>

<operation id="1089" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.48

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="1090" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.47:0  store i1 true, i1* %matrix_47_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="1091" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.47:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.48

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1092" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.48:0  %zeros_added_2_47 = phi i32 [ %add_ln97_47, %48 ], [ %zeros_added_2_46, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.47 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_47"/></StgValue>
</operation>

<operation id="1093" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.48:1  %tmp_483 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_41, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_483"/></StgValue>
</operation>

<operation id="1094" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.48:2  %tmp_484 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_41, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_484"/></StgValue>
</operation>

<operation id="1095" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.48:3  %tmp_485 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_41, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_485"/></StgValue>
</operation>

<operation id="1096" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.48:4  %trunc_ln1503_47 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_47, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_47"/></StgValue>
</operation>

<operation id="1097" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.48:5  %sext_ln1503_48 = sext i15 %trunc_ln1503_47 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_48"/></StgValue>
</operation>

<operation id="1098" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.48:6  %tmp_486 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_47, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_486"/></StgValue>
</operation>

<operation id="1099" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.48:7  %xor_ln68_160 = xor i1 %tmp_483, %tmp_482

]]></Node>
<StgValue><ssdm name="xor_ln68_160"/></StgValue>
</operation>

<operation id="1100" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.48:8  %xor_ln68_161 = xor i1 %tmp_484, %tmp_485

]]></Node>
<StgValue><ssdm name="xor_ln68_161"/></StgValue>
</operation>

<operation id="1101" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.48:9  %xor_ln68_48 = xor i1 %xor_ln68_161, %xor_ln68_160

]]></Node>
<StgValue><ssdm name="xor_ln68_48"/></StgValue>
</operation>

<operation id="1102" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.48:10  %shl_ln68_47 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_48, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_47"/></StgValue>
</operation>

<operation id="1103" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.48:11  %or_ln68_48 = or i16 %shl_ln68_47, %sext_ln1503_48

]]></Node>
<StgValue><ssdm name="or_ln68_48"/></StgValue>
</operation>

<operation id="1104" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.48:12  %icmp_ln94_94 = icmp sgt i32 %zeros_added_2_47, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_94"/></StgValue>
</operation>

<operation id="1105" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.48:13  %xor_ln94_71 = xor i1 %tmp_486, true

]]></Node>
<StgValue><ssdm name="xor_ln94_71"/></StgValue>
</operation>

<operation id="1106" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.48:14  %or_ln94_48 = or i1 %icmp_ln94_94, %xor_ln94_71

]]></Node>
<StgValue><ssdm name="or_ln94_48"/></StgValue>
</operation>

<operation id="1107" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.48:15  %matrix_48_addr = getelementptr [100 x i1]* %matrix_48, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_48_addr"/></StgValue>
</operation>

<operation id="1108" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.48:16  br i1 %or_ln94_48, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.48, label %49

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="1109" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_48_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="1110" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_48 = add nsw i32 %zeros_added_2_47, 1

]]></Node>
<StgValue><ssdm name="add_ln97_48"/></StgValue>
</operation>

<operation id="1111" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.49

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="1112" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.48:0  store i1 true, i1* %matrix_48_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="1113" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.48:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.49

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1114" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.49:0  %zeros_added_2_48 = phi i32 [ %add_ln97_48, %49 ], [ %zeros_added_2_47, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.48 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_48"/></StgValue>
</operation>

<operation id="1115" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.49:1  %tmp_487 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_42, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_487"/></StgValue>
</operation>

<operation id="1116" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.49:2  %tmp_488 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_42, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_488"/></StgValue>
</operation>

<operation id="1117" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.49:3  %tmp_489 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_42, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_489"/></StgValue>
</operation>

<operation id="1118" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.49:4  %trunc_ln1503_48 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_48, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_48"/></StgValue>
</operation>

<operation id="1119" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.49:5  %sext_ln1503_49 = sext i15 %trunc_ln1503_48 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_49"/></StgValue>
</operation>

<operation id="1120" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.49:6  %tmp_490 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_48, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_490"/></StgValue>
</operation>

<operation id="1121" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.49:7  %xor_ln68_162 = xor i1 %tmp_487, %tmp_486

]]></Node>
<StgValue><ssdm name="xor_ln68_162"/></StgValue>
</operation>

<operation id="1122" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.49:8  %xor_ln68_163 = xor i1 %tmp_488, %tmp_489

]]></Node>
<StgValue><ssdm name="xor_ln68_163"/></StgValue>
</operation>

<operation id="1123" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.49:9  %xor_ln68_49 = xor i1 %xor_ln68_163, %xor_ln68_162

]]></Node>
<StgValue><ssdm name="xor_ln68_49"/></StgValue>
</operation>

<operation id="1124" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.49:10  %shl_ln68_48 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_49, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_48"/></StgValue>
</operation>

<operation id="1125" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.49:11  %or_ln68_49 = or i16 %shl_ln68_48, %sext_ln1503_49

]]></Node>
<StgValue><ssdm name="or_ln68_49"/></StgValue>
</operation>

<operation id="1126" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.49:12  %icmp_ln94_95 = icmp sgt i32 %zeros_added_2_48, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_95"/></StgValue>
</operation>

<operation id="1127" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.49:13  %xor_ln94_72 = xor i1 %tmp_490, true

]]></Node>
<StgValue><ssdm name="xor_ln94_72"/></StgValue>
</operation>

<operation id="1128" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.49:14  %or_ln94_49 = or i1 %icmp_ln94_95, %xor_ln94_72

]]></Node>
<StgValue><ssdm name="or_ln94_49"/></StgValue>
</operation>

<operation id="1129" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.49:15  %matrix_49_addr = getelementptr [100 x i1]* %matrix_49, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_49_addr"/></StgValue>
</operation>

<operation id="1130" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.49:16  br i1 %or_ln94_49, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.49, label %50

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="1131" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_49_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="1132" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_49 = add nsw i32 %zeros_added_2_48, 1

]]></Node>
<StgValue><ssdm name="add_ln97_49"/></StgValue>
</operation>

<operation id="1133" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.50

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="1134" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.49:0  store i1 true, i1* %matrix_49_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="1135" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.49:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.50

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1136" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.50:0  %zeros_added_2_49 = phi i32 [ %add_ln97_49, %50 ], [ %zeros_added_2_48, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.49 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_49"/></StgValue>
</operation>

<operation id="1137" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.50:1  %tmp_491 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_43, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_491"/></StgValue>
</operation>

<operation id="1138" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.50:2  %tmp_492 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_43, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_492"/></StgValue>
</operation>

<operation id="1139" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.50:3  %tmp_493 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_43, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_493"/></StgValue>
</operation>

<operation id="1140" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.50:4  %trunc_ln1503_49 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_49, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_49"/></StgValue>
</operation>

<operation id="1141" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.50:5  %sext_ln1503_50 = sext i15 %trunc_ln1503_49 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_50"/></StgValue>
</operation>

<operation id="1142" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.50:6  %tmp_494 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_49, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_494"/></StgValue>
</operation>

<operation id="1143" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.50:7  %xor_ln68_164 = xor i1 %tmp_491, %tmp_490

]]></Node>
<StgValue><ssdm name="xor_ln68_164"/></StgValue>
</operation>

<operation id="1144" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.50:8  %xor_ln68_165 = xor i1 %tmp_492, %tmp_493

]]></Node>
<StgValue><ssdm name="xor_ln68_165"/></StgValue>
</operation>

<operation id="1145" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.50:9  %xor_ln68_50 = xor i1 %xor_ln68_165, %xor_ln68_164

]]></Node>
<StgValue><ssdm name="xor_ln68_50"/></StgValue>
</operation>

<operation id="1146" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.50:10  %shl_ln68_49 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_50, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_49"/></StgValue>
</operation>

<operation id="1147" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.50:11  %or_ln68_50 = or i16 %shl_ln68_49, %sext_ln1503_50

]]></Node>
<StgValue><ssdm name="or_ln68_50"/></StgValue>
</operation>

<operation id="1148" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.50:12  %icmp_ln94_96 = icmp sgt i32 %zeros_added_2_49, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_96"/></StgValue>
</operation>

<operation id="1149" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.50:13  %xor_ln94_73 = xor i1 %tmp_494, true

]]></Node>
<StgValue><ssdm name="xor_ln94_73"/></StgValue>
</operation>

<operation id="1150" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.50:14  %or_ln94_50 = or i1 %icmp_ln94_96, %xor_ln94_73

]]></Node>
<StgValue><ssdm name="or_ln94_50"/></StgValue>
</operation>

<operation id="1151" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.50:15  %matrix_50_addr = getelementptr [100 x i1]* %matrix_50, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_50_addr"/></StgValue>
</operation>

<operation id="1152" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.50:16  br i1 %or_ln94_50, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.50, label %51

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="1153" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_50_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="1154" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_50 = add nsw i32 %zeros_added_2_49, 1

]]></Node>
<StgValue><ssdm name="add_ln97_50"/></StgValue>
</operation>

<operation id="1155" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.51

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="1156" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.50:0  store i1 true, i1* %matrix_50_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="1157" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.50:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.51

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1158" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.51:0  %zeros_added_2_50 = phi i32 [ %add_ln97_50, %51 ], [ %zeros_added_2_49, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.50 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_50"/></StgValue>
</operation>

<operation id="1159" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.51:1  %tmp_495 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_44, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_495"/></StgValue>
</operation>

<operation id="1160" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.51:2  %tmp_496 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_44, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_496"/></StgValue>
</operation>

<operation id="1161" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.51:3  %tmp_497 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_44, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_497"/></StgValue>
</operation>

<operation id="1162" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.51:4  %trunc_ln1503_50 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_50, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_50"/></StgValue>
</operation>

<operation id="1163" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.51:5  %sext_ln1503_51 = sext i15 %trunc_ln1503_50 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_51"/></StgValue>
</operation>

<operation id="1164" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.51:6  %tmp_498 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_50, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_498"/></StgValue>
</operation>

<operation id="1165" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.51:7  %xor_ln68_166 = xor i1 %tmp_495, %tmp_494

]]></Node>
<StgValue><ssdm name="xor_ln68_166"/></StgValue>
</operation>

<operation id="1166" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.51:8  %xor_ln68_167 = xor i1 %tmp_496, %tmp_497

]]></Node>
<StgValue><ssdm name="xor_ln68_167"/></StgValue>
</operation>

<operation id="1167" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.51:9  %xor_ln68_51 = xor i1 %xor_ln68_167, %xor_ln68_166

]]></Node>
<StgValue><ssdm name="xor_ln68_51"/></StgValue>
</operation>

<operation id="1168" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.51:10  %shl_ln68_50 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_51, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_50"/></StgValue>
</operation>

<operation id="1169" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.51:11  %or_ln68_51 = or i16 %shl_ln68_50, %sext_ln1503_51

]]></Node>
<StgValue><ssdm name="or_ln68_51"/></StgValue>
</operation>

<operation id="1170" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.51:12  %icmp_ln94_97 = icmp sgt i32 %zeros_added_2_50, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_97"/></StgValue>
</operation>

<operation id="1171" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.51:13  %xor_ln94_74 = xor i1 %tmp_498, true

]]></Node>
<StgValue><ssdm name="xor_ln94_74"/></StgValue>
</operation>

<operation id="1172" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.51:14  %or_ln94_51 = or i1 %icmp_ln94_97, %xor_ln94_74

]]></Node>
<StgValue><ssdm name="or_ln94_51"/></StgValue>
</operation>

<operation id="1173" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.51:15  %matrix_51_addr = getelementptr [100 x i1]* %matrix_51, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_51_addr"/></StgValue>
</operation>

<operation id="1174" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.51:16  br i1 %or_ln94_51, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.51, label %52

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="1175" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_51_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="1176" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_51 = add nsw i32 %zeros_added_2_50, 1

]]></Node>
<StgValue><ssdm name="add_ln97_51"/></StgValue>
</operation>

<operation id="1177" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.52

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="1178" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.51:0  store i1 true, i1* %matrix_51_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="1179" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.51:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.52

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1180" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.52:0  %zeros_added_2_51 = phi i32 [ %add_ln97_51, %52 ], [ %zeros_added_2_50, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.51 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_51"/></StgValue>
</operation>

<operation id="1181" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.52:1  %tmp_499 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_45, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_499"/></StgValue>
</operation>

<operation id="1182" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.52:2  %tmp_500 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_45, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_500"/></StgValue>
</operation>

<operation id="1183" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.52:3  %tmp_501 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_45, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_501"/></StgValue>
</operation>

<operation id="1184" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.52:4  %trunc_ln1503_51 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_51, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_51"/></StgValue>
</operation>

<operation id="1185" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.52:5  %sext_ln1503_52 = sext i15 %trunc_ln1503_51 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_52"/></StgValue>
</operation>

<operation id="1186" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.52:6  %tmp_502 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_51, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_502"/></StgValue>
</operation>

<operation id="1187" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.52:7  %xor_ln68_168 = xor i1 %tmp_499, %tmp_498

]]></Node>
<StgValue><ssdm name="xor_ln68_168"/></StgValue>
</operation>

<operation id="1188" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.52:8  %xor_ln68_169 = xor i1 %tmp_500, %tmp_501

]]></Node>
<StgValue><ssdm name="xor_ln68_169"/></StgValue>
</operation>

<operation id="1189" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.52:9  %xor_ln68_52 = xor i1 %xor_ln68_169, %xor_ln68_168

]]></Node>
<StgValue><ssdm name="xor_ln68_52"/></StgValue>
</operation>

<operation id="1190" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.52:10  %shl_ln68_51 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_52, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_51"/></StgValue>
</operation>

<operation id="1191" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.52:11  %or_ln68_52 = or i16 %shl_ln68_51, %sext_ln1503_52

]]></Node>
<StgValue><ssdm name="or_ln68_52"/></StgValue>
</operation>

<operation id="1192" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.52:12  %icmp_ln94_98 = icmp sgt i32 %zeros_added_2_51, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_98"/></StgValue>
</operation>

<operation id="1193" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.52:13  %xor_ln94_75 = xor i1 %tmp_502, true

]]></Node>
<StgValue><ssdm name="xor_ln94_75"/></StgValue>
</operation>

<operation id="1194" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.52:14  %or_ln94_52 = or i1 %icmp_ln94_98, %xor_ln94_75

]]></Node>
<StgValue><ssdm name="or_ln94_52"/></StgValue>
</operation>

<operation id="1195" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.52:15  %matrix_52_addr = getelementptr [100 x i1]* %matrix_52, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_52_addr"/></StgValue>
</operation>

<operation id="1196" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.52:16  br i1 %or_ln94_52, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.52, label %53

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="1197" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_52_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="1198" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_52 = add nsw i32 %zeros_added_2_51, 1

]]></Node>
<StgValue><ssdm name="add_ln97_52"/></StgValue>
</operation>

<operation id="1199" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.53

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="1200" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.52:0  store i1 true, i1* %matrix_52_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="1201" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.52:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.53

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1202" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.53:0  %zeros_added_2_52 = phi i32 [ %add_ln97_52, %53 ], [ %zeros_added_2_51, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.52 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_52"/></StgValue>
</operation>

<operation id="1203" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.53:1  %tmp_503 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_46, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_503"/></StgValue>
</operation>

<operation id="1204" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.53:2  %tmp_504 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_46, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_504"/></StgValue>
</operation>

<operation id="1205" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.53:3  %tmp_505 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_46, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_505"/></StgValue>
</operation>

<operation id="1206" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.53:4  %trunc_ln1503_52 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_52, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_52"/></StgValue>
</operation>

<operation id="1207" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.53:5  %sext_ln1503_53 = sext i15 %trunc_ln1503_52 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_53"/></StgValue>
</operation>

<operation id="1208" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.53:6  %tmp_506 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_52, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_506"/></StgValue>
</operation>

<operation id="1209" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.53:7  %xor_ln68_170 = xor i1 %tmp_503, %tmp_502

]]></Node>
<StgValue><ssdm name="xor_ln68_170"/></StgValue>
</operation>

<operation id="1210" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.53:8  %xor_ln68_171 = xor i1 %tmp_504, %tmp_505

]]></Node>
<StgValue><ssdm name="xor_ln68_171"/></StgValue>
</operation>

<operation id="1211" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.53:9  %xor_ln68_53 = xor i1 %xor_ln68_171, %xor_ln68_170

]]></Node>
<StgValue><ssdm name="xor_ln68_53"/></StgValue>
</operation>

<operation id="1212" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.53:10  %shl_ln68_52 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_53, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_52"/></StgValue>
</operation>

<operation id="1213" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.53:11  %or_ln68_53 = or i16 %shl_ln68_52, %sext_ln1503_53

]]></Node>
<StgValue><ssdm name="or_ln68_53"/></StgValue>
</operation>

<operation id="1214" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.53:12  %icmp_ln94_99 = icmp sgt i32 %zeros_added_2_52, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_99"/></StgValue>
</operation>

<operation id="1215" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.53:13  %xor_ln94_76 = xor i1 %tmp_506, true

]]></Node>
<StgValue><ssdm name="xor_ln94_76"/></StgValue>
</operation>

<operation id="1216" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.53:14  %or_ln94_53 = or i1 %icmp_ln94_99, %xor_ln94_76

]]></Node>
<StgValue><ssdm name="or_ln94_53"/></StgValue>
</operation>

<operation id="1217" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.53:15  %matrix_53_addr = getelementptr [100 x i1]* %matrix_53, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_53_addr"/></StgValue>
</operation>

<operation id="1218" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.53:16  br i1 %or_ln94_53, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.53, label %54

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="1219" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_53_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="1220" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_53 = add nsw i32 %zeros_added_2_52, 1

]]></Node>
<StgValue><ssdm name="add_ln97_53"/></StgValue>
</operation>

<operation id="1221" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.54

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="1222" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.53:0  store i1 true, i1* %matrix_53_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="1223" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.53:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.54

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1224" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.54:0  %zeros_added_2_53 = phi i32 [ %add_ln97_53, %54 ], [ %zeros_added_2_52, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.53 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_53"/></StgValue>
</operation>

<operation id="1225" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.54:1  %tmp_507 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_47, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_507"/></StgValue>
</operation>

<operation id="1226" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.54:2  %tmp_508 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_47, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_508"/></StgValue>
</operation>

<operation id="1227" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.54:3  %tmp_509 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_47, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_509"/></StgValue>
</operation>

<operation id="1228" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.54:4  %trunc_ln1503_53 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_53, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_53"/></StgValue>
</operation>

<operation id="1229" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.54:5  %sext_ln1503_54 = sext i15 %trunc_ln1503_53 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_54"/></StgValue>
</operation>

<operation id="1230" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.54:6  %tmp_510 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_53, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_510"/></StgValue>
</operation>

<operation id="1231" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.54:7  %xor_ln68_172 = xor i1 %tmp_507, %tmp_506

]]></Node>
<StgValue><ssdm name="xor_ln68_172"/></StgValue>
</operation>

<operation id="1232" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.54:8  %xor_ln68_173 = xor i1 %tmp_508, %tmp_509

]]></Node>
<StgValue><ssdm name="xor_ln68_173"/></StgValue>
</operation>

<operation id="1233" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.54:9  %xor_ln68_54 = xor i1 %xor_ln68_173, %xor_ln68_172

]]></Node>
<StgValue><ssdm name="xor_ln68_54"/></StgValue>
</operation>

<operation id="1234" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.54:10  %shl_ln68_53 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_54, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_53"/></StgValue>
</operation>

<operation id="1235" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.54:11  %or_ln68_54 = or i16 %shl_ln68_53, %sext_ln1503_54

]]></Node>
<StgValue><ssdm name="or_ln68_54"/></StgValue>
</operation>

<operation id="1236" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.54:12  %icmp_ln94_100 = icmp sgt i32 %zeros_added_2_53, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_100"/></StgValue>
</operation>

<operation id="1237" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.54:13  %xor_ln94_77 = xor i1 %tmp_510, true

]]></Node>
<StgValue><ssdm name="xor_ln94_77"/></StgValue>
</operation>

<operation id="1238" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.54:14  %or_ln94_54 = or i1 %icmp_ln94_100, %xor_ln94_77

]]></Node>
<StgValue><ssdm name="or_ln94_54"/></StgValue>
</operation>

<operation id="1239" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.54:15  %matrix_54_addr = getelementptr [100 x i1]* %matrix_54, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_54_addr"/></StgValue>
</operation>

<operation id="1240" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.54:16  br i1 %or_ln94_54, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.54, label %55

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="1241" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_54_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="1242" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_54 = add nsw i32 %zeros_added_2_53, 1

]]></Node>
<StgValue><ssdm name="add_ln97_54"/></StgValue>
</operation>

<operation id="1243" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.55

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="1244" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.54:0  store i1 true, i1* %matrix_54_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="1245" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.54:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.55

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1246" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.55:0  %zeros_added_2_54 = phi i32 [ %add_ln97_54, %55 ], [ %zeros_added_2_53, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.54 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_54"/></StgValue>
</operation>

<operation id="1247" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.55:1  %tmp_511 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_48, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_511"/></StgValue>
</operation>

<operation id="1248" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.55:2  %tmp_512 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_48, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_512"/></StgValue>
</operation>

<operation id="1249" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.55:3  %tmp_513 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_48, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_513"/></StgValue>
</operation>

<operation id="1250" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.55:4  %trunc_ln1503_54 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_54, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_54"/></StgValue>
</operation>

<operation id="1251" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.55:5  %sext_ln1503_55 = sext i15 %trunc_ln1503_54 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_55"/></StgValue>
</operation>

<operation id="1252" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.55:6  %tmp_514 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_54, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_514"/></StgValue>
</operation>

<operation id="1253" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.55:7  %xor_ln68_174 = xor i1 %tmp_511, %tmp_510

]]></Node>
<StgValue><ssdm name="xor_ln68_174"/></StgValue>
</operation>

<operation id="1254" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.55:8  %xor_ln68_175 = xor i1 %tmp_512, %tmp_513

]]></Node>
<StgValue><ssdm name="xor_ln68_175"/></StgValue>
</operation>

<operation id="1255" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.55:9  %xor_ln68_55 = xor i1 %xor_ln68_175, %xor_ln68_174

]]></Node>
<StgValue><ssdm name="xor_ln68_55"/></StgValue>
</operation>

<operation id="1256" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.55:10  %shl_ln68_54 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_55, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_54"/></StgValue>
</operation>

<operation id="1257" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.55:11  %or_ln68_55 = or i16 %shl_ln68_54, %sext_ln1503_55

]]></Node>
<StgValue><ssdm name="or_ln68_55"/></StgValue>
</operation>

<operation id="1258" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.55:12  %icmp_ln94_101 = icmp sgt i32 %zeros_added_2_54, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_101"/></StgValue>
</operation>

<operation id="1259" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.55:13  %xor_ln94_78 = xor i1 %tmp_514, true

]]></Node>
<StgValue><ssdm name="xor_ln94_78"/></StgValue>
</operation>

<operation id="1260" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.55:14  %or_ln94_55 = or i1 %icmp_ln94_101, %xor_ln94_78

]]></Node>
<StgValue><ssdm name="or_ln94_55"/></StgValue>
</operation>

<operation id="1261" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.55:15  %matrix_55_addr = getelementptr [100 x i1]* %matrix_55, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_55_addr"/></StgValue>
</operation>

<operation id="1262" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.55:16  br i1 %or_ln94_55, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.55, label %56

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="1263" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_55_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="1264" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_55 = add nsw i32 %zeros_added_2_54, 1

]]></Node>
<StgValue><ssdm name="add_ln97_55"/></StgValue>
</operation>

<operation id="1265" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.56

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="1266" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.55:0  store i1 true, i1* %matrix_55_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="1267" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.55:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.56

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1268" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.56:0  %zeros_added_2_55 = phi i32 [ %add_ln97_55, %56 ], [ %zeros_added_2_54, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.55 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_55"/></StgValue>
</operation>

<operation id="1269" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.56:1  %tmp_515 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_49, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_515"/></StgValue>
</operation>

<operation id="1270" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.56:2  %tmp_516 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_49, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_516"/></StgValue>
</operation>

<operation id="1271" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.56:3  %tmp_517 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_49, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_517"/></StgValue>
</operation>

<operation id="1272" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.56:4  %trunc_ln1503_55 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_55, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_55"/></StgValue>
</operation>

<operation id="1273" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.56:5  %sext_ln1503_56 = sext i15 %trunc_ln1503_55 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_56"/></StgValue>
</operation>

<operation id="1274" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.56:6  %tmp_518 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_55, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_518"/></StgValue>
</operation>

<operation id="1275" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.56:7  %xor_ln68_176 = xor i1 %tmp_515, %tmp_514

]]></Node>
<StgValue><ssdm name="xor_ln68_176"/></StgValue>
</operation>

<operation id="1276" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.56:8  %xor_ln68_177 = xor i1 %tmp_516, %tmp_517

]]></Node>
<StgValue><ssdm name="xor_ln68_177"/></StgValue>
</operation>

<operation id="1277" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.56:9  %xor_ln68_56 = xor i1 %xor_ln68_177, %xor_ln68_176

]]></Node>
<StgValue><ssdm name="xor_ln68_56"/></StgValue>
</operation>

<operation id="1278" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.56:10  %shl_ln68_55 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_56, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_55"/></StgValue>
</operation>

<operation id="1279" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.56:11  %or_ln68_56 = or i16 %shl_ln68_55, %sext_ln1503_56

]]></Node>
<StgValue><ssdm name="or_ln68_56"/></StgValue>
</operation>

<operation id="1280" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.56:12  %icmp_ln94_102 = icmp sgt i32 %zeros_added_2_55, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_102"/></StgValue>
</operation>

<operation id="1281" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.56:13  %xor_ln94_79 = xor i1 %tmp_518, true

]]></Node>
<StgValue><ssdm name="xor_ln94_79"/></StgValue>
</operation>

<operation id="1282" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.56:14  %or_ln94_56 = or i1 %icmp_ln94_102, %xor_ln94_79

]]></Node>
<StgValue><ssdm name="or_ln94_56"/></StgValue>
</operation>

<operation id="1283" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.56:15  %matrix_56_addr = getelementptr [100 x i1]* %matrix_56, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_56_addr"/></StgValue>
</operation>

<operation id="1284" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.56:16  br i1 %or_ln94_56, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.56, label %57

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="1285" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_56_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="1286" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_56 = add nsw i32 %zeros_added_2_55, 1

]]></Node>
<StgValue><ssdm name="add_ln97_56"/></StgValue>
</operation>

<operation id="1287" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.57

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="1288" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.56:0  store i1 true, i1* %matrix_56_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="1289" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.56:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.57

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1290" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.57:0  %zeros_added_2_56 = phi i32 [ %add_ln97_56, %57 ], [ %zeros_added_2_55, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.56 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_56"/></StgValue>
</operation>

<operation id="1291" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.57:1  %tmp_519 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_50, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_519"/></StgValue>
</operation>

<operation id="1292" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.57:2  %tmp_520 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_50, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_520"/></StgValue>
</operation>

<operation id="1293" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.57:3  %tmp_521 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_50, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_521"/></StgValue>
</operation>

<operation id="1294" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.57:4  %trunc_ln1503_56 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_56, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_56"/></StgValue>
</operation>

<operation id="1295" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.57:5  %sext_ln1503_57 = sext i15 %trunc_ln1503_56 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_57"/></StgValue>
</operation>

<operation id="1296" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.57:6  %tmp_522 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_56, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_522"/></StgValue>
</operation>

<operation id="1297" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.57:7  %xor_ln68_178 = xor i1 %tmp_519, %tmp_518

]]></Node>
<StgValue><ssdm name="xor_ln68_178"/></StgValue>
</operation>

<operation id="1298" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.57:8  %xor_ln68_179 = xor i1 %tmp_520, %tmp_521

]]></Node>
<StgValue><ssdm name="xor_ln68_179"/></StgValue>
</operation>

<operation id="1299" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.57:9  %xor_ln68_57 = xor i1 %xor_ln68_179, %xor_ln68_178

]]></Node>
<StgValue><ssdm name="xor_ln68_57"/></StgValue>
</operation>

<operation id="1300" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.57:10  %shl_ln68_56 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_57, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_56"/></StgValue>
</operation>

<operation id="1301" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.57:11  %or_ln68_57 = or i16 %shl_ln68_56, %sext_ln1503_57

]]></Node>
<StgValue><ssdm name="or_ln68_57"/></StgValue>
</operation>

<operation id="1302" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.57:12  %icmp_ln94_103 = icmp sgt i32 %zeros_added_2_56, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_103"/></StgValue>
</operation>

<operation id="1303" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.57:13  %xor_ln94_80 = xor i1 %tmp_522, true

]]></Node>
<StgValue><ssdm name="xor_ln94_80"/></StgValue>
</operation>

<operation id="1304" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.57:14  %or_ln94_57 = or i1 %icmp_ln94_103, %xor_ln94_80

]]></Node>
<StgValue><ssdm name="or_ln94_57"/></StgValue>
</operation>

<operation id="1305" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.57:15  %matrix_57_addr = getelementptr [100 x i1]* %matrix_57, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_57_addr"/></StgValue>
</operation>

<operation id="1306" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.57:16  br i1 %or_ln94_57, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.57, label %58

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="1307" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_57_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="1308" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_57 = add nsw i32 %zeros_added_2_56, 1

]]></Node>
<StgValue><ssdm name="add_ln97_57"/></StgValue>
</operation>

<operation id="1309" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.58

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="1310" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.57:0  store i1 true, i1* %matrix_57_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="1311" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.57:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.58

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1312" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.58:1  %tmp_523 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_51, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_523"/></StgValue>
</operation>

<operation id="1313" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.58:2  %tmp_524 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_51, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_524"/></StgValue>
</operation>

<operation id="1314" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.58:3  %tmp_525 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_51, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_525"/></StgValue>
</operation>

<operation id="1315" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.58:4  %trunc_ln1503_57 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_57, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_57"/></StgValue>
</operation>

<operation id="1316" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.58:5  %sext_ln1503_58 = sext i15 %trunc_ln1503_57 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_58"/></StgValue>
</operation>

<operation id="1317" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.58:6  %tmp_526 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_57, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_526"/></StgValue>
</operation>

<operation id="1318" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.58:7  %xor_ln68_180 = xor i1 %tmp_523, %tmp_522

]]></Node>
<StgValue><ssdm name="xor_ln68_180"/></StgValue>
</operation>

<operation id="1319" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.58:8  %xor_ln68_181 = xor i1 %tmp_524, %tmp_525

]]></Node>
<StgValue><ssdm name="xor_ln68_181"/></StgValue>
</operation>

<operation id="1320" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.58:9  %xor_ln68_58 = xor i1 %xor_ln68_181, %xor_ln68_180

]]></Node>
<StgValue><ssdm name="xor_ln68_58"/></StgValue>
</operation>

<operation id="1321" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.58:10  %shl_ln68_57 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_58, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_57"/></StgValue>
</operation>

<operation id="1322" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.58:11  %or_ln68_58 = or i16 %shl_ln68_57, %sext_ln1503_58

]]></Node>
<StgValue><ssdm name="or_ln68_58"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1323" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.58:0  %zeros_added_2_57 = phi i32 [ %add_ln97_57, %58 ], [ %zeros_added_2_56, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.57 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_57"/></StgValue>
</operation>

<operation id="1324" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.58:12  %icmp_ln94_104 = icmp sgt i32 %zeros_added_2_57, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_104"/></StgValue>
</operation>

<operation id="1325" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.58:13  %xor_ln94_81 = xor i1 %tmp_526, true

]]></Node>
<StgValue><ssdm name="xor_ln94_81"/></StgValue>
</operation>

<operation id="1326" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.58:14  %or_ln94_58 = or i1 %icmp_ln94_104, %xor_ln94_81

]]></Node>
<StgValue><ssdm name="or_ln94_58"/></StgValue>
</operation>

<operation id="1327" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.58:15  %matrix_58_addr = getelementptr [100 x i1]* %matrix_58, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_58_addr"/></StgValue>
</operation>

<operation id="1328" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.58:16  br i1 %or_ln94_58, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.58, label %59

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="1329" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_58_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="1330" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_58 = add nsw i32 %zeros_added_2_57, 1

]]></Node>
<StgValue><ssdm name="add_ln97_58"/></StgValue>
</operation>

<operation id="1331" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.59

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="1332" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.58:0  store i1 true, i1* %matrix_58_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="1333" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.58:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.59

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1334" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.59:0  %zeros_added_2_58 = phi i32 [ %add_ln97_58, %59 ], [ %zeros_added_2_57, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.58 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_58"/></StgValue>
</operation>

<operation id="1335" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.59:1  %tmp_527 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_52, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_527"/></StgValue>
</operation>

<operation id="1336" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.59:2  %tmp_528 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_52, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_528"/></StgValue>
</operation>

<operation id="1337" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.59:3  %tmp_529 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_52, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_529"/></StgValue>
</operation>

<operation id="1338" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.59:4  %trunc_ln1503_58 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_58, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_58"/></StgValue>
</operation>

<operation id="1339" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.59:5  %sext_ln1503_59 = sext i15 %trunc_ln1503_58 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_59"/></StgValue>
</operation>

<operation id="1340" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.59:6  %tmp_530 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_58, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_530"/></StgValue>
</operation>

<operation id="1341" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.59:7  %xor_ln68_182 = xor i1 %tmp_527, %tmp_526

]]></Node>
<StgValue><ssdm name="xor_ln68_182"/></StgValue>
</operation>

<operation id="1342" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.59:8  %xor_ln68_183 = xor i1 %tmp_528, %tmp_529

]]></Node>
<StgValue><ssdm name="xor_ln68_183"/></StgValue>
</operation>

<operation id="1343" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.59:9  %xor_ln68_59 = xor i1 %xor_ln68_183, %xor_ln68_182

]]></Node>
<StgValue><ssdm name="xor_ln68_59"/></StgValue>
</operation>

<operation id="1344" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.59:10  %shl_ln68_58 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_59, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_58"/></StgValue>
</operation>

<operation id="1345" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.59:11  %or_ln68_59 = or i16 %shl_ln68_58, %sext_ln1503_59

]]></Node>
<StgValue><ssdm name="or_ln68_59"/></StgValue>
</operation>

<operation id="1346" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.59:12  %icmp_ln94_105 = icmp sgt i32 %zeros_added_2_58, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_105"/></StgValue>
</operation>

<operation id="1347" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.59:13  %xor_ln94_82 = xor i1 %tmp_530, true

]]></Node>
<StgValue><ssdm name="xor_ln94_82"/></StgValue>
</operation>

<operation id="1348" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.59:14  %or_ln94_59 = or i1 %icmp_ln94_105, %xor_ln94_82

]]></Node>
<StgValue><ssdm name="or_ln94_59"/></StgValue>
</operation>

<operation id="1349" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.59:15  %matrix_59_addr = getelementptr [100 x i1]* %matrix_59, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_59_addr"/></StgValue>
</operation>

<operation id="1350" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.59:16  br i1 %or_ln94_59, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.59, label %60

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="1351" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_59_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="1352" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_59 = add nsw i32 %zeros_added_2_58, 1

]]></Node>
<StgValue><ssdm name="add_ln97_59"/></StgValue>
</operation>

<operation id="1353" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.60

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="1354" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.59:0  store i1 true, i1* %matrix_59_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="1355" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.59:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.60

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1356" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.60:1  %tmp_531 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_53, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_531"/></StgValue>
</operation>

<operation id="1357" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.60:2  %tmp_532 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_53, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_532"/></StgValue>
</operation>

<operation id="1358" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.60:3  %tmp_533 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_53, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_533"/></StgValue>
</operation>

<operation id="1359" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.60:4  %trunc_ln1503_59 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_59, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_59"/></StgValue>
</operation>

<operation id="1360" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.60:5  %sext_ln1503_60 = sext i15 %trunc_ln1503_59 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_60"/></StgValue>
</operation>

<operation id="1361" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.60:6  %tmp_534 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_59, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_534"/></StgValue>
</operation>

<operation id="1362" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.60:7  %xor_ln68_184 = xor i1 %tmp_531, %tmp_530

]]></Node>
<StgValue><ssdm name="xor_ln68_184"/></StgValue>
</operation>

<operation id="1363" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.60:8  %xor_ln68_185 = xor i1 %tmp_532, %tmp_533

]]></Node>
<StgValue><ssdm name="xor_ln68_185"/></StgValue>
</operation>

<operation id="1364" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.60:9  %xor_ln68_60 = xor i1 %xor_ln68_185, %xor_ln68_184

]]></Node>
<StgValue><ssdm name="xor_ln68_60"/></StgValue>
</operation>

<operation id="1365" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.60:10  %shl_ln68_59 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_60, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_59"/></StgValue>
</operation>

<operation id="1366" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.60:11  %or_ln68_60 = or i16 %shl_ln68_59, %sext_ln1503_60

]]></Node>
<StgValue><ssdm name="or_ln68_60"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1367" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.60:0  %zeros_added_2_59 = phi i32 [ %add_ln97_59, %60 ], [ %zeros_added_2_58, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.59 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_59"/></StgValue>
</operation>

<operation id="1368" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.60:12  %icmp_ln94_106 = icmp sgt i32 %zeros_added_2_59, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_106"/></StgValue>
</operation>

<operation id="1369" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.60:13  %xor_ln94_83 = xor i1 %tmp_534, true

]]></Node>
<StgValue><ssdm name="xor_ln94_83"/></StgValue>
</operation>

<operation id="1370" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.60:14  %or_ln94_60 = or i1 %icmp_ln94_106, %xor_ln94_83

]]></Node>
<StgValue><ssdm name="or_ln94_60"/></StgValue>
</operation>

<operation id="1371" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.60:15  %matrix_60_addr = getelementptr [100 x i1]* %matrix_60, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_60_addr"/></StgValue>
</operation>

<operation id="1372" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.60:16  br i1 %or_ln94_60, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.60, label %61

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="1373" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_60_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="1374" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_60 = add nsw i32 %zeros_added_2_59, 1

]]></Node>
<StgValue><ssdm name="add_ln97_60"/></StgValue>
</operation>

<operation id="1375" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.61

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="1376" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.60:0  store i1 true, i1* %matrix_60_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="1377" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.60:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.61

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1378" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.61:0  %zeros_added_2_60 = phi i32 [ %add_ln97_60, %61 ], [ %zeros_added_2_59, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.60 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_60"/></StgValue>
</operation>

<operation id="1379" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.61:1  %tmp_535 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_54, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_535"/></StgValue>
</operation>

<operation id="1380" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.61:2  %tmp_536 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_54, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_536"/></StgValue>
</operation>

<operation id="1381" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.61:3  %tmp_537 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_54, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_537"/></StgValue>
</operation>

<operation id="1382" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.61:4  %trunc_ln1503_60 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_60, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_60"/></StgValue>
</operation>

<operation id="1383" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.61:5  %sext_ln1503_61 = sext i15 %trunc_ln1503_60 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_61"/></StgValue>
</operation>

<operation id="1384" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.61:6  %tmp_538 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_60, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_538"/></StgValue>
</operation>

<operation id="1385" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.61:7  %xor_ln68_186 = xor i1 %tmp_535, %tmp_534

]]></Node>
<StgValue><ssdm name="xor_ln68_186"/></StgValue>
</operation>

<operation id="1386" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.61:8  %xor_ln68_187 = xor i1 %tmp_536, %tmp_537

]]></Node>
<StgValue><ssdm name="xor_ln68_187"/></StgValue>
</operation>

<operation id="1387" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.61:9  %xor_ln68_61 = xor i1 %xor_ln68_187, %xor_ln68_186

]]></Node>
<StgValue><ssdm name="xor_ln68_61"/></StgValue>
</operation>

<operation id="1388" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.61:10  %shl_ln68_60 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_61, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_60"/></StgValue>
</operation>

<operation id="1389" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.61:11  %or_ln68_61 = or i16 %shl_ln68_60, %sext_ln1503_61

]]></Node>
<StgValue><ssdm name="or_ln68_61"/></StgValue>
</operation>

<operation id="1390" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.61:12  %icmp_ln94_107 = icmp sgt i32 %zeros_added_2_60, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_107"/></StgValue>
</operation>

<operation id="1391" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.61:13  %xor_ln94_84 = xor i1 %tmp_538, true

]]></Node>
<StgValue><ssdm name="xor_ln94_84"/></StgValue>
</operation>

<operation id="1392" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.61:14  %or_ln94_61 = or i1 %icmp_ln94_107, %xor_ln94_84

]]></Node>
<StgValue><ssdm name="or_ln94_61"/></StgValue>
</operation>

<operation id="1393" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.61:15  %matrix_61_addr = getelementptr [100 x i1]* %matrix_61, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_61_addr"/></StgValue>
</operation>

<operation id="1394" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.61:16  br i1 %or_ln94_61, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.61, label %62

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="1395" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_61_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="1396" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_61 = add nsw i32 %zeros_added_2_60, 1

]]></Node>
<StgValue><ssdm name="add_ln97_61"/></StgValue>
</operation>

<operation id="1397" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.62

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="1398" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.61:0  store i1 true, i1* %matrix_61_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="1399" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.61:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.62

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1400" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.62:1  %tmp_539 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_55, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_539"/></StgValue>
</operation>

<operation id="1401" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.62:2  %tmp_540 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_55, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_540"/></StgValue>
</operation>

<operation id="1402" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.62:3  %tmp_541 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_55, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_541"/></StgValue>
</operation>

<operation id="1403" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.62:4  %trunc_ln1503_61 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_61, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_61"/></StgValue>
</operation>

<operation id="1404" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.62:5  %sext_ln1503_62 = sext i15 %trunc_ln1503_61 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_62"/></StgValue>
</operation>

<operation id="1405" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.62:6  %tmp_542 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_61, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_542"/></StgValue>
</operation>

<operation id="1406" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.62:7  %xor_ln68_188 = xor i1 %tmp_539, %tmp_538

]]></Node>
<StgValue><ssdm name="xor_ln68_188"/></StgValue>
</operation>

<operation id="1407" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.62:8  %xor_ln68_189 = xor i1 %tmp_540, %tmp_541

]]></Node>
<StgValue><ssdm name="xor_ln68_189"/></StgValue>
</operation>

<operation id="1408" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.62:9  %xor_ln68_62 = xor i1 %xor_ln68_189, %xor_ln68_188

]]></Node>
<StgValue><ssdm name="xor_ln68_62"/></StgValue>
</operation>

<operation id="1409" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.62:10  %shl_ln68_61 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_62, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_61"/></StgValue>
</operation>

<operation id="1410" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.62:11  %or_ln68_62 = or i16 %shl_ln68_61, %sext_ln1503_62

]]></Node>
<StgValue><ssdm name="or_ln68_62"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1411" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.62:0  %zeros_added_2_61 = phi i32 [ %add_ln97_61, %62 ], [ %zeros_added_2_60, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.61 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_61"/></StgValue>
</operation>

<operation id="1412" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.62:12  %icmp_ln94_108 = icmp sgt i32 %zeros_added_2_61, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_108"/></StgValue>
</operation>

<operation id="1413" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.62:13  %xor_ln94_85 = xor i1 %tmp_542, true

]]></Node>
<StgValue><ssdm name="xor_ln94_85"/></StgValue>
</operation>

<operation id="1414" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.62:14  %or_ln94_62 = or i1 %icmp_ln94_108, %xor_ln94_85

]]></Node>
<StgValue><ssdm name="or_ln94_62"/></StgValue>
</operation>

<operation id="1415" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.62:15  %matrix_62_addr = getelementptr [100 x i1]* %matrix_62, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_62_addr"/></StgValue>
</operation>

<operation id="1416" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.62:16  br i1 %or_ln94_62, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.62, label %63

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="1417" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_62_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="1418" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_62 = add nsw i32 %zeros_added_2_61, 1

]]></Node>
<StgValue><ssdm name="add_ln97_62"/></StgValue>
</operation>

<operation id="1419" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.63

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="1420" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.62:0  store i1 true, i1* %matrix_62_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="1421" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.62:1  br label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.63

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1422" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.63:0  %zeros_added_2_62 = phi i32 [ %add_ln97_62, %63 ], [ %zeros_added_2_61, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.62 ]

]]></Node>
<StgValue><ssdm name="zeros_added_2_62"/></StgValue>
</operation>

<operation id="1423" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.63:1  %tmp_543 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_56, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_543"/></StgValue>
</operation>

<operation id="1424" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.63:2  %tmp_544 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_56, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_544"/></StgValue>
</operation>

<operation id="1425" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.63:3  %tmp_545 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_56, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_545"/></StgValue>
</operation>

<operation id="1426" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.63:4  %trunc_ln1503_62 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %or_ln68_62, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_62"/></StgValue>
</operation>

<operation id="1427" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.63:5  %sext_ln1503_63 = sext i15 %trunc_ln1503_62 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1503_63"/></StgValue>
</operation>

<operation id="1428" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.63:6  %tmp_546 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln68_62, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_546"/></StgValue>
</operation>

<operation id="1429" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.63:7  %xor_ln68_190 = xor i1 %tmp_543, %tmp_542

]]></Node>
<StgValue><ssdm name="xor_ln68_190"/></StgValue>
</operation>

<operation id="1430" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.63:8  %xor_ln68_191 = xor i1 %tmp_544, %tmp_545

]]></Node>
<StgValue><ssdm name="xor_ln68_191"/></StgValue>
</operation>

<operation id="1431" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.63:9  %xor_ln68_63 = xor i1 %xor_ln68_191, %xor_ln68_190

]]></Node>
<StgValue><ssdm name="xor_ln68_63"/></StgValue>
</operation>

<operation id="1432" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.63:10  %shl_ln68_62 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %xor_ln68_63, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_62"/></StgValue>
</operation>

<operation id="1433" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.63:11  %or_ln68_63 = or i16 %shl_ln68_62, %sext_ln1503_63

]]></Node>
<StgValue><ssdm name="or_ln68_63"/></StgValue>
</operation>

<operation id="1434" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.63:12  %icmp_ln94_109 = icmp sgt i32 %zeros_added_2_62, 24

]]></Node>
<StgValue><ssdm name="icmp_ln94_109"/></StgValue>
</operation>

<operation id="1435" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.63:13  %xor_ln94_86 = xor i1 %tmp_546, true

]]></Node>
<StgValue><ssdm name="xor_ln94_86"/></StgValue>
</operation>

<operation id="1436" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.63:14  %or_ln94_63 = or i1 %icmp_ln94_109, %xor_ln94_86

]]></Node>
<StgValue><ssdm name="or_ln94_63"/></StgValue>
</operation>

<operation id="1437" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.63:15  %matrix_63_addr = getelementptr [100 x i1]* %matrix_63, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="matrix_63_addr"/></StgValue>
</operation>

<operation id="1438" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.63:16  br i1 %or_ln94_63, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.63, label %64

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="1439" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:0  store i1 false, i1* %matrix_63_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="1440" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln97_63 = add nsw i32 %zeros_added_2_62, 1

]]></Node>
<StgValue><ssdm name="add_ln97_63"/></StgValue>
</operation>

<operation id="1441" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.backedge.backedge

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="1442" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.63:0  store i1 true, i1* %matrix_63_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="1443" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln94_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.63:1  br label %.backedge.backedge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1444" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.backedge.backedge:0  %zeros_added_0_be = phi i32 [ %add_ln97_63, %64 ], [ %zeros_added_2_62, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.63 ]

]]></Node>
<StgValue><ssdm name="zeros_added_0_be"/></StgValue>
</operation>

<operation id="1445" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="0" op_0_bw="0">
<![CDATA[
.backedge.backedge:1  br label %.backedge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
