// Library - 16nm_Tests, Cell - 10T_TagMem_Test, View - schematic
// LAST TIME SAVED: Apr 23 00:43:25 2015
// NETLIST TIME: Apr 24 20:03:04 2015
`timescale 1ps / 1ps 

module cdsModule_57 ( R0, R1, R_Ack, W_Ack, GoR, GoW, R_Addr, Reset,
     W0, W1, W_Addr );

output  R_Ack, W_Ack;

input  GoR, GoW, Reset;

output [31:0]  R0;
output [31:0]  R1;

input [6:0]  W_Addr;
input [31:0]  W1;
input [6:0]  R_Addr;
input [31:0]  W0;

// Buses in the design

wire  [6:0]  R_AddrT;

wire  [31:0]  R1T;

wire  [31:0]  cdsbus0;

wire  [6:0]  W_AddrT;

wire  [6:0]  cdsbus1;

wire  [31:0]  W0T;

wire  [6:0]  cdsbus2;

wire  [31:0]  cdsbus3;

wire  [31:0]  R0T;

wire  [31:0]  W1T;

wire  [31:0]  cdsbus4;

wire  [31:0]  cdsbus5;

// begin interface element definitions

wire cdsNet2;
wire cdsNet3;
reg mixedNet99999;
reg mixedNet99998;
reg mixedNet99997;
reg mixedNet99996;
reg mixedNet99995;
reg mixedNet99992;
reg mixedNet99991;
reg mixedNet99990;
reg mixedNet99989;
reg mixedNet99988;
reg mixedNet99987;
reg mixedNet99986;
reg mixedNet99985;
reg mixedNet99984;
reg mixedNet99983;
reg mixedNet99982;
reg mixedNet99981;
reg mixedNet99980;
reg mixedNet99978;
reg mixedNet99976;
reg mixedNet99971;
reg mixedNet99969;
reg mixedNet99967;
reg mixedNet99966;
reg mixedNet99964;
reg mixedNet99961;
reg mixedNet99960;
reg mixedNet99959;
reg mixedNet99958;
reg mixedNet99957;
reg mixedNet99955;
reg mixedNet99954;
reg mixedNet99952;
reg mixedNet99951;
reg mixedNet99949;
reg mixedNet99948;
reg mixedNet99947;
reg mixedNet99946;
reg mixedNet99943;
reg mixedNet99934;
reg mixedNet99932;
reg mixedNet99928;
reg mixedNet99927;
reg mixedNet99921;
reg mixedNet99920;
reg mixedNet99908;
reg mixedNet99907;
reg mixedNet99906;
reg mixedNet99904;
reg mixedNet99902;
reg mixedNet99897;
reg mixedNet99896;
reg mixedNet99895;
reg mixedNet99894;
reg mixedNet99891;
reg mixedNet99888;
reg mixedNet99887;
reg mixedNet99880;
reg mixedNet99877;
reg mixedNet99876;
reg mixedNet99870;
reg mixedNet99869;
reg mixedNet99868;
reg mixedNet99862;
reg mixedNet99859;
reg mixedNet99858;
assign cdsbus0[22] = mixedNet99999;
assign cdsbus0[14] = mixedNet99998;
assign cdsbus5[28] = mixedNet99997;
assign cdsbus0[21] = mixedNet99996;
assign cdsbus5[6] = mixedNet99995;
assign cdsbus5[27] = mixedNet99992;
assign cdsbus5[26] = mixedNet99991;
assign cdsbus5[31] = mixedNet99990;
assign cdsbus0[31] = mixedNet99989;
assign cdsbus5[25] = mixedNet99988;
assign cdsbus0[5] = mixedNet99987;
assign cdsbus5[24] = mixedNet99986;
assign cdsbus5[30] = mixedNet99985;
assign cdsbus5[23] = mixedNet99984;
assign cdsbus5[29] = mixedNet99983;
assign cdsbus0[9] = mixedNet99982;
assign cdsbus5[21] = mixedNet99981;
assign cdsbus0[8] = mixedNet99980;
assign cdsbus0[30] = mixedNet99978;
assign cdsbus5[11] = mixedNet99976;
assign cdsbus0[4] = mixedNet99971;
assign cdsbus0[3] = mixedNet99969;
assign cdsbus5[20] = mixedNet99967;
assign cdsbus0[29] = mixedNet99966;
assign cdsbus5[14] = mixedNet99964;
assign cdsbus0[13] = mixedNet99961;
assign cdsbus0[15] = mixedNet99960;
assign cdsbus0[28] = mixedNet99959;
assign cdsbus5[10] = mixedNet99958;
assign cdsbus0[12] = mixedNet99957;
assign cdsbus0[27] = mixedNet99955;
assign cdsbus5[19] = mixedNet99954;
assign cdsbus0[6] = mixedNet99952;
assign cdsbus0[19] = mixedNet99951;
assign cdsbus5[18] = mixedNet99949;
assign cdsbus5[13] = mixedNet99948;
assign cdsbus0[18] = mixedNet99947;
assign cdsbus5[9] = mixedNet99946;
assign cdsbus5[17] = mixedNet99943;
assign cdsbus5[16] = mixedNet99934;
assign cdsbus5[12] = mixedNet99932;
assign cdsbus0[20] = mixedNet99928;
assign cdsbus5[15] = mixedNet99927;
assign cdsbus5[4] = mixedNet99921;
assign cdsbus5[3] = mixedNet99920;
assign cdsbus5[2] = mixedNet99908;
assign cdsbus0[2] = mixedNet99907;
assign cdsbus0[1] = mixedNet99906;
assign cdsbus0[0] = mixedNet99904;
assign cdsbus0[17] = mixedNet99902;
assign cdsbus5[5] = mixedNet99897;
assign cdsbus5[7] = mixedNet99896;
assign cdsNet2 = mixedNet99895;
assign cdsNet3 = mixedNet99894;
assign cdsbus5[22] = mixedNet99891;
assign cdsbus0[26] = mixedNet99888;
assign cdsbus5[8] = mixedNet99887;
assign cdsbus0[25] = mixedNet99880;
assign cdsbus0[24] = mixedNet99877;
assign cdsbus0[16] = mixedNet99876;
assign cdsbus5[0] = mixedNet99870;
assign cdsbus0[23] = mixedNet99869;
assign cdsbus0[11] = mixedNet99868;
assign cdsbus0[10] = mixedNet99862;
assign cdsbus5[1] = mixedNet99859;
assign cdsbus0[7] = mixedNet99858;

// end interface element definitions



specify 
    specparam CDS_LIBNAME  = "16nm_Tests";
    specparam CDS_CELLNAME = "10T_TagMem_Test";
    specparam CDS_VIEWNAME = "schematic";
endspecify

