module counter_debouncer #(parameter N_MAX = 5000)(
	input clk,
			rst_a_p, //reset asincrono, flanco positivo
	output reg [ceillog2(N_MAX)-1:0] counter_out,
	output reg counter_match
);

always @(posedge clk or posedge rst_a_p) //Depende de los flancos de subida del reloj o del reset
begin
	if(rst_a_p)
	begin
		counter_out <= 0;
		counter_match <= 0;
	end
	else
	begin
	counter_match <= counter_match + 1;
	end
		
end