Accel-Sim [build accelsim-commit-f5257f1973e4a250f5d47eb08cb5f22a72939b06_modified_8.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-f5257f1973e4a250f5d47eb08cb5f22a72939b06_modified_8.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:B:m:L:L,A:512:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    1 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option       0,8,16,32,64,96 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   70 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3      1,4,8,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1447.0:1447.0:1447.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/nn-rodinia-3.1/__data_filelist_4__r_5__lat_30__lng_90/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,2 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  8,4 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 20,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  2,2 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  2,2 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1447000000.000000:1447000000.000000:1447000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000069108500346:0.00000000069108500346:0.00000000069108500346:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007fcd8d700000,342112
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/nn-rodinia-3.1/__data_filelist_4__r_5__lat_30__lng_90/traces/kernel-1.traceg
-kernel name = _Z6euclidP7latLongPfiff
-kernel id = 1
-grid dim = (168,1,1)
-block dim = (256,1,1)
-shmem = 0
-nregs = 12
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fcdc2000000
-local mem base_addr = 0x00007fcdc4000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/nn-rodinia-3.1/__data_filelist_4__r_5__lat_30__lng_90/traces/kernel-1.traceg
launching kernel name: _Z6euclidP7latLongPfiff uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z6euclidP7latLongPfiff'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z6euclidP7latLongPfiff'
Destroy streams for kernel 1: size 0
kernel_name = _Z6euclidP7latLongPfiff 
kernel_launch_uid = 1 
gpu_sim_cycle = 6206
gpu_sim_insn = 1327636
gpu_ipc =     213.9278
gpu_tot_sim_cycle = 6206
gpu_tot_sim_insn = 1327636
gpu_tot_ipc =     213.9278
gpu_tot_issued_cta = 168
gpu_occupancy = 21.3165% 
gpu_tot_occupancy = 21.3165% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.7227
partiton_level_parallism_total  =       1.7227
partiton_level_parallism_util =      37.6444
partiton_level_parallism_util_total  =      37.6444
L2_BW  =      79.7673 GB/Sec
L2_BW_total  =      79.7673 GB/Sec
gpu_total_sim_rate=331909

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 192, Reservation_fails = 166
	L1D_cache_core[1]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 192, Reservation_fails = 166
	L1D_cache_core[2]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 192, Reservation_fails = 166
	L1D_cache_core[3]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 192, Reservation_fails = 166
	L1D_cache_core[4]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 192, Reservation_fails = 166
	L1D_cache_core[5]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 192, Reservation_fails = 166
	L1D_cache_core[6]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 192, Reservation_fails = 166
	L1D_cache_core[7]: Access = 328, Miss = 197, Miss_rate = 0.601, Pending_hits = 131, Reservation_fails = 104
	L1D_cache_core[8]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[9]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[10]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[11]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[12]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[13]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[14]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[15]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[16]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[17]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[18]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[19]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[20]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[21]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[22]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[23]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[24]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[25]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[26]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[27]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[28]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[29]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[30]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[31]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[32]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[33]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[34]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[35]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[36]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[37]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[38]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[39]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[40]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[41]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[42]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[43]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[44]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[45]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[46]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[47]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[48]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[49]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[50]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[51]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[52]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[53]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[54]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[55]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[56]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[57]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[58]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[59]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[60]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[61]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[62]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[63]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[64]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[65]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[66]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[67]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[68]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[69]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[70]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[71]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[72]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[73]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[74]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[75]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[76]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[77]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[78]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_cache_core[79]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 128, Reservation_fails = 129
	L1D_total_cache_accesses = 26728
	L1D_total_cache_misses = 16037
	L1D_total_cache_miss_rate = 0.6000
	L1D_total_cache_pending_hits = 10691
	L1D_total_cache_reservation_fails = 10554
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.126
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10691
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2673
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10554
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8018
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 10691
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1337
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4009
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 21382
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5346

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 10554
ctas_completed 168, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 
gpgpu_n_tot_thrd_icount = 1327636
gpgpu_n_tot_w_icount = 44184
gpgpu_n_stall_shd_mem = 7896
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10691
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 85528
gpgpu_n_store_insn = 42764
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5224
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2672
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:23943	W0_Idle:13328	W0_Scoreboard:260633	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:24	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:1	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:41479
single_issue_nums: WS0:11064	WS1:11040	WS2:11040	WS3:11040	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 85528 {8:10691,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 427640 {40:10691,}
maxmflatency = 869 
max_icnt2mem_latency = 214 
maxmrqlatency = 249 
max_icnt2sh_latency = 31 
averagemflatency = 577 
avg_icnt2mem_latency = 96 
avg_mrq_latency = 26 
avg_icnt2sh_latency = 2 
mrq_lat_table:617 	1812 	1352 	1599 	2482 	1799 	774 	256 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	3777 	6914 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	816 	2286 	4908 	2681 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	10066 	331 	157 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	1 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5363      5361      5412      5414      5613      5615         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5356      5358      5433      5434      5606      5608         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5356      5358      5460      5462      5634      5635         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5358      5356      5434      5436      5634      5635         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5356      5358      5361      5360      5572      5574         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5358      5356      5360      5361      5574      5576         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5358      5356      5462      5463      5552      5554         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5356      5358      5460      5462      5552      5554         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5363      5361      5412      5414      5611      5613         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5356      5358      5433      5434      5606      5608         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5356      5358      5460      5462      5634      5635         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5358      5356      5434      5436      5635      5637         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5356      5358      5361      5360      5572      5574         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5358      5356      5360      5361      5574      5576         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5358      5356      5462      5463      5552      5554         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5356      5358      5460      5462      5552      5554         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5363      5361      5412      5414      5611      5613         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5356      5358      5433      5434      5606      5608         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5356      5358      5460      5462      5634      5635         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5358      5356      5434      5436      5634      5635         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5356      5358      5361      5360      5569      5571         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5358      5356      5360      5361      5574      5576         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5358      5356      5462      5463      5552      5554         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5356      5358      5460      5462      5552      5554         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5363      5361      5412      5414      5611      5613         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5356      5358      5433      5434      5606      5608         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5356      5358      5460      5462      5634      5635         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5358      5356      5434      5436      5661      5635         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5356      5358      5361      5360      5569      5571         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5358      5356      5360      5361      5574      5576         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5358      5356      5462      5463      5552      5554         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5356      5358      5460      5462      5552      5554         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 64.000000 64.000000 40.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 64.000000 64.000000 40.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 64.000000 64.000000 40.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 64.000000 64.000000 40.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 64.000000 64.000000 40.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 64.000000 64.000000 40.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 64.000000 64.000000 40.000000 35.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 64.000000 64.000000 40.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 10691/192 = 55.682293
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        40        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        40        40         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        40        40         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        40        40         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        40        40         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        40        40         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        40        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        40        40         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        40        40         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        40        40         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        40        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        40        40         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        40        40         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        40        40         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        40        40         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        40        40         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64        64        64        40        32         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64        64        64        40        32         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64        64        64        40        32         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64        64        64        40        32         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64        64        64        40        32         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64        64        64        40        32         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64        64        64        40        35         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64        64        64        40        32         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64        64        64        40        40         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64        64        64        40        40         0         0         0         0         0         0         0         0         0         0 
dram[26]:        64        64        64        64        40        40         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64        64        64        40        40         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64        64        64        40        40         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64        64        64        40        40         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64        64        64        40        40         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64        64        64        40        40         0         0         0         0         0         0         0         0         0         0 
total dram reads = 10691
min_bank_accesses = 0!
chip skew: 336/328 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        512       512       559       575       724       769    none      none      none      none      none      none      none      none      none      none  
dram[1]:        474       478       588       604       704       746    none      none      none      none      none      none      none      none      none      none  
dram[2]:        468       472       590       610       698       758    none      none      none      none      none      none      none      none      none      none  
dram[3]:        484       482       573       603       710       768    none      none      none      none      none      none      none      none      none      none  
dram[4]:        504       508       558       580       672       756    none      none      none      none      none      none      none      none      none      none  
dram[5]:        513       513       548       574       672       759    none      none      none      none      none      none      none      none      none      none  
dram[6]:        501       499       574       578       660       744    none      none      none      none      none      none      none      none      none      none  
dram[7]:        492       495       575       586       656       746    none      none      none      none      none      none      none      none      none      none  
dram[8]:        514       513       556       576       720       767    none      none      none      none      none      none      none      none      none      none  
dram[9]:        476       481       583       600       714       741    none      none      none      none      none      none      none      none      none      none  
dram[10]:        468       472       588       605       710       759    none      none      none      none      none      none      none      none      none      none  
dram[11]:        488       487       568       600       704       773    none      none      none      none      none      none      none      none      none      none  
dram[12]:        504       508       557       577       671       749    none      none      none      none      none      none      none      none      none      none  
dram[13]:        510       510       549       575       675       751    none      none      none      none      none      none      none      none      none      none  
dram[14]:        495       493       580       585       664       733    none      none      none      none      none      none      none      none      none      none  
dram[15]:        487       490       582       593       665       732    none      none      none      none      none      none      none      none      none      none  
dram[16]:        514       513       560       573       727       751    none      none      none      none      none      none      none      none      none      none  
dram[17]:        474       478       590       607       693       742    none      none      none      none      none      none      none      none      none      none  
dram[18]:        468       472       589       613       687       762    none      none      none      none      none      none      none      none      none      none  
dram[19]:        484       483       573       604       700       778    none      none      none      none      none      none      none      none      none      none  
dram[20]:        504       508       558       583       671       746    none      none      none      none      none      none      none      none      none      none  
dram[21]:        512       513       548       569       674       751    none      none      none      none      none      none      none      none      none      none  
dram[22]:        501       499       574       580       664       729    none      none      none      none      none      none      none      none      none      none  
dram[23]:        491       495       575       587       674       726    none      none      none      none      none      none      none      none      none      none  
dram[24]:        509       509       559       580       728       757    none      none      none      none      none      none      none      none      none      none  
dram[25]:        472       476       588       606       700       752    none      none      none      none      none      none      none      none      none      none  
dram[26]:        466       470       588       605       705       768    none      none      none      none      none      none      none      none      none      none  
dram[27]:        485       484       571       598       715       756    none      none      none      none      none      none      none      none      none      none  
dram[28]:        501       505       557       583       674       750    none      none      none      none      none      none      none      none      none      none  
dram[29]:        512       512       549       572       671       757    none      none      none      none      none      none      none      none      none      none  
dram[30]:        495       492       575       585       677       729    none      none      none      none      none      none      none      none      none      none  
dram[31]:        486       488       576       592       663       745    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        770       771       790       797       816       851         0         0         0         0         0         0         0         0         0         0
dram[1]:        717       707       779       786       802       844         0         0         0         0         0         0         0         0         0         0
dram[2]:        749       750       741       746       802       854         0         0         0         0         0         0         0         0         0         0
dram[3]:        759       761       772       780       802       844         0         0         0         0         0         0         0         0         0         0
dram[4]:        812       798       782       792       801       869         0         0         0         0         0         0         0         0         0         0
dram[5]:        796       797       812       796       821       863         0         0         0         0         0         0         0         0         0         0
dram[6]:        806       793       777       779       783       839         0         0         0         0         0         0         0         0         0         0
dram[7]:        798       786       770       776       773       834         0         0         0         0         0         0         0         0         0         0
dram[8]:        764       765       793       795       814       846         0         0         0         0         0         0         0         0         0         0
dram[9]:        732       733       774       777       808       837         0         0         0         0         0         0         0         0         0         0
dram[10]:        754       755       758       760       811       859         0         0         0         0         0         0         0         0         0         0
dram[11]:        765       767       744       746       793       842         0         0         0         0         0         0         0         0         0         0
dram[12]:        781       763       815       818       803       862         0         0         0         0         0         0         0         0         0         0
dram[13]:        782       783       812       809       819       861         0         0         0         0         0         0         0         0         0         0
dram[14]:        776       766       809       813       802       838         0         0         0         0         0         0         0         0         0         0
dram[15]:        777       775       806       805       794       837         0         0         0         0         0         0         0         0         0         0
dram[16]:        770       771       794       796       820       842         0         0         0         0         0         0         0         0         0         0
dram[17]:        702       704       779       788       795       857         0         0         0         0         0         0         0         0         0         0
dram[18]:        732       733       737       745       798       859         0         0         0         0         0         0         0         0         0         0
dram[19]:        759       761       757       759       797       848         0         0         0         0         0         0         0         0         0         0
dram[20]:        800       783       770       784       814       831         0         0         0         0         0         0         0         0         0         0
dram[21]:        785       804       797       773       810       844         0         0         0         0         0         0         0         0         0         0
dram[22]:        784       793       780       782       787       848         0         0         0         0         0         0         0         0         0         0
dram[23]:        777       779       773       770       798       828         0         0         0         0         0         0         0         0         0         0
dram[24]:        758       760       786       798       821       843         0         0         0         0         0         0         0         0         0         0
dram[25]:        704       706       776       778       806       841         0         0         0         0         0         0         0         0         0         0
dram[26]:        730       732       731       736       807       863         0         0         0         0         0         0         0         0         0         0
dram[27]:        753       755       752       761       800       830         0         0         0         0         0         0         0         0         0         0
dram[28]:        780       782       807       809       814       853         0         0         0         0         0         0         0         0         0         0
dram[29]:        792       794       786       785       822       863         0         0         0         0         0         0         0         0         0         0
dram[30]:        781       779       789       794       812       849         0         0         0         0         0         0         0         0         0         0
dram[31]:        775       773       797       799       804       841         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3645 n_nop=3305 n_act=6 n_pre=0 n_ref_event=0 n_req=336 n_rd=336 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09218
n_activity=376 dram_eff=0.8936
bk0: 64a 3583i bk1: 64a 3588i bk2: 64a 3530i bk3: 64a 3520i bk4: 40a 3532i bk5: 40a 3502i bk6: 0a 3645i bk7: 0a 3645i bk8: 0a 3645i bk9: 0a 3645i bk10: 0a 3645i bk11: 0a 3645i bk12: 0a 3645i bk13: 0a 3645i bk14: 0a 3645i bk15: 0a 3645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.612637
Bank_Level_Parallism_Col = 2.586777
Bank_Level_Parallism_Ready = 1.863095
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.473829 

BW Util details:
bwutil = 0.092181 
total_CMD = 3645 
util_bw = 336 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 3281 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3645 
n_nop = 3305 
Read = 336 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.001646 
CoL_Bus_Util = 0.092181 
Either_Row_CoL_Bus_Util = 0.093278 
Issued_on_Two_Bus_Simul_Util = 0.000549 
issued_two_Eff = 0.005882 
queue_avg = 1.349520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=1.34952
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3645 n_nop=3305 n_act=6 n_pre=0 n_ref_event=0 n_req=336 n_rd=336 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09218
n_activity=375 dram_eff=0.896
bk0: 64a 3581i bk1: 64a 3578i bk2: 64a 3540i bk3: 64a 3531i bk4: 40a 3551i bk5: 40a 3540i bk6: 0a 3645i bk7: 0a 3645i bk8: 0a 3645i bk9: 0a 3645i bk10: 0a 3645i bk11: 0a 3645i bk12: 0a 3645i bk13: 0a 3645i bk14: 0a 3645i bk15: 0a 3645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.438016
Bank_Level_Parallism_Col = 2.411602
Bank_Level_Parallism_Ready = 1.690476
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.342541 

BW Util details:
bwutil = 0.092181 
total_CMD = 3645 
util_bw = 336 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 3282 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3645 
n_nop = 3305 
Read = 336 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.001646 
CoL_Bus_Util = 0.092181 
Either_Row_CoL_Bus_Util = 0.093278 
Issued_on_Two_Bus_Simul_Util = 0.000549 
issued_two_Eff = 0.005882 
queue_avg = 1.365981 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=1.36598
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3645 n_nop=3306 n_act=6 n_pre=0 n_ref_event=0 n_req=336 n_rd=336 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09218
n_activity=375 dram_eff=0.896
bk0: 64a 3586i bk1: 64a 3585i bk2: 64a 3565i bk3: 64a 3530i bk4: 40a 3568i bk5: 40a 3551i bk6: 0a 3645i bk7: 0a 3645i bk8: 0a 3645i bk9: 0a 3645i bk10: 0a 3645i bk11: 0a 3645i bk12: 0a 3645i bk13: 0a 3645i bk14: 0a 3645i bk15: 0a 3645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.261708
Bank_Level_Parallism_Col = 2.234807
Bank_Level_Parallism_Ready = 1.532738
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.209945 

BW Util details:
bwutil = 0.092181 
total_CMD = 3645 
util_bw = 336 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 3282 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3645 
n_nop = 3306 
Read = 336 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.001646 
CoL_Bus_Util = 0.092181 
Either_Row_CoL_Bus_Util = 0.093004 
Issued_on_Two_Bus_Simul_Util = 0.000823 
issued_two_Eff = 0.008850 
queue_avg = 1.339095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.33909
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3645 n_nop=3306 n_act=6 n_pre=0 n_ref_event=0 n_req=336 n_rd=336 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09218
n_activity=375 dram_eff=0.896
bk0: 64a 3580i bk1: 64a 3583i bk2: 64a 3546i bk3: 64a 3507i bk4: 40a 3558i bk5: 40a 3519i bk6: 0a 3645i bk7: 0a 3645i bk8: 0a 3645i bk9: 0a 3645i bk10: 0a 3645i bk11: 0a 3645i bk12: 0a 3645i bk13: 0a 3645i bk14: 0a 3645i bk15: 0a 3645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.515152
Bank_Level_Parallism_Col = 2.488950
Bank_Level_Parallism_Ready = 1.744048
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.444751 

BW Util details:
bwutil = 0.092181 
total_CMD = 3645 
util_bw = 336 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 3282 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3645 
n_nop = 3306 
Read = 336 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.001646 
CoL_Bus_Util = 0.092181 
Either_Row_CoL_Bus_Util = 0.093004 
Issued_on_Two_Bus_Simul_Util = 0.000823 
issued_two_Eff = 0.008850 
queue_avg = 1.321811 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.32181
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3645 n_nop=3305 n_act=6 n_pre=0 n_ref_event=0 n_req=336 n_rd=336 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09218
n_activity=379 dram_eff=0.8865
bk0: 64a 3581i bk1: 64a 3577i bk2: 64a 3548i bk3: 64a 3492i bk4: 40a 3569i bk5: 40a 3557i bk6: 0a 3645i bk7: 0a 3645i bk8: 0a 3645i bk9: 0a 3645i bk10: 0a 3645i bk11: 0a 3645i bk12: 0a 3645i bk13: 0a 3645i bk14: 0a 3645i bk15: 0a 3645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.403270
Bank_Level_Parallism_Col = 2.355191
Bank_Level_Parallism_Ready = 1.767857
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.311476 

BW Util details:
bwutil = 0.092181 
total_CMD = 3645 
util_bw = 336 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 3278 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3645 
n_nop = 3305 
Read = 336 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.001646 
CoL_Bus_Util = 0.092181 
Either_Row_CoL_Bus_Util = 0.093278 
Issued_on_Two_Bus_Simul_Util = 0.000549 
issued_two_Eff = 0.005882 
queue_avg = 1.328669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=1.32867
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3645 n_nop=3304 n_act=6 n_pre=0 n_ref_event=0 n_req=336 n_rd=336 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09218
n_activity=376 dram_eff=0.8936
bk0: 64a 3583i bk1: 64a 3570i bk2: 64a 3552i bk3: 64a 3506i bk4: 40a 3566i bk5: 40a 3491i bk6: 0a 3645i bk7: 0a 3645i bk8: 0a 3645i bk9: 0a 3645i bk10: 0a 3645i bk11: 0a 3645i bk12: 0a 3645i bk13: 0a 3645i bk14: 0a 3645i bk15: 0a 3645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.576923
Bank_Level_Parallism_Col = 2.528926
Bank_Level_Parallism_Ready = 1.895833
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.426997 

BW Util details:
bwutil = 0.092181 
total_CMD = 3645 
util_bw = 336 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 3281 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3645 
n_nop = 3304 
Read = 336 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.001646 
CoL_Bus_Util = 0.092181 
Either_Row_CoL_Bus_Util = 0.093553 
Issued_on_Two_Bus_Simul_Util = 0.000274 
issued_two_Eff = 0.002933 
queue_avg = 1.233196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=1.2332
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3645 n_nop=3305 n_act=6 n_pre=0 n_ref_event=0 n_req=336 n_rd=336 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09218
n_activity=379 dram_eff=0.8865
bk0: 64a 3577i bk1: 64a 3573i bk2: 64a 3575i bk3: 64a 3564i bk4: 40a 3583i bk5: 40a 3568i bk6: 0a 3645i bk7: 0a 3645i bk8: 0a 3645i bk9: 0a 3645i bk10: 0a 3645i bk11: 0a 3645i bk12: 0a 3645i bk13: 0a 3645i bk14: 0a 3645i bk15: 0a 3645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.087193
Bank_Level_Parallism_Col = 2.060109
Bank_Level_Parallism_Ready = 1.401786
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.051913 

BW Util details:
bwutil = 0.092181 
total_CMD = 3645 
util_bw = 336 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 3278 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3645 
n_nop = 3305 
Read = 336 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.001646 
CoL_Bus_Util = 0.092181 
Either_Row_CoL_Bus_Util = 0.093278 
Issued_on_Two_Bus_Simul_Util = 0.000549 
issued_two_Eff = 0.005882 
queue_avg = 1.452949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=1.45295
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3645 n_nop=3305 n_act=6 n_pre=0 n_ref_event=0 n_req=336 n_rd=336 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09218
n_activity=379 dram_eff=0.8865
bk0: 64a 3575i bk1: 64a 3577i bk2: 64a 3574i bk3: 64a 3559i bk4: 40a 3571i bk5: 40a 3560i bk6: 0a 3645i bk7: 0a 3645i bk8: 0a 3645i bk9: 0a 3645i bk10: 0a 3645i bk11: 0a 3645i bk12: 0a 3645i bk13: 0a 3645i bk14: 0a 3645i bk15: 0a 3645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.152589
Bank_Level_Parallism_Col = 2.125683
Bank_Level_Parallism_Ready = 1.467262
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.098361 

BW Util details:
bwutil = 0.092181 
total_CMD = 3645 
util_bw = 336 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 3278 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3645 
n_nop = 3305 
Read = 336 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.001646 
CoL_Bus_Util = 0.092181 
Either_Row_CoL_Bus_Util = 0.093278 
Issued_on_Two_Bus_Simul_Util = 0.000549 
issued_two_Eff = 0.005882 
queue_avg = 1.388203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.3882
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3645 n_nop=3305 n_act=6 n_pre=0 n_ref_event=0 n_req=336 n_rd=336 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09218
n_activity=375 dram_eff=0.896
bk0: 64a 3583i bk1: 64a 3578i bk2: 64a 3545i bk3: 64a 3517i bk4: 40a 3532i bk5: 40a 3512i bk6: 0a 3645i bk7: 0a 3645i bk8: 0a 3645i bk9: 0a 3645i bk10: 0a 3645i bk11: 0a 3645i bk12: 0a 3645i bk13: 0a 3645i bk14: 0a 3645i bk15: 0a 3645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.586777
Bank_Level_Parallism_Col = 2.560773
Bank_Level_Parallism_Ready = 1.821429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.466851 

BW Util details:
bwutil = 0.092181 
total_CMD = 3645 
util_bw = 336 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 3282 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3645 
n_nop = 3305 
Read = 336 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.001646 
CoL_Bus_Util = 0.092181 
Either_Row_CoL_Bus_Util = 0.093278 
Issued_on_Two_Bus_Simul_Util = 0.000549 
issued_two_Eff = 0.005882 
queue_avg = 1.333059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.33306
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3645 n_nop=3305 n_act=6 n_pre=0 n_ref_event=0 n_req=336 n_rd=336 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09218
n_activity=372 dram_eff=0.9032
bk0: 64a 3583i bk1: 64a 3580i bk2: 64a 3541i bk3: 64a 3518i bk4: 40a 3522i bk5: 40a 3503i bk6: 0a 3645i bk7: 0a 3645i bk8: 0a 3645i bk9: 0a 3645i bk10: 0a 3645i bk11: 0a 3645i bk12: 0a 3645i bk13: 0a 3645i bk14: 0a 3645i bk15: 0a 3645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.663889
Bank_Level_Parallism_Col = 2.637883
Bank_Level_Parallism_Ready = 1.904762
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.540390 

BW Util details:
bwutil = 0.092181 
total_CMD = 3645 
util_bw = 336 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 3285 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3645 
n_nop = 3305 
Read = 336 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.001646 
CoL_Bus_Util = 0.092181 
Either_Row_CoL_Bus_Util = 0.093278 
Issued_on_Two_Bus_Simul_Util = 0.000549 
issued_two_Eff = 0.005882 
queue_avg = 1.339369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=1.33937
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3645 n_nop=3306 n_act=6 n_pre=0 n_ref_event=0 n_req=336 n_rd=336 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09218
n_activity=374 dram_eff=0.8984
bk0: 64a 3586i bk1: 64a 3580i bk2: 64a 3548i bk3: 64a 3539i bk4: 40a 3556i bk5: 40a 3546i bk6: 0a 3645i bk7: 0a 3645i bk8: 0a 3645i bk9: 0a 3645i bk10: 0a 3645i bk11: 0a 3645i bk12: 0a 3645i bk13: 0a 3645i bk14: 0a 3645i bk15: 0a 3645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.350829
Bank_Level_Parallism_Col = 2.324100
Bank_Level_Parallism_Ready = 1.598214
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.285319 

BW Util details:
bwutil = 0.092181 
total_CMD = 3645 
util_bw = 336 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 3283 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3645 
n_nop = 3306 
Read = 336 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.001646 
CoL_Bus_Util = 0.092181 
Either_Row_CoL_Bus_Util = 0.093004 
Issued_on_Two_Bus_Simul_Util = 0.000823 
issued_two_Eff = 0.008850 
queue_avg = 1.328395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.3284
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3645 n_nop=3305 n_act=6 n_pre=0 n_ref_event=0 n_req=336 n_rd=336 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09218
n_activity=377 dram_eff=0.8912
bk0: 64a 3582i bk1: 64a 3582i bk2: 64a 3552i bk3: 64a 3522i bk4: 40a 3550i bk5: 40a 3510i bk6: 0a 3645i bk7: 0a 3645i bk8: 0a 3645i bk9: 0a 3645i bk10: 0a 3645i bk11: 0a 3645i bk12: 0a 3645i bk13: 0a 3645i bk14: 0a 3645i bk15: 0a 3645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.487671
Bank_Level_Parallism_Col = 2.461539
Bank_Level_Parallism_Ready = 1.758929
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.420330 

BW Util details:
bwutil = 0.092181 
total_CMD = 3645 
util_bw = 336 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 3280 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3645 
n_nop = 3305 
Read = 336 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.001646 
CoL_Bus_Util = 0.092181 
Either_Row_CoL_Bus_Util = 0.093278 
Issued_on_Two_Bus_Simul_Util = 0.000549 
issued_two_Eff = 0.005882 
queue_avg = 1.329767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.32977
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3645 n_nop=3304 n_act=6 n_pre=0 n_ref_event=0 n_req=336 n_rd=336 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09218
n_activity=376 dram_eff=0.8936
bk0: 64a 3583i bk1: 64a 3573i bk2: 64a 3546i bk3: 64a 3493i bk4: 40a 3579i bk5: 40a 3557i bk6: 0a 3645i bk7: 0a 3645i bk8: 0a 3645i bk9: 0a 3645i bk10: 0a 3645i bk11: 0a 3645i bk12: 0a 3645i bk13: 0a 3645i bk14: 0a 3645i bk15: 0a 3645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.403846
Bank_Level_Parallism_Col = 2.355372
Bank_Level_Parallism_Ready = 1.702381
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.349862 

BW Util details:
bwutil = 0.092181 
total_CMD = 3645 
util_bw = 336 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 3281 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3645 
n_nop = 3304 
Read = 336 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.001646 
CoL_Bus_Util = 0.092181 
Either_Row_CoL_Bus_Util = 0.093553 
Issued_on_Two_Bus_Simul_Util = 0.000274 
issued_two_Eff = 0.002933 
queue_avg = 1.251577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=1.25158
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3645 n_nop=3305 n_act=6 n_pre=0 n_ref_event=0 n_req=336 n_rd=336 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09218
n_activity=375 dram_eff=0.896
bk0: 64a 3582i bk1: 64a 3592i bk2: 64a 3557i bk3: 64a 3504i bk4: 40a 3556i bk5: 40a 3517i bk6: 0a 3645i bk7: 0a 3645i bk8: 0a 3645i bk9: 0a 3645i bk10: 0a 3645i bk11: 0a 3645i bk12: 0a 3645i bk13: 0a 3645i bk14: 0a 3645i bk15: 0a 3645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.473829
Bank_Level_Parallism_Col = 2.425414
Bank_Level_Parallism_Ready = 1.836310
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.298342 

BW Util details:
bwutil = 0.092181 
total_CMD = 3645 
util_bw = 336 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 3282 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3645 
n_nop = 3305 
Read = 336 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.001646 
CoL_Bus_Util = 0.092181 
Either_Row_CoL_Bus_Util = 0.093278 
Issued_on_Two_Bus_Simul_Util = 0.000549 
issued_two_Eff = 0.005882 
queue_avg = 1.160768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=1.16077
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3645 n_nop=3305 n_act=6 n_pre=0 n_ref_event=0 n_req=336 n_rd=336 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09218
n_activity=376 dram_eff=0.8936
bk0: 64a 3574i bk1: 64a 3580i bk2: 64a 3560i bk3: 64a 3555i bk4: 40a 3579i bk5: 40a 3571i bk6: 0a 3645i bk7: 0a 3645i bk8: 0a 3645i bk9: 0a 3645i bk10: 0a 3645i bk11: 0a 3645i bk12: 0a 3645i bk13: 0a 3645i bk14: 0a 3645i bk15: 0a 3645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.162088
Bank_Level_Parallism_Col = 2.134986
Bank_Level_Parallism_Ready = 1.455357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.129477 

BW Util details:
bwutil = 0.092181 
total_CMD = 3645 
util_bw = 336 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 3281 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3645 
n_nop = 3305 
Read = 336 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.001646 
CoL_Bus_Util = 0.092181 
Either_Row_CoL_Bus_Util = 0.093278 
Issued_on_Two_Bus_Simul_Util = 0.000549 
issued_two_Eff = 0.005882 
queue_avg = 1.437311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=1.43731
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3645 n_nop=3306 n_act=6 n_pre=0 n_ref_event=0 n_req=336 n_rd=336 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09218
n_activity=376 dram_eff=0.8936
bk0: 64a 3578i bk1: 64a 3576i bk2: 64a 3566i bk3: 64a 3552i bk4: 40a 3569i bk5: 40a 3558i bk6: 0a 3645i bk7: 0a 3645i bk8: 0a 3645i bk9: 0a 3645i bk10: 0a 3645i bk11: 0a 3645i bk12: 0a 3645i bk13: 0a 3645i bk14: 0a 3645i bk15: 0a 3645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.217033
Bank_Level_Parallism_Col = 2.190083
Bank_Level_Parallism_Ready = 1.488095
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.148760 

BW Util details:
bwutil = 0.092181 
total_CMD = 3645 
util_bw = 336 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 3281 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3645 
n_nop = 3306 
Read = 336 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.001646 
CoL_Bus_Util = 0.092181 
Either_Row_CoL_Bus_Util = 0.093004 
Issued_on_Two_Bus_Simul_Util = 0.000823 
issued_two_Eff = 0.008850 
queue_avg = 1.394239 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=1.39424
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3645 n_nop=3313 n_act=6 n_pre=0 n_ref_event=0 n_req=328 n_rd=328 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08999
n_activity=360 dram_eff=0.9111
bk0: 64a 3579i bk1: 64a 3578i bk2: 64a 3532i bk3: 64a 3523i bk4: 40a 3522i bk5: 32a 3533i bk6: 0a 3645i bk7: 0a 3645i bk8: 0a 3645i bk9: 0a 3645i bk10: 0a 3645i bk11: 0a 3645i bk12: 0a 3645i bk13: 0a 3645i bk14: 0a 3645i bk15: 0a 3645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981707
Row_Buffer_Locality_read = 0.981707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.675287
Bank_Level_Parallism_Col = 2.648415
Bank_Level_Parallism_Ready = 1.847561
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.518732 

BW Util details:
bwutil = 0.089986 
total_CMD = 3645 
util_bw = 328 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 3297 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3645 
n_nop = 3313 
Read = 328 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 328 
total_req = 328 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 328 
Row_Bus_Util =  0.001646 
CoL_Bus_Util = 0.089986 
Either_Row_CoL_Bus_Util = 0.091084 
Issued_on_Two_Bus_Simul_Util = 0.000549 
issued_two_Eff = 0.006024 
queue_avg = 1.296022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=1.29602
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3645 n_nop=3314 n_act=6 n_pre=0 n_ref_event=0 n_req=328 n_rd=328 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08999
n_activity=361 dram_eff=0.9086
bk0: 64a 3587i bk1: 64a 3573i bk2: 64a 3545i bk3: 64a 3528i bk4: 40a 3559i bk5: 32a 3543i bk6: 0a 3645i bk7: 0a 3645i bk8: 0a 3645i bk9: 0a 3645i bk10: 0a 3645i bk11: 0a 3645i bk12: 0a 3645i bk13: 0a 3645i bk14: 0a 3645i bk15: 0a 3645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981707
Row_Buffer_Locality_read = 0.981707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.472779
Bank_Level_Parallism_Col = 2.445402
Bank_Level_Parallism_Ready = 1.664634
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.367816 

BW Util details:
bwutil = 0.089986 
total_CMD = 3645 
util_bw = 328 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 3296 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3645 
n_nop = 3314 
Read = 328 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 328 
total_req = 328 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 328 
Row_Bus_Util =  0.001646 
CoL_Bus_Util = 0.089986 
Either_Row_CoL_Bus_Util = 0.090809 
Issued_on_Two_Bus_Simul_Util = 0.000823 
issued_two_Eff = 0.009063 
queue_avg = 1.293278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.29328
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3645 n_nop=3314 n_act=6 n_pre=0 n_ref_event=0 n_req=328 n_rd=328 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08999
n_activity=361 dram_eff=0.9086
bk0: 64a 3589i bk1: 64a 3586i bk2: 64a 3570i bk3: 64a 3531i bk4: 40a 3567i bk5: 32a 3554i bk6: 0a 3645i bk7: 0a 3645i bk8: 0a 3645i bk9: 0a 3645i bk10: 0a 3645i bk11: 0a 3645i bk12: 0a 3645i bk13: 0a 3645i bk14: 0a 3645i bk15: 0a 3645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981707
Row_Buffer_Locality_read = 0.981707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.295129
Bank_Level_Parallism_Col = 2.267241
Bank_Level_Parallism_Ready = 1.573171
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.238506 

BW Util details:
bwutil = 0.089986 
total_CMD = 3645 
util_bw = 328 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 3296 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3645 
n_nop = 3314 
Read = 328 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 328 
total_req = 328 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 328 
Row_Bus_Util =  0.001646 
CoL_Bus_Util = 0.089986 
Either_Row_CoL_Bus_Util = 0.090809 
Issued_on_Two_Bus_Simul_Util = 0.000823 
issued_two_Eff = 0.009063 
queue_avg = 1.292455 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.29246
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3645 n_nop=3314 n_act=6 n_pre=0 n_ref_event=0 n_req=328 n_rd=328 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08999
n_activity=362 dram_eff=0.9061
bk0: 64a 3585i bk1: 64a 3587i bk2: 64a 3553i bk3: 64a 3514i bk4: 40a 3538i bk5: 32a 3524i bk6: 0a 3645i bk7: 0a 3645i bk8: 0a 3645i bk9: 0a 3645i bk10: 0a 3645i bk11: 0a 3645i bk12: 0a 3645i bk13: 0a 3645i bk14: 0a 3645i bk15: 0a 3645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981707
Row_Buffer_Locality_read = 0.981707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.562857
Bank_Level_Parallism_Col = 2.535817
Bank_Level_Parallism_Ready = 1.804878
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.498567 

BW Util details:
bwutil = 0.089986 
total_CMD = 3645 
util_bw = 328 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 3295 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3645 
n_nop = 3314 
Read = 328 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 328 
total_req = 328 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 328 
Row_Bus_Util =  0.001646 
CoL_Bus_Util = 0.089986 
Either_Row_CoL_Bus_Util = 0.090809 
Issued_on_Two_Bus_Simul_Util = 0.000823 
issued_two_Eff = 0.009063 
queue_avg = 1.275995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.27599
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3645 n_nop=3313 n_act=6 n_pre=0 n_ref_event=0 n_req=328 n_rd=328 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08999
n_activity=361 dram_eff=0.9086
bk0: 64a 3584i bk1: 64a 3578i bk2: 64a 3545i bk3: 64a 3489i bk4: 40a 3569i bk5: 32a 3557i bk6: 0a 3645i bk7: 0a 3645i bk8: 0a 3645i bk9: 0a 3645i bk10: 0a 3645i bk11: 0a 3645i bk12: 0a 3645i bk13: 0a 3645i bk14: 0a 3645i bk15: 0a 3645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981707
Row_Buffer_Locality_read = 0.981707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.510029
Bank_Level_Parallism_Col = 2.459770
Bank_Level_Parallism_Ready = 1.823171
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.431035 

BW Util details:
bwutil = 0.089986 
total_CMD = 3645 
util_bw = 328 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 3296 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3645 
n_nop = 3313 
Read = 328 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 328 
total_req = 328 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 328 
Row_Bus_Util =  0.001646 
CoL_Bus_Util = 0.089986 
Either_Row_CoL_Bus_Util = 0.091084 
Issued_on_Two_Bus_Simul_Util = 0.000549 
issued_two_Eff = 0.006024 
queue_avg = 1.317421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=1.31742
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3645 n_nop=3313 n_act=6 n_pre=0 n_ref_event=0 n_req=328 n_rd=328 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08999
n_activity=364 dram_eff=0.9011
bk0: 64a 3582i bk1: 64a 3581i bk2: 64a 3555i bk3: 64a 3516i bk4: 40a 3552i bk5: 32a 3481i bk6: 0a 3645i bk7: 0a 3645i bk8: 0a 3645i bk9: 0a 3645i bk10: 0a 3645i bk11: 0a 3645i bk12: 0a 3645i bk13: 0a 3645i bk14: 0a 3645i bk15: 0a 3645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981707
Row_Buffer_Locality_read = 0.981707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.644886
Bank_Level_Parallism_Col = 2.595442
Bank_Level_Parallism_Ready = 1.969512
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.472934 

BW Util details:
bwutil = 0.089986 
total_CMD = 3645 
util_bw = 328 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 3293 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3645 
n_nop = 3313 
Read = 328 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 328 
total_req = 328 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 328 
Row_Bus_Util =  0.001646 
CoL_Bus_Util = 0.089986 
Either_Row_CoL_Bus_Util = 0.091084 
Issued_on_Two_Bus_Simul_Util = 0.000549 
issued_two_Eff = 0.006024 
queue_avg = 1.150069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.15007
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3645 n_nop=3310 n_act=6 n_pre=0 n_ref_event=0 n_req=331 n_rd=331 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09081
n_activity=371 dram_eff=0.8922
bk0: 64a 3577i bk1: 64a 3578i bk2: 64a 3569i bk3: 64a 3550i bk4: 40a 3580i bk5: 35a 3571i bk6: 0a 3645i bk7: 0a 3645i bk8: 0a 3645i bk9: 0a 3645i bk10: 0a 3645i bk11: 0a 3645i bk12: 0a 3645i bk13: 0a 3645i bk14: 0a 3645i bk15: 0a 3645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981873
Row_Buffer_Locality_read = 0.981873
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.161560
Bank_Level_Parallism_Col = 2.134078
Bank_Level_Parallism_Ready = 1.425982
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.089386 

BW Util details:
bwutil = 0.090809 
total_CMD = 3645 
util_bw = 331 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 3286 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3645 
n_nop = 3310 
Read = 331 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 331 
total_req = 331 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 331 
Row_Bus_Util =  0.001646 
CoL_Bus_Util = 0.090809 
Either_Row_CoL_Bus_Util = 0.091907 
Issued_on_Two_Bus_Simul_Util = 0.000549 
issued_two_Eff = 0.005970 
queue_avg = 1.424417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=1.42442
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3645 n_nop=3314 n_act=6 n_pre=0 n_ref_event=0 n_req=328 n_rd=328 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08999
n_activity=359 dram_eff=0.9136
bk0: 64a 3582i bk1: 64a 3576i bk2: 64a 3573i bk3: 64a 3549i bk4: 40a 3542i bk5: 32a 3543i bk6: 0a 3645i bk7: 0a 3645i bk8: 0a 3645i bk9: 0a 3645i bk10: 0a 3645i bk11: 0a 3645i bk12: 0a 3645i bk13: 0a 3645i bk14: 0a 3645i bk15: 0a 3645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981707
Row_Buffer_Locality_read = 0.981707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.400576
Bank_Level_Parallism_Col = 2.372832
Bank_Level_Parallism_Ready = 1.643293
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.283237 

BW Util details:
bwutil = 0.089986 
total_CMD = 3645 
util_bw = 328 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 3298 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3645 
n_nop = 3314 
Read = 328 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 328 
total_req = 328 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 328 
Row_Bus_Util =  0.001646 
CoL_Bus_Util = 0.089986 
Either_Row_CoL_Bus_Util = 0.090809 
Issued_on_Two_Bus_Simul_Util = 0.000823 
issued_two_Eff = 0.009063 
queue_avg = 1.391495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=1.3915
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3645 n_nop=3306 n_act=6 n_pre=0 n_ref_event=0 n_req=336 n_rd=336 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09218
n_activity=371 dram_eff=0.9057
bk0: 64a 3583i bk1: 64a 3580i bk2: 64a 3542i bk3: 64a 3508i bk4: 40a 3532i bk5: 40a 3517i bk6: 0a 3645i bk7: 0a 3645i bk8: 0a 3645i bk9: 0a 3645i bk10: 0a 3645i bk11: 0a 3645i bk12: 0a 3645i bk13: 0a 3645i bk14: 0a 3645i bk15: 0a 3645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.629526
Bank_Level_Parallism_Col = 2.603352
Bank_Level_Parallism_Ready = 1.836310
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.502793 

BW Util details:
bwutil = 0.092181 
total_CMD = 3645 
util_bw = 336 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 3286 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3645 
n_nop = 3306 
Read = 336 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.001646 
CoL_Bus_Util = 0.092181 
Either_Row_CoL_Bus_Util = 0.093004 
Issued_on_Two_Bus_Simul_Util = 0.000823 
issued_two_Eff = 0.008850 
queue_avg = 1.321811 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.32181
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3645 n_nop=3305 n_act=6 n_pre=0 n_ref_event=0 n_req=336 n_rd=336 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09218
n_activity=377 dram_eff=0.8912
bk0: 64a 3583i bk1: 64a 3579i bk2: 64a 3539i bk3: 64a 3516i bk4: 40a 3540i bk5: 40a 3502i bk6: 0a 3645i bk7: 0a 3645i bk8: 0a 3645i bk9: 0a 3645i bk10: 0a 3645i bk11: 0a 3645i bk12: 0a 3645i bk13: 0a 3645i bk14: 0a 3645i bk15: 0a 3645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.594521
Bank_Level_Parallism_Col = 2.568681
Bank_Level_Parallism_Ready = 1.845238
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.486264 

BW Util details:
bwutil = 0.092181 
total_CMD = 3645 
util_bw = 336 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 3280 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3645 
n_nop = 3305 
Read = 336 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.001646 
CoL_Bus_Util = 0.092181 
Either_Row_CoL_Bus_Util = 0.093278 
Issued_on_Two_Bus_Simul_Util = 0.000549 
issued_two_Eff = 0.005882 
queue_avg = 1.348697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=1.3487
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3645 n_nop=3306 n_act=6 n_pre=0 n_ref_event=0 n_req=336 n_rd=336 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09218
n_activity=378 dram_eff=0.8889
bk0: 64a 3584i bk1: 64a 3579i bk2: 64a 3555i bk3: 64a 3540i bk4: 40a 3543i bk5: 40a 3530i bk6: 0a 3645i bk7: 0a 3645i bk8: 0a 3645i bk9: 0a 3645i bk10: 0a 3645i bk11: 0a 3645i bk12: 0a 3645i bk13: 0a 3645i bk14: 0a 3645i bk15: 0a 3645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.390710
Bank_Level_Parallism_Col = 2.364383
Bank_Level_Parallism_Ready = 1.672619
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.312329 

BW Util details:
bwutil = 0.092181 
total_CMD = 3645 
util_bw = 336 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 3279 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3645 
n_nop = 3306 
Read = 336 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.001646 
CoL_Bus_Util = 0.092181 
Either_Row_CoL_Bus_Util = 0.093004 
Issued_on_Two_Bus_Simul_Util = 0.000823 
issued_two_Eff = 0.008850 
queue_avg = 1.334156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.33416
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3645 n_nop=3306 n_act=6 n_pre=0 n_ref_event=0 n_req=336 n_rd=336 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09218
n_activity=371 dram_eff=0.9057
bk0: 64a 3586i bk1: 64a 3584i bk2: 64a 3545i bk3: 64a 3524i bk4: 40a 3549i bk5: 40a 3536i bk6: 0a 3645i bk7: 0a 3645i bk8: 0a 3645i bk9: 0a 3645i bk10: 0a 3645i bk11: 0a 3645i bk12: 0a 3645i bk13: 0a 3645i bk14: 0a 3645i bk15: 0a 3645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.456825
Bank_Level_Parallism_Col = 2.435754
Bank_Level_Parallism_Ready = 1.714286
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.393855 

BW Util details:
bwutil = 0.092181 
total_CMD = 3645 
util_bw = 336 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 3286 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3645 
n_nop = 3306 
Read = 336 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.001646 
CoL_Bus_Util = 0.092181 
Either_Row_CoL_Bus_Util = 0.093004 
Issued_on_Two_Bus_Simul_Util = 0.000823 
issued_two_Eff = 0.008850 
queue_avg = 1.272428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=1.27243
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3645 n_nop=3305 n_act=6 n_pre=0 n_ref_event=0 n_req=336 n_rd=336 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09218
n_activity=376 dram_eff=0.8936
bk0: 64a 3586i bk1: 64a 3576i bk2: 64a 3539i bk3: 64a 3476i bk4: 40a 3539i bk5: 40a 3484i bk6: 0a 3645i bk7: 0a 3645i bk8: 0a 3645i bk9: 0a 3645i bk10: 0a 3645i bk11: 0a 3645i bk12: 0a 3645i bk13: 0a 3645i bk14: 0a 3645i bk15: 0a 3645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.763736
Bank_Level_Parallism_Col = 2.716254
Bank_Level_Parallism_Ready = 2.095238
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.606061 

BW Util details:
bwutil = 0.092181 
total_CMD = 3645 
util_bw = 336 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 3281 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3645 
n_nop = 3305 
Read = 336 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.001646 
CoL_Bus_Util = 0.092181 
Either_Row_CoL_Bus_Util = 0.093278 
Issued_on_Two_Bus_Simul_Util = 0.000549 
issued_two_Eff = 0.005882 
queue_avg = 1.273800 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.2738
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3645 n_nop=3305 n_act=6 n_pre=0 n_ref_event=0 n_req=336 n_rd=336 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09218
n_activity=376 dram_eff=0.8936
bk0: 64a 3587i bk1: 64a 3579i bk2: 64a 3555i bk3: 64a 3502i bk4: 40a 3541i bk5: 40a 3476i bk6: 0a 3645i bk7: 0a 3645i bk8: 0a 3645i bk9: 0a 3645i bk10: 0a 3645i bk11: 0a 3645i bk12: 0a 3645i bk13: 0a 3645i bk14: 0a 3645i bk15: 0a 3645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.653846
Bank_Level_Parallism_Col = 2.606061
Bank_Level_Parallism_Ready = 2.020833
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.460055 

BW Util details:
bwutil = 0.092181 
total_CMD = 3645 
util_bw = 336 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 3281 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3645 
n_nop = 3305 
Read = 336 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.001646 
CoL_Bus_Util = 0.092181 
Either_Row_CoL_Bus_Util = 0.093278 
Issued_on_Two_Bus_Simul_Util = 0.000549 
issued_two_Eff = 0.005882 
queue_avg = 1.180521 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=1.18052
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3645 n_nop=3305 n_act=6 n_pre=0 n_ref_event=0 n_req=336 n_rd=336 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09218
n_activity=376 dram_eff=0.8936
bk0: 64a 3576i bk1: 64a 3579i bk2: 64a 3571i bk3: 64a 3556i bk4: 40a 3573i bk5: 40a 3571i bk6: 0a 3645i bk7: 0a 3645i bk8: 0a 3645i bk9: 0a 3645i bk10: 0a 3645i bk11: 0a 3645i bk12: 0a 3645i bk13: 0a 3645i bk14: 0a 3645i bk15: 0a 3645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.142857
Bank_Level_Parallism_Col = 2.115702
Bank_Level_Parallism_Ready = 1.446429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.110193 

BW Util details:
bwutil = 0.092181 
total_CMD = 3645 
util_bw = 336 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 3281 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3645 
n_nop = 3305 
Read = 336 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.001646 
CoL_Bus_Util = 0.092181 
Either_Row_CoL_Bus_Util = 0.093278 
Issued_on_Two_Bus_Simul_Util = 0.000549 
issued_two_Eff = 0.005882 
queue_avg = 1.439232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=1.43923
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3645 n_nop=3305 n_act=6 n_pre=0 n_ref_event=0 n_req=336 n_rd=336 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09218
n_activity=379 dram_eff=0.8865
bk0: 64a 3584i bk1: 64a 3575i bk2: 64a 3570i bk3: 64a 3555i bk4: 40a 3582i bk5: 40a 3550i bk6: 0a 3645i bk7: 0a 3645i bk8: 0a 3645i bk9: 0a 3645i bk10: 0a 3645i bk11: 0a 3645i bk12: 0a 3645i bk13: 0a 3645i bk14: 0a 3645i bk15: 0a 3645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.152589
Bank_Level_Parallism_Col = 2.125683
Bank_Level_Parallism_Ready = 1.446429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.098361 

BW Util details:
bwutil = 0.092181 
total_CMD = 3645 
util_bw = 336 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 3278 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3645 
n_nop = 3305 
Read = 336 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.001646 
CoL_Bus_Util = 0.092181 
Either_Row_CoL_Bus_Util = 0.093278 
Issued_on_Two_Bus_Simul_Util = 0.000549 
issued_two_Eff = 0.005882 
queue_avg = 1.388203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.3882

========= L2 cache stats =========
L2_cache_bank[0]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 163, Miss = 163, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 10691
L2_total_cache_misses = 10691
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8018
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10691
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.027

icnt_total_pkts_mem_to_simt=10691
icnt_total_pkts_simt_to_mem=10691
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 10691
Req_Network_cycles = 6206
Req_Network_injected_packets_per_cycle =       1.7227 
Req_Network_conflicts_per_cycle =       1.4033
Req_Network_conflicts_per_cycle_util =      30.6655
Req_Bank_Level_Parallism =      37.6444
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.1018
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0269

Reply_Network_injected_packets_num = 10691
Reply_Network_cycles = 6206
Reply_Network_injected_packets_per_cycle =        1.7227
Reply_Network_conflicts_per_cycle =        0.5433
Reply_Network_conflicts_per_cycle_util =       5.4652
Reply_Bank_Level_Parallism =      17.3274
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0164
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0215
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 331909 (inst/sec)
gpgpu_simulation_rate = 1551 (cycle/sec)
gpgpu_silicon_slowdown = 932946x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
