#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 928826 on Thu Jun  5 18:17:50 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Sat Jun 07 13:27:11 2014
# Process ID: 3632
# Log file: C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/example_top.vds
# Journal file: C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source example_top.tcl
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7k325tffg900-2
# set_property target_language Verilog [current_project]
# set_property board_part xilinx.com:kc705:part0:1.0 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# add_files -quiet C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/vio_twm_ddrx_synth_1/vio_twm_ddrx.dcp
# set_property used_in_implementation false [get_files C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/vio_twm_ddrx_synth_1/vio_twm_ddrx.dcp]
# add_files -quiet C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/mig_7series_0_synth_1/mig_7series_0.dcp
# set_property used_in_implementation false [get_files C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/mig_7series_0_synth_1/mig_7series_0.dcp]
# add_files -quiet C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/ila_ddrx_native_synth_1/ila_ddrx_native.dcp
# set_property used_in_implementation false [get_files C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/ila_ddrx_native_synth_1/ila_ddrx_native.dcp]
# read_verilog -library xil_defaultlib {
#   C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_vio_init_pattern_bram.v
#   C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v
#   C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_data_prbs_gen.v
#   C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_s7ven_data_gen.v
#   C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_afifo.v
#   C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_wr_data_gen.v
#   C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_read_posted_fifo.v
#   C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_rd_data_gen.v
#   C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_cmd_prbs_gen.v
#   C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_write_data_path.v
#   C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_status.v
#   C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_read_data_path.v
#   C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_memc_flow_vcontrol.v
#   C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_cmd_gen.v
#   C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_memc_traffic_gen.v
#   C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_init_mem_pattern_ctr.v
#   C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_traffic_gen_top.v
#   C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v
#   C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/led_display_driver.v
#   C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v
# }
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_vio_init_pattern_bram.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_data_prbs_gen.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_s7ven_data_gen.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_afifo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_wr_data_gen.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_read_posted_fifo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_rd_data_gen.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_cmd_prbs_gen.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_write_data_path.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_status.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_read_data_path.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_memc_flow_vcontrol.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_cmd_gen.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_memc_traffic_gen.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_init_mem_pattern_ctr.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_traffic_gen_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/led_display_driver.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v]
# read_xdc C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/constrs_1/imports/par/example_top.xdc
# set_property used_in_implementation false [get_files C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/constrs_1/imports/par/example_top.xdc]
# set_property processing_order EARLY [get_files C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/constrs_1/imports/par/example_top.xdc]
# read_xdc dont_buffer.xdc
# set_property used_in_implementation false [get_files dont_buffer.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.cache/wt [current_project]
# set_property parent.project_dir C:/kc705_mig/mig_7series_0_example [current_project]
# catch { write_hwdef -file example_top.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top example_top -part xc7k325tffg900-2
Command: synth_design -top example_top -part xc7k325tffg900-2

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
WARNING: [Synth 8-2507] parameter declaration becomes local in mig_7series_v2_1_init_mem_pattern_ctr with formal parameter declaration list [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_init_mem_pattern_ctr.v:357]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 248.180 ; gain = 109.715
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'example_top' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:74]
	Parameter PORT_MODE bound to: BI_MODE - type: string 
	Parameter DATA_MODE bound to: 4'b0010 
	Parameter TST_MEM_INSTR_MODE bound to: R_W_INSTR_MODE - type: string 
	Parameter EYE_TEST bound to: FALSE - type: string 
	Parameter DATA_PATTERN bound to: DGEN_ALL - type: string 
	Parameter CMD_PATTERN bound to: CGEN_ALL - type: string 
	Parameter CMD_WDT bound to: 1023 - type: integer 
	Parameter WR_WDT bound to: 8191 - type: integer 
	Parameter RD_WDT bound to: 1023 - type: integer 
	Parameter SEL_VICTIM_LINE bound to: 0 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 0 - type: integer 
	Parameter END_ADDRESS bound to: 16777215 - type: integer 
	Parameter PRBS_EADDR_MASK_POS bound to: -16777216 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 337.500000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DEBUG_PORT bound to: ON - type: string 
	Parameter RST_ACT_LOW bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 
	Parameter TG_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter MASK_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:623]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:624]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:625]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:626]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:628]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:629]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:632]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:633]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:634]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:635]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:636]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:637]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:638]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:639]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:640]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:641]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:642]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:643]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:644]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:645]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:646]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:647]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:648]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:649]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:650]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:651]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:652]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:653]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:654]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:655]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:656]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:657]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:658]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:659]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:660]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:661]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:662]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:663]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:664]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:665]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:666]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:667]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:668]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:669]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:670]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:671]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:672]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:673]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:674]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:675]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:676]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:677]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:678]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:679]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:680]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:681]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:682]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:683]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:684]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:685]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:686]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:687]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:688]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:691]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:692]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:693]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:694]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:695]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:696]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:697]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:698]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:699]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:700]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:701]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:702]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:703]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:704]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:705]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:706]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:707]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:708]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:709]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:710]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:711]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:712]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:713]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:714]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:715]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:716]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:717]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:718]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:719]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:720]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:721]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:722]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:723]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:724]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:725]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:726]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:727]
INFO: [Common 17-14] Message 'Synth 8-4472' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/.Xil/Vivado-3632-XCOJAMESM22/realtime/mig_7series_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (1#1) [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/.Xil/Vivado-3632-XCOJAMESM22/realtime/mig_7series_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_1_traffic_gen_top' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_traffic_gen_top.v:78]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter FAMILY bound to: VIRTEX7 - type: string 
	Parameter MEM_TYPE bound to: DDR3 - type: string 
	Parameter TST_MEM_INSTR_MODE bound to: R_W_INSTR_MODE - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter NUM_DQ_PINS bound to: 64 - type: integer 
	Parameter MEM_BURST_LEN bound to: 8 - type: integer 
	Parameter MEM_COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter MASK_SIZE bound to: 8 - type: integer 
	Parameter DATA_MODE bound to: 4'b0010 
	Parameter BEGIN_ADDRESS bound to: 0 - type: integer 
	Parameter END_ADDRESS bound to: 16777215 - type: integer 
	Parameter PRBS_EADDR_MASK_POS bound to: -16777216 - type: integer 
	Parameter CMDS_GAP_DELAY bound to: 6'b000000 
	Parameter SEL_VICTIM_LINE bound to: 0 - type: integer 
	Parameter CMD_WDT bound to: 1023 - type: integer 
	Parameter WR_WDT bound to: 8191 - type: integer 
	Parameter RD_WDT bound to: 1023 - type: integer 
	Parameter EYE_TEST bound to: FALSE - type: string 
	Parameter PORT_MODE bound to: BI_MODE - type: string 
	Parameter DATA_PATTERN bound to: DGEN_ALL - type: string 
	Parameter CMD_PATTERN bound to: CGEN_ALL - type: string 
	Parameter ADDR_WIDTH_MASK bound to: 30'b000011111111111111111111111111 
	Parameter ADDR_WIDTH_MASK_1 bound to: 30'b000111111111111111111111111111 
	Parameter BEGIN_ADDRESS_MASK bound to: 0 - type: integer 
	Parameter END_ADDRESS_MASK bound to: 16777215 - type: integer 
	Parameter SHIFT_COUNT bound to: 4 - type: integer 
	Parameter BEGIN_ADDRESS_INT bound to: 0 - type: integer 
	Parameter END_ADDRESS_INT bound to: 16777215 - type: integer 
	Parameter TG_INIT_DATA_MODE bound to: 4'b0010 
	Parameter CMD_WDT_WIDTH bound to: 10 - type: integer 
	Parameter RD_WDT_WIDTH bound to: 10 - type: integer 
	Parameter WR_WDT_WIDTH bound to: 13 - type: integer 
	Parameter TG_FAMILY bound to: VIRTEX6 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_1_init_mem_pattern_ctr' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_init_mem_pattern_ctr.v:87]
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter FAMILY bound to: VIRTEX6 - type: string 
	Parameter MEM_TYPE bound to: DDR3 - type: string 
	Parameter TST_MEM_INSTR_MODE bound to: R_W_INSTR_MODE - type: string 
	Parameter MEM_BURST_LEN bound to: 8 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter BL_WIDTH bound to: 10 - type: integer 
	Parameter NUM_DQ_PINS bound to: 64 - type: integer 
	Parameter CMD_PATTERN bound to: CGEN_ALL - type: string 
	Parameter BEGIN_ADDRESS bound to: 0 - type: integer 
	Parameter END_ADDRESS bound to: 16777215 - type: integer 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter DWIDTH bound to: 512 - type: integer 
	Parameter CMD_SEED_VALUE bound to: 1447389059 - type: integer 
	Parameter DATA_SEED_VALUE bound to: 305419896 - type: integer 
	Parameter DATA_MODE bound to: 4'b0010 
	Parameter PORT_MODE bound to: BI_MODE - type: string 
	Parameter EYE_TEST bound to: FALSE - type: string 
	Parameter IDLE bound to: 8'b00000001 
	Parameter INIT_MEM_WRITE bound to: 8'b00000010 
	Parameter INIT_MEM_READ bound to: 8'b00000100 
	Parameter TEST_MEM bound to: 8'b00001000 
	Parameter SINGLE_STEP_WRITE bound to: 8'b00010000 
	Parameter SINGLE_STEP_READ bound to: 8'b00100000 
	Parameter CMP_ERROR bound to: 8'b01000000 
	Parameter SINGLE_CMD_WAIT bound to: 8'b10000000 
	Parameter BRAM_ADDR bound to: 3'b000 
	Parameter FIXED_ADDR bound to: 3'b001 
	Parameter PRBS_ADDR bound to: 3'b010 
	Parameter SEQUENTIAL_ADDR bound to: 3'b011 
	Parameter BRAM_INSTR_MODE bound to: 4'b0000 
	Parameter FIXED_INSTR_MODE bound to: 4'b0001 
	Parameter R_W_INSTR_MODE bound to: 4'b0010 
	Parameter RP_WP_INSTR_MODE bound to: 4'b0011 
	Parameter R_RP_W_WP_INSTR_MODE bound to: 4'b0100 
	Parameter R_RP_W_WP_REF_INSTR_MODE bound to: 4'b0101 
	Parameter BRAM_BL_MODE bound to: 2'b00 
	Parameter FIXED_BL_MODE bound to: 2'b01 
	Parameter PRBS_BL_MODE bound to: 2'b10 
	Parameter BRAM_DATAL_MODE bound to: 4'b0000 
	Parameter FIXED_DATA_MODE bound to: 4'b0001 
	Parameter ADDR_DATA_MODE bound to: 4'b0010 
	Parameter HAMMER_DATA_MODE bound to: 4'b0011 
	Parameter NEIGHBOR_DATA_MODE bound to: 4'b0100 
	Parameter WALKING1_DATA_MODE bound to: 4'b0101 
	Parameter WALKING0_DATA_MODE bound to: 4'b0110 
	Parameter PRBS_DATA_MODE bound to: 4'b0111 
	Parameter RD_INSTR bound to: 3'b001 
	Parameter RDP_INSTR bound to: 3'b011 
	Parameter WR_INSTR bound to: 3'b000 
	Parameter WRP_INSTR bound to: 3'b010 
	Parameter REFRESH_INSTR bound to: 3'b100 
	Parameter NOP_WR_INSTR bound to: 3'b101 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_1_init_mem_pattern_ctr' (2#1) [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_init_mem_pattern_ctr.v:87]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_1_memc_traffic_gen' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_memc_traffic_gen.v:81]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter FAMILY bound to: VIRTEX6 - type: string 
	Parameter MEM_TYPE bound to: DDR3 - type: string 
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter BL_WIDTH bound to: 10 - type: integer 
	Parameter MEM_BURST_LEN bound to: 8 - type: integer 
	Parameter PORT_MODE bound to: BI_MODE - type: string 
	Parameter DATA_PATTERN bound to: DGEN_ALL - type: string 
	Parameter CMD_PATTERN bound to: CGEN_ALL - type: string 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CMP_DATA_PIPE_STAGES bound to: 0 - type: integer 
	Parameter MEM_COL_WIDTH bound to: 10 - type: integer 
	Parameter NUM_DQ_PINS bound to: 64 - type: integer 
	Parameter SEL_VICTIM_LINE bound to: 0 - type: integer 
	Parameter DWIDTH bound to: 512 - type: integer 
	Parameter PRBS_EADDR_MASK_POS bound to: -16777216 - type: integer 
	Parameter PRBS_SADDR_MASK_POS bound to: 0 - type: integer 
	Parameter PRBS_EADDR bound to: 16777215 - type: integer 
	Parameter PRBS_SADDR bound to: 0 - type: integer 
	Parameter EYE_TEST bound to: FALSE - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_1_cmd_gen' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_cmd_gen.v:101]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter FAMILY bound to: VIRTEX6 - type: string 
	Parameter MEM_TYPE bound to: DDR3 - type: string 
	Parameter BL_WIDTH bound to: 10 - type: integer 
	Parameter MEM_BURST_LEN bound to: 8 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter PORT_MODE bound to: BI_MODE - type: string 
	Parameter NUM_DQ_PINS bound to: 64 - type: integer 
	Parameter DATA_PATTERN bound to: DGEN_ALL - type: string 
	Parameter CMD_PATTERN bound to: CGEN_ALL - type: string 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 512 - type: integer 
	Parameter PIPE_STAGES bound to: 0 - type: integer 
	Parameter MEM_COL_WIDTH bound to: 10 - type: integer 
	Parameter PRBS_EADDR_MASK_POS bound to: -16777216 - type: integer 
	Parameter PRBS_SADDR_MASK_POS bound to: 0 - type: integer 
	Parameter PRBS_EADDR bound to: 16777215 - type: integer 
	Parameter PRBS_SADDR bound to: 0 - type: integer 
	Parameter PRBS_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter INSTR_PRBS_WIDTH bound to: 16 - type: integer 
	Parameter BL_PRBS_WIDTH bound to: 16 - type: integer 
	Parameter BRAM_DATAL_MODE bound to: 4'b0000 
	Parameter FIXED_DATA_MODE bound to: 4'b0001 
	Parameter ADDR_DATA_MODE bound to: 4'b0010 
	Parameter HAMMER_DATA_MODE bound to: 4'b0011 
	Parameter NEIGHBOR_DATA_MODE bound to: 4'b0100 
	Parameter WALKING1_DATA_MODE bound to: 4'b0101 
	Parameter WALKING0_DATA_MODE bound to: 4'b0110 
	Parameter PRBS_DATA_MODE bound to: 4'b0111 
	Parameter DWIDTH_BY_8 bound to: 64 - type: integer 
	Parameter LOGB2_MEM_BURST_INT bound to: 3 - type: integer 
	Parameter BRAM_ADDR bound to: 2'b00 
	Parameter FIXED_ADDR bound to: 2'b01 
	Parameter PRBS_ADDR bound to: 2'b10 
	Parameter SEQUENTIAL_ADDR bound to: 2'b11 
	Parameter MEM_BURST_INT bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_1_cmd_prbs_gen' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_cmd_prbs_gen.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter FAMILY bound to: VIRTEX6 - type: string 
	Parameter MEM_BURST_LEN bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DWIDTH bound to: 512 - type: integer 
	Parameter PRBS_CMD bound to: ADDRESS - type: string 
	Parameter PRBS_WIDTH bound to: 32 - type: integer 
	Parameter SEED_WIDTH bound to: 32 - type: integer 
	Parameter PRBS_EADDR_MASK_POS bound to: -16777216 - type: integer 
	Parameter PRBS_SADDR_MASK_POS bound to: 0 - type: integer 
	Parameter PRBS_EADDR bound to: 16777215 - type: integer 
	Parameter PRBS_SADDR bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_1_cmd_prbs_gen' (3#1) [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_cmd_prbs_gen.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_1_cmd_prbs_gen__parameterized0' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_cmd_prbs_gen.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter FAMILY bound to: SPARTAN6 - type: string 
	Parameter MEM_BURST_LEN bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DWIDTH bound to: 512 - type: integer 
	Parameter PRBS_CMD bound to: INSTR - type: string 
	Parameter PRBS_WIDTH bound to: 20 - type: integer 
	Parameter SEED_WIDTH bound to: 15 - type: integer 
	Parameter PRBS_EADDR_MASK_POS bound to: -12288 - type: integer 
	Parameter PRBS_SADDR_MASK_POS bound to: 8192 - type: integer 
	Parameter PRBS_EADDR bound to: 8192 - type: integer 
	Parameter PRBS_SADDR bound to: 8192 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_1_cmd_prbs_gen__parameterized0' (3#1) [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_cmd_prbs_gen.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_1_cmd_prbs_gen__parameterized1' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_cmd_prbs_gen.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter FAMILY bound to: SPARTAN6 - type: string 
	Parameter MEM_BURST_LEN bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 29 - type: integer 
	Parameter DWIDTH bound to: 512 - type: integer 
	Parameter PRBS_CMD bound to: INSTR - type: string 
	Parameter PRBS_WIDTH bound to: 20 - type: integer 
	Parameter SEED_WIDTH bound to: 15 - type: integer 
	Parameter PRBS_EADDR_MASK_POS bound to: -12288 - type: integer 
	Parameter PRBS_SADDR_MASK_POS bound to: 8192 - type: integer 
	Parameter PRBS_EADDR bound to: 8192 - type: integer 
	Parameter PRBS_SADDR bound to: 8192 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_1_cmd_prbs_gen__parameterized1' (3#1) [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_cmd_prbs_gen.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_1_cmd_prbs_gen__parameterized2' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_cmd_prbs_gen.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter FAMILY bound to: VIRTEX6 - type: string 
	Parameter MEM_BURST_LEN bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter PRBS_CMD bound to: BLEN - type: string 
	Parameter PRBS_WIDTH bound to: 20 - type: integer 
	Parameter SEED_WIDTH bound to: 15 - type: integer 
	Parameter PRBS_EADDR_MASK_POS bound to: -12288 - type: integer 
	Parameter PRBS_SADDR_MASK_POS bound to: 8192 - type: integer 
	Parameter PRBS_EADDR bound to: 8192 - type: integer 
	Parameter PRBS_SADDR bound to: 8192 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_1_cmd_prbs_gen__parameterized2' (3#1) [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_cmd_prbs_gen.v:71]
INFO: [Synth 8-4471] merging register 'cmd_vld_reg' into 'instr_vld_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_cmd_gen.v:522]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_1_cmd_gen' (4#1) [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_cmd_gen.v:101]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_1_memc_flow_vcontrol' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_memc_flow_vcontrol.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter NUM_DQ_PINS bound to: 64 - type: integer 
	Parameter BL_WIDTH bound to: 10 - type: integer 
	Parameter MEM_BURST_LEN bound to: 8 - type: integer 
	Parameter FAMILY bound to: VIRTEX6 - type: string 
	Parameter MEM_TYPE bound to: DDR3 - type: string 
	Parameter READY bound to: 4'b0001 
	Parameter READ bound to: 4'b0010 
	Parameter WRITE bound to: 4'b0100 
	Parameter CMD_WAIT bound to: 4'b1000 
	Parameter RD bound to: 3'b001 
	Parameter RDP bound to: 3'b011 
	Parameter WR bound to: 3'b000 
	Parameter WRP bound to: 3'b010 
	Parameter REFRESH bound to: 3'b100 
	Parameter NOP bound to: 3'b101 
INFO: [Synth 8-4471] merging register 'cmd_rdy_o_reg' into 'push_cmd_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_memc_flow_vcontrol.v:190]
INFO: [Synth 8-4471] merging register 'wdp_validB_o_reg' into 'wdp_valid_o_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_memc_flow_vcontrol.v:280]
INFO: [Synth 8-4471] merging register 'wdp_validC_o_reg' into 'wdp_valid_o_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_memc_flow_vcontrol.v:281]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_1_memc_flow_vcontrol' (5#1) [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_memc_flow_vcontrol.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_1_read_data_path' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_read_data_path.v:72]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter START_ADDR bound to: 0 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter MEM_TYPE bound to: DDR3 - type: string 
	Parameter FAMILY bound to: VIRTEX6 - type: string 
	Parameter BL_WIDTH bound to: 10 - type: integer 
	Parameter MEM_BURST_LEN bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter CMP_DATA_PIPE_STAGES bound to: 0 - type: integer 
	Parameter DATA_PATTERN bound to: DGEN_ALL - type: string 
	Parameter NUM_DQ_PINS bound to: 64 - type: integer 
	Parameter DWIDTH bound to: 512 - type: integer 
	Parameter SEL_VICTIM_LINE bound to: 0 - type: integer 
	Parameter MEM_COL_WIDTH bound to: 10 - type: integer 
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter ER_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_1_read_posted_fifo' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_read_posted_fifo.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter FAMILY bound to: VIRTEX6 - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter MEM_BURST_LEN bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter BL_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_1_afifo' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_afifo.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DSIZE bound to: 42 - type: integer 
	Parameter FIFO_DEPTH bound to: 16 - type: integer 
	Parameter ASIZE bound to: 4 - type: integer 
	Parameter SYNC bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_1_afifo' (6#1) [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_afifo.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_1_read_posted_fifo' (7#1) [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_read_posted_fifo.v:69]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_1_rd_data_gen' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_rd_data_gen.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter FAMILY bound to: VIRTEX6 - type: string 
	Parameter MEM_TYPE bound to: DDR3 - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter MEM_BURST_LEN bound to: 8 - type: integer 
	Parameter START_ADDR bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter BL_WIDTH bound to: 10 - type: integer 
	Parameter DWIDTH bound to: 512 - type: integer 
	Parameter DATA_PATTERN bound to: DGEN_ALL - type: string 
	Parameter NUM_DQ_PINS bound to: 64 - type: integer 
	Parameter SEL_VICTIM_LINE bound to: 0 - type: integer 
	Parameter COLUMN_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_1_s7ven_data_gen' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_s7ven_data_gen.v:85]
	Parameter DMODE bound to: READ - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter MEM_TYPE bound to: DDR3 - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BL_WIDTH bound to: 10 - type: integer 
	Parameter FAMILY bound to: VIRTEX6 - type: string 
	Parameter EYE_TEST bound to: FALSE - type: string 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter MEM_BURST_LEN bound to: 8 - type: integer 
	Parameter START_ADDR bound to: 0 - type: integer 
	Parameter DWIDTH bound to: 512 - type: integer 
	Parameter DATA_PATTERN bound to: DGEN_ALL - type: string 
	Parameter NUM_DQ_PINS bound to: 64 - type: integer 
	Parameter COLUMN_WIDTH bound to: 10 - type: integer 
	Parameter SEL_VICTIM_LINE bound to: 0 - type: integer 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter TAPS_VALUE bound to: 8'b10001110 
	Parameter NUM_WIDTH bound to: 512 - type: integer 
	Parameter USER_BUS_DWIDTH bound to: 512 - type: integer 
	Parameter BRAM_DATAL_MODE bound to: 4'b0000 
	Parameter FIXED_DATA_MODE bound to: 4'b0001 
	Parameter ADDR_DATA_MODE bound to: 4'b0010 
	Parameter HAMMER_DATA_MODE bound to: 4'b0011 
	Parameter NEIGHBOR_DATA_MODE bound to: 4'b0100 
	Parameter WALKING1_DATA_MODE bound to: 4'b0101 
	Parameter WALKING0_DATA_MODE bound to: 4'b0110 
	Parameter PRBS_DATA_MODE bound to: 4'b0111 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_1_vio_init_pattern_bram' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_vio_init_pattern_bram.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter START_ADDR bound to: 0 - type: integer 
	Parameter MEM_BURST_LEN bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter NUM_DQ_PINS bound to: 64 - type: integer 
	Parameter SEL_VICTIM_LINE bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_vio_init_pattern_bram.v:284]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_1_vio_init_pattern_bram' (8#1) [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_vio_init_pattern_bram.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_1_data_prbs_gen' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_data_prbs_gen.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EYE_TEST bound to: FALSE - type: string 
	Parameter PRBS_WIDTH bound to: 32 - type: integer 
	Parameter SEED_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_1_data_prbs_gen' (9#1) [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_data_prbs_gen.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_1_tg_prbs_gen' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:82]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter PRBS_SEQ_LEN_CYCLES bound to: 32 - type: integer 
	Parameter PRBS_SEQ_LEN_CYCLES_BITS bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_1_tg_prbs_gen' (10#1) [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:82]
INFO: [Synth 8-4471] merging register 'data_mode_rr_c_reg[3:0]' into 'data_mode_rr_a_reg[3:0]' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_s7ven_data_gen.v:308]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_1_s7ven_data_gen' (11#1) [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_s7ven_data_gen.v:85]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_1_rd_data_gen' (12#1) [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_rd_data_gen.v:69]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_1_afifo__parameterized0' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_afifo.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DSIZE bound to: 512 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
	Parameter ASIZE bound to: 4 - type: integer 
	Parameter SYNC bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_1_afifo__parameterized0' (12#1) [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_afifo.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_1_read_data_path' (13#1) [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_read_data_path.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_1_write_data_path' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_write_data_path.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter FAMILY bound to: VIRTEX6 - type: string 
	Parameter MEM_TYPE bound to: DDR3 - type: string 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter START_ADDR bound to: 0 - type: integer 
	Parameter BL_WIDTH bound to: 10 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter MEM_BURST_LEN bound to: 8 - type: integer 
	Parameter DWIDTH bound to: 512 - type: integer 
	Parameter DATA_PATTERN bound to: DGEN_ALL - type: string 
	Parameter NUM_DQ_PINS bound to: 64 - type: integer 
	Parameter SEL_VICTIM_LINE bound to: 0 - type: integer 
	Parameter MEM_COL_WIDTH bound to: 10 - type: integer 
	Parameter EYE_TEST bound to: FALSE - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_1_wr_data_gen' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_wr_data_gen.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter FAMILY bound to: VIRTEX6 - type: string 
	Parameter MEM_BURST_LEN bound to: 8 - type: integer 
	Parameter START_ADDR bound to: 0 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter MEM_TYPE bound to: DDR3 - type: string 
	Parameter MODE bound to: WR - type: string 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter BL_WIDTH bound to: 10 - type: integer 
	Parameter DWIDTH bound to: 512 - type: integer 
	Parameter DATA_PATTERN bound to: DGEN_ALL - type: string 
	Parameter NUM_DQ_PINS bound to: 64 - type: integer 
	Parameter SEL_VICTIM_LINE bound to: 0 - type: integer 
	Parameter COLUMN_WIDTH bound to: 10 - type: integer 
	Parameter EYE_TEST bound to: FALSE - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_1_s7ven_data_gen__parameterized0' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_s7ven_data_gen.v:85]
	Parameter DMODE bound to: WRITE - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter MEM_TYPE bound to: DDR3 - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BL_WIDTH bound to: 10 - type: integer 
	Parameter FAMILY bound to: VIRTEX6 - type: string 
	Parameter EYE_TEST bound to: FALSE - type: string 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter MEM_BURST_LEN bound to: 8 - type: integer 
	Parameter START_ADDR bound to: 0 - type: integer 
	Parameter DWIDTH bound to: 512 - type: integer 
	Parameter DATA_PATTERN bound to: DGEN_ALL - type: string 
	Parameter NUM_DQ_PINS bound to: 64 - type: integer 
	Parameter COLUMN_WIDTH bound to: 10 - type: integer 
	Parameter SEL_VICTIM_LINE bound to: 0 - type: integer 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter TAPS_VALUE bound to: 8'b10001110 
	Parameter NUM_WIDTH bound to: 512 - type: integer 
	Parameter USER_BUS_DWIDTH bound to: 512 - type: integer 
	Parameter BRAM_DATAL_MODE bound to: 4'b0000 
	Parameter FIXED_DATA_MODE bound to: 4'b0001 
	Parameter ADDR_DATA_MODE bound to: 4'b0010 
	Parameter HAMMER_DATA_MODE bound to: 4'b0011 
	Parameter NEIGHBOR_DATA_MODE bound to: 4'b0100 
	Parameter WALKING1_DATA_MODE bound to: 4'b0101 
	Parameter WALKING0_DATA_MODE bound to: 4'b0110 
	Parameter PRBS_DATA_MODE bound to: 4'b0111 
INFO: [Synth 8-4471] merging register 'data_mode_rr_c_reg[3:0]' into 'data_mode_rr_a_reg[3:0]' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_s7ven_data_gen.v:308]
INFO: [Synth 8-4471] merging register 'user_burst_cnt_larger_bram_reg' into 'wr_ubr.user_burst_cnt_larger_1_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_s7ven_data_gen.v:469]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_1_s7ven_data_gen__parameterized0' (13#1) [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_s7ven_data_gen.v:85]
INFO: [Synth 8-4512] found unpartitioned construct node [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_wr_data_gen.v:247]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_1_wr_data_gen' (14#1) [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_wr_data_gen.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_1_write_data_path' (15#1) [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_write_data_path.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_1_tg_status' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_status.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DWIDTH bound to: 512 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_1_tg_status' (16#1) [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_status.v:70]
INFO: [Synth 8-4471] merging register 'data_mode_r_b_reg[3:0]' into 'data_mode_r_a_reg[3:0]' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_memc_traffic_gen.v:395]
INFO: [Synth 8-4471] merging register 'data_mode_r_c_reg[3:0]' into 'data_mode_r_a_reg[3:0]' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_memc_traffic_gen.v:396]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_1_memc_traffic_gen' (17#1) [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_memc_traffic_gen.v:81]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_1_traffic_gen_top' (18#1) [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_traffic_gen_top.v:78]
WARNING: [Synth 8-689] width (28) of port connection 'memc_cmd_addr' does not match port width (32) of module 'mig_7series_v2_1_traffic_gen_top' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:941]
INFO: [Synth 8-638] synthesizing module 'vio_twm_ddrx' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/.Xil/Vivado-3632-XCOJAMESM22/realtime/vio_twm_ddrx_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'vio_twm_ddrx' (19#1) [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/.Xil/Vivado-3632-XCOJAMESM22/realtime/vio_twm_ddrx_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'ila_ddrx_native' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/.Xil/Vivado-3632-XCOJAMESM22/realtime/ila_ddrx_native_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'ila_ddrx_native' (20#1) [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/.Xil/Vivado-3632-XCOJAMESM22/realtime/ila_ddrx_native_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_1_chk_win' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DLY_WIDTH bound to: 26 - type: integer 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter SC_WIDTH bound to: 3 - type: integer 
	Parameter SDC_WIDTH bound to: 5 - type: integer 
	Parameter WIN_SIZE bound to: 6 - type: integer 
	Parameter SIM_OPTION bound to: FALSE - type: string 
	Parameter DLY_CNTR_WIDTH bound to: 26 - type: integer 
	Parameter DQ_BITS bound to: 6 - type: integer 
	Parameter DQ_PER_DQS_BITS bound to: 3 - type: integer 
	Parameter DQS_SELECT_BITS bound to: 3 - type: integer 
	Parameter BYTE bound to: 8 - type: integer 
	Parameter WIN_IDLE bound to: 4'b0000 
	Parameter WIN_INC_TAP bound to: 4'b0001 
	Parameter WIN_SHORT_DLY bound to: 4'b0010 
	Parameter WIN_WAIT_INC bound to: 4'b0011 
	Parameter WIN_CHK_ERR_R bound to: 4'b0100 
	Parameter WIN_BACK_R bound to: 4'b0101 
	Parameter WIN_SS_R bound to: 4'b0110 
	Parameter WIN_RTN_TAP_R bound to: 4'b0111 
	Parameter WIN_DEC_TAP bound to: 4'b1000 
	Parameter WIN_WAIT_DEC bound to: 4'b1001 
	Parameter WIN_CHK_ERR_L bound to: 4'b1010 
	Parameter WIN_BACK_L bound to: 4'b1011 
	Parameter WIN_SS_L bound to: 4'b1100 
	Parameter WIN_RTN_TAP_L bound to: 4'b1101 
	Parameter WIN_CK_DONE bound to: 4'b1110 
INFO: [Synth 8-638] synthesizing module 'RAM128X1D' [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:27714]
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'RAM128X1D' (21#1) [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:27714]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:452]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:467]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:452]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:467]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:452]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:467]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:452]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:467]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:452]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:467]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:452]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:467]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:488]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:503]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:488]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:503]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:488]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:503]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:488]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:503]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:488]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:503]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:488]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:503]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:488]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:503]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:488]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:503]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:488]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:503]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:670]
WARNING: [Synth 8-3848] Net win_current_bit in module/entity mig_7series_v2_1_chk_win does not have driver. [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:107]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_1_chk_win' (22#1) [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:70]
WARNING: [Synth 8-350] instance 'u_chk_win' of module 'mig_7series_v2_1_chk_win' requires 28 connections, but only 27 given [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:1399]
INFO: [Synth 8-638] synthesizing module 'led_display_driver' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/led_display_driver.v:96]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter SEVEN_SEG_0 bound to: 7'b1000000 
	Parameter SEVEN_SEG_1 bound to: 7'b1111001 
	Parameter SEVEN_SEG_2 bound to: 7'b0100100 
	Parameter SEVEN_SEG_3 bound to: 7'b0110000 
	Parameter SEVEN_SEG_4 bound to: 7'b0011001 
	Parameter SEVEN_SEG_5 bound to: 7'b0010010 
	Parameter SEVEN_SEG_6 bound to: 7'b0000010 
	Parameter SEVEN_SEG_7 bound to: 7'b1111000 
	Parameter SEVEN_SEG_8 bound to: 7'b0000000 
	Parameter SEVEN_SEG_9 bound to: 7'b0011000 
	Parameter SEVEN_SEG_A bound to: 7'b0001000 
	Parameter SEVEN_SEG_B bound to: 7'b0000011 
	Parameter SEVEN_SEG_C bound to: 7'b0100111 
	Parameter SEVEN_SEG_D bound to: 7'b0100001 
	Parameter SEVEN_SEG_E bound to: 7'b0000110 
	Parameter SEVEN_SEG_F bound to: 7'b0001110 
	Parameter SEVEN_SEG_CAL bound to: 7'b1000110 
	Parameter SEVEN_SEG_ERROR bound to: 7'b0111111 
	Parameter CLK_DIV_CNT_WIDTH bound to: 26 - type: integer 
	Parameter READ_DIV_CNT_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'led_display_driver' (23#1) [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/led_display_driver.v:96]
WARNING: [Synth 8-689] width (1) of port connection 'seven_seg_n' does not match port width (7) of module 'led_display_driver' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:1478]
WARNING: [Synth 8-3848] Net dbg_axi_cmp_data_orig in module/entity example_top does not have driver. [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:687]
WARNING: [Synth 8-3848] Net dbg_axi_rdata_cmp_orig in module/entity example_top does not have driver. [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:688]
INFO: [Synth 8-256] done synthesizing module 'example_top' (24#1) [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:74]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 327.762 ; gain = 189.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin \CHIPSCOPE_INST.u_chk_win :win_bit_select[6] to constant 0 [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:1399]
WARNING: [Synth 8-3295] tying undriven pin \CHIPSCOPE_INST.u_chk_win :win_bit_select[5] to constant 0 [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:1399]
WARNING: [Synth 8-3295] tying undriven pin \CHIPSCOPE_INST.u_chk_win :win_bit_select[4] to constant 0 [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:1399]
WARNING: [Synth 8-3295] tying undriven pin \CHIPSCOPE_INST.u_chk_win :win_bit_select[3] to constant 0 [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:1399]
WARNING: [Synth 8-3295] tying undriven pin \CHIPSCOPE_INST.u_chk_win :win_bit_select[2] to constant 0 [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:1399]
WARNING: [Synth 8-3295] tying undriven pin \CHIPSCOPE_INST.u_chk_win :win_bit_select[1] to constant 0 [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:1399]
WARNING: [Synth 8-3295] tying undriven pin \CHIPSCOPE_INST.u_chk_win :win_bit_select[0] to constant 0 [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:1399]
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/ConfigModes.xml
Feature available: Internal_bitstream

Processing XDC Constraints
Parsing XDC File [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/.Xil/Vivado-3632-XCOJAMESM22/dcp_2/mig_7series_0_in_context.xdc] for cell 'u_mig_7series_0'
Finished Parsing XDC File [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/.Xil/Vivado-3632-XCOJAMESM22/dcp_2/mig_7series_0_in_context.xdc] for cell 'u_mig_7series_0'
Parsing XDC File [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/constrs_1/imports/par/example_top.xdc]
Finished Parsing XDC File [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/constrs_1/imports/par/example_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/constrs_1/imports/par/example_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/example_top_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [.Xil/example_top_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc]
Finished Parsing XDC File [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, RAMD64E, RAMD64E, MUXF7, MUXF7): 30 instances

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 668.672 ; gain = 530.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for sys_clk_p. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for sys_clk_n. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for sys_rst. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[63]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[62]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[61]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[60]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[59]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[58]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[57]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[56]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[55]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[54]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[53]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[52]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[51]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[50]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[49]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[48]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[47]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[46]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[45]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[44]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[43]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[42]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[41]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[40]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[39]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[38]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[37]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[36]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[35]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[34]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[33]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[32]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_n[7]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_n[6]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_n[5]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_n[4]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_p[7]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_p[6]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_p[5]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_p[4]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dm[7]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dm[6]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dm[5]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dm[4]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dm[3]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dm[2]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc, line 5).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 668.672 ; gain = 530.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 668.672 ; gain = 530.207
---------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'mig_7series_v2_1_init_mem_pattern_ctr'
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_cmd_gen.v:1601]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_cmd_gen.v:1601]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_cmd_gen.v:1601]
WARNING: [Synth 8-3936] Found unconnected internal register 'cmd_reg_reg' and it is trimmed from '3' to '1' bits. [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_memc_flow_vcontrol.v:292]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'mig_7series_v2_1_memc_flow_vcontrol'
INFO: [Synth 8-802] inferred FSM for state register 'win_state_r_reg' in module 'mig_7series_v2_1_chk_win'
INFO: [Synth 8-3354] encoded FSM with state register 'win_state_r_reg' using encoding 'one-hot' in module 'mig_7series_v2_1_chk_win'
WARNING: [Synth 8-3848] Net win_current_bit in module/entity mig_7series_v2_1_chk_win does not have driver. [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:107]
WARNING: [Synth 8-3848] Net dbg_axi_cmp_data_orig_orig in module/entity example_top does not have driver. [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:687]
WARNING: [Synth 8-3848] Net dbg_axi_rdata_cmp_orig_orig in module/entity example_top does not have driver. [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:688]

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |mig_7series_v2_1_memc_traffic_gen__GB0 |           1|     33689|
|2     |mig_7series_v2_1_memc_traffic_gen__GB1 |           1|     23648|
|3     |mig_7series_v2_1_traffic_gen_top__GC0  |           1|      1871|
|4     |example_top__GC0                       |           1|     10678|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register error_status_reg [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_status.v:104]
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 128   
	   2 Input      7 Bit       Adders := 4     
	   4 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 135   
	   3 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 384   
	   3 Input      1 Bit         XORs := 512   
	   2 Input      1 Bit         XORs := 524   
+---Registers : 
	             1088 Bit    Registers := 1     
	             1024 Bit    Registers := 1     
	              512 Bit    Registers := 10    
	              391 Bit    Registers := 1     
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	               74 Bit    Registers := 1     
	               64 Bit    Registers := 30    
	               32 Bit    Registers := 16    
	               26 Bit    Registers := 1     
	               20 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 7     
	                9 Bit    Registers := 7     
	                8 Bit    Registers := 260   
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 133   
	                4 Bit    Registers := 23    
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 843   
+---RAMs : 
	               8K Bit         RAMs := 1     
	              672 Bit         RAMs := 1     
	              128 Bit         RAMs := 8     
+---Muxes : 
	   2 Input    511 Bit        Muxes := 6     
	   2 Input     64 Bit        Muxes := 7     
	   2 Input     46 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 24    
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 3     
	  24 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 10    
	   2 Input     10 Bit        Muxes := 18    
	   3 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 387   
	   2 Input      7 Bit        Muxes := 7     
	  16 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 57    
	   4 Input      4 Bit        Muxes := 20    
	   6 Input      4 Bit        Muxes := 10    
	   3 Input      4 Bit        Muxes := 3     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 518   
	   5 Input      1 Bit        Muxes := 3     
	  16 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register error_status_reg [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_status.v:104]
Hierarchical RTL Component report 
Module example_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	             1024 Bit    Registers := 1     
	              512 Bit    Registers := 2     
	              391 Bit    Registers := 1     
	              256 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module mig_7series_v2_1_cmd_prbs_gen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v2_1_cmd_prbs_gen__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v2_1_cmd_prbs_gen__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v2_1_cmd_prbs_gen__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v2_1_cmd_gen 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               74 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     46 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 12    
	   2 Input     13 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 6     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_1_memc_flow_vcontrol 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 29    
Module mig_7series_v2_1_afifo 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---RAMs : 
	              672 Bit         RAMs := 1     
Module mig_7series_v2_1_read_posted_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_vio_init_pattern_bram__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---RAMs : 
	              128 Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 18    
	   4 Input      4 Bit        Muxes := 10    
	   6 Input      4 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module mig_7series_v2_1_data_prbs_gen__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v2_1_tg_prbs_gen__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_s7ven_data_gen 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 2     
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    511 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module mig_7series_v2_1_rd_data_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 10    
Module mig_7series_v2_1_afifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mig_7series_v2_1_read_data_path 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 4     
	               64 Bit    Registers := 25    
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 579   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_status 
Detailed RTL Component Info : 
+---Registers : 
	             1088 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module mig_7series_v2_1_vio_init_pattern_bram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---RAMs : 
	              128 Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 18    
	   4 Input      4 Bit        Muxes := 10    
	   6 Input      4 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module mig_7series_v2_1_data_prbs_gen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v2_1_tg_prbs_gen__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_tg_prbs_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_1_s7ven_data_gen__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 2     
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    511 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module mig_7series_v2_1_wr_data_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 26    
Module mig_7series_v2_1_write_data_path 
Detailed RTL Component Info : 
Module mig_7series_v2_1_memc_traffic_gen 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module mig_7series_v2_1_init_mem_pattern_ctr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 10    
Module mig_7series_v2_1_traffic_gen_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module mig_7series_v2_1_chk_win 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               26 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	  24 Input     16 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 5     
Module led_display_driver 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	  16 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 668.672 ; gain = 530.207
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[1].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[2].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[3].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[4].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[5].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[6].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[7].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[8].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[9].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[10].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[11].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[12].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[13].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[14].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[15].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[16].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[17].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[18].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[19].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[20].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[21].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[22].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[23].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[24].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[25].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[26].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[27].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[28].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[29].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[30].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[31].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[32].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[33].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[34].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[35].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[36].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[37].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[38].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[39].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[40].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[41].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[42].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[43].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[44].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[45].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[46].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[47].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[48].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[49].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[50].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[51].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[52].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[53].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[54].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[55].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[56].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[57].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[58].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[59].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[60].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[61].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[62].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[63].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[1].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[2].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[3].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[4].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[5].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[6].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[7].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[8].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[9].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[10].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[11].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[12].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[13].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[14].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[15].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[16].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[17].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[18].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[19].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[20].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[21].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[22].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[23].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[24].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[25].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[26].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[27].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Synth 8-4471] merging register 'gen_prbs_modules[28].u_data_prbs_gen/reseed_prbs_r_reg' into 'gen_prbs_modules[0].u_data_prbs_gen/reseed_prbs_r_reg' [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v:143]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/kc705_mig/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_cmd_gen.v:1601]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:27 . Memory (MB): peak = 668.672 ; gain = 530.207
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:01:23 ; elapsed = 00:01:27 . Memory (MB): peak = 668.672 ; gain = 530.207
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+---------------------------------------+--------------------------------------------------------+--------------------+----------------------+--------------+--------------------------------------------------------------------------------+
|Module Name                            | RTL Object                                             | Inference Criteria | Size (depth X width) | Primitives   | Hierarchical Name                                                              | 
+---------------------------------------+--------------------------------------------------------+--------------------+----------------------+--------------+--------------------------------------------------------------------------------+
|mig_7series_v2_1_memc_traffic_gen__GB0 | RD_PATH.read_data_path/read_postedfifo/rd_fifo/mem_reg | Implied            | 16 X 42              | RAM32M x 7   | ram__10                                                                        | 
|mig_7series_v2_1_vio_init_pattern_bram | mem_0_reg                                              | Implied            | 16 X 8               | RAM32M x 2   | mig_7series_v2_1_s7ven_data_gen/mig_7series_v2_1_vio_init_pattern_bram/ram__11 | 
|mig_7series_v2_1_vio_init_pattern_bram | mem_1_reg                                              | Implied            | 16 X 8               | RAM32M x 2   | mig_7series_v2_1_s7ven_data_gen/mig_7series_v2_1_vio_init_pattern_bram/ram__12 | 
|mig_7series_v2_1_vio_init_pattern_bram | mem_2_reg                                              | Implied            | 16 X 8               | RAM32M x 2   | mig_7series_v2_1_s7ven_data_gen/mig_7series_v2_1_vio_init_pattern_bram/ram__13 | 
|mig_7series_v2_1_vio_init_pattern_bram | mem_3_reg                                              | Implied            | 16 X 8               | RAM32M x 2   | mig_7series_v2_1_s7ven_data_gen/mig_7series_v2_1_vio_init_pattern_bram/ram__14 | 
|mig_7series_v2_1_vio_init_pattern_bram | mem_0_reg                                              | Implied            | 16 X 8               | RAM32M x 2   | mig_7series_v2_1_s7ven_data_gen/mig_7series_v2_1_vio_init_pattern_bram/ram__15 | 
|mig_7series_v2_1_vio_init_pattern_bram | mem_1_reg                                              | Implied            | 16 X 8               | RAM32M x 2   | mig_7series_v2_1_s7ven_data_gen/mig_7series_v2_1_vio_init_pattern_bram/ram__16 | 
|mig_7series_v2_1_vio_init_pattern_bram | mem_2_reg                                              | Implied            | 16 X 8               | RAM32M x 2   | mig_7series_v2_1_s7ven_data_gen/mig_7series_v2_1_vio_init_pattern_bram/ram__17 | 
|mig_7series_v2_1_vio_init_pattern_bram | mem_3_reg                                              | Implied            | 16 X 8               | RAM32M x 2   | mig_7series_v2_1_s7ven_data_gen/mig_7series_v2_1_vio_init_pattern_bram/ram__18 | 
+---------------------------------------+--------------------------------------------------------+--------------------+----------------------+--------------+--------------------------------------------------------------------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[73] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[72] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[71] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[70] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[69] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[68] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[67] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[66] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[65] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[64] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[63] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[62] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[61] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[60] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[59] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[58] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[57] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[56] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[55] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[54] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[53] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[52] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[51] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[50] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[49] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[48] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[47] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[46] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[45] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[44] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[43] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[42] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[41] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[40] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[39] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[38] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[37] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[36] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[35] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[34] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[33] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[32] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\force_rd_counts_reg[9] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\force_rd_counts_reg[8] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\force_rd_counts_reg[7] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\force_rd_counts_reg[6] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\force_rd_counts_reg[5] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\force_rd_counts_reg[4] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (bram_rd_valid_o_reg) is unused and will be removed from module mig_7series_v2_1_vio_init_pattern_bram__1.
WARNING: [Synth 8-3332] Sequential element (\ADDRESS_PATTERN.acounts_reg[32] ) is unused and will be removed from module mig_7series_v2_1_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (\ADDRESS_PATTERN.acounts_reg[33] ) is unused and will be removed from module mig_7series_v2_1_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (\ADDRESS_PATTERN.acounts_reg[34] ) is unused and will be removed from module mig_7series_v2_1_s7ven_data_gen.
WARNING: [Synth 8-3332] Sequential element (\ADDRESS_PATTERN.acounts_reg[35] ) is unused and will be removed from module mig_7series_v2_1_s7ven_data_gen.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/u_c_gen/\cal_blout_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[59] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_memc_traffic_geni_0/\end_addr_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_memc_traffic_geni_0/\end_addr_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_memc_traffic_geni_0/\end_addr_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_memc_traffic_geni_0/\end_addr_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_memc_traffic_geni_0/\end_addr_r_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_memc_traffic_geni_0/\end_addr_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_memc_traffic_geni_0/\end_addr_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_memc_traffic_geni_0/\end_addr_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[60] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /vio_init_pattern_bram/\hdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/u_c_gen/\cal_blout_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\wdatamask_ripplecnt_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/i_58/\memc_control/commands_delay_counters_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/i_58/\memc_control/commands_delay_counters_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/i_58/\memc_control/commands_delay_counters_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/i_58/\memc_control/commands_delay_counters_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/i_58/\memc_control/commands_delay_counters_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_traffic_geni_0/i_58/\memc_control/commands_delay_counters_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\hdata_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\hdata_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\hdata_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\hdata_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\hdata_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\hdata_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\hdata_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\hdata_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\hdata_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\hdata_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\hdata_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\hdata_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\hdata_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\hdata_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\hdata_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\hdata_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\hdata_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\hdata_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\hdata_reg[18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_memc_traffic_geni_0/\RD_PATH.read_data_path/rd_datagen/s7ven_data_gen /\hdata_reg[19] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (\write_percent_cnt_reg[3] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\write_percent_cnt_reg[2] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\write_percent_cnt_reg[1] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\write_percent_cnt_reg[0] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[31] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[30] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[29] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[28] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[27] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[26] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[25] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[24] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[23] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[22] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[21] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[20] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[19] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[18] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[17] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[16] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[5] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[4] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[3] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[2] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[1] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\cal_blout_reg[0] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\INC_COUNTS_V.INC_COUNTS_reg[1] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\INC_COUNTS_V.INC_COUNTS_reg[0] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (refresh_prbs_reg) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\addr_out_reg[31] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\INC_COUNTS_V.INC_COUNTS_reg[2] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\addr_out_reg[30] ) is unused and will be removed from module mig_7series_v2_1_cmd_gen.
WARNING: [Synth 8-3332] Sequential element (\data_in_reg[30] ) is unused and will be removed from module mig_7series_v2_1_vio_init_pattern_bram__1.
WARNING: [Synth 8-3332] Sequential element (\data_in_reg[29] ) is unused and will be removed from module mig_7series_v2_1_vio_init_pattern_bram__1.
WARNING: [Synth 8-3332] Sequential element (\data_in_reg[28] ) is unused and will be removed from module mig_7series_v2_1_vio_init_pattern_bram__1.
WARNING: [Synth 8-3332] Sequential element (\data_in_reg[27] ) is unused and will be removed from module mig_7series_v2_1_vio_init_pattern_bram__1.
WARNING: [Synth 8-3332] Sequential element (\data_in_reg[26] ) is unused and will be removed from module mig_7series_v2_1_vio_init_pattern_bram__1.
WARNING: [Synth 8-3332] Sequential element (\data_in_reg[25] ) is unused and will be removed from module mig_7series_v2_1_vio_init_pattern_bram__1.
WARNING: [Synth 8-3332] Sequential element (\data_in_reg[24] ) is unused and will be removed from module mig_7series_v2_1_vio_init_pattern_bram__1.
WARNING: [Synth 8-3332] Sequential element (\data_in_reg[23] ) is unused and will be removed from module mig_7series_v2_1_vio_init_pattern_bram__1.
WARNING: [Synth 8-3332] Sequential element (\data_in_reg[22] ) is unused and will be removed from module mig_7series_v2_1_vio_init_pattern_bram__1.
WARNING: [Synth 8-3332] Sequential element (\data_in_reg[21] ) is unused and will be removed from module mig_7series_v2_1_vio_init_pattern_bram__1.
WARNING: [Synth 8-3332] Sequential element (\data_in_reg[20] ) is unused and will be removed from module mig_7series_v2_1_vio_init_pattern_bram__1.
WARNING: [Synth 8-3332] Sequential element (\data_in_reg[19] ) is unused and will be removed from module mig_7series_v2_1_vio_init_pattern_bram__1.
WARNING: [Synth 8-3332] Sequential element (\data_in_reg[18] ) is unused and will be removed from module mig_7series_v2_1_vio_init_pattern_bram__1.
WARNING: [Synth 8-3332] Sequential element (\data_in_reg[17] ) is unused and will be removed from module mig_7series_v2_1_vio_init_pattern_bram__1.
WARNING: [Synth 8-3332] Sequential element (\data_in_reg[16] ) is unused and will be removed from module mig_7series_v2_1_vio_init_pattern_bram__1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:58 ; elapsed = 00:02:06 . Memory (MB): peak = 718.527 ; gain = 580.063
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:01:58 ; elapsed = 00:02:06 . Memory (MB): peak = 718.527 ; gain = 580.063
Finished Parallel Section  : Time (s): cpu = 00:01:58 ; elapsed = 00:02:06 . Memory (MB): peak = 718.527 ; gain = 580.063
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:14 ; elapsed = 00:02:22 . Memory (MB): peak = 758.223 ; gain = 619.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:22 ; elapsed = 00:02:29 . Memory (MB): peak = 783.016 ; gain = 644.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:45 ; elapsed = 00:02:57 . Memory (MB): peak = 803.641 ; gain = 665.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_addr.addr_prbs_gen :prbs_seed_i[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_addr.addr_prbs_gen :prbs_seed_i[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_addr.addr_prbs_gen :prbs_seed_i[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_addr.addr_prbs_gen :prbs_seed_i[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_addr.addr_prbs_gen :prbs_seed_i[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_addr.addr_prbs_gen :prbs_seed_i[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_addr.addr_prbs_gen :prbs_seed_i[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_addr.addr_prbs_gen :prbs_seed_i[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_addr.addr_prbs_gen :prbs_seed_i[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_addr.addr_prbs_gen :prbs_seed_i[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_addr.addr_prbs_gen :prbs_seed_i[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_addr.addr_prbs_gen :prbs_seed_i[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_addr.addr_prbs_gen :prbs_seed_i[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_addr.addr_prbs_gen :prbs_seed_i[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_addr.addr_prbs_gen :prbs_seed_i[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_addr.addr_prbs_gen :prbs_seed_i[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_addr.addr_prbs_gen :prbs_seed_i[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_addr.addr_prbs_gen :prbs_seed_i[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_addr.addr_prbs_gen :prbs_seed_i[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_addr.addr_prbs_gen :prbs_seed_i[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_addr.addr_prbs_gen :prbs_seed_i[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_addr.addr_prbs_gen :prbs_seed_i[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_addr.addr_prbs_gen :prbs_seed_i[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_addr.addr_prbs_gen :prbs_seed_i[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_addr.addr_prbs_gen :prbs_seed_i[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_addr.addr_prbs_gen :prbs_seed_i[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_addr.addr_prbs_gen :prbs_seed_i[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_addr.addr_prbs_gen :prbs_seed_i[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_addr.addr_prbs_gen :prbs_seed_i[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_addr.addr_prbs_gen :prbs_seed_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_addr.addr_prbs_gen :prbs_seed_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_addr.addr_prbs_gen :prbs_seed_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_instr.instr_prbs_gen_a :prbs_seed_i[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_instr.instr_prbs_gen_a :prbs_seed_i[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_instr.instr_prbs_gen_a :prbs_seed_i[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_instr.instr_prbs_gen_a :prbs_seed_i[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_instr.instr_prbs_gen_a :prbs_seed_i[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_instr.instr_prbs_gen_a :prbs_seed_i[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_instr.instr_prbs_gen_a :prbs_seed_i[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_instr.instr_prbs_gen_a :prbs_seed_i[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_instr.instr_prbs_gen_a :prbs_seed_i[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_instr.instr_prbs_gen_a :prbs_seed_i[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_instr.instr_prbs_gen_a :prbs_seed_i[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_instr.instr_prbs_gen_a :prbs_seed_i[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_instr.instr_prbs_gen_a :prbs_seed_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_instr.instr_prbs_gen_a :prbs_seed_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_instr.instr_prbs_gen_a :prbs_seed_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_instr.instr_prbs_gen_b :prbs_seed_i[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_instr.instr_prbs_gen_b :prbs_seed_i[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_instr.instr_prbs_gen_b :prbs_seed_i[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_instr.instr_prbs_gen_b :prbs_seed_i[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_instr.instr_prbs_gen_b :prbs_seed_i[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_instr.instr_prbs_gen_b :prbs_seed_i[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_instr.instr_prbs_gen_b :prbs_seed_i[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_instr.instr_prbs_gen_b :prbs_seed_i[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_instr.instr_prbs_gen_b :prbs_seed_i[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_instr.instr_prbs_gen_b :prbs_seed_i[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_instr.instr_prbs_gen_b :prbs_seed_i[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_instr.instr_prbs_gen_b :prbs_seed_i[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_instr.instr_prbs_gen_b :prbs_seed_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_instr.instr_prbs_gen_b :prbs_seed_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_instr.instr_prbs_gen_b :prbs_seed_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_bl.bl_prbs_gen :prbs_seed_i[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_bl.bl_prbs_gen :prbs_seed_i[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_bl.bl_prbs_gen :prbs_seed_i[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_bl.bl_prbs_gen :prbs_seed_i[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_bl.bl_prbs_gen :prbs_seed_i[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_bl.bl_prbs_gen :prbs_seed_i[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_bl.bl_prbs_gen :prbs_seed_i[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_bl.bl_prbs_gen :prbs_seed_i[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_bl.bl_prbs_gen :prbs_seed_i[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_bl.bl_prbs_gen :prbs_seed_i[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_bl.bl_prbs_gen :prbs_seed_i[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_bl.bl_prbs_gen :prbs_seed_i[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_bl.bl_prbs_gen :prbs_seed_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_bl.bl_prbs_gen :prbs_seed_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \gen_prbs_bl.bl_prbs_gen :prbs_seed_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen :rst_i[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen :rst_i[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen :rst_i[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen :rst_i[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen :rst_i[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen :rst_i[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen :rst_i[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen :rst_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen :rst_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen :vio_percent_write[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen :vio_percent_write[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen :vio_percent_write[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen :vio_percent_write[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen :single_operation to constant 0
WARNING: [Synth 8-3295] tying undriven pin \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen :start_addr_i[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen :start_addr_i[30] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:47 ; elapsed = 00:03:00 . Memory (MB): peak = 803.641 ; gain = 665.176
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:47 ; elapsed = 00:03:00 . Memory (MB): peak = 803.641 ; gain = 665.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:50 ; elapsed = 00:03:03 . Memory (MB): peak = 803.641 ; gain = 665.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|example_top | CHIPSCOPE_INST.dbg_extn_trig_out_ack_r_reg[7] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |mig_7series_0   |         1|
|2     |vio_twm_ddrx    |         1|
|3     |ila_ddrx_native |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |ila_ddrx_native |     1|
|2     |mig_7series_0   |     1|
|3     |vio_twm_ddrx    |     1|
|4     |CARRY4          |    73|
|5     |LUT1            |   247|
|6     |LUT2            |   450|
|7     |LUT3            |   436|
|8     |LUT4            |  1575|
|9     |LUT5            |  1385|
|10    |LUT6            |  2685|
|11    |MUXCY_L         |   204|
|12    |MUXF7           |   193|
|13    |RAM128X1D       |    30|
|14    |RAM32M          |    23|
|15    |SRL16E          |     1|
|16    |XORCY           |   211|
|17    |FDCE            |  1442|
|18    |FDRE            |  5100|
|19    |FDSE            |   567|
|20    |OBUF            |     4|
+------+----------------+------+

Report Instance Areas: 
+------+---------------------------------------------------+------------------------------------------------+------+
|      |Instance                                           |Module                                          |Cells |
+------+---------------------------------------------------+------------------------------------------------+------+
|1     |top                                                |                                                | 16796|
|2     |  \CHIPSCOPE_INST.u_chk_win                        |mig_7series_v2_1_chk_win                        |   658|
|3     |  u_led_display_driver                             |led_display_driver                              |    84|
|4     |  u_traffic_gen_top                                |mig_7series_v2_1_traffic_gen_top                | 11220|
|5     |    u_init_mem_pattern_ctr                         |mig_7series_v2_1_init_mem_pattern_ctr           |   284|
|6     |    u_memc_traffic_gen                             |mig_7series_v2_1_memc_traffic_gen               | 10756|
|7     |      u_c_gen                                      |mig_7series_v2_1_cmd_gen                        |   720|
|8     |        \gen_prbs_addr.addr_prbs_gen               |mig_7series_v2_1_cmd_prbs_gen                   |    65|
|9     |        \gen_prbs_instr.instr_prbs_gen_a           |mig_7series_v2_1_cmd_prbs_gen__parameterized0   |    37|
|10    |        \gen_prbs_instr.instr_prbs_gen_b           |mig_7series_v2_1_cmd_prbs_gen__parameterized1   |    37|
|11    |        \gen_prbs_bl.bl_prbs_gen                   |mig_7series_v2_1_cmd_prbs_gen__parameterized2   |    37|
|12    |      \RD_PATH.read_data_path                      |mig_7series_v2_1_read_data_path                 |  4322|
|13    |        rd_datagen                                 |mig_7series_v2_1_rd_data_gen                    |  2537|
|14    |          s7ven_data_gen                           |mig_7series_v2_1_s7ven_data_gen                 |  2496|
|15    |            \PSUEDO_PRBS_PATTERN.data_prbs_gen     |mig_7series_v2_1_data_prbs_gen_63               |    90|
|16    |            \gen_prbs_modules[0].u_data_prbs_gen   |mig_7series_v2_1_tg_prbs_gen_64                 |    51|
|17    |            \gen_prbs_modules[10].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_65                 |    17|
|18    |            \gen_prbs_modules[11].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_66                 |    17|
|19    |            \gen_prbs_modules[12].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_67                 |    17|
|20    |            \gen_prbs_modules[13].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_68                 |    17|
|21    |            \gen_prbs_modules[14].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_69                 |    17|
|22    |            \gen_prbs_modules[15].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_70                 |    17|
|23    |            \gen_prbs_modules[16].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_71                 |    17|
|24    |            \gen_prbs_modules[17].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_72                 |    17|
|25    |            \gen_prbs_modules[18].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_73                 |    17|
|26    |            \gen_prbs_modules[19].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_74                 |    17|
|27    |            \gen_prbs_modules[1].u_data_prbs_gen   |mig_7series_v2_1_tg_prbs_gen_75                 |    17|
|28    |            \gen_prbs_modules[20].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_76                 |    17|
|29    |            \gen_prbs_modules[21].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_77                 |    17|
|30    |            \gen_prbs_modules[22].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_78                 |    17|
|31    |            \gen_prbs_modules[23].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_79                 |    17|
|32    |            \gen_prbs_modules[24].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_80                 |    17|
|33    |            \gen_prbs_modules[25].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_81                 |    17|
|34    |            \gen_prbs_modules[26].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_82                 |    17|
|35    |            \gen_prbs_modules[27].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_83                 |    17|
|36    |            \gen_prbs_modules[28].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_84                 |    17|
|37    |            \gen_prbs_modules[29].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_85                 |    17|
|38    |            \gen_prbs_modules[2].u_data_prbs_gen   |mig_7series_v2_1_tg_prbs_gen_86                 |    17|
|39    |            \gen_prbs_modules[30].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_87                 |    17|
|40    |            \gen_prbs_modules[31].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_88                 |    17|
|41    |            \gen_prbs_modules[32].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_89                 |    17|
|42    |            \gen_prbs_modules[33].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_90                 |    17|
|43    |            \gen_prbs_modules[34].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_91                 |    17|
|44    |            \gen_prbs_modules[35].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_92                 |    17|
|45    |            \gen_prbs_modules[36].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_93                 |    17|
|46    |            \gen_prbs_modules[37].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_94                 |    17|
|47    |            \gen_prbs_modules[38].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_95                 |    17|
|48    |            \gen_prbs_modules[39].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_96                 |    17|
|49    |            \gen_prbs_modules[3].u_data_prbs_gen   |mig_7series_v2_1_tg_prbs_gen_97                 |    17|
|50    |            \gen_prbs_modules[40].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_98                 |    17|
|51    |            \gen_prbs_modules[41].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_99                 |    17|
|52    |            \gen_prbs_modules[42].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_100                |    17|
|53    |            \gen_prbs_modules[43].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_101                |    17|
|54    |            \gen_prbs_modules[44].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_102                |    17|
|55    |            \gen_prbs_modules[45].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_103                |    17|
|56    |            \gen_prbs_modules[46].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_104                |    17|
|57    |            \gen_prbs_modules[47].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_105                |    17|
|58    |            \gen_prbs_modules[48].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_106                |    17|
|59    |            \gen_prbs_modules[49].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_107                |    17|
|60    |            \gen_prbs_modules[4].u_data_prbs_gen   |mig_7series_v2_1_tg_prbs_gen_108                |    17|
|61    |            \gen_prbs_modules[50].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_109                |    17|
|62    |            \gen_prbs_modules[51].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_110                |    17|
|63    |            \gen_prbs_modules[52].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_111                |    17|
|64    |            \gen_prbs_modules[53].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_112                |    17|
|65    |            \gen_prbs_modules[54].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_113                |    17|
|66    |            \gen_prbs_modules[55].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_114                |    17|
|67    |            \gen_prbs_modules[56].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_115                |    17|
|68    |            \gen_prbs_modules[57].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_116                |    17|
|69    |            \gen_prbs_modules[58].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_117                |    17|
|70    |            \gen_prbs_modules[59].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_118                |    17|
|71    |            \gen_prbs_modules[5].u_data_prbs_gen   |mig_7series_v2_1_tg_prbs_gen_119                |    17|
|72    |            \gen_prbs_modules[60].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_120                |    17|
|73    |            \gen_prbs_modules[61].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_121                |    17|
|74    |            \gen_prbs_modules[62].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_122                |    17|
|75    |            \gen_prbs_modules[63].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_123                |    18|
|76    |            \gen_prbs_modules[6].u_data_prbs_gen   |mig_7series_v2_1_tg_prbs_gen_124                |    17|
|77    |            \gen_prbs_modules[7].u_data_prbs_gen   |mig_7series_v2_1_tg_prbs_gen_125                |    17|
|78    |            \gen_prbs_modules[8].u_data_prbs_gen   |mig_7series_v2_1_tg_prbs_gen_126                |    17|
|79    |            \gen_prbs_modules[9].u_data_prbs_gen   |mig_7series_v2_1_tg_prbs_gen_127                |    17|
|80    |            vio_init_pattern_bram                  |mig_7series_v2_1_vio_init_pattern_bram_128      |    83|
|81    |        read_postedfifo                            |mig_7series_v2_1_read_posted_fifo               |   137|
|82    |          rd_fifo                                  |mig_7series_v2_1_afifo                          |    56|
|83    |      \WR_PATH.write_data_path                     |mig_7series_v2_1_write_data_path                |  5068|
|84    |        wr_data_gen                                |mig_7series_v2_1_wr_data_gen                    |  5068|
|85    |          s7ven_data_gen                           |mig_7series_v2_1_s7ven_data_gen__parameterized0 |  5002|
|86    |            \PSUEDO_PRBS_PATTERN.data_prbs_gen     |mig_7series_v2_1_data_prbs_gen                  |   362|
|87    |            \gen_prbs_modules[0].u_data_prbs_gen   |mig_7series_v2_1_tg_prbs_gen                    |    55|
|88    |            \gen_prbs_modules[10].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_0                  |    21|
|89    |            \gen_prbs_modules[11].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_1                  |    19|
|90    |            \gen_prbs_modules[12].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_2                  |    25|
|91    |            \gen_prbs_modules[13].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_3                  |    17|
|92    |            \gen_prbs_modules[14].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_4                  |    22|
|93    |            \gen_prbs_modules[15].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_5                  |    24|
|94    |            \gen_prbs_modules[16].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_6                  |    24|
|95    |            \gen_prbs_modules[17].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_7                  |    18|
|96    |            \gen_prbs_modules[18].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_8                  |    17|
|97    |            \gen_prbs_modules[19].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_9                  |    19|
|98    |            \gen_prbs_modules[1].u_data_prbs_gen   |mig_7series_v2_1_tg_prbs_gen_10                 |    17|
|99    |            \gen_prbs_modules[20].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_11                 |    24|
|100   |            \gen_prbs_modules[21].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_12                 |    17|
|101   |            \gen_prbs_modules[22].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_13                 |    17|
|102   |            \gen_prbs_modules[23].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_14                 |    19|
|103   |            \gen_prbs_modules[24].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_15                 |    23|
|104   |            \gen_prbs_modules[25].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_16                 |    17|
|105   |            \gen_prbs_modules[26].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_17                 |    18|
|106   |            \gen_prbs_modules[27].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_18                 |    20|
|107   |            \gen_prbs_modules[28].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_19                 |    24|
|108   |            \gen_prbs_modules[29].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_20                 |    18|
|109   |            \gen_prbs_modules[2].u_data_prbs_gen   |mig_7series_v2_1_tg_prbs_gen_21                 |    17|
|110   |            \gen_prbs_modules[30].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_22                 |    20|
|111   |            \gen_prbs_modules[31].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_23                 |    23|
|112   |            \gen_prbs_modules[32].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_24                 |    20|
|113   |            \gen_prbs_modules[33].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_25                 |    17|
|114   |            \gen_prbs_modules[34].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_26                 |    17|
|115   |            \gen_prbs_modules[35].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_27                 |    24|
|116   |            \gen_prbs_modules[36].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_28                 |    25|
|117   |            \gen_prbs_modules[37].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_29                 |    18|
|118   |            \gen_prbs_modules[38].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_30                 |    22|
|119   |            \gen_prbs_modules[39].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_31                 |    19|
|120   |            \gen_prbs_modules[3].u_data_prbs_gen   |mig_7series_v2_1_tg_prbs_gen_32                 |    24|
|121   |            \gen_prbs_modules[40].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_33                 |    17|
|122   |            \gen_prbs_modules[41].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_34                 |    18|
|123   |            \gen_prbs_modules[42].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_35                 |    21|
|124   |            \gen_prbs_modules[43].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_36                 |    19|
|125   |            \gen_prbs_modules[44].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_37                 |    25|
|126   |            \gen_prbs_modules[45].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_38                 |    17|
|127   |            \gen_prbs_modules[46].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_39                 |    21|
|128   |            \gen_prbs_modules[47].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_40                 |    24|
|129   |            \gen_prbs_modules[48].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_41                 |    24|
|130   |            \gen_prbs_modules[49].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_42                 |    18|
|131   |            \gen_prbs_modules[4].u_data_prbs_gen   |mig_7series_v2_1_tg_prbs_gen_43                 |    24|
|132   |            \gen_prbs_modules[50].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_44                 |    17|
|133   |            \gen_prbs_modules[51].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_45                 |    19|
|134   |            \gen_prbs_modules[52].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_46                 |    25|
|135   |            \gen_prbs_modules[53].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_47                 |    18|
|136   |            \gen_prbs_modules[54].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_48                 |    17|
|137   |            \gen_prbs_modules[55].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_49                 |    19|
|138   |            \gen_prbs_modules[56].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_50                 |    23|
|139   |            \gen_prbs_modules[57].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_51                 |    18|
|140   |            \gen_prbs_modules[58].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_52                 |    18|
|141   |            \gen_prbs_modules[59].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_53                 |    20|
|142   |            \gen_prbs_modules[5].u_data_prbs_gen   |mig_7series_v2_1_tg_prbs_gen_54                 |    17|
|143   |            \gen_prbs_modules[60].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_55                 |    25|
|144   |            \gen_prbs_modules[61].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_56                 |    17|
|145   |            \gen_prbs_modules[62].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_57                 |    21|
|146   |            \gen_prbs_modules[63].u_data_prbs_gen  |mig_7series_v2_1_tg_prbs_gen_58                 |    22|
|147   |            \gen_prbs_modules[6].u_data_prbs_gen   |mig_7series_v2_1_tg_prbs_gen_59                 |    22|
|148   |            \gen_prbs_modules[7].u_data_prbs_gen   |mig_7series_v2_1_tg_prbs_gen_60                 |    20|
|149   |            \gen_prbs_modules[8].u_data_prbs_gen   |mig_7series_v2_1_tg_prbs_gen_61                 |    17|
|150   |            \gen_prbs_modules[9].u_data_prbs_gen   |mig_7series_v2_1_tg_prbs_gen_62                 |    18|
|151   |            vio_init_pattern_bram                  |mig_7series_v2_1_vio_init_pattern_bram          |   426|
|152   |      memc_control                                 |mig_7series_v2_1_memc_flow_vcontrol             |   328|
|153   |      tg_status                                    |mig_7series_v2_1_tg_status                      |    48|
+------+---------------------------------------------------+------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:53 ; elapsed = 00:03:06 . Memory (MB): peak = 803.641 ; gain = 665.176
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1935 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:02:53 ; elapsed = 00:03:06 . Memory (MB): peak = 803.641 ; gain = 665.176
INFO: [Netlist 29-17] Analyzing 541 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 109 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 56 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 30 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 23 instances

INFO: [Common 17-83] Releasing license: Synthesis
382 Infos, 242 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:01 ; elapsed = 00:03:13 . Memory (MB): peak = 803.641 ; gain = 610.914
# write_checkpoint example_top.dcp
# report_utilization -file example_top_utilization_synth.rpt -pb example_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.301 . Memory (MB): peak = 803.641 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 07 13:30:30 2014...
