
*** Running vivado
    with args -log design1_blk_mem_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design1_blk_mem_gen_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design1_blk_mem_gen_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 292.672 ; gain = 82.457
INFO: [Synth 8-638] synthesizing module 'design1_blk_mem_gen_0_0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/ex1/ex1.srcs/sources_1/bd/design1/ip/design1_blk_mem_gen_0_0_1/synth/design1_blk_mem_gen_0_0.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'design1_blk_mem_gen_0_0' (11#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/ex1/ex1.srcs/sources_1/bd/design1/ip/design1_blk_mem_gen_0_0_1/synth/design1_blk_mem_gen_0_0.vhd:67]
Finished RTL Elaboration : Time (s): cpu = 00:01:34 ; elapsed = 00:01:43 . Memory (MB): peak = 491.805 ; gain = 281.590
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:34 ; elapsed = 00:01:43 . Memory (MB): peak = 491.805 ; gain = 281.590
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 654.965 ; gain = 0.016
Finished Constraint Validation : Time (s): cpu = 00:01:45 ; elapsed = 00:01:56 . Memory (MB): peak = 654.965 ; gain = 444.750
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:45 ; elapsed = 00:01:56 . Memory (MB): peak = 654.965 ; gain = 444.750
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:45 ; elapsed = 00:01:56 . Memory (MB): peak = 654.965 ; gain = 444.750
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:46 ; elapsed = 00:01:56 . Memory (MB): peak = 654.965 ; gain = 444.750
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:46 ; elapsed = 00:01:57 . Memory (MB): peak = 654.965 ; gain = 444.750
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:59 ; elapsed = 00:02:09 . Memory (MB): peak = 654.965 ; gain = 444.750
Finished Timing Optimization : Time (s): cpu = 00:01:59 ; elapsed = 00:02:09 . Memory (MB): peak = 654.965 ; gain = 444.750
Finished Technology Mapping : Time (s): cpu = 00:01:59 ; elapsed = 00:02:09 . Memory (MB): peak = 654.965 ; gain = 444.750
Finished IO Insertion : Time (s): cpu = 00:01:59 ; elapsed = 00:02:10 . Memory (MB): peak = 654.965 ; gain = 444.750
Finished Renaming Generated Instances : Time (s): cpu = 00:01:59 ; elapsed = 00:02:10 . Memory (MB): peak = 654.965 ; gain = 444.750
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:59 ; elapsed = 00:02:10 . Memory (MB): peak = 654.965 ; gain = 444.750
Finished Renaming Generated Ports : Time (s): cpu = 00:01:59 ; elapsed = 00:02:10 . Memory (MB): peak = 654.965 ; gain = 444.750
Finished Handling Custom Attributes : Time (s): cpu = 00:01:59 ; elapsed = 00:02:10 . Memory (MB): peak = 654.965 ; gain = 444.750
Finished Renaming Generated Nets : Time (s): cpu = 00:01:59 ; elapsed = 00:02:10 . Memory (MB): peak = 654.965 ; gain = 444.750

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT2       |     4|
|2     |LUT6       |    27|
|3     |RAMB18E1   |     1|
|4     |RAMB36E1   |     1|
|5     |RAMB36E1_1 |     1|
|6     |RAMB36E1_2 |     1|
|7     |RAMB36E1_3 |     9|
|8     |RAMB36E1_4 |     1|
|9     |RAMB36E1_5 |     1|
|10    |FDRE       |     4|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:59 ; elapsed = 00:02:10 . Memory (MB): peak = 654.965 ; gain = 444.750
synth_design: Time (s): cpu = 00:01:56 ; elapsed = 00:02:03 . Memory (MB): peak = 654.965 ; gain = 439.480
