#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Jul 29 16:40:40 2025
# Process ID         : 30808
# Current directory  : C:/EN525.742_radio/vivado
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent25696 C:\EN525.742_radio\vivado\radio_periph_lab.xpr
# Log file           : C:/EN525.742_radio/vivado/vivado.log
# Journal file       : C:/EN525.742_radio/vivado\vivado.jou
# Running On         : main-pc
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i7-6700K CPU @ 4.00GHz
# CPU Frequency      : 4008 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 34295 MB
# Swap memory        : 5100 MB
# Total Virtual      : 39396 MB
# Available Virtual  : 9087 MB
#-----------------------------------------------------------
start_gui
open_project C:/EN525.742_radio/vivado/radio_periph_lab.xpr
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name full_radio_v1_0_project -directory C:/EN525.742_radio/vivado/radio_periph_lab.tmp/full_radio_v1_0_project c:/EN525.742_radio/ip_repo/full_radio/component.xml
current_project radio_periph_lab
current_project full_radio_v1_0_project
add_files -norecurse -copy_to c:/EN525.742_radio/ip_repo/full_radio/src {C:/soc/lab5/vivado/lab5.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci C:/soc/lab5/vivado/lab5.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1.xci}
current_project radio_periph_lab
current_project full_radio_v1_0_project
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/EN525.742_radio/ip_repo/full_radio/src C:/soc/lab5/vivado/lab5.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci
add_files -norecurse -copy_to c:/EN525.742_radio/ip_repo/full_radio/src C:/soc/lab5/vivado/lab5.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1.xci
current_project radio_periph_lab
current_project full_radio_v1_0_project
update_compile_order -fileset sources_1
set_property CONFIG.Output_Selection {Sine} [get_ips dds_compiler_1]
current_project radio_periph_lab
current_project full_radio_v1_0_project
generate_target all [get_files  c:/EN525.742_radio/ip_repo/full_radio/src/dds_compiler_1/dds_compiler_1.xci]
catch { config_ip_cache -export [get_ips -all dds_compiler_1] }
export_ip_user_files -of_objects [get_files c:/EN525.742_radio/ip_repo/full_radio/src/dds_compiler_1/dds_compiler_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/EN525.742_radio/ip_repo/full_radio/src/dds_compiler_1/dds_compiler_1.xci]
current_project radio_periph_lab
current_project full_radio_v1_0_project
launch_runs dds_compiler_1_synth_1 -jobs 4
wait_on_run dds_compiler_1_synth_1
export_simulation -lib_map_path [list {modelsim=c:/en525.742_radio/vivado/radio_periph_lab.tmp/full_radio_v1_0_project/full_radio_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/en525.742_radio/vivado/radio_periph_lab.tmp/full_radio_v1_0_project/full_radio_v1_0_project.cache/compile_simlib/questa} {riviera=c:/en525.742_radio/vivado/radio_periph_lab.tmp/full_radio_v1_0_project/full_radio_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/en525.742_radio/vivado/radio_periph_lab.tmp/full_radio_v1_0_project/full_radio_v1_0_project.cache/compile_simlib/activehdl}] -of_objects [get_files c:/EN525.742_radio/ip_repo/full_radio/src/dds_compiler_1/dds_compiler_1.xci] -directory c:/en525.742_radio/vivado/radio_periph_lab.tmp/full_radio_v1_0_project/full_radio_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/en525.742_radio/vivado/radio_periph_lab.tmp/full_radio_v1_0_project/full_radio_v1_0_project.ip_user_files -ipstatic_source_dir c:/en525.742_radio/vivado/radio_periph_lab.tmp/full_radio_v1_0_project/full_radio_v1_0_project.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
current_project radio_periph_lab
current_project full_radio_v1_0_project
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
