5 18 101 6 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (dly_assign1.vcd) 2 -o (dly_assign1.cdd) 2 -v (dly_assign1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 dly_assign1.v 1 27 1
2 1 3d 5 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 2 3d 12 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 a 1 3 1070004 1 0 0 0 1 17 0 1 0 1 0 0
1 b 2 3 1070007 1 0 0 0 1 17 0 1 0 0 1 0
1 c 3 3 107000a 1 0 0 0 1 17 0 1 0 0 0 0
4 1 5 8 1 0 0 1
4 2 12 8 1 0 0 2
3 1 main.$u0 "main.$u0" 0 dly_assign1.v 0 10 1
2 3 0 6 20002 1 1008 0 0 32 48 1 0
2 4 2c 6 10002 2 900a 3 0 32 18 0 ffffffff 0 0 0 0
2 5 0 7 c000f 1 21004 0 0 1 16 0 0
2 6 1 7 80008 0 1410 0 0 1 1 a
2 7 37 7 8000f 1 16 5 6
2 8 1 8 c000c 0 1010 0 0 1 1 c
2 9 1 8 80008 1 1018 0 0 1 1 b
2 10 9 8 8000c 1 1038 8 9 1 18 0 1 1 0 0 0
2 11 0 8 60006 0 1010 0 0 32 48 5 0
2 12 2c 8 50006 0 9028 11 0 1 18 0 1 0 0 0 0
2 13 56 8 5000c 2 1030 10 12 1 18 0 1 0 0 0 0
2 14 1 8 10001 0 1410 0 0 1 1 a
2 15 55 8 1000c 2 12 13 14
2 16 0 9 50008 1 21008 0 0 1 16 1 0
2 17 1 9 10001 0 1410 0 0 1 1 c
2 18 37 9 10008 1 1a 16 17
4 4 6 1 11 7 0 4
4 7 7 8 0 15 15 4
4 15 8 1 0 18 0 4
4 18 9 1 0 0 0 4
3 1 main.$u1 "main.$u1" 0 dly_assign1.v 0 16 1
2 19 0 13 50008 1 21008 0 0 1 16 1 0
2 20 1 13 10001 0 1410 0 0 1 1 b
2 21 37 13 10008 1 1a 19 20
2 22 0 14 20002 1 1008 0 0 32 48 2 0
2 23 2c 14 10002 2 900a 22 0 32 18 0 ffffffff 0 0 0 0
2 24 0 15 50008 1 21004 0 0 1 16 0 0
2 25 1 15 10001 0 1410 0 0 1 1 b
2 26 37 15 10008 1 16 24 25
4 21 13 1 11 23 23 21
4 23 14 1 0 26 0 21
4 26 15 1 0 0 0 21
3 1 main.$u2 "main.$u2" 0 dly_assign1.v 0 25 1
