
ecgen2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000d704  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040d704  0040d704  00015704  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000914  20400000  0040d70c  00018000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000f44  20400914  0040e020  00018914  2**2
                  ALLOC
  4 .stack        00002000  20401858  0040ef64  00018914  2**0
                  ALLOC
  5 .heap         00000200  20403858  00410f64  00018914  2**0
                  ALLOC
  6 .ARM.attributes 00000033  00000000  00000000  00018914  2**0
                  CONTENTS, READONLY
  7 .comment      0000005b  00000000  00000000  00018947  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001606b  00000000  00000000  000189a2  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002bbf  00000000  00000000  0002ea0d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000b01e  00000000  00000000  000315cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000012c0  00000000  00000000  0003c5ea  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001148  00000000  00000000  0003d8aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  000217ef  00000000  00000000  0003e9f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00011f90  00000000  00000000  000601e1  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008f93c  00000000  00000000  00072171  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00005fa4  00000000  00000000  00101ab0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20403858 	.word	0x20403858
  400004:	00402365 	.word	0x00402365
  400008:	004023e9 	.word	0x004023e9
  40000c:	004023e9 	.word	0x004023e9
  400010:	004023e9 	.word	0x004023e9
  400014:	004023e9 	.word	0x004023e9
  400018:	004023e9 	.word	0x004023e9
	...
  40002c:	004023e9 	.word	0x004023e9
  400030:	004023e9 	.word	0x004023e9
  400034:	00000000 	.word	0x00000000
  400038:	004023e9 	.word	0x004023e9
  40003c:	00403a75 	.word	0x00403a75
  400040:	004023e9 	.word	0x004023e9
  400044:	004023e9 	.word	0x004023e9
  400048:	004023e9 	.word	0x004023e9
  40004c:	004023e9 	.word	0x004023e9
  400050:	004023e9 	.word	0x004023e9
  400054:	004023e9 	.word	0x004023e9
  400058:	004023e9 	.word	0x004023e9
  40005c:	004023e9 	.word	0x004023e9
  400060:	004023e9 	.word	0x004023e9
  400064:	00000000 	.word	0x00000000
  400068:	0040139d 	.word	0x0040139d
  40006c:	004013b5 	.word	0x004013b5
  400070:	004013cd 	.word	0x004013cd
  400074:	00403bb9 	.word	0x00403bb9
  400078:	004023e9 	.word	0x004023e9
  40007c:	004023e9 	.word	0x004023e9
  400080:	004013e5 	.word	0x004013e5
  400084:	004013fd 	.word	0x004013fd
  400088:	004023e9 	.word	0x004023e9
  40008c:	004023e9 	.word	0x004023e9
  400090:	004023e9 	.word	0x004023e9
  400094:	004023e9 	.word	0x004023e9
  400098:	004023e9 	.word	0x004023e9
  40009c:	004023e9 	.word	0x004023e9
  4000a0:	004023e9 	.word	0x004023e9
  4000a4:	004023e9 	.word	0x004023e9
  4000a8:	004023e9 	.word	0x004023e9
  4000ac:	004023e9 	.word	0x004023e9
  4000b0:	004023e9 	.word	0x004023e9
  4000b4:	00401269 	.word	0x00401269
  4000b8:	004023e9 	.word	0x004023e9
  4000bc:	00403f0d 	.word	0x00403f0d
  4000c0:	004023e9 	.word	0x004023e9
  4000c4:	004023e9 	.word	0x004023e9
  4000c8:	004023e9 	.word	0x004023e9
  4000cc:	004023e9 	.word	0x004023e9
  4000d0:	00000000 	.word	0x00000000
  4000d4:	004023e9 	.word	0x004023e9
  4000d8:	00000000 	.word	0x00000000
  4000dc:	004023e9 	.word	0x004023e9
  4000e0:	0040127d 	.word	0x0040127d
  4000e4:	004023e9 	.word	0x004023e9
  4000e8:	004023e9 	.word	0x004023e9
  4000ec:	004023e9 	.word	0x004023e9
  4000f0:	004023e9 	.word	0x004023e9
  4000f4:	004023e9 	.word	0x004023e9
  4000f8:	004023e9 	.word	0x004023e9
  4000fc:	004023e9 	.word	0x004023e9
  400100:	004023e9 	.word	0x004023e9
  400104:	004023e9 	.word	0x004023e9
  400108:	004023e9 	.word	0x004023e9
  40010c:	004023e9 	.word	0x004023e9
  400110:	004023e9 	.word	0x004023e9
	...
  400120:	004023e9 	.word	0x004023e9
  400124:	004023e9 	.word	0x004023e9
  400128:	004023e9 	.word	0x004023e9
  40012c:	004023e9 	.word	0x004023e9
  400130:	004023e9 	.word	0x004023e9
  400134:	00000000 	.word	0x00000000
  400138:	004023e9 	.word	0x004023e9
  40013c:	004023e9 	.word	0x004023e9

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20400914 	.word	0x20400914
  40015c:	00000000 	.word	0x00000000
  400160:	0040d70c 	.word	0x0040d70c

00400164 <frame_dummy>:
  400164:	4b08      	ldr	r3, [pc, #32]	; (400188 <frame_dummy+0x24>)
  400166:	b510      	push	{r4, lr}
  400168:	b11b      	cbz	r3, 400172 <frame_dummy+0xe>
  40016a:	4808      	ldr	r0, [pc, #32]	; (40018c <frame_dummy+0x28>)
  40016c:	4908      	ldr	r1, [pc, #32]	; (400190 <frame_dummy+0x2c>)
  40016e:	f3af 8000 	nop.w
  400172:	4808      	ldr	r0, [pc, #32]	; (400194 <frame_dummy+0x30>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b903      	cbnz	r3, 40017a <frame_dummy+0x16>
  400178:	bd10      	pop	{r4, pc}
  40017a:	4b07      	ldr	r3, [pc, #28]	; (400198 <frame_dummy+0x34>)
  40017c:	2b00      	cmp	r3, #0
  40017e:	d0fb      	beq.n	400178 <frame_dummy+0x14>
  400180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400184:	4718      	bx	r3
  400186:	bf00      	nop
  400188:	00000000 	.word	0x00000000
  40018c:	0040d70c 	.word	0x0040d70c
  400190:	20400918 	.word	0x20400918
  400194:	0040d70c 	.word	0x0040d70c
  400198:	00000000 	.word	0x00000000

0040019c <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  40019c:	b580      	push	{r7, lr}
  40019e:	b082      	sub	sp, #8
  4001a0:	af00      	add	r7, sp, #0
  4001a2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001a4:	687b      	ldr	r3, [r7, #4]
  4001a6:	2b07      	cmp	r3, #7
  4001a8:	d830      	bhi.n	40020c <osc_enable+0x70>
  4001aa:	a201      	add	r2, pc, #4	; (adr r2, 4001b0 <osc_enable+0x14>)
  4001ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001b0:	0040020d 	.word	0x0040020d
  4001b4:	004001d1 	.word	0x004001d1
  4001b8:	004001d9 	.word	0x004001d9
  4001bc:	004001e1 	.word	0x004001e1
  4001c0:	004001e9 	.word	0x004001e9
  4001c4:	004001f1 	.word	0x004001f1
  4001c8:	004001f9 	.word	0x004001f9
  4001cc:	00400203 	.word	0x00400203
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4001d0:	2000      	movs	r0, #0
  4001d2:	4b10      	ldr	r3, [pc, #64]	; (400214 <osc_enable+0x78>)
  4001d4:	4798      	blx	r3
		break;
  4001d6:	e019      	b.n	40020c <osc_enable+0x70>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4001d8:	2001      	movs	r0, #1
  4001da:	4b0e      	ldr	r3, [pc, #56]	; (400214 <osc_enable+0x78>)
  4001dc:	4798      	blx	r3
		break;
  4001de:	e015      	b.n	40020c <osc_enable+0x70>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4001e0:	2000      	movs	r0, #0
  4001e2:	4b0d      	ldr	r3, [pc, #52]	; (400218 <osc_enable+0x7c>)
  4001e4:	4798      	blx	r3
		break;
  4001e6:	e011      	b.n	40020c <osc_enable+0x70>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4001e8:	2010      	movs	r0, #16
  4001ea:	4b0b      	ldr	r3, [pc, #44]	; (400218 <osc_enable+0x7c>)
  4001ec:	4798      	blx	r3
		break;
  4001ee:	e00d      	b.n	40020c <osc_enable+0x70>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  4001f0:	2020      	movs	r0, #32
  4001f2:	4b09      	ldr	r3, [pc, #36]	; (400218 <osc_enable+0x7c>)
  4001f4:	4798      	blx	r3
		break;
  4001f6:	e009      	b.n	40020c <osc_enable+0x70>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001f8:	2000      	movs	r0, #0
  4001fa:	213e      	movs	r1, #62	; 0x3e
  4001fc:	4b07      	ldr	r3, [pc, #28]	; (40021c <osc_enable+0x80>)
  4001fe:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400200:	e004      	b.n	40020c <osc_enable+0x70>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400202:	2001      	movs	r0, #1
  400204:	213e      	movs	r1, #62	; 0x3e
  400206:	4b05      	ldr	r3, [pc, #20]	; (40021c <osc_enable+0x80>)
  400208:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40020a:	bf00      	nop
	}
}
  40020c:	3708      	adds	r7, #8
  40020e:	46bd      	mov	sp, r7
  400210:	bd80      	pop	{r7, pc}
  400212:	bf00      	nop
  400214:	00401511 	.word	0x00401511
  400218:	0040157d 	.word	0x0040157d
  40021c:	004015ed 	.word	0x004015ed

00400220 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400220:	b580      	push	{r7, lr}
  400222:	b082      	sub	sp, #8
  400224:	af00      	add	r7, sp, #0
  400226:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400228:	687b      	ldr	r3, [r7, #4]
  40022a:	2b07      	cmp	r3, #7
  40022c:	d826      	bhi.n	40027c <osc_is_ready+0x5c>
  40022e:	a201      	add	r2, pc, #4	; (adr r2, 400234 <osc_is_ready+0x14>)
  400230:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400234:	00400255 	.word	0x00400255
  400238:	00400259 	.word	0x00400259
  40023c:	00400259 	.word	0x00400259
  400240:	0040026b 	.word	0x0040026b
  400244:	0040026b 	.word	0x0040026b
  400248:	0040026b 	.word	0x0040026b
  40024c:	0040026b 	.word	0x0040026b
  400250:	0040026b 	.word	0x0040026b
	case OSC_SLCK_32K_RC:
		return 1;
  400254:	2301      	movs	r3, #1
  400256:	e012      	b.n	40027e <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  400258:	4b0b      	ldr	r3, [pc, #44]	; (400288 <osc_is_ready+0x68>)
  40025a:	4798      	blx	r3
  40025c:	4603      	mov	r3, r0
  40025e:	2b00      	cmp	r3, #0
  400260:	bf14      	ite	ne
  400262:	2301      	movne	r3, #1
  400264:	2300      	moveq	r3, #0
  400266:	b2db      	uxtb	r3, r3
  400268:	e009      	b.n	40027e <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40026a:	4b08      	ldr	r3, [pc, #32]	; (40028c <osc_is_ready+0x6c>)
  40026c:	4798      	blx	r3
  40026e:	4603      	mov	r3, r0
  400270:	2b00      	cmp	r3, #0
  400272:	bf14      	ite	ne
  400274:	2301      	movne	r3, #1
  400276:	2300      	moveq	r3, #0
  400278:	b2db      	uxtb	r3, r3
  40027a:	e000      	b.n	40027e <osc_is_ready+0x5e>
	}

	return 0;
  40027c:	2300      	movs	r3, #0
}
  40027e:	4618      	mov	r0, r3
  400280:	3708      	adds	r7, #8
  400282:	46bd      	mov	sp, r7
  400284:	bd80      	pop	{r7, pc}
  400286:	bf00      	nop
  400288:	00401549 	.word	0x00401549
  40028c:	00401665 	.word	0x00401665

00400290 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400290:	b480      	push	{r7}
  400292:	b083      	sub	sp, #12
  400294:	af00      	add	r7, sp, #0
  400296:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400298:	687b      	ldr	r3, [r7, #4]
  40029a:	2b07      	cmp	r3, #7
  40029c:	d825      	bhi.n	4002ea <osc_get_rate+0x5a>
  40029e:	a201      	add	r2, pc, #4	; (adr r2, 4002a4 <osc_get_rate+0x14>)
  4002a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002a4:	004002c5 	.word	0x004002c5
  4002a8:	004002cb 	.word	0x004002cb
  4002ac:	004002d1 	.word	0x004002d1
  4002b0:	004002d7 	.word	0x004002d7
  4002b4:	004002db 	.word	0x004002db
  4002b8:	004002df 	.word	0x004002df
  4002bc:	004002e3 	.word	0x004002e3
  4002c0:	004002e7 	.word	0x004002e7
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4002c4:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4002c8:	e010      	b.n	4002ec <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4002ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002ce:	e00d      	b.n	4002ec <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4002d0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002d4:	e00a      	b.n	4002ec <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4002d6:	4b08      	ldr	r3, [pc, #32]	; (4002f8 <osc_get_rate+0x68>)
  4002d8:	e008      	b.n	4002ec <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4002da:	4b08      	ldr	r3, [pc, #32]	; (4002fc <osc_get_rate+0x6c>)
  4002dc:	e006      	b.n	4002ec <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4002de:	4b08      	ldr	r3, [pc, #32]	; (400300 <osc_get_rate+0x70>)
  4002e0:	e004      	b.n	4002ec <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4002e2:	4b08      	ldr	r3, [pc, #32]	; (400304 <osc_get_rate+0x74>)
  4002e4:	e002      	b.n	4002ec <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4002e6:	4b06      	ldr	r3, [pc, #24]	; (400300 <osc_get_rate+0x70>)
  4002e8:	e000      	b.n	4002ec <osc_get_rate+0x5c>
	}

	return 0;
  4002ea:	2300      	movs	r3, #0
}
  4002ec:	4618      	mov	r0, r3
  4002ee:	370c      	adds	r7, #12
  4002f0:	46bd      	mov	sp, r7
  4002f2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002f6:	4770      	bx	lr
  4002f8:	003d0900 	.word	0x003d0900
  4002fc:	007a1200 	.word	0x007a1200
  400300:	00b71b00 	.word	0x00b71b00
  400304:	00f42400 	.word	0x00f42400

00400308 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400308:	b580      	push	{r7, lr}
  40030a:	b082      	sub	sp, #8
  40030c:	af00      	add	r7, sp, #0
  40030e:	4603      	mov	r3, r0
  400310:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400312:	bf00      	nop
  400314:	79fb      	ldrb	r3, [r7, #7]
  400316:	4618      	mov	r0, r3
  400318:	4b05      	ldr	r3, [pc, #20]	; (400330 <osc_wait_ready+0x28>)
  40031a:	4798      	blx	r3
  40031c:	4603      	mov	r3, r0
  40031e:	f083 0301 	eor.w	r3, r3, #1
  400322:	b2db      	uxtb	r3, r3
  400324:	2b00      	cmp	r3, #0
  400326:	d1f5      	bne.n	400314 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400328:	3708      	adds	r7, #8
  40032a:	46bd      	mov	sp, r7
  40032c:	bd80      	pop	{r7, pc}
  40032e:	bf00      	nop
  400330:	00400221 	.word	0x00400221

00400334 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400334:	b580      	push	{r7, lr}
  400336:	b086      	sub	sp, #24
  400338:	af00      	add	r7, sp, #0
  40033a:	60f8      	str	r0, [r7, #12]
  40033c:	607a      	str	r2, [r7, #4]
  40033e:	603b      	str	r3, [r7, #0]
  400340:	460b      	mov	r3, r1
  400342:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400344:	687b      	ldr	r3, [r7, #4]
  400346:	2b00      	cmp	r3, #0
  400348:	d107      	bne.n	40035a <pll_config_init+0x26>
  40034a:	683b      	ldr	r3, [r7, #0]
  40034c:	2b00      	cmp	r3, #0
  40034e:	d104      	bne.n	40035a <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400350:	68fb      	ldr	r3, [r7, #12]
  400352:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400356:	601a      	str	r2, [r3, #0]
  400358:	e019      	b.n	40038e <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40035a:	7afb      	ldrb	r3, [r7, #11]
  40035c:	4618      	mov	r0, r3
  40035e:	4b0d      	ldr	r3, [pc, #52]	; (400394 <pll_config_init+0x60>)
  400360:	4798      	blx	r3
  400362:	4602      	mov	r2, r0
  400364:	687b      	ldr	r3, [r7, #4]
  400366:	fbb2 f3f3 	udiv	r3, r2, r3
  40036a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40036c:	697b      	ldr	r3, [r7, #20]
  40036e:	683a      	ldr	r2, [r7, #0]
  400370:	fb02 f303 	mul.w	r3, r2, r3
  400374:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400376:	683b      	ldr	r3, [r7, #0]
  400378:	3b01      	subs	r3, #1
  40037a:	041a      	lsls	r2, r3, #16
  40037c:	4b06      	ldr	r3, [pc, #24]	; (400398 <pll_config_init+0x64>)
  40037e:	4013      	ands	r3, r2
  400380:	687a      	ldr	r2, [r7, #4]
  400382:	b2d2      	uxtb	r2, r2
  400384:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400386:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
	vco_hz *= ul_mul;
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40038a:	68fb      	ldr	r3, [r7, #12]
  40038c:	601a      	str	r2, [r3, #0]
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
	}
}
  40038e:	3718      	adds	r7, #24
  400390:	46bd      	mov	sp, r7
  400392:	bd80      	pop	{r7, pc}
  400394:	00400291 	.word	0x00400291
  400398:	07ff0000 	.word	0x07ff0000

0040039c <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  40039c:	b580      	push	{r7, lr}
  40039e:	b082      	sub	sp, #8
  4003a0:	af00      	add	r7, sp, #0
  4003a2:	6078      	str	r0, [r7, #4]
  4003a4:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003a6:	683b      	ldr	r3, [r7, #0]
  4003a8:	2b00      	cmp	r3, #0
  4003aa:	d108      	bne.n	4003be <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003ac:	4b08      	ldr	r3, [pc, #32]	; (4003d0 <pll_enable+0x34>)
  4003ae:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003b0:	4a08      	ldr	r2, [pc, #32]	; (4003d4 <pll_enable+0x38>)
  4003b2:	687b      	ldr	r3, [r7, #4]
  4003b4:	681b      	ldr	r3, [r3, #0]
  4003b6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003ba:	6293      	str	r3, [r2, #40]	; 0x28
  4003bc:	e005      	b.n	4003ca <pll_enable+0x2e>
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003be:	4a05      	ldr	r2, [pc, #20]	; (4003d4 <pll_enable+0x38>)
  4003c0:	687b      	ldr	r3, [r7, #4]
  4003c2:	681b      	ldr	r3, [r3, #0]
  4003c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4003c8:	61d3      	str	r3, [r2, #28]
	}
}
  4003ca:	3708      	adds	r7, #8
  4003cc:	46bd      	mov	sp, r7
  4003ce:	bd80      	pop	{r7, pc}
  4003d0:	00401681 	.word	0x00401681
  4003d4:	400e0600 	.word	0x400e0600

004003d8 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4003d8:	b580      	push	{r7, lr}
  4003da:	b082      	sub	sp, #8
  4003dc:	af00      	add	r7, sp, #0
  4003de:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003e0:	687b      	ldr	r3, [r7, #4]
  4003e2:	2b00      	cmp	r3, #0
  4003e4:	d103      	bne.n	4003ee <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4003e6:	4b05      	ldr	r3, [pc, #20]	; (4003fc <pll_is_locked+0x24>)
  4003e8:	4798      	blx	r3
  4003ea:	4603      	mov	r3, r0
  4003ec:	e002      	b.n	4003f4 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  4003ee:	4b04      	ldr	r3, [pc, #16]	; (400400 <pll_is_locked+0x28>)
  4003f0:	4798      	blx	r3
  4003f2:	4603      	mov	r3, r0
	}
}
  4003f4:	4618      	mov	r0, r3
  4003f6:	3708      	adds	r7, #8
  4003f8:	46bd      	mov	sp, r7
  4003fa:	bd80      	pop	{r7, pc}
  4003fc:	00401699 	.word	0x00401699
  400400:	004016b5 	.word	0x004016b5

00400404 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  400404:	b580      	push	{r7, lr}
  400406:	b082      	sub	sp, #8
  400408:	af00      	add	r7, sp, #0
  40040a:	4603      	mov	r3, r0
  40040c:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  40040e:	79fb      	ldrb	r3, [r7, #7]
  400410:	3b03      	subs	r3, #3
  400412:	2b04      	cmp	r3, #4
  400414:	d808      	bhi.n	400428 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  400416:	79fb      	ldrb	r3, [r7, #7]
  400418:	4618      	mov	r0, r3
  40041a:	4b05      	ldr	r3, [pc, #20]	; (400430 <pll_enable_source+0x2c>)
  40041c:	4798      	blx	r3
		osc_wait_ready(e_src);
  40041e:	79fb      	ldrb	r3, [r7, #7]
  400420:	4618      	mov	r0, r3
  400422:	4b04      	ldr	r3, [pc, #16]	; (400434 <pll_enable_source+0x30>)
  400424:	4798      	blx	r3
		break;
  400426:	e000      	b.n	40042a <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400428:	bf00      	nop
	}
}
  40042a:	3708      	adds	r7, #8
  40042c:	46bd      	mov	sp, r7
  40042e:	bd80      	pop	{r7, pc}
  400430:	0040019d 	.word	0x0040019d
  400434:	00400309 	.word	0x00400309

00400438 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400438:	b580      	push	{r7, lr}
  40043a:	b082      	sub	sp, #8
  40043c:	af00      	add	r7, sp, #0
  40043e:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400440:	bf00      	nop
  400442:	6878      	ldr	r0, [r7, #4]
  400444:	4b04      	ldr	r3, [pc, #16]	; (400458 <pll_wait_for_lock+0x20>)
  400446:	4798      	blx	r3
  400448:	4603      	mov	r3, r0
  40044a:	2b00      	cmp	r3, #0
  40044c:	d0f9      	beq.n	400442 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40044e:	2300      	movs	r3, #0
}
  400450:	4618      	mov	r0, r3
  400452:	3708      	adds	r7, #8
  400454:	46bd      	mov	sp, r7
  400456:	bd80      	pop	{r7, pc}
  400458:	004003d9 	.word	0x004003d9

0040045c <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  40045c:	b580      	push	{r7, lr}
  40045e:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400460:	2006      	movs	r0, #6
  400462:	4b05      	ldr	r3, [pc, #20]	; (400478 <sysclk_get_main_hz+0x1c>)
  400464:	4798      	blx	r3
  400466:	4602      	mov	r2, r0
  400468:	4613      	mov	r3, r2
  40046a:	009b      	lsls	r3, r3, #2
  40046c:	4413      	add	r3, r2
  40046e:	009a      	lsls	r2, r3, #2
  400470:	4413      	add	r3, r2
  400472:	089b      	lsrs	r3, r3, #2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400474:	4618      	mov	r0, r3
  400476:	bd80      	pop	{r7, pc}
  400478:	00400291 	.word	0x00400291

0040047c <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  40047c:	b580      	push	{r7, lr}
  40047e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400480:	4b02      	ldr	r3, [pc, #8]	; (40048c <sysclk_get_cpu_hz+0x10>)
  400482:	4798      	blx	r3
  400484:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400486:	4618      	mov	r0, r3
  400488:	bd80      	pop	{r7, pc}
  40048a:	bf00      	nop
  40048c:	0040045d 	.word	0x0040045d

00400490 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400490:	b590      	push	{r4, r7, lr}
  400492:	b083      	sub	sp, #12
  400494:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400496:	4813      	ldr	r0, [pc, #76]	; (4004e4 <sysclk_init+0x54>)
  400498:	4b13      	ldr	r3, [pc, #76]	; (4004e8 <sysclk_init+0x58>)
  40049a:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  40049c:	2006      	movs	r0, #6
  40049e:	4b13      	ldr	r3, [pc, #76]	; (4004ec <sysclk_init+0x5c>)
  4004a0:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004a2:	1d3b      	adds	r3, r7, #4
  4004a4:	4618      	mov	r0, r3
  4004a6:	2106      	movs	r1, #6
  4004a8:	2204      	movs	r2, #4
  4004aa:	2319      	movs	r3, #25
  4004ac:	4c10      	ldr	r4, [pc, #64]	; (4004f0 <sysclk_init+0x60>)
  4004ae:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004b0:	1d3b      	adds	r3, r7, #4
  4004b2:	4618      	mov	r0, r3
  4004b4:	2100      	movs	r1, #0
  4004b6:	4b0f      	ldr	r3, [pc, #60]	; (4004f4 <sysclk_init+0x64>)
  4004b8:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004ba:	2000      	movs	r0, #0
  4004bc:	4b0e      	ldr	r3, [pc, #56]	; (4004f8 <sysclk_init+0x68>)
  4004be:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4004c0:	2001      	movs	r0, #1
  4004c2:	4b0e      	ldr	r3, [pc, #56]	; (4004fc <sysclk_init+0x6c>)
  4004c4:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004c6:	2000      	movs	r0, #0
  4004c8:	4b0d      	ldr	r3, [pc, #52]	; (400500 <sysclk_init+0x70>)
  4004ca:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4004cc:	4b0d      	ldr	r3, [pc, #52]	; (400504 <sysclk_init+0x74>)
  4004ce:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4004d0:	4b0d      	ldr	r3, [pc, #52]	; (400508 <sysclk_init+0x78>)
  4004d2:	4798      	blx	r3
  4004d4:	4603      	mov	r3, r0
  4004d6:	4618      	mov	r0, r3
  4004d8:	4b03      	ldr	r3, [pc, #12]	; (4004e8 <sysclk_init+0x58>)
  4004da:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4004dc:	370c      	adds	r7, #12
  4004de:	46bd      	mov	sp, r7
  4004e0:	bd90      	pop	{r4, r7, pc}
  4004e2:	bf00      	nop
  4004e4:	11e1a300 	.word	0x11e1a300
  4004e8:	00402559 	.word	0x00402559
  4004ec:	00400405 	.word	0x00400405
  4004f0:	00400335 	.word	0x00400335
  4004f4:	0040039d 	.word	0x0040039d
  4004f8:	00400439 	.word	0x00400439
  4004fc:	00401415 	.word	0x00401415
  400500:	0040148d 	.word	0x0040148d
  400504:	004023f1 	.word	0x004023f1
  400508:	0040047d 	.word	0x0040047d

0040050c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40050c:	b580      	push	{r7, lr}
  40050e:	b086      	sub	sp, #24
  400510:	af00      	add	r7, sp, #0
  400512:	60f8      	str	r0, [r7, #12]
  400514:	60b9      	str	r1, [r7, #8]
  400516:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400518:	2300      	movs	r3, #0
  40051a:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  40051c:	68fb      	ldr	r3, [r7, #12]
  40051e:	2b00      	cmp	r3, #0
  400520:	d002      	beq.n	400528 <_read+0x1c>
		return -1;
  400522:	f04f 33ff 	mov.w	r3, #4294967295
  400526:	e014      	b.n	400552 <_read+0x46>
	}

	for (; len > 0; --len) {
  400528:	e00f      	b.n	40054a <_read+0x3e>
		ptr_get(stdio_base, ptr);
  40052a:	4b0c      	ldr	r3, [pc, #48]	; (40055c <_read+0x50>)
  40052c:	681b      	ldr	r3, [r3, #0]
  40052e:	4a0c      	ldr	r2, [pc, #48]	; (400560 <_read+0x54>)
  400530:	6812      	ldr	r2, [r2, #0]
  400532:	4610      	mov	r0, r2
  400534:	68b9      	ldr	r1, [r7, #8]
  400536:	4798      	blx	r3
		ptr++;
  400538:	68bb      	ldr	r3, [r7, #8]
  40053a:	3301      	adds	r3, #1
  40053c:	60bb      	str	r3, [r7, #8]
		nChars++;
  40053e:	697b      	ldr	r3, [r7, #20]
  400540:	3301      	adds	r3, #1
  400542:	617b      	str	r3, [r7, #20]

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400544:	687b      	ldr	r3, [r7, #4]
  400546:	3b01      	subs	r3, #1
  400548:	607b      	str	r3, [r7, #4]
  40054a:	687b      	ldr	r3, [r7, #4]
  40054c:	2b00      	cmp	r3, #0
  40054e:	dcec      	bgt.n	40052a <_read+0x1e>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  400550:	697b      	ldr	r3, [r7, #20]
}
  400552:	4618      	mov	r0, r3
  400554:	3718      	adds	r7, #24
  400556:	46bd      	mov	sp, r7
  400558:	bd80      	pop	{r7, pc}
  40055a:	bf00      	nop
  40055c:	20400a20 	.word	0x20400a20
  400560:	20400a28 	.word	0x20400a28

00400564 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  400564:	b580      	push	{r7, lr}
  400566:	b086      	sub	sp, #24
  400568:	af00      	add	r7, sp, #0
  40056a:	60f8      	str	r0, [r7, #12]
  40056c:	60b9      	str	r1, [r7, #8]
  40056e:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400570:	2300      	movs	r3, #0
  400572:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  400574:	68fb      	ldr	r3, [r7, #12]
  400576:	2b01      	cmp	r3, #1
  400578:	d008      	beq.n	40058c <_write+0x28>
  40057a:	68fb      	ldr	r3, [r7, #12]
  40057c:	2b02      	cmp	r3, #2
  40057e:	d005      	beq.n	40058c <_write+0x28>
  400580:	68fb      	ldr	r3, [r7, #12]
  400582:	2b03      	cmp	r3, #3
  400584:	d002      	beq.n	40058c <_write+0x28>
		return -1;
  400586:	f04f 33ff 	mov.w	r3, #4294967295
  40058a:	e01a      	b.n	4005c2 <_write+0x5e>
	}

	for (; len != 0; --len) {
  40058c:	e015      	b.n	4005ba <_write+0x56>
		if (ptr_put(stdio_base, *ptr++) < 0) {
  40058e:	4b0f      	ldr	r3, [pc, #60]	; (4005cc <_write+0x68>)
  400590:	681a      	ldr	r2, [r3, #0]
  400592:	4b0f      	ldr	r3, [pc, #60]	; (4005d0 <_write+0x6c>)
  400594:	6818      	ldr	r0, [r3, #0]
  400596:	68bb      	ldr	r3, [r7, #8]
  400598:	1c59      	adds	r1, r3, #1
  40059a:	60b9      	str	r1, [r7, #8]
  40059c:	781b      	ldrb	r3, [r3, #0]
  40059e:	4619      	mov	r1, r3
  4005a0:	4790      	blx	r2
  4005a2:	4603      	mov	r3, r0
  4005a4:	2b00      	cmp	r3, #0
  4005a6:	da02      	bge.n	4005ae <_write+0x4a>
			return -1;
  4005a8:	f04f 33ff 	mov.w	r3, #4294967295
  4005ac:	e009      	b.n	4005c2 <_write+0x5e>
		}
		++nChars;
  4005ae:	697b      	ldr	r3, [r7, #20]
  4005b0:	3301      	adds	r3, #1
  4005b2:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4005b4:	687b      	ldr	r3, [r7, #4]
  4005b6:	3b01      	subs	r3, #1
  4005b8:	607b      	str	r3, [r7, #4]
  4005ba:	687b      	ldr	r3, [r7, #4]
  4005bc:	2b00      	cmp	r3, #0
  4005be:	d1e6      	bne.n	40058e <_write+0x2a>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  4005c0:	697b      	ldr	r3, [r7, #20]
}
  4005c2:	4618      	mov	r0, r3
  4005c4:	3718      	adds	r7, #24
  4005c6:	46bd      	mov	sp, r7
  4005c8:	bd80      	pop	{r7, pc}
  4005ca:	bf00      	nop
  4005cc:	20400a24 	.word	0x20400a24
  4005d0:	20400a28 	.word	0x20400a28

004005d4 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4005d4:	b580      	push	{r7, lr}
  4005d6:	b082      	sub	sp, #8
  4005d8:	af00      	add	r7, sp, #0
  4005da:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4005dc:	6878      	ldr	r0, [r7, #4]
  4005de:	4b02      	ldr	r3, [pc, #8]	; (4005e8 <sysclk_enable_peripheral_clock+0x14>)
  4005e0:	4798      	blx	r3
}
  4005e2:	3708      	adds	r7, #8
  4005e4:	46bd      	mov	sp, r7
  4005e6:	bd80      	pop	{r7, pc}
  4005e8:	004016d1 	.word	0x004016d1

004005ec <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  4005ec:	b580      	push	{r7, lr}
  4005ee:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  4005f0:	200a      	movs	r0, #10
  4005f2:	4b07      	ldr	r3, [pc, #28]	; (400610 <ioport_init+0x24>)
  4005f4:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  4005f6:	200b      	movs	r0, #11
  4005f8:	4b05      	ldr	r3, [pc, #20]	; (400610 <ioport_init+0x24>)
  4005fa:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  4005fc:	200c      	movs	r0, #12
  4005fe:	4b04      	ldr	r3, [pc, #16]	; (400610 <ioport_init+0x24>)
  400600:	4798      	blx	r3
#endif
#ifdef ID_PIOD
	sysclk_enable_peripheral_clock(ID_PIOD);
  400602:	2010      	movs	r0, #16
  400604:	4b02      	ldr	r3, [pc, #8]	; (400610 <ioport_init+0x24>)
  400606:	4798      	blx	r3
#endif
#ifdef ID_PIOE
	sysclk_enable_peripheral_clock(ID_PIOE);
  400608:	2011      	movs	r0, #17
  40060a:	4b01      	ldr	r3, [pc, #4]	; (400610 <ioport_init+0x24>)
  40060c:	4798      	blx	r3
	arch_ioport_init();
}
  40060e:	bd80      	pop	{r7, pc}
  400610:	004005d5 	.word	0x004005d5

00400614 <ioport_disable_pin>:
 *        IOPORT_CREATE_PIN().
 *
 * \param pin IOPORT pin to disable
 */
static inline void ioport_disable_pin(ioport_pin_t pin)
{
  400614:	b480      	push	{r7}
  400616:	b089      	sub	sp, #36	; 0x24
  400618:	af00      	add	r7, sp, #0
  40061a:	6078      	str	r0, [r7, #4]
  40061c:	687b      	ldr	r3, [r7, #4]
  40061e:	61fb      	str	r3, [r7, #28]
  400620:	69fb      	ldr	r3, [r7, #28]
  400622:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  400624:	69bb      	ldr	r3, [r7, #24]
  400626:	095a      	lsrs	r2, r3, #5
  400628:	69fb      	ldr	r3, [r7, #28]
  40062a:	617b      	str	r3, [r7, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40062c:	697b      	ldr	r3, [r7, #20]
  40062e:	f003 031f 	and.w	r3, r3, #31
  400632:	2101      	movs	r1, #1
  400634:	fa01 f303 	lsl.w	r3, r1, r3
  400638:	613a      	str	r2, [r7, #16]
  40063a:	60fb      	str	r3, [r7, #12]
  40063c:	693b      	ldr	r3, [r7, #16]
  40063e:	60bb      	str	r3, [r7, #8]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400640:	68ba      	ldr	r2, [r7, #8]
  400642:	4b05      	ldr	r3, [pc, #20]	; (400658 <ioport_disable_pin+0x44>)
  400644:	4413      	add	r3, r2
  400646:	025b      	lsls	r3, r3, #9
  400648:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40064a:	68fb      	ldr	r3, [r7, #12]
  40064c:	6053      	str	r3, [r2, #4]
	arch_ioport_disable_pin(pin);
}
  40064e:	3724      	adds	r7, #36	; 0x24
  400650:	46bd      	mov	sp, r7
  400652:	f85d 7b04 	ldr.w	r7, [sp], #4
  400656:	4770      	bx	lr
  400658:	00200707 	.word	0x00200707

0040065c <ioport_disable_port>:
 * \param port IOPORT port to disable
 * \param mask Pin mask of pins to disable
 */
static inline void ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
  40065c:	b480      	push	{r7}
  40065e:	b087      	sub	sp, #28
  400660:	af00      	add	r7, sp, #0
  400662:	6078      	str	r0, [r7, #4]
  400664:	6039      	str	r1, [r7, #0]
  400666:	687b      	ldr	r3, [r7, #4]
  400668:	617b      	str	r3, [r7, #20]
  40066a:	683b      	ldr	r3, [r7, #0]
  40066c:	613b      	str	r3, [r7, #16]
  40066e:	697b      	ldr	r3, [r7, #20]
  400670:	60fb      	str	r3, [r7, #12]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400672:	68fa      	ldr	r2, [r7, #12]
  400674:	4b05      	ldr	r3, [pc, #20]	; (40068c <ioport_disable_port+0x30>)
  400676:	4413      	add	r3, r2
  400678:	025b      	lsls	r3, r3, #9
  40067a:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40067c:	693b      	ldr	r3, [r7, #16]
  40067e:	6053      	str	r3, [r2, #4]
	arch_ioport_disable_port(port, mask);
}
  400680:	371c      	adds	r7, #28
  400682:	46bd      	mov	sp, r7
  400684:	f85d 7b04 	ldr.w	r7, [sp], #4
  400688:	4770      	bx	lr
  40068a:	bf00      	nop
  40068c:	00200707 	.word	0x00200707

00400690 <ioport_set_port_mode>:
 * \param mode Mode masks to configure for the specified pins (\ref
 * ioport_modes)
 */
static inline void ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
  400690:	b480      	push	{r7}
  400692:	b08b      	sub	sp, #44	; 0x2c
  400694:	af00      	add	r7, sp, #0
  400696:	60f8      	str	r0, [r7, #12]
  400698:	60b9      	str	r1, [r7, #8]
  40069a:	607a      	str	r2, [r7, #4]
  40069c:	68fb      	ldr	r3, [r7, #12]
  40069e:	627b      	str	r3, [r7, #36]	; 0x24
  4006a0:	68bb      	ldr	r3, [r7, #8]
  4006a2:	623b      	str	r3, [r7, #32]
  4006a4:	687b      	ldr	r3, [r7, #4]
  4006a6:	61fb      	str	r3, [r7, #28]
  4006a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4006aa:	61bb      	str	r3, [r7, #24]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4006ac:	69ba      	ldr	r2, [r7, #24]
  4006ae:	4b37      	ldr	r3, [pc, #220]	; (40078c <ioport_set_port_mode+0xfc>)
  4006b0:	4413      	add	r3, r2
  4006b2:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  4006b4:	617b      	str	r3, [r7, #20]

	if (mode & IOPORT_MODE_PULLUP) {
  4006b6:	69fb      	ldr	r3, [r7, #28]
  4006b8:	f003 0308 	and.w	r3, r3, #8
  4006bc:	2b00      	cmp	r3, #0
  4006be:	d003      	beq.n	4006c8 <ioport_set_port_mode+0x38>
		base->PIO_PUER = mask;
  4006c0:	697b      	ldr	r3, [r7, #20]
  4006c2:	6a3a      	ldr	r2, [r7, #32]
  4006c4:	665a      	str	r2, [r3, #100]	; 0x64
  4006c6:	e002      	b.n	4006ce <ioport_set_port_mode+0x3e>
	} else {
		base->PIO_PUDR = mask;
  4006c8:	697b      	ldr	r3, [r7, #20]
  4006ca:	6a3a      	ldr	r2, [r7, #32]
  4006cc:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  4006ce:	69fb      	ldr	r3, [r7, #28]
  4006d0:	f003 0310 	and.w	r3, r3, #16
  4006d4:	2b00      	cmp	r3, #0
  4006d6:	d004      	beq.n	4006e2 <ioport_set_port_mode+0x52>
		base->PIO_PPDER = mask;
  4006d8:	697b      	ldr	r3, [r7, #20]
  4006da:	6a3a      	ldr	r2, [r7, #32]
  4006dc:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  4006e0:	e003      	b.n	4006ea <ioport_set_port_mode+0x5a>
	} else {
		base->PIO_PPDDR = mask;
  4006e2:	697b      	ldr	r3, [r7, #20]
  4006e4:	6a3a      	ldr	r2, [r7, #32]
  4006e6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  4006ea:	69fb      	ldr	r3, [r7, #28]
  4006ec:	f003 0320 	and.w	r3, r3, #32
  4006f0:	2b00      	cmp	r3, #0
  4006f2:	d003      	beq.n	4006fc <ioport_set_port_mode+0x6c>
		base->PIO_MDER = mask;
  4006f4:	697b      	ldr	r3, [r7, #20]
  4006f6:	6a3a      	ldr	r2, [r7, #32]
  4006f8:	651a      	str	r2, [r3, #80]	; 0x50
  4006fa:	e002      	b.n	400702 <ioport_set_port_mode+0x72>
	} else {
		base->PIO_MDDR = mask;
  4006fc:	697b      	ldr	r3, [r7, #20]
  4006fe:	6a3a      	ldr	r2, [r7, #32]
  400700:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  400702:	69fb      	ldr	r3, [r7, #28]
  400704:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  400708:	2b00      	cmp	r3, #0
  40070a:	d003      	beq.n	400714 <ioport_set_port_mode+0x84>
		base->PIO_IFER = mask;
  40070c:	697b      	ldr	r3, [r7, #20]
  40070e:	6a3a      	ldr	r2, [r7, #32]
  400710:	621a      	str	r2, [r3, #32]
  400712:	e002      	b.n	40071a <ioport_set_port_mode+0x8a>
	} else {
		base->PIO_IFDR = mask;
  400714:	697b      	ldr	r3, [r7, #20]
  400716:	6a3a      	ldr	r2, [r7, #32]
  400718:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  40071a:	69fb      	ldr	r3, [r7, #28]
  40071c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400720:	2b00      	cmp	r3, #0
  400722:	d004      	beq.n	40072e <ioport_set_port_mode+0x9e>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  400724:	697b      	ldr	r3, [r7, #20]
  400726:	6a3a      	ldr	r2, [r7, #32]
  400728:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  40072c:	e003      	b.n	400736 <ioport_set_port_mode+0xa6>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  40072e:	697b      	ldr	r3, [r7, #20]
  400730:	6a3a      	ldr	r2, [r7, #32]
  400732:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  400736:	69fb      	ldr	r3, [r7, #28]
  400738:	f003 0301 	and.w	r3, r3, #1
  40073c:	2b00      	cmp	r3, #0
  40073e:	d006      	beq.n	40074e <ioport_set_port_mode+0xbe>
		base->PIO_ABCDSR[0] |= mask;
  400740:	697b      	ldr	r3, [r7, #20]
  400742:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400744:	6a3b      	ldr	r3, [r7, #32]
  400746:	431a      	orrs	r2, r3
  400748:	697b      	ldr	r3, [r7, #20]
  40074a:	671a      	str	r2, [r3, #112]	; 0x70
  40074c:	e006      	b.n	40075c <ioport_set_port_mode+0xcc>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  40074e:	697b      	ldr	r3, [r7, #20]
  400750:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400752:	6a3b      	ldr	r3, [r7, #32]
  400754:	43db      	mvns	r3, r3
  400756:	401a      	ands	r2, r3
  400758:	697b      	ldr	r3, [r7, #20]
  40075a:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  40075c:	69fb      	ldr	r3, [r7, #28]
  40075e:	f003 0302 	and.w	r3, r3, #2
  400762:	2b00      	cmp	r3, #0
  400764:	d006      	beq.n	400774 <ioport_set_port_mode+0xe4>
		base->PIO_ABCDSR[1] |= mask;
  400766:	697b      	ldr	r3, [r7, #20]
  400768:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40076a:	6a3b      	ldr	r3, [r7, #32]
  40076c:	431a      	orrs	r2, r3
  40076e:	697b      	ldr	r3, [r7, #20]
  400770:	675a      	str	r2, [r3, #116]	; 0x74
  400772:	e006      	b.n	400782 <ioport_set_port_mode+0xf2>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400774:	697b      	ldr	r3, [r7, #20]
  400776:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400778:	6a3b      	ldr	r3, [r7, #32]
  40077a:	43db      	mvns	r3, r3
  40077c:	401a      	ands	r2, r3
  40077e:	697b      	ldr	r3, [r7, #20]
  400780:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_port_mode(port, mask, mode);
}
  400782:	372c      	adds	r7, #44	; 0x2c
  400784:	46bd      	mov	sp, r7
  400786:	f85d 7b04 	ldr.w	r7, [sp], #4
  40078a:	4770      	bx	lr
  40078c:	00200707 	.word	0x00200707

00400790 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  400790:	b480      	push	{r7}
  400792:	b08d      	sub	sp, #52	; 0x34
  400794:	af00      	add	r7, sp, #0
  400796:	6078      	str	r0, [r7, #4]
  400798:	6039      	str	r1, [r7, #0]
  40079a:	687b      	ldr	r3, [r7, #4]
  40079c:	62fb      	str	r3, [r7, #44]	; 0x2c
  40079e:	683b      	ldr	r3, [r7, #0]
  4007a0:	62bb      	str	r3, [r7, #40]	; 0x28
  4007a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4007a4:	627b      	str	r3, [r7, #36]	; 0x24
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  4007a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4007a8:	095a      	lsrs	r2, r3, #5
  4007aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4007ac:	623b      	str	r3, [r7, #32]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4007ae:	6a3b      	ldr	r3, [r7, #32]
  4007b0:	f003 031f 	and.w	r3, r3, #31
  4007b4:	2101      	movs	r1, #1
  4007b6:	fa01 f303 	lsl.w	r3, r1, r3
  4007ba:	61fa      	str	r2, [r7, #28]
  4007bc:	61bb      	str	r3, [r7, #24]
  4007be:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4007c0:	617b      	str	r3, [r7, #20]
  4007c2:	69fb      	ldr	r3, [r7, #28]
  4007c4:	613b      	str	r3, [r7, #16]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4007c6:	693a      	ldr	r2, [r7, #16]
  4007c8:	4b37      	ldr	r3, [pc, #220]	; (4008a8 <ioport_set_pin_mode+0x118>)
  4007ca:	4413      	add	r3, r2
  4007cc:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  4007ce:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  4007d0:	697b      	ldr	r3, [r7, #20]
  4007d2:	f003 0308 	and.w	r3, r3, #8
  4007d6:	2b00      	cmp	r3, #0
  4007d8:	d003      	beq.n	4007e2 <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  4007da:	68fb      	ldr	r3, [r7, #12]
  4007dc:	69ba      	ldr	r2, [r7, #24]
  4007de:	665a      	str	r2, [r3, #100]	; 0x64
  4007e0:	e002      	b.n	4007e8 <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  4007e2:	68fb      	ldr	r3, [r7, #12]
  4007e4:	69ba      	ldr	r2, [r7, #24]
  4007e6:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  4007e8:	697b      	ldr	r3, [r7, #20]
  4007ea:	f003 0310 	and.w	r3, r3, #16
  4007ee:	2b00      	cmp	r3, #0
  4007f0:	d004      	beq.n	4007fc <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  4007f2:	68fb      	ldr	r3, [r7, #12]
  4007f4:	69ba      	ldr	r2, [r7, #24]
  4007f6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  4007fa:	e003      	b.n	400804 <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  4007fc:	68fb      	ldr	r3, [r7, #12]
  4007fe:	69ba      	ldr	r2, [r7, #24]
  400800:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  400804:	697b      	ldr	r3, [r7, #20]
  400806:	f003 0320 	and.w	r3, r3, #32
  40080a:	2b00      	cmp	r3, #0
  40080c:	d003      	beq.n	400816 <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  40080e:	68fb      	ldr	r3, [r7, #12]
  400810:	69ba      	ldr	r2, [r7, #24]
  400812:	651a      	str	r2, [r3, #80]	; 0x50
  400814:	e002      	b.n	40081c <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  400816:	68fb      	ldr	r3, [r7, #12]
  400818:	69ba      	ldr	r2, [r7, #24]
  40081a:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  40081c:	697b      	ldr	r3, [r7, #20]
  40081e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  400822:	2b00      	cmp	r3, #0
  400824:	d003      	beq.n	40082e <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  400826:	68fb      	ldr	r3, [r7, #12]
  400828:	69ba      	ldr	r2, [r7, #24]
  40082a:	621a      	str	r2, [r3, #32]
  40082c:	e002      	b.n	400834 <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  40082e:	68fb      	ldr	r3, [r7, #12]
  400830:	69ba      	ldr	r2, [r7, #24]
  400832:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  400834:	697b      	ldr	r3, [r7, #20]
  400836:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40083a:	2b00      	cmp	r3, #0
  40083c:	d004      	beq.n	400848 <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  40083e:	68fb      	ldr	r3, [r7, #12]
  400840:	69ba      	ldr	r2, [r7, #24]
  400842:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  400846:	e003      	b.n	400850 <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400848:	68fb      	ldr	r3, [r7, #12]
  40084a:	69ba      	ldr	r2, [r7, #24]
  40084c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  400850:	697b      	ldr	r3, [r7, #20]
  400852:	f003 0301 	and.w	r3, r3, #1
  400856:	2b00      	cmp	r3, #0
  400858:	d006      	beq.n	400868 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  40085a:	68fb      	ldr	r3, [r7, #12]
  40085c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40085e:	69bb      	ldr	r3, [r7, #24]
  400860:	431a      	orrs	r2, r3
  400862:	68fb      	ldr	r3, [r7, #12]
  400864:	671a      	str	r2, [r3, #112]	; 0x70
  400866:	e006      	b.n	400876 <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400868:	68fb      	ldr	r3, [r7, #12]
  40086a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40086c:	69bb      	ldr	r3, [r7, #24]
  40086e:	43db      	mvns	r3, r3
  400870:	401a      	ands	r2, r3
  400872:	68fb      	ldr	r3, [r7, #12]
  400874:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  400876:	697b      	ldr	r3, [r7, #20]
  400878:	f003 0302 	and.w	r3, r3, #2
  40087c:	2b00      	cmp	r3, #0
  40087e:	d006      	beq.n	40088e <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  400880:	68fb      	ldr	r3, [r7, #12]
  400882:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400884:	69bb      	ldr	r3, [r7, #24]
  400886:	431a      	orrs	r2, r3
  400888:	68fb      	ldr	r3, [r7, #12]
  40088a:	675a      	str	r2, [r3, #116]	; 0x74
  40088c:	e006      	b.n	40089c <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  40088e:	68fb      	ldr	r3, [r7, #12]
  400890:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400892:	69bb      	ldr	r3, [r7, #24]
  400894:	43db      	mvns	r3, r3
  400896:	401a      	ands	r2, r3
  400898:	68fb      	ldr	r3, [r7, #12]
  40089a:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  40089c:	3734      	adds	r7, #52	; 0x34
  40089e:	46bd      	mov	sp, r7
  4008a0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008a4:	4770      	bx	lr
  4008a6:	bf00      	nop
  4008a8:	00200707 	.word	0x00200707

004008ac <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  4008ac:	b480      	push	{r7}
  4008ae:	b08d      	sub	sp, #52	; 0x34
  4008b0:	af00      	add	r7, sp, #0
  4008b2:	6078      	str	r0, [r7, #4]
  4008b4:	460b      	mov	r3, r1
  4008b6:	70fb      	strb	r3, [r7, #3]
  4008b8:	687b      	ldr	r3, [r7, #4]
  4008ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  4008bc:	78fb      	ldrb	r3, [r7, #3]
  4008be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  4008c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4008c4:	627b      	str	r3, [r7, #36]	; 0x24
  4008c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4008c8:	623b      	str	r3, [r7, #32]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  4008ca:	6a3b      	ldr	r3, [r7, #32]
  4008cc:	095b      	lsrs	r3, r3, #5
  4008ce:	61fb      	str	r3, [r7, #28]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4008d0:	69fa      	ldr	r2, [r7, #28]
  4008d2:	4b17      	ldr	r3, [pc, #92]	; (400930 <ioport_set_pin_dir+0x84>)
  4008d4:	4413      	add	r3, r2
  4008d6:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  4008d8:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  4008da:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4008de:	2b01      	cmp	r3, #1
  4008e0:	d109      	bne.n	4008f6 <ioport_set_pin_dir+0x4a>
  4008e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4008e4:	617b      	str	r3, [r7, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4008e6:	697b      	ldr	r3, [r7, #20]
  4008e8:	f003 031f 	and.w	r3, r3, #31
  4008ec:	2201      	movs	r2, #1
  4008ee:	409a      	lsls	r2, r3
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4008f0:	69bb      	ldr	r3, [r7, #24]
  4008f2:	611a      	str	r2, [r3, #16]
  4008f4:	e00c      	b.n	400910 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  4008f6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4008fa:	2b00      	cmp	r3, #0
  4008fc:	d108      	bne.n	400910 <ioport_set_pin_dir+0x64>
  4008fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400900:	613b      	str	r3, [r7, #16]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400902:	693b      	ldr	r3, [r7, #16]
  400904:	f003 031f 	and.w	r3, r3, #31
  400908:	2201      	movs	r2, #1
  40090a:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40090c:	69bb      	ldr	r3, [r7, #24]
  40090e:	615a      	str	r2, [r3, #20]
  400910:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400912:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400914:	68fb      	ldr	r3, [r7, #12]
  400916:	f003 031f 	and.w	r3, r3, #31
  40091a:	2201      	movs	r2, #1
  40091c:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40091e:	69bb      	ldr	r3, [r7, #24]
  400920:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  400924:	3734      	adds	r7, #52	; 0x34
  400926:	46bd      	mov	sp, r7
  400928:	f85d 7b04 	ldr.w	r7, [sp], #4
  40092c:	4770      	bx	lr
  40092e:	bf00      	nop
  400930:	00200707 	.word	0x00200707

00400934 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  400934:	b480      	push	{r7}
  400936:	b08b      	sub	sp, #44	; 0x2c
  400938:	af00      	add	r7, sp, #0
  40093a:	6078      	str	r0, [r7, #4]
  40093c:	460b      	mov	r3, r1
  40093e:	70fb      	strb	r3, [r7, #3]
  400940:	687b      	ldr	r3, [r7, #4]
  400942:	627b      	str	r3, [r7, #36]	; 0x24
  400944:	78fb      	ldrb	r3, [r7, #3]
  400946:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  40094a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40094c:	61fb      	str	r3, [r7, #28]
  40094e:	69fb      	ldr	r3, [r7, #28]
  400950:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  400952:	69bb      	ldr	r3, [r7, #24]
  400954:	095b      	lsrs	r3, r3, #5
  400956:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400958:	697a      	ldr	r2, [r7, #20]
  40095a:	4b10      	ldr	r3, [pc, #64]	; (40099c <ioport_set_pin_level+0x68>)
  40095c:	4413      	add	r3, r2
  40095e:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400960:	613b      	str	r3, [r7, #16]

	if (level) {
  400962:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  400966:	2b00      	cmp	r3, #0
  400968:	d009      	beq.n	40097e <ioport_set_pin_level+0x4a>
  40096a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40096c:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40096e:	68fb      	ldr	r3, [r7, #12]
  400970:	f003 031f 	and.w	r3, r3, #31
  400974:	2201      	movs	r2, #1
  400976:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400978:	693b      	ldr	r3, [r7, #16]
  40097a:	631a      	str	r2, [r3, #48]	; 0x30
  40097c:	e008      	b.n	400990 <ioport_set_pin_level+0x5c>
  40097e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400980:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400982:	68bb      	ldr	r3, [r7, #8]
  400984:	f003 031f 	and.w	r3, r3, #31
  400988:	2201      	movs	r2, #1
  40098a:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40098c:	693b      	ldr	r3, [r7, #16]
  40098e:	635a      	str	r2, [r3, #52]	; 0x34
	arch_ioport_set_pin_level(pin, level);
}
  400990:	372c      	adds	r7, #44	; 0x2c
  400992:	46bd      	mov	sp, r7
  400994:	f85d 7b04 	ldr.w	r7, [sp], #4
  400998:	4770      	bx	lr
  40099a:	bf00      	nop
  40099c:	00200707 	.word	0x00200707

004009a0 <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  4009a0:	b480      	push	{r7}
  4009a2:	b08d      	sub	sp, #52	; 0x34
  4009a4:	af00      	add	r7, sp, #0
  4009a6:	6078      	str	r0, [r7, #4]
  4009a8:	460b      	mov	r3, r1
  4009aa:	70fb      	strb	r3, [r7, #3]
  4009ac:	687b      	ldr	r3, [r7, #4]
  4009ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  4009b0:	78fb      	ldrb	r3, [r7, #3]
  4009b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  4009b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4009b8:	627b      	str	r3, [r7, #36]	; 0x24
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  4009ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4009bc:	095a      	lsrs	r2, r3, #5
  4009be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4009c0:	623b      	str	r3, [r7, #32]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4009c2:	6a3b      	ldr	r3, [r7, #32]
  4009c4:	f003 031f 	and.w	r3, r3, #31
  4009c8:	2101      	movs	r1, #1
  4009ca:	fa01 f303 	lsl.w	r3, r1, r3
  4009ce:	61fa      	str	r2, [r7, #28]
  4009d0:	61bb      	str	r3, [r7, #24]
  4009d2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4009d6:	75fb      	strb	r3, [r7, #23]
  4009d8:	69fb      	ldr	r3, [r7, #28]
  4009da:	613b      	str	r3, [r7, #16]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4009dc:	693a      	ldr	r2, [r7, #16]
  4009de:	4b22      	ldr	r3, [pc, #136]	; (400a68 <ioport_set_pin_sense_mode+0xc8>)
  4009e0:	4413      	add	r3, r2
  4009e2:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  4009e4:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  4009e6:	7dfb      	ldrb	r3, [r7, #23]
  4009e8:	3b01      	subs	r3, #1
  4009ea:	2b03      	cmp	r3, #3
  4009ec:	d82e      	bhi.n	400a4c <ioport_set_pin_sense_mode+0xac>
  4009ee:	a201      	add	r2, pc, #4	; (adr r2, 4009f4 <ioport_set_pin_sense_mode+0x54>)
  4009f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4009f4:	00400a29 	.word	0x00400a29
  4009f8:	00400a3b 	.word	0x00400a3b
  4009fc:	00400a05 	.word	0x00400a05
  400a00:	00400a17 	.word	0x00400a17
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  400a04:	68fb      	ldr	r3, [r7, #12]
  400a06:	69ba      	ldr	r2, [r7, #24]
  400a08:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  400a0c:	68fb      	ldr	r3, [r7, #12]
  400a0e:	69ba      	ldr	r2, [r7, #24]
  400a10:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  400a14:	e01f      	b.n	400a56 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  400a16:	68fb      	ldr	r3, [r7, #12]
  400a18:	69ba      	ldr	r2, [r7, #24]
  400a1a:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  400a1e:	68fb      	ldr	r3, [r7, #12]
  400a20:	69ba      	ldr	r2, [r7, #24]
  400a22:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400a26:	e016      	b.n	400a56 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  400a28:	68fb      	ldr	r3, [r7, #12]
  400a2a:	69ba      	ldr	r2, [r7, #24]
  400a2c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  400a30:	68fb      	ldr	r3, [r7, #12]
  400a32:	69ba      	ldr	r2, [r7, #24]
  400a34:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  400a38:	e00d      	b.n	400a56 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400a3a:	68fb      	ldr	r3, [r7, #12]
  400a3c:	69ba      	ldr	r2, [r7, #24]
  400a3e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400a42:	68fb      	ldr	r3, [r7, #12]
  400a44:	69ba      	ldr	r2, [r7, #24]
  400a46:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400a4a:	e004      	b.n	400a56 <ioport_set_pin_sense_mode+0xb6>
		break;
	default:
		base->PIO_AIMDR = mask;
  400a4c:	68fb      	ldr	r3, [r7, #12]
  400a4e:	69ba      	ldr	r2, [r7, #24]
  400a50:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
  400a54:	e003      	b.n	400a5e <ioport_set_pin_sense_mode+0xbe>
		return;
	}
	base->PIO_AIMER = mask;
  400a56:	68fb      	ldr	r3, [r7, #12]
  400a58:	69ba      	ldr	r2, [r7, #24]
  400a5a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  400a5e:	3734      	adds	r7, #52	; 0x34
  400a60:	46bd      	mov	sp, r7
  400a62:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a66:	4770      	bx	lr
  400a68:	00200707 	.word	0x00200707

00400a6c <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400a6c:	b580      	push	{r7, lr}
  400a6e:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400a70:	4b3b      	ldr	r3, [pc, #236]	; (400b60 <board_init+0xf4>)
  400a72:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400a76:	605a      	str	r2, [r3, #4]
#endif

	/* Initialize IOPORTs */
	ioport_init();
  400a78:	4b3a      	ldr	r3, [pc, #232]	; (400b64 <board_init+0xf8>)
  400a7a:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  400a7c:	2050      	movs	r0, #80	; 0x50
  400a7e:	2101      	movs	r1, #1
  400a80:	4b39      	ldr	r3, [pc, #228]	; (400b68 <board_init+0xfc>)
  400a82:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  400a84:	2050      	movs	r0, #80	; 0x50
  400a86:	2101      	movs	r1, #1
  400a88:	4b38      	ldr	r3, [pc, #224]	; (400b6c <board_init+0x100>)
  400a8a:	4798      	blx	r3
	
	ioport_set_pin_dir(ECLAVE_PSUPPLY_ONn, IOPORT_DIR_OUTPUT);
  400a8c:	2002      	movs	r0, #2
  400a8e:	2101      	movs	r1, #1
  400a90:	4b35      	ldr	r3, [pc, #212]	; (400b68 <board_init+0xfc>)
  400a92:	4798      	blx	r3
	ioport_set_pin_level(ECLAVE_PSUPPLY_ONn, IOPORT_PIN_LEVEL_HIGH);
  400a94:	2002      	movs	r0, #2
  400a96:	2101      	movs	r1, #1
  400a98:	4b34      	ldr	r3, [pc, #208]	; (400b6c <board_init+0x100>)
  400a9a:	4798      	blx	r3

	ioport_set_pin_dir(ECLAVE_LED_OEn, IOPORT_DIR_OUTPUT);
  400a9c:	2001      	movs	r0, #1
  400a9e:	2101      	movs	r1, #1
  400aa0:	4b31      	ldr	r3, [pc, #196]	; (400b68 <board_init+0xfc>)
  400aa2:	4798      	blx	r3
	ioport_set_pin_level(ECLAVE_LED_OEn, IOPORT_PIN_LEVEL_HIGH);
  400aa4:	2001      	movs	r0, #1
  400aa6:	2101      	movs	r1, #1
  400aa8:	4b30      	ldr	r3, [pc, #192]	; (400b6c <board_init+0x100>)
  400aaa:	4798      	blx	r3

	ioport_set_pin_dir(ECLAVE_MFP, IOPORT_DIR_OUTPUT);
  400aac:	2000      	movs	r0, #0
  400aae:	2101      	movs	r1, #1
  400ab0:	4b2d      	ldr	r3, [pc, #180]	; (400b68 <board_init+0xfc>)
  400ab2:	4798      	blx	r3
	ioport_set_pin_level(ECLAVE_MFP, IOPORT_PIN_LEVEL_LOW);  //high=1x multiplier, low=4x multiplier 10apr15;
  400ab4:	2000      	movs	r0, #0
  400ab6:	2100      	movs	r1, #0
  400ab8:	4b2c      	ldr	r3, [pc, #176]	; (400b6c <board_init+0x100>)
  400aba:	4798      	blx	r3

	ioport_set_pin_dir(ECLAVE_SOLENOID, IOPORT_DIR_OUTPUT);
  400abc:	2015      	movs	r0, #21
  400abe:	2101      	movs	r1, #1
  400ac0:	4b29      	ldr	r3, [pc, #164]	; (400b68 <board_init+0xfc>)
  400ac2:	4798      	blx	r3
	ioport_set_pin_level(ECLAVE_SOLENOID, IOPORT_PIN_LEVEL_LOW);
  400ac4:	2015      	movs	r0, #21
  400ac6:	2100      	movs	r1, #0
  400ac8:	4b28      	ldr	r3, [pc, #160]	; (400b6c <board_init+0x100>)
  400aca:	4798      	blx	r3

	ioport_set_pin_dir(ECLAVE_DOORSW1, IOPORT_DIR_INPUT);
  400acc:	204d      	movs	r0, #77	; 0x4d
  400ace:	2100      	movs	r1, #0
  400ad0:	4b25      	ldr	r3, [pc, #148]	; (400b68 <board_init+0xfc>)
  400ad2:	4798      	blx	r3
	ioport_set_pin_dir(ECLAVE_DOORSW2, IOPORT_DIR_INPUT);
  400ad4:	204e      	movs	r0, #78	; 0x4e
  400ad6:	2100      	movs	r1, #0
  400ad8:	4b23      	ldr	r3, [pc, #140]	; (400b68 <board_init+0xfc>)
  400ada:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  400adc:	200b      	movs	r0, #11
  400ade:	2100      	movs	r1, #0
  400ae0:	4b21      	ldr	r3, [pc, #132]	; (400b68 <board_init+0xfc>)
  400ae2:	4798      	blx	r3
  400ae4:	200b      	movs	r0, #11
  400ae6:	2188      	movs	r1, #136	; 0x88
  400ae8:	4b21      	ldr	r3, [pc, #132]	; (400b70 <board_init+0x104>)
  400aea:	4798      	blx	r3
  400aec:	200b      	movs	r0, #11
  400aee:	2102      	movs	r1, #2
  400af0:	4b20      	ldr	r3, [pc, #128]	; (400b74 <board_init+0x108>)
  400af2:	4798      	blx	r3
//jsi 7feb16 following defines are from the DMA-UART example project for the SAM4E
#define PINS_UART0_PORT		IOPORT_PIOA
#define PINS_UART0			(PIO_PA9A_URXD0 | PIO_PA10A_UTXD0)
#define PINS_UART0_FLAGS	IOPORT_MODE_MUX_A

	ioport_set_port_peripheral_mode(PINS_UART0_PORT, PINS_UART0, PINS_UART0_FLAGS); //jsi 6feb16 was USART1
  400af4:	2000      	movs	r0, #0
  400af6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400afa:	2200      	movs	r2, #0
  400afc:	4b1e      	ldr	r3, [pc, #120]	; (400b78 <board_init+0x10c>)
  400afe:	4798      	blx	r3
  400b00:	2000      	movs	r0, #0
  400b02:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400b06:	4b1d      	ldr	r3, [pc, #116]	; (400b7c <board_init+0x110>)
  400b08:	4798      	blx	r3

#endif

#define CONF_BOARD_TWIHS0 //jsi 7feb16
#ifdef CONF_BOARD_TWIHS0
	ioport_set_pin_peripheral_mode(TWIHS0_DATA_GPIO, TWIHS0_DATA_FLAGS);
  400b0a:	2003      	movs	r0, #3
  400b0c:	2100      	movs	r1, #0
  400b0e:	4b18      	ldr	r3, [pc, #96]	; (400b70 <board_init+0x104>)
  400b10:	4798      	blx	r3
  400b12:	2003      	movs	r0, #3
  400b14:	4b1a      	ldr	r3, [pc, #104]	; (400b80 <board_init+0x114>)
  400b16:	4798      	blx	r3
	ioport_set_pin_peripheral_mode(TWIHS0_CLK_GPIO, TWIHS0_CLK_FLAGS);
  400b18:	2004      	movs	r0, #4
  400b1a:	2100      	movs	r1, #0
  400b1c:	4b14      	ldr	r3, [pc, #80]	; (400b70 <board_init+0x104>)
  400b1e:	4798      	blx	r3
  400b20:	2004      	movs	r0, #4
  400b22:	4b17      	ldr	r3, [pc, #92]	; (400b80 <board_init+0x114>)
  400b24:	4798      	blx	r3
	ioport_set_pin_peripheral_mode(QSPI_QIO3_GPIO, QSPI_QIO3_FLAGS);
#endif

#ifdef CONF_BOARD_PWM_LED0
	/* Configure PWM LED0 pin */
	ioport_set_pin_peripheral_mode(PIN_PWM_LED0_GPIO, PIN_PWM_LED0_FLAGS);
  400b26:	200b      	movs	r0, #11
  400b28:	2101      	movs	r1, #1
  400b2a:	4b11      	ldr	r3, [pc, #68]	; (400b70 <board_init+0x104>)
  400b2c:	4798      	blx	r3
  400b2e:	200b      	movs	r0, #11
  400b30:	4b13      	ldr	r3, [pc, #76]	; (400b80 <board_init+0x114>)
  400b32:	4798      	blx	r3
#endif


#ifdef CONF_BOARD_USART_RXD
	/* Configure USART RXD pin */
	ioport_set_pin_peripheral_mode(USART0_RXD_GPIO, USART0_RXD_FLAGS);
  400b34:	2020      	movs	r0, #32
  400b36:	2102      	movs	r1, #2
  400b38:	4b0d      	ldr	r3, [pc, #52]	; (400b70 <board_init+0x104>)
  400b3a:	4798      	blx	r3
  400b3c:	2020      	movs	r0, #32
  400b3e:	4b10      	ldr	r3, [pc, #64]	; (400b80 <board_init+0x114>)
  400b40:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_USART_TXD
	/* Configure USART TXD pin */
	ioport_set_pin_peripheral_mode(USART0_TXD_GPIO, USART0_TXD_FLAGS);
  400b42:	2021      	movs	r0, #33	; 0x21
  400b44:	2102      	movs	r1, #2
  400b46:	4b0a      	ldr	r3, [pc, #40]	; (400b70 <board_init+0x104>)
  400b48:	4798      	blx	r3
  400b4a:	2021      	movs	r0, #33	; 0x21
  400b4c:	4b0c      	ldr	r3, [pc, #48]	; (400b80 <board_init+0x114>)
  400b4e:	4798      	blx	r3
	ioport_set_pin_peripheral_mode(PIN_USART0_CTS_IDX,PIN_USART0_CTS_FLAGS);
#endif

#ifdef CONF_BOARD_USART_RTS
	/* Configure USART RTS pin */
	ioport_set_pin_peripheral_mode(PIN_USART0_RTS_IDX, PIN_USART0_RTS_FLAGS);
  400b50:	2023      	movs	r0, #35	; 0x23
  400b52:	2102      	movs	r1, #2
  400b54:	4b06      	ldr	r3, [pc, #24]	; (400b70 <board_init+0x104>)
  400b56:	4798      	blx	r3
  400b58:	2023      	movs	r0, #35	; 0x23
  400b5a:	4b09      	ldr	r3, [pc, #36]	; (400b80 <board_init+0x114>)
  400b5c:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_CONFIG_MPU_AT_INIT
	_setup_memory_region();
#endif
}
  400b5e:	bd80      	pop	{r7, pc}
  400b60:	400e1850 	.word	0x400e1850
  400b64:	004005ed 	.word	0x004005ed
  400b68:	004008ad 	.word	0x004008ad
  400b6c:	00400935 	.word	0x00400935
  400b70:	00400791 	.word	0x00400791
  400b74:	004009a1 	.word	0x004009a1
  400b78:	00400691 	.word	0x00400691
  400b7c:	0040065d 	.word	0x0040065d
  400b80:	00400615 	.word	0x00400615

00400b84 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  400b84:	b480      	push	{r7}
  400b86:	b083      	sub	sp, #12
  400b88:	af00      	add	r7, sp, #0
  400b8a:	4603      	mov	r3, r0
  400b8c:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400b8e:	4908      	ldr	r1, [pc, #32]	; (400bb0 <NVIC_EnableIRQ+0x2c>)
  400b90:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400b94:	095b      	lsrs	r3, r3, #5
  400b96:	79fa      	ldrb	r2, [r7, #7]
  400b98:	f002 021f 	and.w	r2, r2, #31
  400b9c:	2001      	movs	r0, #1
  400b9e:	fa00 f202 	lsl.w	r2, r0, r2
  400ba2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  400ba6:	370c      	adds	r7, #12
  400ba8:	46bd      	mov	sp, r7
  400baa:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bae:	4770      	bx	lr
  400bb0:	e000e100 	.word	0xe000e100

00400bb4 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  400bb4:	b480      	push	{r7}
  400bb6:	b083      	sub	sp, #12
  400bb8:	af00      	add	r7, sp, #0
  400bba:	4603      	mov	r3, r0
  400bbc:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400bbe:	4909      	ldr	r1, [pc, #36]	; (400be4 <NVIC_ClearPendingIRQ+0x30>)
  400bc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400bc4:	095b      	lsrs	r3, r3, #5
  400bc6:	79fa      	ldrb	r2, [r7, #7]
  400bc8:	f002 021f 	and.w	r2, r2, #31
  400bcc:	2001      	movs	r0, #1
  400bce:	fa00 f202 	lsl.w	r2, r0, r2
  400bd2:	3360      	adds	r3, #96	; 0x60
  400bd4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  400bd8:	370c      	adds	r7, #12
  400bda:	46bd      	mov	sp, r7
  400bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
  400be0:	4770      	bx	lr
  400be2:	bf00      	nop
  400be4:	e000e100 	.word	0xe000e100

00400be8 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  400be8:	b480      	push	{r7}
  400bea:	b083      	sub	sp, #12
  400bec:	af00      	add	r7, sp, #0
  400bee:	4603      	mov	r3, r0
  400bf0:	6039      	str	r1, [r7, #0]
  400bf2:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  400bf4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400bf8:	2b00      	cmp	r3, #0
  400bfa:	da0b      	bge.n	400c14 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  400bfc:	490d      	ldr	r1, [pc, #52]	; (400c34 <NVIC_SetPriority+0x4c>)
  400bfe:	79fb      	ldrb	r3, [r7, #7]
  400c00:	f003 030f 	and.w	r3, r3, #15
  400c04:	3b04      	subs	r3, #4
  400c06:	683a      	ldr	r2, [r7, #0]
  400c08:	b2d2      	uxtb	r2, r2
  400c0a:	0152      	lsls	r2, r2, #5
  400c0c:	b2d2      	uxtb	r2, r2
  400c0e:	440b      	add	r3, r1
  400c10:	761a      	strb	r2, [r3, #24]
  400c12:	e009      	b.n	400c28 <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400c14:	4908      	ldr	r1, [pc, #32]	; (400c38 <NVIC_SetPriority+0x50>)
  400c16:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400c1a:	683a      	ldr	r2, [r7, #0]
  400c1c:	b2d2      	uxtb	r2, r2
  400c1e:	0152      	lsls	r2, r2, #5
  400c20:	b2d2      	uxtb	r2, r2
  400c22:	440b      	add	r3, r1
  400c24:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  400c28:	370c      	adds	r7, #12
  400c2a:	46bd      	mov	sp, r7
  400c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c30:	4770      	bx	lr
  400c32:	bf00      	nop
  400c34:	e000ed00 	.word	0xe000ed00
  400c38:	e000e100 	.word	0xe000e100

00400c3c <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  400c3c:	b480      	push	{r7}
  400c3e:	b083      	sub	sp, #12
  400c40:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400c42:	f3ef 8310 	mrs	r3, PRIMASK
  400c46:	603b      	str	r3, [r7, #0]
  return(result);
  400c48:	683b      	ldr	r3, [r7, #0]
	irqflags_t flags = cpu_irq_is_enabled();
  400c4a:	2b00      	cmp	r3, #0
  400c4c:	bf0c      	ite	eq
  400c4e:	2301      	moveq	r3, #1
  400c50:	2300      	movne	r3, #0
  400c52:	b2db      	uxtb	r3, r3
  400c54:	607b      	str	r3, [r7, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  400c56:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400c58:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400c5c:	4b04      	ldr	r3, [pc, #16]	; (400c70 <cpu_irq_save+0x34>)
  400c5e:	2200      	movs	r2, #0
  400c60:	701a      	strb	r2, [r3, #0]
	return flags;
  400c62:	687b      	ldr	r3, [r7, #4]
}
  400c64:	4618      	mov	r0, r3
  400c66:	370c      	adds	r7, #12
  400c68:	46bd      	mov	sp, r7
  400c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c6e:	4770      	bx	lr
  400c70:	20400000 	.word	0x20400000

00400c74 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  400c74:	b480      	push	{r7}
  400c76:	b083      	sub	sp, #12
  400c78:	af00      	add	r7, sp, #0
  400c7a:	6078      	str	r0, [r7, #4]
	return (flags);
  400c7c:	687b      	ldr	r3, [r7, #4]
  400c7e:	2b00      	cmp	r3, #0
  400c80:	bf14      	ite	ne
  400c82:	2301      	movne	r3, #1
  400c84:	2300      	moveq	r3, #0
  400c86:	b2db      	uxtb	r3, r3
}
  400c88:	4618      	mov	r0, r3
  400c8a:	370c      	adds	r7, #12
  400c8c:	46bd      	mov	sp, r7
  400c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c92:	4770      	bx	lr

00400c94 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  400c94:	b580      	push	{r7, lr}
  400c96:	b082      	sub	sp, #8
  400c98:	af00      	add	r7, sp, #0
  400c9a:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  400c9c:	6878      	ldr	r0, [r7, #4]
  400c9e:	4b07      	ldr	r3, [pc, #28]	; (400cbc <cpu_irq_restore+0x28>)
  400ca0:	4798      	blx	r3
  400ca2:	4603      	mov	r3, r0
  400ca4:	2b00      	cmp	r3, #0
  400ca6:	d005      	beq.n	400cb4 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  400ca8:	4b05      	ldr	r3, [pc, #20]	; (400cc0 <cpu_irq_restore+0x2c>)
  400caa:	2201      	movs	r2, #1
  400cac:	701a      	strb	r2, [r3, #0]
  400cae:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  400cb2:	b662      	cpsie	i
}
  400cb4:	3708      	adds	r7, #8
  400cb6:	46bd      	mov	sp, r7
  400cb8:	bd80      	pop	{r7, pc}
  400cba:	bf00      	nop
  400cbc:	00400c75 	.word	0x00400c75
  400cc0:	20400000 	.word	0x20400000

00400cc4 <afec_ch_sanity_check>:
 * \param channel  AFEC channel number.
 *
 */
static inline void afec_ch_sanity_check(Afec *const afec,
		const enum afec_channel_num channel)
{
  400cc4:	b480      	push	{r7}
  400cc6:	b083      	sub	sp, #12
  400cc8:	af00      	add	r7, sp, #0
  400cca:	6078      	str	r0, [r7, #4]
  400ccc:	460b      	mov	r3, r1
  400cce:	807b      	strh	r3, [r7, #2]
	#endif
	} else if (afec == AFEC1) {
		Assert(channel < NB_CH_AFE1);
	}
	UNUSED(channel);
}
  400cd0:	370c      	adds	r7, #12
  400cd2:	46bd      	mov	sp, r7
  400cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cd8:	4770      	bx	lr
  400cda:	bf00      	nop

00400cdc <afec_get_interrupt_status>:
 * \param afec  Base address of the AFEC.
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
  400cdc:	b480      	push	{r7}
  400cde:	b083      	sub	sp, #12
  400ce0:	af00      	add	r7, sp, #0
  400ce2:	6078      	str	r0, [r7, #4]
	return afec->AFEC_ISR;
  400ce4:	687b      	ldr	r3, [r7, #4]
  400ce6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  400ce8:	4618      	mov	r0, r3
  400cea:	370c      	adds	r7, #12
  400cec:	46bd      	mov	sp, r7
  400cee:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cf2:	4770      	bx	lr

00400cf4 <sleepmgr_lock_mode>:
 * not put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to lock.
 */
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
  400cf4:	b580      	push	{r7, lr}
  400cf6:	b084      	sub	sp, #16
  400cf8:	af00      	add	r7, sp, #0
  400cfa:	4603      	mov	r3, r0
  400cfc:	71fb      	strb	r3, [r7, #7]
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  400cfe:	79fb      	ldrb	r3, [r7, #7]
  400d00:	4a0a      	ldr	r2, [pc, #40]	; (400d2c <sleepmgr_lock_mode+0x38>)
  400d02:	5cd3      	ldrb	r3, [r2, r3]
  400d04:	2bff      	cmp	r3, #255	; 0xff
  400d06:	d100      	bne.n	400d0a <sleepmgr_lock_mode+0x16>
		while (true) {
			// Warning: maximum value of sleepmgr_locks buffer is no more than 255.
			// Check APP or change the data type to uint16_t.
		}
  400d08:	e7fe      	b.n	400d08 <sleepmgr_lock_mode+0x14>
	}

	// Enter a critical section
	flags = cpu_irq_save();
  400d0a:	4b09      	ldr	r3, [pc, #36]	; (400d30 <sleepmgr_lock_mode+0x3c>)
  400d0c:	4798      	blx	r3
  400d0e:	60f8      	str	r0, [r7, #12]

	++sleepmgr_locks[mode];
  400d10:	79fb      	ldrb	r3, [r7, #7]
  400d12:	4a06      	ldr	r2, [pc, #24]	; (400d2c <sleepmgr_lock_mode+0x38>)
  400d14:	5cd2      	ldrb	r2, [r2, r3]
  400d16:	3201      	adds	r2, #1
  400d18:	b2d1      	uxtb	r1, r2
  400d1a:	4a04      	ldr	r2, [pc, #16]	; (400d2c <sleepmgr_lock_mode+0x38>)
  400d1c:	54d1      	strb	r1, [r2, r3]

	// Leave the critical section
	cpu_irq_restore(flags);
  400d1e:	68f8      	ldr	r0, [r7, #12]
  400d20:	4b04      	ldr	r3, [pc, #16]	; (400d34 <sleepmgr_lock_mode+0x40>)
  400d22:	4798      	blx	r3
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
  400d24:	3710      	adds	r7, #16
  400d26:	46bd      	mov	sp, r7
  400d28:	bd80      	pop	{r7, pc}
  400d2a:	bf00      	nop
  400d2c:	20400a18 	.word	0x20400a18
  400d30:	00400c3d 	.word	0x00400c3d
  400d34:	00400c95 	.word	0x00400c95

00400d38 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400d38:	b480      	push	{r7}
  400d3a:	b083      	sub	sp, #12
  400d3c:	af00      	add	r7, sp, #0
  400d3e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400d40:	687b      	ldr	r3, [r7, #4]
  400d42:	2b07      	cmp	r3, #7
  400d44:	d825      	bhi.n	400d92 <osc_get_rate+0x5a>
  400d46:	a201      	add	r2, pc, #4	; (adr r2, 400d4c <osc_get_rate+0x14>)
  400d48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400d4c:	00400d6d 	.word	0x00400d6d
  400d50:	00400d73 	.word	0x00400d73
  400d54:	00400d79 	.word	0x00400d79
  400d58:	00400d7f 	.word	0x00400d7f
  400d5c:	00400d83 	.word	0x00400d83
  400d60:	00400d87 	.word	0x00400d87
  400d64:	00400d8b 	.word	0x00400d8b
  400d68:	00400d8f 	.word	0x00400d8f
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400d6c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400d70:	e010      	b.n	400d94 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400d72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400d76:	e00d      	b.n	400d94 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400d78:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400d7c:	e00a      	b.n	400d94 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400d7e:	4b08      	ldr	r3, [pc, #32]	; (400da0 <osc_get_rate+0x68>)
  400d80:	e008      	b.n	400d94 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400d82:	4b08      	ldr	r3, [pc, #32]	; (400da4 <osc_get_rate+0x6c>)
  400d84:	e006      	b.n	400d94 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  400d86:	4b08      	ldr	r3, [pc, #32]	; (400da8 <osc_get_rate+0x70>)
  400d88:	e004      	b.n	400d94 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400d8a:	4b08      	ldr	r3, [pc, #32]	; (400dac <osc_get_rate+0x74>)
  400d8c:	e002      	b.n	400d94 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400d8e:	4b06      	ldr	r3, [pc, #24]	; (400da8 <osc_get_rate+0x70>)
  400d90:	e000      	b.n	400d94 <osc_get_rate+0x5c>
	}

	return 0;
  400d92:	2300      	movs	r3, #0
}
  400d94:	4618      	mov	r0, r3
  400d96:	370c      	adds	r7, #12
  400d98:	46bd      	mov	sp, r7
  400d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d9e:	4770      	bx	lr
  400da0:	003d0900 	.word	0x003d0900
  400da4:	007a1200 	.word	0x007a1200
  400da8:	00b71b00 	.word	0x00b71b00
  400dac:	00f42400 	.word	0x00f42400

00400db0 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400db0:	b580      	push	{r7, lr}
  400db2:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400db4:	2006      	movs	r0, #6
  400db6:	4b05      	ldr	r3, [pc, #20]	; (400dcc <sysclk_get_main_hz+0x1c>)
  400db8:	4798      	blx	r3
  400dba:	4602      	mov	r2, r0
  400dbc:	4613      	mov	r3, r2
  400dbe:	009b      	lsls	r3, r3, #2
  400dc0:	4413      	add	r3, r2
  400dc2:	009a      	lsls	r2, r3, #2
  400dc4:	4413      	add	r3, r2
  400dc6:	089b      	lsrs	r3, r3, #2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400dc8:	4618      	mov	r0, r3
  400dca:	bd80      	pop	{r7, pc}
  400dcc:	00400d39 	.word	0x00400d39

00400dd0 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400dd0:	b580      	push	{r7, lr}
  400dd2:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400dd4:	4b02      	ldr	r3, [pc, #8]	; (400de0 <sysclk_get_cpu_hz+0x10>)
  400dd6:	4798      	blx	r3
  400dd8:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400dda:	4618      	mov	r0, r3
  400ddc:	bd80      	pop	{r7, pc}
  400dde:	bf00      	nop
  400de0:	00400db1 	.word	0x00400db1

00400de4 <afec_find_inst_num>:
 * \param afec  Base address of the AFEC
 *
 * \return   AFEC instance number
 */
static uint32_t afec_find_inst_num(Afec *const afec)
{
  400de4:	b480      	push	{r7}
  400de6:	b083      	sub	sp, #12
  400de8:	af00      	add	r7, sp, #0
  400dea:	6078      	str	r0, [r7, #4]
#if defined(AFEC1)
	if (afec == AFEC1) {
  400dec:	687b      	ldr	r3, [r7, #4]
  400dee:	4a09      	ldr	r2, [pc, #36]	; (400e14 <afec_find_inst_num+0x30>)
  400df0:	4293      	cmp	r3, r2
  400df2:	d101      	bne.n	400df8 <afec_find_inst_num+0x14>
		return 1;
  400df4:	2301      	movs	r3, #1
  400df6:	e006      	b.n	400e06 <afec_find_inst_num+0x22>
	}
#endif
#if defined(AFEC0)
	if (afec == AFEC0) {
  400df8:	687b      	ldr	r3, [r7, #4]
  400dfa:	4a07      	ldr	r2, [pc, #28]	; (400e18 <afec_find_inst_num+0x34>)
  400dfc:	4293      	cmp	r3, r2
  400dfe:	d101      	bne.n	400e04 <afec_find_inst_num+0x20>
		return 0;
  400e00:	2300      	movs	r3, #0
  400e02:	e000      	b.n	400e06 <afec_find_inst_num+0x22>
	}
#endif
	return 0;
  400e04:	2300      	movs	r3, #0
}
  400e06:	4618      	mov	r0, r3
  400e08:	370c      	adds	r7, #12
  400e0a:	46bd      	mov	sp, r7
  400e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e10:	4770      	bx	lr
  400e12:	bf00      	nop
  400e14:	40064000 	.word	0x40064000
  400e18:	4003c000 	.word	0x4003c000

00400e1c <afec_find_pid>:
 * \param afec  Base address of the AFEC
 *
 * \return   AFEC Peripheral ID
 */
static uint32_t afec_find_pid(Afec *const afec)
{
  400e1c:	b480      	push	{r7}
  400e1e:	b083      	sub	sp, #12
  400e20:	af00      	add	r7, sp, #0
  400e22:	6078      	str	r0, [r7, #4]
#if defined(ID_AFEC1)
	if (afec == AFEC1) {
  400e24:	687b      	ldr	r3, [r7, #4]
  400e26:	4a09      	ldr	r2, [pc, #36]	; (400e4c <afec_find_pid+0x30>)
  400e28:	4293      	cmp	r3, r2
  400e2a:	d101      	bne.n	400e30 <afec_find_pid+0x14>
		return ID_AFEC1;
  400e2c:	2328      	movs	r3, #40	; 0x28
  400e2e:	e006      	b.n	400e3e <afec_find_pid+0x22>
	}
#endif
#if defined(ID_AFEC0)
	if (afec == AFEC0) {
  400e30:	687b      	ldr	r3, [r7, #4]
  400e32:	4a07      	ldr	r2, [pc, #28]	; (400e50 <afec_find_pid+0x34>)
  400e34:	4293      	cmp	r3, r2
  400e36:	d101      	bne.n	400e3c <afec_find_pid+0x20>
		return ID_AFEC0;
  400e38:	231d      	movs	r3, #29
  400e3a:	e000      	b.n	400e3e <afec_find_pid+0x22>
	}
#endif
	return ID_AFEC0;
  400e3c:	231d      	movs	r3, #29
}
  400e3e:	4618      	mov	r0, r3
  400e40:	370c      	adds	r7, #12
  400e42:	46bd      	mov	sp, r7
  400e44:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e48:	4770      	bx	lr
  400e4a:	bf00      	nop
  400e4c:	40064000 	.word	0x40064000
  400e50:	4003c000 	.word	0x4003c000

00400e54 <afec_set_config>:
 *
 * \param afec  Base address of the AFEC
 * \param config   Configuration for the AFEC
 */
static void afec_set_config(Afec *const afec, struct afec_config *config)
{
  400e54:	b480      	push	{r7}
  400e56:	b085      	sub	sp, #20
  400e58:	af00      	add	r7, sp, #0
  400e5a:	6078      	str	r0, [r7, #4]
  400e5c:	6039      	str	r1, [r7, #0]
	uint32_t reg = 0;
  400e5e:	2300      	movs	r3, #0
  400e60:	60fb      	str	r3, [r7, #12]

	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400e62:	683b      	ldr	r3, [r7, #0]
  400e64:	7cdb      	ldrb	r3, [r3, #19]
  400e66:	2b00      	cmp	r3, #0
  400e68:	d002      	beq.n	400e70 <afec_set_config+0x1c>
  400e6a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  400e6e:	e000      	b.n	400e72 <afec_set_config+0x1e>
  400e70:	2200      	movs	r2, #0
		#if (SAMV71 || SAMV70 || SAME70 || SAMS70)
			AFEC_MR_PRESCAL((config->mck / config->afec_clock )- 1) |
  400e72:	683b      	ldr	r3, [r7, #0]
  400e74:	6859      	ldr	r1, [r3, #4]
  400e76:	683b      	ldr	r3, [r7, #0]
  400e78:	689b      	ldr	r3, [r3, #8]
  400e7a:	fbb1 f3f3 	udiv	r3, r1, r3
  400e7e:	3b01      	subs	r3, #1
  400e80:	021b      	lsls	r3, r3, #8
  400e82:	b29b      	uxth	r3, r3
 */
static void afec_set_config(Afec *const afec, struct afec_config *config)
{
	uint32_t reg = 0;

	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400e84:	431a      	orrs	r2, r3
		#else
			(config->anach ? AFEC_MR_ANACH_ALLOWED : 0) |
			AFEC_MR_PRESCAL(config->mck / (2 * config->afec_clock) - 1) |
			(config->settling_time) |		
		#endif
			AFEC_MR_TRACKTIM(config->tracktim) |
  400e86:	683b      	ldr	r3, [r7, #0]
  400e88:	7c1b      	ldrb	r3, [r3, #16]
  400e8a:	061b      	lsls	r3, r3, #24
	uint32_t reg = 0;

	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
		#if (SAMV71 || SAMV70 || SAME70 || SAMS70)
			AFEC_MR_PRESCAL((config->mck / config->afec_clock )- 1) |
			AFEC_MR_ONE |
  400e8c:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
  400e90:	431a      	orrs	r2, r3
			(config->anach ? AFEC_MR_ANACH_ALLOWED : 0) |
			AFEC_MR_PRESCAL(config->mck / (2 * config->afec_clock) - 1) |
			(config->settling_time) |		
		#endif
			AFEC_MR_TRACKTIM(config->tracktim) |
			AFEC_MR_TRANSFER(config->transfer) |
  400e92:	683b      	ldr	r3, [r7, #0]
  400e94:	7c5b      	ldrb	r3, [r3, #17]
  400e96:	071b      	lsls	r3, r3, #28
		#else
			(config->anach ? AFEC_MR_ANACH_ALLOWED : 0) |
			AFEC_MR_PRESCAL(config->mck / (2 * config->afec_clock) - 1) |
			(config->settling_time) |		
		#endif
			AFEC_MR_TRACKTIM(config->tracktim) |
  400e98:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
  400e9c:	431a      	orrs	r2, r3
			AFEC_MR_TRANSFER(config->transfer) |
			(config->startup_time);
  400e9e:	683b      	ldr	r3, [r7, #0]
  400ea0:	68db      	ldr	r3, [r3, #12]
			(config->anach ? AFEC_MR_ANACH_ALLOWED : 0) |
			AFEC_MR_PRESCAL(config->mck / (2 * config->afec_clock) - 1) |
			(config->settling_time) |		
		#endif
			AFEC_MR_TRACKTIM(config->tracktim) |
			AFEC_MR_TRANSFER(config->transfer) |
  400ea2:	4313      	orrs	r3, r2
 */
static void afec_set_config(Afec *const afec, struct afec_config *config)
{
	uint32_t reg = 0;

	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400ea4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
  400ea8:	60fb      	str	r3, [r7, #12]
		#endif
			AFEC_MR_TRACKTIM(config->tracktim) |
			AFEC_MR_TRANSFER(config->transfer) |
			(config->startup_time);

	afec->AFEC_MR = reg;
  400eaa:	687b      	ldr	r3, [r7, #4]
  400eac:	68fa      	ldr	r2, [r7, #12]
  400eae:	605a      	str	r2, [r3, #4]

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400eb0:	683b      	ldr	r3, [r7, #0]
  400eb2:	7d1b      	ldrb	r3, [r3, #20]
  400eb4:	2b00      	cmp	r3, #0
  400eb6:	d002      	beq.n	400ebe <afec_set_config+0x6a>
  400eb8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  400ebc:	e000      	b.n	400ec0 <afec_set_config+0x6c>
  400ebe:	2200      	movs	r2, #0
			(config->resolution) |
  400ec0:	683b      	ldr	r3, [r7, #0]
  400ec2:	681b      	ldr	r3, [r3, #0]
			AFEC_MR_TRANSFER(config->transfer) |
			(config->startup_time);

	afec->AFEC_MR = reg;

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400ec4:	431a      	orrs	r2, r3
			(config->resolution) |
			(config->stm ? AFEC_EMR_STM : 0);
  400ec6:	683b      	ldr	r3, [r7, #0]
  400ec8:	7d5b      	ldrb	r3, [r3, #21]
  400eca:	2b00      	cmp	r3, #0
  400ecc:	d002      	beq.n	400ed4 <afec_set_config+0x80>
  400ece:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
  400ed2:	e000      	b.n	400ed6 <afec_set_config+0x82>
  400ed4:	2300      	movs	r3, #0
			(config->startup_time);

	afec->AFEC_MR = reg;

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
			(config->resolution) |
  400ed6:	431a      	orrs	r2, r3
			AFEC_MR_TRANSFER(config->transfer) |
			(config->startup_time);

	afec->AFEC_MR = reg;

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400ed8:	687b      	ldr	r3, [r7, #4]
  400eda:	609a      	str	r2, [r3, #8]
			(config->resolution) |
			(config->stm ? AFEC_EMR_STM : 0);
  #if (SAMV71 || SAMV70 || SAME70 || SAMS70)
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  400edc:	683b      	ldr	r3, [r7, #0]
  400ede:	7d9b      	ldrb	r3, [r3, #22]
  400ee0:	021b      	lsls	r3, r3, #8
  400ee2:	f403 7340 	and.w	r3, r3, #768	; 0x300
  400ee6:	f043 020c 	orr.w	r2, r3, #12
  400eea:	687b      	ldr	r3, [r7, #4]
  400eec:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  #else
    afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl);
  #endif
}
  400ef0:	3714      	adds	r7, #20
  400ef2:	46bd      	mov	sp, r7
  400ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ef8:	4770      	bx	lr
  400efa:	bf00      	nop

00400efc <afec_ch_set_config>:
 * \param channel The channel number
 * \param config   Configuration for the AFEC channel
 */
void afec_ch_set_config(Afec *const afec, const enum afec_channel_num channel,
		struct afec_ch_config *config)
{
  400efc:	b580      	push	{r7, lr}
  400efe:	b086      	sub	sp, #24
  400f00:	af00      	add	r7, sp, #0
  400f02:	60f8      	str	r0, [r7, #12]
  400f04:	460b      	mov	r3, r1
  400f06:	607a      	str	r2, [r7, #4]
  400f08:	817b      	strh	r3, [r7, #10]
	afec_ch_sanity_check(afec, channel);
  400f0a:	897b      	ldrh	r3, [r7, #10]
  400f0c:	68f8      	ldr	r0, [r7, #12]
  400f0e:	4619      	mov	r1, r3
  400f10:	4b1d      	ldr	r3, [pc, #116]	; (400f88 <afec_ch_set_config+0x8c>)
  400f12:	4798      	blx	r3
	uint32_t reg = 0;
  400f14:	2300      	movs	r3, #0
  400f16:	617b      	str	r3, [r7, #20]

	reg = afec->AFEC_DIFFR;
  400f18:	68fb      	ldr	r3, [r7, #12]
  400f1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
  400f1c:	617b      	str	r3, [r7, #20]
	reg &= ~(0x1u << channel);
  400f1e:	897b      	ldrh	r3, [r7, #10]
  400f20:	2201      	movs	r2, #1
  400f22:	fa02 f303 	lsl.w	r3, r2, r3
  400f26:	43db      	mvns	r3, r3
  400f28:	697a      	ldr	r2, [r7, #20]
  400f2a:	4013      	ands	r3, r2
  400f2c:	617b      	str	r3, [r7, #20]
	reg |= (config->diff) ? (0x1u << channel) : 0;
  400f2e:	687b      	ldr	r3, [r7, #4]
  400f30:	781b      	ldrb	r3, [r3, #0]
  400f32:	2b00      	cmp	r3, #0
  400f34:	d004      	beq.n	400f40 <afec_ch_set_config+0x44>
  400f36:	897b      	ldrh	r3, [r7, #10]
  400f38:	2201      	movs	r2, #1
  400f3a:	fa02 f303 	lsl.w	r3, r2, r3
  400f3e:	e000      	b.n	400f42 <afec_ch_set_config+0x46>
  400f40:	2300      	movs	r3, #0
  400f42:	697a      	ldr	r2, [r7, #20]
  400f44:	4313      	orrs	r3, r2
  400f46:	617b      	str	r3, [r7, #20]
	afec->AFEC_DIFFR = reg;
  400f48:	68fb      	ldr	r3, [r7, #12]
  400f4a:	697a      	ldr	r2, [r7, #20]
  400f4c:	661a      	str	r2, [r3, #96]	; 0x60

	reg = afec->AFEC_CGR;
  400f4e:	68fb      	ldr	r3, [r7, #12]
  400f50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
  400f52:	617b      	str	r3, [r7, #20]
	reg &= ~(0x03u << (2 * channel));
  400f54:	897b      	ldrh	r3, [r7, #10]
  400f56:	005b      	lsls	r3, r3, #1
  400f58:	2203      	movs	r2, #3
  400f5a:	fa02 f303 	lsl.w	r3, r2, r3
  400f5e:	43db      	mvns	r3, r3
  400f60:	697a      	ldr	r2, [r7, #20]
  400f62:	4013      	ands	r3, r2
  400f64:	617b      	str	r3, [r7, #20]
	reg |= (config->gain) << (2 * channel);
  400f66:	687b      	ldr	r3, [r7, #4]
  400f68:	785b      	ldrb	r3, [r3, #1]
  400f6a:	461a      	mov	r2, r3
  400f6c:	897b      	ldrh	r3, [r7, #10]
  400f6e:	005b      	lsls	r3, r3, #1
  400f70:	fa02 f303 	lsl.w	r3, r2, r3
  400f74:	461a      	mov	r2, r3
  400f76:	697b      	ldr	r3, [r7, #20]
  400f78:	4313      	orrs	r3, r2
  400f7a:	617b      	str	r3, [r7, #20]
	afec->AFEC_CGR = reg;
  400f7c:	68fb      	ldr	r3, [r7, #12]
  400f7e:	697a      	ldr	r2, [r7, #20]
  400f80:	655a      	str	r2, [r3, #84]	; 0x54
}
  400f82:	3718      	adds	r7, #24
  400f84:	46bd      	mov	sp, r7
  400f86:	bd80      	pop	{r7, pc}
  400f88:	00400cc5 	.word	0x00400cc5

00400f8c <afec_get_config_defaults>:
 * - AFE Bias Current Control value is 1
 *
 * \param cfg Pointer to configuration structure to be initiated.
 */
void afec_get_config_defaults(struct afec_config *const cfg)
{
  400f8c:	b580      	push	{r7, lr}
  400f8e:	b082      	sub	sp, #8
  400f90:	af00      	add	r7, sp, #0
  400f92:	6078      	str	r0, [r7, #4]
	/* Sanity check argument. */
	Assert(cfg);

	cfg->resolution = AFEC_12_BITS;
  400f94:	687b      	ldr	r3, [r7, #4]
  400f96:	2200      	movs	r2, #0
  400f98:	601a      	str	r2, [r3, #0]
	cfg->mck = sysclk_get_cpu_hz();
  400f9a:	4b12      	ldr	r3, [pc, #72]	; (400fe4 <afec_get_config_defaults+0x58>)
  400f9c:	4798      	blx	r3
  400f9e:	4602      	mov	r2, r0
  400fa0:	687b      	ldr	r3, [r7, #4]
  400fa2:	605a      	str	r2, [r3, #4]
		cfg->afec_clock = 6000000UL;
  400fa4:	687b      	ldr	r3, [r7, #4]
  400fa6:	4a10      	ldr	r2, [pc, #64]	; (400fe8 <afec_get_config_defaults+0x5c>)
  400fa8:	609a      	str	r2, [r3, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  400faa:	687b      	ldr	r3, [r7, #4]
  400fac:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  400fb0:	60da      	str	r2, [r3, #12]
	#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
		cfg->settling_time = AFEC_SETTLING_TIME_0;
	#endif	
		cfg->tracktim = 2;
  400fb2:	687b      	ldr	r3, [r7, #4]
  400fb4:	2202      	movs	r2, #2
  400fb6:	741a      	strb	r2, [r3, #16]
		cfg->transfer = 1;
  400fb8:	687b      	ldr	r3, [r7, #4]
  400fba:	2201      	movs	r2, #1
  400fbc:	745a      	strb	r2, [r3, #17]
		cfg->anach = true;
  400fbe:	687b      	ldr	r3, [r7, #4]
  400fc0:	2201      	movs	r2, #1
  400fc2:	749a      	strb	r2, [r3, #18]
		cfg->useq = false;
  400fc4:	687b      	ldr	r3, [r7, #4]
  400fc6:	2200      	movs	r2, #0
  400fc8:	74da      	strb	r2, [r3, #19]
		cfg->tag = true;
  400fca:	687b      	ldr	r3, [r7, #4]
  400fcc:	2201      	movs	r2, #1
  400fce:	751a      	strb	r2, [r3, #20]
		cfg->stm = true;
  400fd0:	687b      	ldr	r3, [r7, #4]
  400fd2:	2201      	movs	r2, #1
  400fd4:	755a      	strb	r2, [r3, #21]
		cfg->ibctl = 1;
  400fd6:	687b      	ldr	r3, [r7, #4]
  400fd8:	2201      	movs	r2, #1
  400fda:	759a      	strb	r2, [r3, #22]
}
  400fdc:	3708      	adds	r7, #8
  400fde:	46bd      	mov	sp, r7
  400fe0:	bd80      	pop	{r7, pc}
  400fe2:	bf00      	nop
  400fe4:	00400dd1 	.word	0x00400dd1
  400fe8:	005b8d80 	.word	0x005b8d80

00400fec <afec_ch_get_config_defaults>:
 * - Gain value is 1
 *
 * \param cfg Pointer to channel configuration structure to be initiated.
 */
void afec_ch_get_config_defaults(struct afec_ch_config *const cfg)
{
  400fec:	b480      	push	{r7}
  400fee:	b083      	sub	sp, #12
  400ff0:	af00      	add	r7, sp, #0
  400ff2:	6078      	str	r0, [r7, #4]
	/*Sanity check argument. */
	Assert(cfg);

	cfg->diff = false;
  400ff4:	687b      	ldr	r3, [r7, #4]
  400ff6:	2200      	movs	r2, #0
  400ff8:	701a      	strb	r2, [r3, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  400ffa:	687b      	ldr	r3, [r7, #4]
  400ffc:	2201      	movs	r2, #1
  400ffe:	705a      	strb	r2, [r3, #1]

}
  401000:	370c      	adds	r7, #12
  401002:	46bd      	mov	sp, r7
  401004:	f85d 7b04 	ldr.w	r7, [sp], #4
  401008:	4770      	bx	lr
  40100a:	bf00      	nop

0040100c <afec_init>:
 *
 * \retval STATUS_OK  Initialization is finished.
 * \retval STATUS_ERR_BUSY  Initialization failed.
 */
enum status_code afec_init(Afec *const afec, struct afec_config *config)
{
  40100c:	b580      	push	{r7, lr}
  40100e:	b084      	sub	sp, #16
  401010:	af00      	add	r7, sp, #0
  401012:	6078      	str	r0, [r7, #4]
  401014:	6039      	str	r1, [r7, #0]
	Assert(afec);
	Assert(config);

	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  401016:	6878      	ldr	r0, [r7, #4]
  401018:	4b17      	ldr	r3, [pc, #92]	; (401078 <afec_init+0x6c>)
  40101a:	4798      	blx	r3
  40101c:	4603      	mov	r3, r0
  40101e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401022:	2b00      	cmp	r3, #0
  401024:	d001      	beq.n	40102a <afec_init+0x1e>
		return STATUS_ERR_BUSY;
  401026:	2319      	movs	r3, #25
  401028:	e021      	b.n	40106e <afec_init+0x62>
	}

	/* Reset and configure the AFEC module */
	afec->AFEC_CR = AFEC_CR_SWRST;
  40102a:	687b      	ldr	r3, [r7, #4]
  40102c:	2201      	movs	r2, #1
  40102e:	601a      	str	r2, [r3, #0]
	afec_set_config(afec, config);
  401030:	6878      	ldr	r0, [r7, #4]
  401032:	6839      	ldr	r1, [r7, #0]
  401034:	4b11      	ldr	r3, [pc, #68]	; (40107c <afec_init+0x70>)
  401036:	4798      	blx	r3

	uint32_t i, j;
	for (i = 0; i < NUM_OF_AFEC; i++) {
  401038:	2300      	movs	r3, #0
  40103a:	60fb      	str	r3, [r7, #12]
  40103c:	e013      	b.n	401066 <afec_init+0x5a>
		for (j = 0; j < _AFEC_NUM_OF_INTERRUPT_SOURCE; j++) {
  40103e:	2300      	movs	r3, #0
  401040:	60bb      	str	r3, [r7, #8]
  401042:	e00a      	b.n	40105a <afec_init+0x4e>
			afec_callback_pointer[i][j] = 0;
  401044:	490e      	ldr	r1, [pc, #56]	; (401080 <afec_init+0x74>)
  401046:	68fb      	ldr	r3, [r7, #12]
  401048:	011a      	lsls	r2, r3, #4
  40104a:	68bb      	ldr	r3, [r7, #8]
  40104c:	4413      	add	r3, r2
  40104e:	2200      	movs	r2, #0
  401050:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	afec->AFEC_CR = AFEC_CR_SWRST;
	afec_set_config(afec, config);

	uint32_t i, j;
	for (i = 0; i < NUM_OF_AFEC; i++) {
		for (j = 0; j < _AFEC_NUM_OF_INTERRUPT_SOURCE; j++) {
  401054:	68bb      	ldr	r3, [r7, #8]
  401056:	3301      	adds	r3, #1
  401058:	60bb      	str	r3, [r7, #8]
  40105a:	68bb      	ldr	r3, [r7, #8]
  40105c:	2b0f      	cmp	r3, #15
  40105e:	d9f1      	bls.n	401044 <afec_init+0x38>
	/* Reset and configure the AFEC module */
	afec->AFEC_CR = AFEC_CR_SWRST;
	afec_set_config(afec, config);

	uint32_t i, j;
	for (i = 0; i < NUM_OF_AFEC; i++) {
  401060:	68fb      	ldr	r3, [r7, #12]
  401062:	3301      	adds	r3, #1
  401064:	60fb      	str	r3, [r7, #12]
  401066:	68fb      	ldr	r3, [r7, #12]
  401068:	2b01      	cmp	r3, #1
  40106a:	d9e8      	bls.n	40103e <afec_init+0x32>
		for (j = 0; j < _AFEC_NUM_OF_INTERRUPT_SOURCE; j++) {
			afec_callback_pointer[i][j] = 0;
		}
	}

	return STATUS_OK;
  40106c:	2300      	movs	r3, #0
  40106e:	b25b      	sxtb	r3, r3
}
  401070:	4618      	mov	r0, r3
  401072:	3710      	adds	r7, #16
  401074:	46bd      	mov	sp, r7
  401076:	bd80      	pop	{r7, pc}
  401078:	00400cdd 	.word	0x00400cdd
  40107c:	00400e55 	.word	0x00400e55
  401080:	20400a2c 	.word	0x20400a2c

00401084 <afec_set_callback>:
 * \param callback  Callback function pointer
 * \param irq_level Interrupt level
 */
void afec_set_callback(Afec *const afec, enum afec_interrupt_source source,
		afec_callback_t callback, uint8_t irq_level)
{
  401084:	b580      	push	{r7, lr}
  401086:	b086      	sub	sp, #24
  401088:	af00      	add	r7, sp, #0
  40108a:	60f8      	str	r0, [r7, #12]
  40108c:	60b9      	str	r1, [r7, #8]
  40108e:	607a      	str	r2, [r7, #4]
  401090:	70fb      	strb	r3, [r7, #3]
	Assert(afec);
	Assert(callback);

	uint32_t i = afec_find_inst_num(afec);
  401092:	68f8      	ldr	r0, [r7, #12]
  401094:	4b17      	ldr	r3, [pc, #92]	; (4010f4 <afec_set_callback+0x70>)
  401096:	4798      	blx	r3
  401098:	6178      	str	r0, [r7, #20]
	afec_callback_pointer[i][source] = callback;
  40109a:	4917      	ldr	r1, [pc, #92]	; (4010f8 <afec_set_callback+0x74>)
  40109c:	697b      	ldr	r3, [r7, #20]
  40109e:	011a      	lsls	r2, r3, #4
  4010a0:	68bb      	ldr	r3, [r7, #8]
  4010a2:	4413      	add	r3, r2
  4010a4:	687a      	ldr	r2, [r7, #4]
  4010a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	if (!i) {
  4010aa:	697b      	ldr	r3, [r7, #20]
  4010ac:	2b00      	cmp	r3, #0
  4010ae:	d10b      	bne.n	4010c8 <afec_set_callback+0x44>
		irq_register_handler(AFEC0_IRQn, irq_level);
  4010b0:	201d      	movs	r0, #29
  4010b2:	4b12      	ldr	r3, [pc, #72]	; (4010fc <afec_set_callback+0x78>)
  4010b4:	4798      	blx	r3
  4010b6:	78fb      	ldrb	r3, [r7, #3]
  4010b8:	201d      	movs	r0, #29
  4010ba:	4619      	mov	r1, r3
  4010bc:	4b10      	ldr	r3, [pc, #64]	; (401100 <afec_set_callback+0x7c>)
  4010be:	4798      	blx	r3
  4010c0:	201d      	movs	r0, #29
  4010c2:	4b10      	ldr	r3, [pc, #64]	; (401104 <afec_set_callback+0x80>)
  4010c4:	4798      	blx	r3
  4010c6:	e00d      	b.n	4010e4 <afec_set_callback+0x60>
	} else if (i == 1) {
  4010c8:	697b      	ldr	r3, [r7, #20]
  4010ca:	2b01      	cmp	r3, #1
  4010cc:	d10a      	bne.n	4010e4 <afec_set_callback+0x60>
		irq_register_handler(AFEC1_IRQn, irq_level);
  4010ce:	2028      	movs	r0, #40	; 0x28
  4010d0:	4b0a      	ldr	r3, [pc, #40]	; (4010fc <afec_set_callback+0x78>)
  4010d2:	4798      	blx	r3
  4010d4:	78fb      	ldrb	r3, [r7, #3]
  4010d6:	2028      	movs	r0, #40	; 0x28
  4010d8:	4619      	mov	r1, r3
  4010da:	4b09      	ldr	r3, [pc, #36]	; (401100 <afec_set_callback+0x7c>)
  4010dc:	4798      	blx	r3
  4010de:	2028      	movs	r0, #40	; 0x28
  4010e0:	4b08      	ldr	r3, [pc, #32]	; (401104 <afec_set_callback+0x80>)
  4010e2:	4798      	blx	r3
	}
	/* Enable the specified interrupt source */
	afec_enable_interrupt(afec, source);
  4010e4:	68f8      	ldr	r0, [r7, #12]
  4010e6:	68b9      	ldr	r1, [r7, #8]
  4010e8:	4b07      	ldr	r3, [pc, #28]	; (401108 <afec_set_callback+0x84>)
  4010ea:	4798      	blx	r3
}
  4010ec:	3718      	adds	r7, #24
  4010ee:	46bd      	mov	sp, r7
  4010f0:	bd80      	pop	{r7, pc}
  4010f2:	bf00      	nop
  4010f4:	00400de5 	.word	0x00400de5
  4010f8:	20400a2c 	.word	0x20400a2c
  4010fc:	00400bb5 	.word	0x00400bb5
  401100:	00400be9 	.word	0x00400be9
  401104:	00400b85 	.word	0x00400b85
  401108:	0040110d 	.word	0x0040110d

0040110c <afec_enable_interrupt>:
 * \param afec  Base address of the AFEC.
 * \param interrupt_source Interrupts to be enabled.
 */
void afec_enable_interrupt(Afec *const afec,
		enum afec_interrupt_source interrupt_source)
{
  40110c:	b480      	push	{r7}
  40110e:	b083      	sub	sp, #12
  401110:	af00      	add	r7, sp, #0
  401112:	6078      	str	r0, [r7, #4]
  401114:	6039      	str	r1, [r7, #0]
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  401116:	683b      	ldr	r3, [r7, #0]
  401118:	4a19      	ldr	r2, [pc, #100]	; (401180 <afec_enable_interrupt+0x74>)
  40111a:	4293      	cmp	r3, r2
  40111c:	d103      	bne.n	401126 <afec_enable_interrupt+0x1a>
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  40111e:	687b      	ldr	r3, [r7, #4]
  401120:	4a17      	ldr	r2, [pc, #92]	; (401180 <afec_enable_interrupt+0x74>)
  401122:	625a      	str	r2, [r3, #36]	; 0x24
		return;
  401124:	e026      	b.n	401174 <afec_enable_interrupt+0x68>
	}

	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  401126:	683b      	ldr	r3, [r7, #0]
  401128:	2b0b      	cmp	r3, #11
  40112a:	d80f      	bhi.n	40114c <afec_enable_interrupt+0x40>
	  #if (SAMV71 || SAMV70 || SAME70 || SAMS70)
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  40112c:	683b      	ldr	r3, [r7, #0]
  40112e:	2b0b      	cmp	r3, #11
  401130:	d104      	bne.n	40113c <afec_enable_interrupt+0x30>
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  401132:	687b      	ldr	r3, [r7, #4]
  401134:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401138:	625a      	str	r2, [r3, #36]	; 0x24
  40113a:	e01b      	b.n	401174 <afec_enable_interrupt+0x68>
	  #else
		if (interrupt_source == AFEC_INTERRUPT_EOC_15) {
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;	  
	  #endif 
		} else {
			afec->AFEC_IER = 1 << interrupt_source;
  40113c:	683b      	ldr	r3, [r7, #0]
  40113e:	2201      	movs	r2, #1
  401140:	fa02 f303 	lsl.w	r3, r2, r3
  401144:	461a      	mov	r2, r3
  401146:	687b      	ldr	r3, [r7, #4]
  401148:	625a      	str	r2, [r3, #36]	; 0x24
  40114a:	e013      	b.n	401174 <afec_enable_interrupt+0x68>
		}
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  40114c:	683b      	ldr	r3, [r7, #0]
  40114e:	2b0e      	cmp	r3, #14
  401150:	d808      	bhi.n	401164 <afec_enable_interrupt+0x58>
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  401152:	683b      	ldr	r3, [r7, #0]
  401154:	330c      	adds	r3, #12
  401156:	461a      	mov	r2, r3
  401158:	2301      	movs	r3, #1
  40115a:	4093      	lsls	r3, r2
  40115c:	461a      	mov	r2, r3
  40115e:	687b      	ldr	r3, [r7, #4]
  401160:	625a      	str	r2, [r3, #36]	; 0x24
  401162:	e007      	b.n	401174 <afec_enable_interrupt+0x68>
	} else {
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
				+ AFEC_INTERRUPT_GAP2);
  401164:	683b      	ldr	r3, [r7, #0]
  401166:	330f      	adds	r3, #15
			afec->AFEC_IER = 1 << interrupt_source;
		}
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
	} else {
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  401168:	461a      	mov	r2, r3
  40116a:	2301      	movs	r3, #1
  40116c:	4093      	lsls	r3, r2
  40116e:	461a      	mov	r2, r3
  401170:	687b      	ldr	r3, [r7, #4]
  401172:	625a      	str	r2, [r3, #36]	; 0x24
				+ AFEC_INTERRUPT_GAP2);
	}
}
  401174:	370c      	adds	r7, #12
  401176:	46bd      	mov	sp, r7
  401178:	f85d 7b04 	ldr.w	r7, [sp], #4
  40117c:	4770      	bx	lr
  40117e:	bf00      	nop
  401180:	47000fff 	.word	0x47000fff

00401184 <afec_interrupt>:
 * \param inst_num AFEC instance number to handle interrupt for
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
  401184:	b580      	push	{r7, lr}
  401186:	b082      	sub	sp, #8
  401188:	af00      	add	r7, sp, #0
  40118a:	4603      	mov	r3, r0
  40118c:	6039      	str	r1, [r7, #0]
  40118e:	71fb      	strb	r3, [r7, #7]
	if (afec_callback_pointer[inst_num][source]) {
  401190:	79fb      	ldrb	r3, [r7, #7]
  401192:	4909      	ldr	r1, [pc, #36]	; (4011b8 <afec_interrupt+0x34>)
  401194:	011a      	lsls	r2, r3, #4
  401196:	683b      	ldr	r3, [r7, #0]
  401198:	4413      	add	r3, r2
  40119a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  40119e:	2b00      	cmp	r3, #0
  4011a0:	d007      	beq.n	4011b2 <afec_interrupt+0x2e>
		afec_callback_pointer[inst_num][source]();
  4011a2:	79fb      	ldrb	r3, [r7, #7]
  4011a4:	4904      	ldr	r1, [pc, #16]	; (4011b8 <afec_interrupt+0x34>)
  4011a6:	011a      	lsls	r2, r3, #4
  4011a8:	683b      	ldr	r3, [r7, #0]
  4011aa:	4413      	add	r3, r2
  4011ac:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  4011b0:	4798      	blx	r3
	}
}
  4011b2:	3708      	adds	r7, #8
  4011b4:	46bd      	mov	sp, r7
  4011b6:	bd80      	pop	{r7, pc}
  4011b8:	20400a2c 	.word	0x20400a2c

004011bc <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  4011bc:	b580      	push	{r7, lr}
  4011be:	b086      	sub	sp, #24
  4011c0:	af00      	add	r7, sp, #0
  4011c2:	6078      	str	r0, [r7, #4]
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec);
  4011c4:	6878      	ldr	r0, [r7, #4]
  4011c6:	4b25      	ldr	r3, [pc, #148]	; (40125c <afec_process_callback+0xa0>)
  4011c8:	4798      	blx	r3
  4011ca:	4603      	mov	r3, r0
  4011cc:	60fb      	str	r3, [r7, #12]
	inst_num = afec_find_inst_num(afec);
  4011ce:	6878      	ldr	r0, [r7, #4]
  4011d0:	4b23      	ldr	r3, [pc, #140]	; (401260 <afec_process_callback+0xa4>)
  4011d2:	4798      	blx	r3
  4011d4:	6138      	str	r0, [r7, #16]

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  4011d6:	2300      	movs	r3, #0
  4011d8:	617b      	str	r3, [r7, #20]
  4011da:	e039      	b.n	401250 <afec_process_callback+0x94>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  4011dc:	697b      	ldr	r3, [r7, #20]
  4011de:	2b0b      	cmp	r3, #11
  4011e0:	d80f      	bhi.n	401202 <afec_process_callback+0x46>
				if (status & (1 << cnt)) {
					afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
				}
			}
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
  4011e2:	697b      	ldr	r3, [r7, #20]
  4011e4:	2201      	movs	r2, #1
  4011e6:	fa02 f303 	lsl.w	r3, r2, r3
  4011ea:	461a      	mov	r2, r3
  4011ec:	68fb      	ldr	r3, [r7, #12]
  4011ee:	4013      	ands	r3, r2
  4011f0:	2b00      	cmp	r3, #0
  4011f2:	d02a      	beq.n	40124a <afec_process_callback+0x8e>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  4011f4:	693b      	ldr	r3, [r7, #16]
  4011f6:	b2db      	uxtb	r3, r3
  4011f8:	4618      	mov	r0, r3
  4011fa:	6979      	ldr	r1, [r7, #20]
  4011fc:	4b19      	ldr	r3, [pc, #100]	; (401264 <afec_process_callback+0xa8>)
  4011fe:	4798      	blx	r3
  401200:	e023      	b.n	40124a <afec_process_callback+0x8e>
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  401202:	697b      	ldr	r3, [r7, #20]
  401204:	2b0e      	cmp	r3, #14
  401206:	d810      	bhi.n	40122a <afec_process_callback+0x6e>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  401208:	697b      	ldr	r3, [r7, #20]
  40120a:	330c      	adds	r3, #12
  40120c:	461a      	mov	r2, r3
  40120e:	2301      	movs	r3, #1
  401210:	4093      	lsls	r3, r2
  401212:	461a      	mov	r2, r3
  401214:	68fb      	ldr	r3, [r7, #12]
  401216:	4013      	ands	r3, r2
  401218:	2b00      	cmp	r3, #0
  40121a:	d016      	beq.n	40124a <afec_process_callback+0x8e>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  40121c:	693b      	ldr	r3, [r7, #16]
  40121e:	b2db      	uxtb	r3, r3
  401220:	4618      	mov	r0, r3
  401222:	6979      	ldr	r1, [r7, #20]
  401224:	4b0f      	ldr	r3, [pc, #60]	; (401264 <afec_process_callback+0xa8>)
  401226:	4798      	blx	r3
  401228:	e00f      	b.n	40124a <afec_process_callback+0x8e>
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  40122a:	697b      	ldr	r3, [r7, #20]
  40122c:	330f      	adds	r3, #15
  40122e:	461a      	mov	r2, r3
  401230:	2301      	movs	r3, #1
  401232:	4093      	lsls	r3, r2
  401234:	461a      	mov	r2, r3
  401236:	68fb      	ldr	r3, [r7, #12]
  401238:	4013      	ands	r3, r2
  40123a:	2b00      	cmp	r3, #0
  40123c:	d005      	beq.n	40124a <afec_process_callback+0x8e>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  40123e:	693b      	ldr	r3, [r7, #16]
  401240:	b2db      	uxtb	r3, r3
  401242:	4618      	mov	r0, r3
  401244:	6979      	ldr	r1, [r7, #20]
  401246:	4b07      	ldr	r3, [pc, #28]	; (401264 <afec_process_callback+0xa8>)
  401248:	4798      	blx	r3
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec);
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  40124a:	697b      	ldr	r3, [r7, #20]
  40124c:	3301      	adds	r3, #1
  40124e:	617b      	str	r3, [r7, #20]
  401250:	697b      	ldr	r3, [r7, #20]
  401252:	2b0f      	cmp	r3, #15
  401254:	d9c2      	bls.n	4011dc <afec_process_callback+0x20>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  401256:	3718      	adds	r7, #24
  401258:	46bd      	mov	sp, r7
  40125a:	bd80      	pop	{r7, pc}
  40125c:	00400cdd 	.word	0x00400cdd
  401260:	00400de5 	.word	0x00400de5
  401264:	00401185 	.word	0x00401185

00401268 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  401268:	b580      	push	{r7, lr}
  40126a:	af00      	add	r7, sp, #0
	afec_process_callback(AFEC0);
  40126c:	4801      	ldr	r0, [pc, #4]	; (401274 <AFEC0_Handler+0xc>)
  40126e:	4b02      	ldr	r3, [pc, #8]	; (401278 <AFEC0_Handler+0x10>)
  401270:	4798      	blx	r3
}
  401272:	bd80      	pop	{r7, pc}
  401274:	4003c000 	.word	0x4003c000
  401278:	004011bd 	.word	0x004011bd

0040127c <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  40127c:	b580      	push	{r7, lr}
  40127e:	af00      	add	r7, sp, #0
	afec_process_callback(AFEC1);
  401280:	4801      	ldr	r0, [pc, #4]	; (401288 <AFEC1_Handler+0xc>)
  401282:	4b02      	ldr	r3, [pc, #8]	; (40128c <AFEC1_Handler+0x10>)
  401284:	4798      	blx	r3
}
  401286:	bd80      	pop	{r7, pc}
  401288:	40064000 	.word	0x40064000
  40128c:	004011bd 	.word	0x004011bd

00401290 <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  401290:	b580      	push	{r7, lr}
  401292:	b084      	sub	sp, #16
  401294:	af00      	add	r7, sp, #0
  401296:	6078      	str	r0, [r7, #4]
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
  401298:	6878      	ldr	r0, [r7, #4]
  40129a:	4b06      	ldr	r3, [pc, #24]	; (4012b4 <afec_enable+0x24>)
  40129c:	4798      	blx	r3
  40129e:	60f8      	str	r0, [r7, #12]
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  4012a0:	68f8      	ldr	r0, [r7, #12]
  4012a2:	4b05      	ldr	r3, [pc, #20]	; (4012b8 <afec_enable+0x28>)
  4012a4:	4798      	blx	r3
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
  4012a6:	2002      	movs	r0, #2
  4012a8:	4b04      	ldr	r3, [pc, #16]	; (4012bc <afec_enable+0x2c>)
  4012aa:	4798      	blx	r3
}
  4012ac:	3710      	adds	r7, #16
  4012ae:	46bd      	mov	sp, r7
  4012b0:	bd80      	pop	{r7, pc}
  4012b2:	bf00      	nop
  4012b4:	00400e1d 	.word	0x00400e1d
  4012b8:	004016d1 	.word	0x004016d1
  4012bc:	00400cf5 	.word	0x00400cf5

004012c0 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  4012c0:	b480      	push	{r7}
  4012c2:	b083      	sub	sp, #12
  4012c4:	af00      	add	r7, sp, #0
  4012c6:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  4012c8:	687b      	ldr	r3, [r7, #4]
  4012ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  4012cc:	4618      	mov	r0, r3
  4012ce:	370c      	adds	r7, #12
  4012d0:	46bd      	mov	sp, r7
  4012d2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012d6:	4770      	bx	lr

004012d8 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  4012d8:	b480      	push	{r7}
  4012da:	b083      	sub	sp, #12
  4012dc:	af00      	add	r7, sp, #0
  4012de:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  4012e0:	687b      	ldr	r3, [r7, #4]
  4012e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  4012e4:	4618      	mov	r0, r3
  4012e6:	370c      	adds	r7, #12
  4012e8:	46bd      	mov	sp, r7
  4012ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012ee:	4770      	bx	lr

004012f0 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4012f0:	b580      	push	{r7, lr}
  4012f2:	b084      	sub	sp, #16
  4012f4:	af00      	add	r7, sp, #0
  4012f6:	6078      	str	r0, [r7, #4]
  4012f8:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4012fa:	6878      	ldr	r0, [r7, #4]
  4012fc:	4b24      	ldr	r3, [pc, #144]	; (401390 <pio_handler_process+0xa0>)
  4012fe:	4798      	blx	r3
  401300:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  401302:	6878      	ldr	r0, [r7, #4]
  401304:	4b23      	ldr	r3, [pc, #140]	; (401394 <pio_handler_process+0xa4>)
  401306:	4798      	blx	r3
  401308:	4602      	mov	r2, r0
  40130a:	68fb      	ldr	r3, [r7, #12]
  40130c:	4013      	ands	r3, r2
  40130e:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  401310:	68fb      	ldr	r3, [r7, #12]
  401312:	2b00      	cmp	r3, #0
  401314:	d038      	beq.n	401388 <pio_handler_process+0x98>
		/* Find triggering source */
		i = 0;
  401316:	2300      	movs	r3, #0
  401318:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  40131a:	e032      	b.n	401382 <pio_handler_process+0x92>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  40131c:	4a1e      	ldr	r2, [pc, #120]	; (401398 <pio_handler_process+0xa8>)
  40131e:	68bb      	ldr	r3, [r7, #8]
  401320:	011b      	lsls	r3, r3, #4
  401322:	4413      	add	r3, r2
  401324:	681a      	ldr	r2, [r3, #0]
  401326:	683b      	ldr	r3, [r7, #0]
  401328:	429a      	cmp	r2, r3
  40132a:	d123      	bne.n	401374 <pio_handler_process+0x84>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40132c:	4a1a      	ldr	r2, [pc, #104]	; (401398 <pio_handler_process+0xa8>)
  40132e:	68bb      	ldr	r3, [r7, #8]
  401330:	011b      	lsls	r3, r3, #4
  401332:	4413      	add	r3, r2
  401334:	685a      	ldr	r2, [r3, #4]
  401336:	68fb      	ldr	r3, [r7, #12]
  401338:	4013      	ands	r3, r2
  40133a:	2b00      	cmp	r3, #0
  40133c:	d01a      	beq.n	401374 <pio_handler_process+0x84>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40133e:	4a16      	ldr	r2, [pc, #88]	; (401398 <pio_handler_process+0xa8>)
  401340:	68bb      	ldr	r3, [r7, #8]
  401342:	011b      	lsls	r3, r3, #4
  401344:	4413      	add	r3, r2
  401346:	3308      	adds	r3, #8
  401348:	685b      	ldr	r3, [r3, #4]
  40134a:	4913      	ldr	r1, [pc, #76]	; (401398 <pio_handler_process+0xa8>)
  40134c:	68ba      	ldr	r2, [r7, #8]
  40134e:	0112      	lsls	r2, r2, #4
  401350:	440a      	add	r2, r1
  401352:	6810      	ldr	r0, [r2, #0]
  401354:	4910      	ldr	r1, [pc, #64]	; (401398 <pio_handler_process+0xa8>)
  401356:	68ba      	ldr	r2, [r7, #8]
  401358:	0112      	lsls	r2, r2, #4
  40135a:	440a      	add	r2, r1
  40135c:	6852      	ldr	r2, [r2, #4]
  40135e:	4611      	mov	r1, r2
  401360:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  401362:	4a0d      	ldr	r2, [pc, #52]	; (401398 <pio_handler_process+0xa8>)
  401364:	68bb      	ldr	r3, [r7, #8]
  401366:	011b      	lsls	r3, r3, #4
  401368:	4413      	add	r3, r2
  40136a:	685b      	ldr	r3, [r3, #4]
  40136c:	43db      	mvns	r3, r3
  40136e:	68fa      	ldr	r2, [r7, #12]
  401370:	4013      	ands	r3, r2
  401372:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  401374:	68bb      	ldr	r3, [r7, #8]
  401376:	3301      	adds	r3, #1
  401378:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  40137a:	68bb      	ldr	r3, [r7, #8]
  40137c:	2b06      	cmp	r3, #6
  40137e:	d900      	bls.n	401382 <pio_handler_process+0x92>
				break;
  401380:	e002      	b.n	401388 <pio_handler_process+0x98>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  401382:	68fb      	ldr	r3, [r7, #12]
  401384:	2b00      	cmp	r3, #0
  401386:	d1c9      	bne.n	40131c <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  401388:	3710      	adds	r7, #16
  40138a:	46bd      	mov	sp, r7
  40138c:	bd80      	pop	{r7, pc}
  40138e:	bf00      	nop
  401390:	004012c1 	.word	0x004012c1
  401394:	004012d9 	.word	0x004012d9
  401398:	20400930 	.word	0x20400930

0040139c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  40139c:	b580      	push	{r7, lr}
  40139e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  4013a0:	4802      	ldr	r0, [pc, #8]	; (4013ac <PIOA_Handler+0x10>)
  4013a2:	210a      	movs	r1, #10
  4013a4:	4b02      	ldr	r3, [pc, #8]	; (4013b0 <PIOA_Handler+0x14>)
  4013a6:	4798      	blx	r3
}
  4013a8:	bd80      	pop	{r7, pc}
  4013aa:	bf00      	nop
  4013ac:	400e0e00 	.word	0x400e0e00
  4013b0:	004012f1 	.word	0x004012f1

004013b4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4013b4:	b580      	push	{r7, lr}
  4013b6:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  4013b8:	4802      	ldr	r0, [pc, #8]	; (4013c4 <PIOB_Handler+0x10>)
  4013ba:	210b      	movs	r1, #11
  4013bc:	4b02      	ldr	r3, [pc, #8]	; (4013c8 <PIOB_Handler+0x14>)
  4013be:	4798      	blx	r3
}
  4013c0:	bd80      	pop	{r7, pc}
  4013c2:	bf00      	nop
  4013c4:	400e1000 	.word	0x400e1000
  4013c8:	004012f1 	.word	0x004012f1

004013cc <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4013cc:	b580      	push	{r7, lr}
  4013ce:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  4013d0:	4802      	ldr	r0, [pc, #8]	; (4013dc <PIOC_Handler+0x10>)
  4013d2:	210c      	movs	r1, #12
  4013d4:	4b02      	ldr	r3, [pc, #8]	; (4013e0 <PIOC_Handler+0x14>)
  4013d6:	4798      	blx	r3
}
  4013d8:	bd80      	pop	{r7, pc}
  4013da:	bf00      	nop
  4013dc:	400e1200 	.word	0x400e1200
  4013e0:	004012f1 	.word	0x004012f1

004013e4 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4013e4:	b580      	push	{r7, lr}
  4013e6:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  4013e8:	4802      	ldr	r0, [pc, #8]	; (4013f4 <PIOD_Handler+0x10>)
  4013ea:	2110      	movs	r1, #16
  4013ec:	4b02      	ldr	r3, [pc, #8]	; (4013f8 <PIOD_Handler+0x14>)
  4013ee:	4798      	blx	r3
}
  4013f0:	bd80      	pop	{r7, pc}
  4013f2:	bf00      	nop
  4013f4:	400e1400 	.word	0x400e1400
  4013f8:	004012f1 	.word	0x004012f1

004013fc <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  4013fc:	b580      	push	{r7, lr}
  4013fe:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  401400:	4802      	ldr	r0, [pc, #8]	; (40140c <PIOE_Handler+0x10>)
  401402:	2111      	movs	r1, #17
  401404:	4b02      	ldr	r3, [pc, #8]	; (401410 <PIOE_Handler+0x14>)
  401406:	4798      	blx	r3
}
  401408:	bd80      	pop	{r7, pc}
  40140a:	bf00      	nop
  40140c:	400e1600 	.word	0x400e1600
  401410:	004012f1 	.word	0x004012f1

00401414 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  401414:	b480      	push	{r7}
  401416:	b083      	sub	sp, #12
  401418:	af00      	add	r7, sp, #0
  40141a:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  40141c:	687b      	ldr	r3, [r7, #4]
  40141e:	3b01      	subs	r3, #1
  401420:	2b03      	cmp	r3, #3
  401422:	d81a      	bhi.n	40145a <pmc_mck_set_division+0x46>
  401424:	a201      	add	r2, pc, #4	; (adr r2, 40142c <pmc_mck_set_division+0x18>)
  401426:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40142a:	bf00      	nop
  40142c:	0040143d 	.word	0x0040143d
  401430:	00401443 	.word	0x00401443
  401434:	0040144b 	.word	0x0040144b
  401438:	00401453 	.word	0x00401453
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  40143c:	2300      	movs	r3, #0
  40143e:	607b      	str	r3, [r7, #4]
			break;
  401440:	e00e      	b.n	401460 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  401442:	f44f 7380 	mov.w	r3, #256	; 0x100
  401446:	607b      	str	r3, [r7, #4]
			break;
  401448:	e00a      	b.n	401460 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  40144a:	f44f 7340 	mov.w	r3, #768	; 0x300
  40144e:	607b      	str	r3, [r7, #4]
			break;
  401450:	e006      	b.n	401460 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  401452:	f44f 7300 	mov.w	r3, #512	; 0x200
  401456:	607b      	str	r3, [r7, #4]
			break;
  401458:	e002      	b.n	401460 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  40145a:	2300      	movs	r3, #0
  40145c:	607b      	str	r3, [r7, #4]
			break;
  40145e:	bf00      	nop
	}
	PMC->PMC_MCKR =
  401460:	4909      	ldr	r1, [pc, #36]	; (401488 <pmc_mck_set_division+0x74>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  401462:	4b09      	ldr	r3, [pc, #36]	; (401488 <pmc_mck_set_division+0x74>)
  401464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401466:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  40146a:	687b      	ldr	r3, [r7, #4]
  40146c:	4313      	orrs	r3, r2
			break;
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
  40146e:	630b      	str	r3, [r1, #48]	; 0x30
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401470:	bf00      	nop
  401472:	4b05      	ldr	r3, [pc, #20]	; (401488 <pmc_mck_set_division+0x74>)
  401474:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401476:	f003 0308 	and.w	r3, r3, #8
  40147a:	2b00      	cmp	r3, #0
  40147c:	d0f9      	beq.n	401472 <pmc_mck_set_division+0x5e>
}
  40147e:	370c      	adds	r7, #12
  401480:	46bd      	mov	sp, r7
  401482:	f85d 7b04 	ldr.w	r7, [sp], #4
  401486:	4770      	bx	lr
  401488:	400e0600 	.word	0x400e0600

0040148c <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  40148c:	b480      	push	{r7}
  40148e:	b085      	sub	sp, #20
  401490:	af00      	add	r7, sp, #0
  401492:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401494:	491d      	ldr	r1, [pc, #116]	; (40150c <pmc_switch_mck_to_pllack+0x80>)
  401496:	4b1d      	ldr	r3, [pc, #116]	; (40150c <pmc_switch_mck_to_pllack+0x80>)
  401498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40149a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  40149e:	687b      	ldr	r3, [r7, #4]
  4014a0:	4313      	orrs	r3, r2
  4014a2:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4014a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4014a8:	60fb      	str	r3, [r7, #12]
  4014aa:	e007      	b.n	4014bc <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4014ac:	68fb      	ldr	r3, [r7, #12]
  4014ae:	2b00      	cmp	r3, #0
  4014b0:	d101      	bne.n	4014b6 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  4014b2:	2301      	movs	r3, #1
  4014b4:	e023      	b.n	4014fe <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  4014b6:	68fb      	ldr	r3, [r7, #12]
  4014b8:	3b01      	subs	r3, #1
  4014ba:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4014bc:	4b13      	ldr	r3, [pc, #76]	; (40150c <pmc_switch_mck_to_pllack+0x80>)
  4014be:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4014c0:	f003 0308 	and.w	r3, r3, #8
  4014c4:	2b00      	cmp	r3, #0
  4014c6:	d0f1      	beq.n	4014ac <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4014c8:	4a10      	ldr	r2, [pc, #64]	; (40150c <pmc_switch_mck_to_pllack+0x80>)
  4014ca:	4b10      	ldr	r3, [pc, #64]	; (40150c <pmc_switch_mck_to_pllack+0x80>)
  4014cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4014ce:	f023 0303 	bic.w	r3, r3, #3
  4014d2:	f043 0302 	orr.w	r3, r3, #2
  4014d6:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4014d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4014dc:	60fb      	str	r3, [r7, #12]
  4014de:	e007      	b.n	4014f0 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4014e0:	68fb      	ldr	r3, [r7, #12]
  4014e2:	2b00      	cmp	r3, #0
  4014e4:	d101      	bne.n	4014ea <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  4014e6:	2301      	movs	r3, #1
  4014e8:	e009      	b.n	4014fe <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  4014ea:	68fb      	ldr	r3, [r7, #12]
  4014ec:	3b01      	subs	r3, #1
  4014ee:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4014f0:	4b06      	ldr	r3, [pc, #24]	; (40150c <pmc_switch_mck_to_pllack+0x80>)
  4014f2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4014f4:	f003 0308 	and.w	r3, r3, #8
  4014f8:	2b00      	cmp	r3, #0
  4014fa:	d0f1      	beq.n	4014e0 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  4014fc:	2300      	movs	r3, #0
}
  4014fe:	4618      	mov	r0, r3
  401500:	3714      	adds	r7, #20
  401502:	46bd      	mov	sp, r7
  401504:	f85d 7b04 	ldr.w	r7, [sp], #4
  401508:	4770      	bx	lr
  40150a:	bf00      	nop
  40150c:	400e0600 	.word	0x400e0600

00401510 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  401510:	b480      	push	{r7}
  401512:	b083      	sub	sp, #12
  401514:	af00      	add	r7, sp, #0
  401516:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  401518:	687b      	ldr	r3, [r7, #4]
  40151a:	2b01      	cmp	r3, #1
  40151c:	d105      	bne.n	40152a <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  40151e:	4907      	ldr	r1, [pc, #28]	; (40153c <pmc_switch_sclk_to_32kxtal+0x2c>)
  401520:	4b06      	ldr	r3, [pc, #24]	; (40153c <pmc_switch_sclk_to_32kxtal+0x2c>)
  401522:	689a      	ldr	r2, [r3, #8]
  401524:	4b06      	ldr	r3, [pc, #24]	; (401540 <pmc_switch_sclk_to_32kxtal+0x30>)
  401526:	4313      	orrs	r3, r2
  401528:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  40152a:	4b04      	ldr	r3, [pc, #16]	; (40153c <pmc_switch_sclk_to_32kxtal+0x2c>)
  40152c:	4a05      	ldr	r2, [pc, #20]	; (401544 <pmc_switch_sclk_to_32kxtal+0x34>)
  40152e:	601a      	str	r2, [r3, #0]
}
  401530:	370c      	adds	r7, #12
  401532:	46bd      	mov	sp, r7
  401534:	f85d 7b04 	ldr.w	r7, [sp], #4
  401538:	4770      	bx	lr
  40153a:	bf00      	nop
  40153c:	400e1810 	.word	0x400e1810
  401540:	a5100000 	.word	0xa5100000
  401544:	a5000008 	.word	0xa5000008

00401548 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  401548:	b480      	push	{r7}
  40154a:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  40154c:	4b09      	ldr	r3, [pc, #36]	; (401574 <pmc_osc_is_ready_32kxtal+0x2c>)
  40154e:	695b      	ldr	r3, [r3, #20]
  401550:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  401554:	2b00      	cmp	r3, #0
  401556:	d007      	beq.n	401568 <pmc_osc_is_ready_32kxtal+0x20>
  401558:	4b07      	ldr	r3, [pc, #28]	; (401578 <pmc_osc_is_ready_32kxtal+0x30>)
  40155a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40155c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401560:	2b00      	cmp	r3, #0
  401562:	d001      	beq.n	401568 <pmc_osc_is_ready_32kxtal+0x20>
  401564:	2301      	movs	r3, #1
  401566:	e000      	b.n	40156a <pmc_osc_is_ready_32kxtal+0x22>
  401568:	2300      	movs	r3, #0
}
  40156a:	4618      	mov	r0, r3
  40156c:	46bd      	mov	sp, r7
  40156e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401572:	4770      	bx	lr
  401574:	400e1810 	.word	0x400e1810
  401578:	400e0600 	.word	0x400e0600

0040157c <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  40157c:	b480      	push	{r7}
  40157e:	b083      	sub	sp, #12
  401580:	af00      	add	r7, sp, #0
  401582:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  401584:	4915      	ldr	r1, [pc, #84]	; (4015dc <pmc_switch_mainck_to_fastrc+0x60>)
  401586:	4b15      	ldr	r3, [pc, #84]	; (4015dc <pmc_switch_mainck_to_fastrc+0x60>)
  401588:	6a1a      	ldr	r2, [r3, #32]
  40158a:	4b15      	ldr	r3, [pc, #84]	; (4015e0 <pmc_switch_mainck_to_fastrc+0x64>)
  40158c:	4313      	orrs	r3, r2
  40158e:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401590:	bf00      	nop
  401592:	4b12      	ldr	r3, [pc, #72]	; (4015dc <pmc_switch_mainck_to_fastrc+0x60>)
  401594:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401596:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40159a:	2b00      	cmp	r3, #0
  40159c:	d0f9      	beq.n	401592 <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  40159e:	490f      	ldr	r1, [pc, #60]	; (4015dc <pmc_switch_mainck_to_fastrc+0x60>)
  4015a0:	4b0e      	ldr	r3, [pc, #56]	; (4015dc <pmc_switch_mainck_to_fastrc+0x60>)
  4015a2:	6a1a      	ldr	r2, [r3, #32]
  4015a4:	4b0f      	ldr	r3, [pc, #60]	; (4015e4 <pmc_switch_mainck_to_fastrc+0x68>)
  4015a6:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  4015a8:	687a      	ldr	r2, [r7, #4]
  4015aa:	4313      	orrs	r3, r2
  4015ac:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4015b0:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4015b2:	bf00      	nop
  4015b4:	4b09      	ldr	r3, [pc, #36]	; (4015dc <pmc_switch_mainck_to_fastrc+0x60>)
  4015b6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4015b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4015bc:	2b00      	cmp	r3, #0
  4015be:	d0f9      	beq.n	4015b4 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4015c0:	4906      	ldr	r1, [pc, #24]	; (4015dc <pmc_switch_mainck_to_fastrc+0x60>)
  4015c2:	4b06      	ldr	r3, [pc, #24]	; (4015dc <pmc_switch_mainck_to_fastrc+0x60>)
  4015c4:	6a1a      	ldr	r2, [r3, #32]
  4015c6:	4b08      	ldr	r3, [pc, #32]	; (4015e8 <pmc_switch_mainck_to_fastrc+0x6c>)
  4015c8:	4013      	ands	r3, r2
  4015ca:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4015ce:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  4015d0:	370c      	adds	r7, #12
  4015d2:	46bd      	mov	sp, r7
  4015d4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015d8:	4770      	bx	lr
  4015da:	bf00      	nop
  4015dc:	400e0600 	.word	0x400e0600
  4015e0:	00370008 	.word	0x00370008
  4015e4:	ffc8ff8f 	.word	0xffc8ff8f
  4015e8:	fec8ffff 	.word	0xfec8ffff

004015ec <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  4015ec:	b480      	push	{r7}
  4015ee:	b083      	sub	sp, #12
  4015f0:	af00      	add	r7, sp, #0
  4015f2:	6078      	str	r0, [r7, #4]
  4015f4:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4015f6:	687b      	ldr	r3, [r7, #4]
  4015f8:	2b00      	cmp	r3, #0
  4015fa:	d008      	beq.n	40160e <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4015fc:	4913      	ldr	r1, [pc, #76]	; (40164c <pmc_switch_mainck_to_xtal+0x60>)
  4015fe:	4b13      	ldr	r3, [pc, #76]	; (40164c <pmc_switch_mainck_to_xtal+0x60>)
  401600:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401602:	4a13      	ldr	r2, [pc, #76]	; (401650 <pmc_switch_mainck_to_xtal+0x64>)
  401604:	401a      	ands	r2, r3
  401606:	4b13      	ldr	r3, [pc, #76]	; (401654 <pmc_switch_mainck_to_xtal+0x68>)
  401608:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40160a:	620b      	str	r3, [r1, #32]
  40160c:	e018      	b.n	401640 <pmc_switch_mainck_to_xtal+0x54>
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40160e:	490f      	ldr	r1, [pc, #60]	; (40164c <pmc_switch_mainck_to_xtal+0x60>)
  401610:	4b0e      	ldr	r3, [pc, #56]	; (40164c <pmc_switch_mainck_to_xtal+0x60>)
  401612:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401614:	4b10      	ldr	r3, [pc, #64]	; (401658 <pmc_switch_mainck_to_xtal+0x6c>)
  401616:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401618:	683a      	ldr	r2, [r7, #0]
  40161a:	0212      	lsls	r2, r2, #8
  40161c:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40161e:	431a      	orrs	r2, r3
  401620:	4b0e      	ldr	r3, [pc, #56]	; (40165c <pmc_switch_mainck_to_xtal+0x70>)
  401622:	4313      	orrs	r3, r2
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401624:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401626:	bf00      	nop
  401628:	4b08      	ldr	r3, [pc, #32]	; (40164c <pmc_switch_mainck_to_xtal+0x60>)
  40162a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40162c:	f003 0301 	and.w	r3, r3, #1
  401630:	2b00      	cmp	r3, #0
  401632:	d0f9      	beq.n	401628 <pmc_switch_mainck_to_xtal+0x3c>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401634:	4905      	ldr	r1, [pc, #20]	; (40164c <pmc_switch_mainck_to_xtal+0x60>)
  401636:	4b05      	ldr	r3, [pc, #20]	; (40164c <pmc_switch_mainck_to_xtal+0x60>)
  401638:	6a1a      	ldr	r2, [r3, #32]
  40163a:	4b09      	ldr	r3, [pc, #36]	; (401660 <pmc_switch_mainck_to_xtal+0x74>)
  40163c:	4313      	orrs	r3, r2
  40163e:	620b      	str	r3, [r1, #32]
	}
}
  401640:	370c      	adds	r7, #12
  401642:	46bd      	mov	sp, r7
  401644:	f85d 7b04 	ldr.w	r7, [sp], #4
  401648:	4770      	bx	lr
  40164a:	bf00      	nop
  40164c:	400e0600 	.word	0x400e0600
  401650:	fec8fffc 	.word	0xfec8fffc
  401654:	01370002 	.word	0x01370002
  401658:	ffc8fffc 	.word	0xffc8fffc
  40165c:	00370001 	.word	0x00370001
  401660:	01370000 	.word	0x01370000

00401664 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  401664:	b480      	push	{r7}
  401666:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401668:	4b04      	ldr	r3, [pc, #16]	; (40167c <pmc_osc_is_ready_mainck+0x18>)
  40166a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40166c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  401670:	4618      	mov	r0, r3
  401672:	46bd      	mov	sp, r7
  401674:	f85d 7b04 	ldr.w	r7, [sp], #4
  401678:	4770      	bx	lr
  40167a:	bf00      	nop
  40167c:	400e0600 	.word	0x400e0600

00401680 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  401680:	b480      	push	{r7}
  401682:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401684:	4b03      	ldr	r3, [pc, #12]	; (401694 <pmc_disable_pllack+0x14>)
  401686:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40168a:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  40168c:	46bd      	mov	sp, r7
  40168e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401692:	4770      	bx	lr
  401694:	400e0600 	.word	0x400e0600

00401698 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  401698:	b480      	push	{r7}
  40169a:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  40169c:	4b04      	ldr	r3, [pc, #16]	; (4016b0 <pmc_is_locked_pllack+0x18>)
  40169e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4016a0:	f003 0302 	and.w	r3, r3, #2
}
  4016a4:	4618      	mov	r0, r3
  4016a6:	46bd      	mov	sp, r7
  4016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016ac:	4770      	bx	lr
  4016ae:	bf00      	nop
  4016b0:	400e0600 	.word	0x400e0600

004016b4 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  4016b4:	b480      	push	{r7}
  4016b6:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  4016b8:	4b04      	ldr	r3, [pc, #16]	; (4016cc <pmc_is_locked_upll+0x18>)
  4016ba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4016bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  4016c0:	4618      	mov	r0, r3
  4016c2:	46bd      	mov	sp, r7
  4016c4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016c8:	4770      	bx	lr
  4016ca:	bf00      	nop
  4016cc:	400e0600 	.word	0x400e0600

004016d0 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  4016d0:	b480      	push	{r7}
  4016d2:	b083      	sub	sp, #12
  4016d4:	af00      	add	r7, sp, #0
  4016d6:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  4016d8:	687b      	ldr	r3, [r7, #4]
  4016da:	2b3f      	cmp	r3, #63	; 0x3f
  4016dc:	d901      	bls.n	4016e2 <pmc_enable_periph_clk+0x12>
		return 1;
  4016de:	2301      	movs	r3, #1
  4016e0:	e02f      	b.n	401742 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  4016e2:	687b      	ldr	r3, [r7, #4]
  4016e4:	2b1f      	cmp	r3, #31
  4016e6:	d813      	bhi.n	401710 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4016e8:	4b19      	ldr	r3, [pc, #100]	; (401750 <pmc_enable_periph_clk+0x80>)
  4016ea:	699a      	ldr	r2, [r3, #24]
  4016ec:	687b      	ldr	r3, [r7, #4]
  4016ee:	2101      	movs	r1, #1
  4016f0:	fa01 f303 	lsl.w	r3, r1, r3
  4016f4:	401a      	ands	r2, r3
  4016f6:	687b      	ldr	r3, [r7, #4]
  4016f8:	2101      	movs	r1, #1
  4016fa:	fa01 f303 	lsl.w	r3, r1, r3
  4016fe:	429a      	cmp	r2, r3
  401700:	d01e      	beq.n	401740 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  401702:	4a13      	ldr	r2, [pc, #76]	; (401750 <pmc_enable_periph_clk+0x80>)
  401704:	687b      	ldr	r3, [r7, #4]
  401706:	2101      	movs	r1, #1
  401708:	fa01 f303 	lsl.w	r3, r1, r3
  40170c:	6113      	str	r3, [r2, #16]
  40170e:	e017      	b.n	401740 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  401710:	687b      	ldr	r3, [r7, #4]
  401712:	3b20      	subs	r3, #32
  401714:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401716:	4b0e      	ldr	r3, [pc, #56]	; (401750 <pmc_enable_periph_clk+0x80>)
  401718:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40171c:	687b      	ldr	r3, [r7, #4]
  40171e:	2101      	movs	r1, #1
  401720:	fa01 f303 	lsl.w	r3, r1, r3
  401724:	401a      	ands	r2, r3
  401726:	687b      	ldr	r3, [r7, #4]
  401728:	2101      	movs	r1, #1
  40172a:	fa01 f303 	lsl.w	r3, r1, r3
  40172e:	429a      	cmp	r2, r3
  401730:	d006      	beq.n	401740 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  401732:	4a07      	ldr	r2, [pc, #28]	; (401750 <pmc_enable_periph_clk+0x80>)
  401734:	687b      	ldr	r3, [r7, #4]
  401736:	2101      	movs	r1, #1
  401738:	fa01 f303 	lsl.w	r3, r1, r3
  40173c:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  401740:	2300      	movs	r3, #0
}
  401742:	4618      	mov	r0, r3
  401744:	370c      	adds	r7, #12
  401746:	46bd      	mov	sp, r7
  401748:	f85d 7b04 	ldr.w	r7, [sp], #4
  40174c:	4770      	bx	lr
  40174e:	bf00      	nop
  401750:	400e0600 	.word	0x400e0600

00401754 <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
  401754:	b4b0      	push	{r4, r5, r7}
  401756:	b091      	sub	sp, #68	; 0x44
  401758:	af00      	add	r7, sp, #0
  40175a:	6078      	str	r0, [r7, #4]
  40175c:	6039      	str	r1, [r7, #0]
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
  40175e:	4b1b      	ldr	r3, [pc, #108]	; (4017cc <pwm_clocks_generate+0x78>)
  401760:	f107 040c 	add.w	r4, r7, #12
  401764:	461d      	mov	r5, r3
  401766:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  401768:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  40176a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  40176c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  40176e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
  401772:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
  401776:	2300      	movs	r3, #0
  401778:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
  40177a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  40177c:	009b      	lsls	r3, r3, #2
  40177e:	f107 0240 	add.w	r2, r7, #64	; 0x40
  401782:	4413      	add	r3, r2
  401784:	f853 3c34 	ldr.w	r3, [r3, #-52]
  401788:	683a      	ldr	r2, [r7, #0]
  40178a:	fbb2 f2f3 	udiv	r2, r2, r3
  40178e:	687b      	ldr	r3, [r7, #4]
  401790:	fbb2 f3f3 	udiv	r3, r2, r3
  401794:	63bb      	str	r3, [r7, #56]	; 0x38
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
  401796:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  401798:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
  40179c:	d800      	bhi.n	4017a0 <pwm_clocks_generate+0x4c>
			break;
  40179e:	e005      	b.n	4017ac <pwm_clocks_generate+0x58>
		}
		ul_pre++;
  4017a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  4017a2:	3301      	adds	r3, #1
  4017a4:	63fb      	str	r3, [r7, #60]	; 0x3c
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
  4017a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  4017a8:	2b0a      	cmp	r3, #10
  4017aa:	d9e6      	bls.n	40177a <pwm_clocks_generate+0x26>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
  4017ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  4017ae:	2b0a      	cmp	r3, #10
  4017b0:	d804      	bhi.n	4017bc <pwm_clocks_generate+0x68>
		return ul_div | (ul_pre << 8);
  4017b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  4017b4:	021a      	lsls	r2, r3, #8
  4017b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  4017b8:	4313      	orrs	r3, r2
  4017ba:	e001      	b.n	4017c0 <pwm_clocks_generate+0x6c>
	} else {
		return PWM_INVALID_ARGUMENT;
  4017bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
	}
}
  4017c0:	4618      	mov	r0, r3
  4017c2:	3744      	adds	r7, #68	; 0x44
  4017c4:	46bd      	mov	sp, r7
  4017c6:	bcb0      	pop	{r4, r5, r7}
  4017c8:	4770      	bx	lr
  4017ca:	bf00      	nop
  4017cc:	0040c9a0 	.word	0x0040c9a0

004017d0 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
  4017d0:	b580      	push	{r7, lr}
  4017d2:	b084      	sub	sp, #16
  4017d4:	af00      	add	r7, sp, #0
  4017d6:	6078      	str	r0, [r7, #4]
  4017d8:	6039      	str	r1, [r7, #0]
	uint32_t clock = 0;
  4017da:	2300      	movs	r3, #0
  4017dc:	60fb      	str	r3, [r7, #12]
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
  4017de:	683b      	ldr	r3, [r7, #0]
  4017e0:	681b      	ldr	r3, [r3, #0]
  4017e2:	2b00      	cmp	r3, #0
  4017e4:	d011      	beq.n	40180a <pwm_init+0x3a>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
  4017e6:	683b      	ldr	r3, [r7, #0]
  4017e8:	681a      	ldr	r2, [r3, #0]
  4017ea:	683b      	ldr	r3, [r7, #0]
  4017ec:	689b      	ldr	r3, [r3, #8]
  4017ee:	4610      	mov	r0, r2
  4017f0:	4619      	mov	r1, r3
  4017f2:	4b16      	ldr	r3, [pc, #88]	; (40184c <pwm_init+0x7c>)
  4017f4:	4798      	blx	r3
  4017f6:	60b8      	str	r0, [r7, #8]
		if (result == PWM_INVALID_ARGUMENT) {
  4017f8:	68bb      	ldr	r3, [r7, #8]
  4017fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
  4017fe:	4293      	cmp	r3, r2
  401800:	d101      	bne.n	401806 <pwm_init+0x36>
			return result;
  401802:	68bb      	ldr	r3, [r7, #8]
  401804:	e01e      	b.n	401844 <pwm_init+0x74>
		}

		clock = result;
  401806:	68bb      	ldr	r3, [r7, #8]
  401808:	60fb      	str	r3, [r7, #12]
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
  40180a:	683b      	ldr	r3, [r7, #0]
  40180c:	685b      	ldr	r3, [r3, #4]
  40180e:	2b00      	cmp	r3, #0
  401810:	d014      	beq.n	40183c <pwm_init+0x6c>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
  401812:	683b      	ldr	r3, [r7, #0]
  401814:	685a      	ldr	r2, [r3, #4]
  401816:	683b      	ldr	r3, [r7, #0]
  401818:	689b      	ldr	r3, [r3, #8]
  40181a:	4610      	mov	r0, r2
  40181c:	4619      	mov	r1, r3
  40181e:	4b0b      	ldr	r3, [pc, #44]	; (40184c <pwm_init+0x7c>)
  401820:	4798      	blx	r3
  401822:	60b8      	str	r0, [r7, #8]

		if (result == PWM_INVALID_ARGUMENT) {
  401824:	68bb      	ldr	r3, [r7, #8]
  401826:	f64f 72ff 	movw	r2, #65535	; 0xffff
  40182a:	4293      	cmp	r3, r2
  40182c:	d101      	bne.n	401832 <pwm_init+0x62>
			return result;
  40182e:	68bb      	ldr	r3, [r7, #8]
  401830:	e008      	b.n	401844 <pwm_init+0x74>
		}

		clock |= (result << 16);
  401832:	68bb      	ldr	r3, [r7, #8]
  401834:	041b      	lsls	r3, r3, #16
  401836:	68fa      	ldr	r2, [r7, #12]
  401838:	4313      	orrs	r3, r2
  40183a:	60fb      	str	r3, [r7, #12]
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
  40183c:	687b      	ldr	r3, [r7, #4]
  40183e:	68fa      	ldr	r2, [r7, #12]
  401840:	601a      	str	r2, [r3, #0]
#endif
	return 0;
  401842:	2300      	movs	r3, #0
}
  401844:	4618      	mov	r0, r3
  401846:	3710      	adds	r7, #16
  401848:	46bd      	mov	sp, r7
  40184a:	bd80      	pop	{r7, pc}
  40184c:	00401755 	.word	0x00401755

00401850 <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
  401850:	b480      	push	{r7}
  401852:	b087      	sub	sp, #28
  401854:	af00      	add	r7, sp, #0
  401856:	6078      	str	r0, [r7, #4]
  401858:	6039      	str	r1, [r7, #0]
	uint32_t tmp_reg = 0;
  40185a:	2300      	movs	r3, #0
  40185c:	617b      	str	r3, [r7, #20]
	uint32_t ch_num = p_channel->channel;
  40185e:	683b      	ldr	r3, [r7, #0]
  401860:	681b      	ldr	r3, [r3, #0]
  401862:	613b      	str	r3, [r7, #16]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  401864:	683b      	ldr	r3, [r7, #0]
  401866:	685b      	ldr	r3, [r3, #4]
  401868:	f003 030f 	and.w	r3, r3, #15
			(p_channel->polarity << 9) |
  40186c:	683a      	ldr	r2, [r7, #0]
  40186e:	7a92      	ldrb	r2, [r2, #10]
  401870:	0252      	lsls	r2, r2, #9
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  401872:	4313      	orrs	r3, r2
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
  401874:	683a      	ldr	r2, [r7, #0]
  401876:	8a92      	ldrh	r2, [r2, #20]
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
  401878:	4313      	orrs	r3, r2
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
  40187a:	683a      	ldr	r2, [r7, #0]
  40187c:	7d92      	ldrb	r2, [r2, #22]
  40187e:	0412      	lsls	r2, r2, #16

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
  401880:	4313      	orrs	r3, r2
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
  401882:	683a      	ldr	r2, [r7, #0]
  401884:	7dd2      	ldrb	r2, [r2, #23]
  401886:	0452      	lsls	r2, r2, #17
	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
  401888:	4313      	orrs	r3, r2
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
  40188a:	683a      	ldr	r2, [r7, #0]
  40188c:	7e12      	ldrb	r2, [r2, #24]
  40188e:	0492      	lsls	r2, r2, #18
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
  401890:	4313      	orrs	r3, r2
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
  401892:	683a      	ldr	r2, [r7, #0]
  401894:	8912      	ldrh	r2, [r2, #8]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  401896:	4313      	orrs	r3, r2
  401898:	617b      	str	r3, [r7, #20]
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
  40189a:	687a      	ldr	r2, [r7, #4]
  40189c:	693b      	ldr	r3, [r7, #16]
  40189e:	3310      	adds	r3, #16
  4018a0:	015b      	lsls	r3, r3, #5
  4018a2:	4413      	add	r3, r2
  4018a4:	697a      	ldr	r2, [r7, #20]
  4018a6:	601a      	str	r2, [r3, #0]

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
  4018a8:	683b      	ldr	r3, [r7, #0]
  4018aa:	68da      	ldr	r2, [r3, #12]
  4018ac:	6879      	ldr	r1, [r7, #4]
  4018ae:	693b      	ldr	r3, [r7, #16]
  4018b0:	3310      	adds	r3, #16
  4018b2:	015b      	lsls	r3, r3, #5
  4018b4:	440b      	add	r3, r1
  4018b6:	605a      	str	r2, [r3, #4]

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
  4018b8:	683b      	ldr	r3, [r7, #0]
  4018ba:	691a      	ldr	r2, [r3, #16]
  4018bc:	6879      	ldr	r1, [r7, #4]
  4018be:	693b      	ldr	r3, [r7, #16]
  4018c0:	015b      	lsls	r3, r3, #5
  4018c2:	440b      	add	r3, r1
  4018c4:	f503 7302 	add.w	r3, r3, #520	; 0x208
  4018c8:	605a      	str	r2, [r3, #4]
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
  4018ca:	683b      	ldr	r3, [r7, #0]
  4018cc:	7d9b      	ldrb	r3, [r3, #22]
  4018ce:	2b00      	cmp	r3, #0
  4018d0:	d00d      	beq.n	4018ee <pwm_channel_init+0x9e>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
  4018d2:	683b      	ldr	r3, [r7, #0]
  4018d4:	8b9b      	ldrh	r3, [r3, #28]
  4018d6:	041b      	lsls	r3, r3, #16
  4018d8:	461a      	mov	r2, r3
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
  4018da:	683b      	ldr	r3, [r7, #0]
  4018dc:	8b5b      	ldrh	r3, [r3, #26]
  4018de:	431a      	orrs	r2, r3
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
  4018e0:	6879      	ldr	r1, [r7, #4]
  4018e2:	693b      	ldr	r3, [r7, #16]
  4018e4:	015b      	lsls	r3, r3, #5
  4018e6:	440b      	add	r3, r1
  4018e8:	f503 7306 	add.w	r3, r3, #536	; 0x218
  4018ec:	601a      	str	r2, [r3, #0]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
  4018ee:	687b      	ldr	r3, [r7, #4]
  4018f0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
  4018f2:	693b      	ldr	r3, [r7, #16]
  4018f4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
  4018f8:	fa01 f303 	lsl.w	r3, r1, r3
  4018fc:	43db      	mvns	r3, r3
  4018fe:	4013      	ands	r3, r2
  401900:	617b      	str	r3, [r7, #20]
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
  401902:	683b      	ldr	r3, [r7, #0]
  401904:	7f9b      	ldrb	r3, [r3, #30]
  401906:	461a      	mov	r2, r3
  401908:	693b      	ldr	r3, [r7, #16]
  40190a:	409a      	lsls	r2, r3
			(((p_channel->output_selection.b_override_pwml) << ch_num)
  40190c:	683b      	ldr	r3, [r7, #0]
  40190e:	7fdb      	ldrb	r3, [r3, #31]
  401910:	4619      	mov	r1, r3
  401912:	693b      	ldr	r3, [r7, #16]
  401914:	fa01 f303 	lsl.w	r3, r1, r3
					<< 16);
  401918:	041b      	lsls	r3, r3, #16
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
  40191a:	4313      	orrs	r3, r2
  40191c:	461a      	mov	r2, r3
  40191e:	697b      	ldr	r3, [r7, #20]
  401920:	4313      	orrs	r3, r2
  401922:	617b      	str	r3, [r7, #20]
			(((p_channel->output_selection.b_override_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
  401924:	687b      	ldr	r3, [r7, #4]
  401926:	697a      	ldr	r2, [r7, #20]
  401928:	649a      	str	r2, [r3, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
  40192a:	687b      	ldr	r3, [r7, #4]
  40192c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
  40192e:	693b      	ldr	r3, [r7, #16]
  401930:	f04f 1101 	mov.w	r1, #65537	; 0x10001
  401934:	fa01 f303 	lsl.w	r3, r1, r3
  401938:	43db      	mvns	r3, r3
  40193a:	4013      	ands	r3, r2
  40193c:	617b      	str	r3, [r7, #20]
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
  40193e:	683b      	ldr	r3, [r7, #0]
  401940:	f893 3020 	ldrb.w	r3, [r3, #32]
  401944:	461a      	mov	r2, r3
  401946:	693b      	ldr	r3, [r7, #16]
  401948:	409a      	lsls	r2, r3
			(((p_channel->output_selection.override_level_pwml) << ch_num)
  40194a:	683b      	ldr	r3, [r7, #0]
  40194c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
  401950:	4619      	mov	r1, r3
  401952:	693b      	ldr	r3, [r7, #16]
  401954:	fa01 f303 	lsl.w	r3, r1, r3
					<< 16);
  401958:	041b      	lsls	r3, r3, #16
					<< 16);
	p_pwm->PWM_OS = tmp_reg;

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
  40195a:	4313      	orrs	r3, r2
  40195c:	461a      	mov	r2, r3
  40195e:	697b      	ldr	r3, [r7, #20]
  401960:	4313      	orrs	r3, r2
  401962:	617b      	str	r3, [r7, #20]
			(((p_channel->output_selection.override_level_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
  401964:	687b      	ldr	r3, [r7, #4]
  401966:	697a      	ldr	r2, [r7, #20]
  401968:	645a      	str	r2, [r3, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
  40196a:	693b      	ldr	r3, [r7, #16]
  40196c:	2201      	movs	r2, #1
  40196e:	fa02 f303 	lsl.w	r3, r2, r3
  401972:	60fb      	str	r3, [r7, #12]
	if (p_channel->b_sync_ch) {
  401974:	683b      	ldr	r3, [r7, #0]
  401976:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
  40197a:	2b00      	cmp	r3, #0
  40197c:	d006      	beq.n	40198c <pwm_channel_init+0x13c>
		p_pwm->PWM_SCM |= channel;
  40197e:	687b      	ldr	r3, [r7, #4]
  401980:	6a1a      	ldr	r2, [r3, #32]
  401982:	68fb      	ldr	r3, [r7, #12]
  401984:	431a      	orrs	r2, r3
  401986:	687b      	ldr	r3, [r7, #4]
  401988:	621a      	str	r2, [r3, #32]
  40198a:	e006      	b.n	40199a <pwm_channel_init+0x14a>
	} else {
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
  40198c:	687b      	ldr	r3, [r7, #4]
  40198e:	6a1a      	ldr	r2, [r3, #32]
  401990:	68fb      	ldr	r3, [r7, #12]
  401992:	43db      	mvns	r3, r3
  401994:	401a      	ands	r2, r3
  401996:	687b      	ldr	r3, [r7, #4]
  401998:	621a      	str	r2, [r3, #32]
	}

	/* Fault Protection Value Register */
#if (SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	if (p_channel->ul_fault_output_pwmh == PWM_HIGHZ) {
  40199a:	683b      	ldr	r3, [r7, #0]
  40199c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
  4019a0:	2b02      	cmp	r3, #2
  4019a2:	d10b      	bne.n	4019bc <pwm_channel_init+0x16c>
		p_pwm->PWM_FPV2 |= (0x01 << ch_num);
  4019a4:	687b      	ldr	r3, [r7, #4]
  4019a6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
  4019aa:	693a      	ldr	r2, [r7, #16]
  4019ac:	2101      	movs	r1, #1
  4019ae:	fa01 f202 	lsl.w	r2, r1, r2
  4019b2:	431a      	orrs	r2, r3
  4019b4:	687b      	ldr	r3, [r7, #4]
  4019b6:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  4019ba:	e024      	b.n	401a06 <pwm_channel_init+0x1b6>
	} else {
		p_pwm->PWM_FPV2 &= ~(0x01 << ch_num);
  4019bc:	687b      	ldr	r3, [r7, #4]
  4019be:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
  4019c2:	693a      	ldr	r2, [r7, #16]
  4019c4:	2101      	movs	r1, #1
  4019c6:	fa01 f202 	lsl.w	r2, r1, r2
  4019ca:	43d2      	mvns	r2, r2
  4019cc:	401a      	ands	r2, r3
  4019ce:	687b      	ldr	r3, [r7, #4]
  4019d0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
  4019d4:	683b      	ldr	r3, [r7, #0]
  4019d6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
  4019da:	2b01      	cmp	r3, #1
  4019dc:	d109      	bne.n	4019f2 <pwm_channel_init+0x1a2>
			p_pwm->PWM_FPV1 |= (0x01 << ch_num);
  4019de:	687b      	ldr	r3, [r7, #4]
  4019e0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4019e2:	693a      	ldr	r2, [r7, #16]
  4019e4:	2101      	movs	r1, #1
  4019e6:	fa01 f202 	lsl.w	r2, r1, r2
  4019ea:	431a      	orrs	r2, r3
  4019ec:	687b      	ldr	r3, [r7, #4]
  4019ee:	669a      	str	r2, [r3, #104]	; 0x68
  4019f0:	e009      	b.n	401a06 <pwm_channel_init+0x1b6>
		} else {
			p_pwm->PWM_FPV1 &= (~(0x01 << ch_num));
  4019f2:	687b      	ldr	r3, [r7, #4]
  4019f4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4019f6:	693a      	ldr	r2, [r7, #16]
  4019f8:	2101      	movs	r1, #1
  4019fa:	fa01 f202 	lsl.w	r2, r1, r2
  4019fe:	43d2      	mvns	r2, r2
  401a00:	401a      	ands	r2, r3
  401a02:	687b      	ldr	r3, [r7, #4]
  401a04:	669a      	str	r2, [r3, #104]	; 0x68
		}
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGHZ) {
  401a06:	683b      	ldr	r3, [r7, #0]
  401a08:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
  401a0c:	2b02      	cmp	r3, #2
  401a0e:	d10c      	bne.n	401a2a <pwm_channel_init+0x1da>
		p_pwm->PWM_FPV2 |= ((0x01 << ch_num) << 16);
  401a10:	687b      	ldr	r3, [r7, #4]
  401a12:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
  401a16:	693a      	ldr	r2, [r7, #16]
  401a18:	2101      	movs	r1, #1
  401a1a:	fa01 f202 	lsl.w	r2, r1, r2
  401a1e:	0412      	lsls	r2, r2, #16
  401a20:	431a      	orrs	r2, r3
  401a22:	687b      	ldr	r3, [r7, #4]
  401a24:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  401a28:	e027      	b.n	401a7a <pwm_channel_init+0x22a>
	} else {
		p_pwm->PWM_FPV2 &= ~((0x01 << ch_num) << 16);
  401a2a:	687b      	ldr	r3, [r7, #4]
  401a2c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
  401a30:	693a      	ldr	r2, [r7, #16]
  401a32:	2101      	movs	r1, #1
  401a34:	fa01 f202 	lsl.w	r2, r1, r2
  401a38:	0412      	lsls	r2, r2, #16
  401a3a:	43d2      	mvns	r2, r2
  401a3c:	401a      	ands	r2, r3
  401a3e:	687b      	ldr	r3, [r7, #4]
  401a40:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
  401a44:	683b      	ldr	r3, [r7, #0]
  401a46:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
  401a4a:	2b01      	cmp	r3, #1
  401a4c:	d10a      	bne.n	401a64 <pwm_channel_init+0x214>
			p_pwm->PWM_FPV1 |= ((0x01 << ch_num) << 16);
  401a4e:	687b      	ldr	r3, [r7, #4]
  401a50:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401a52:	693a      	ldr	r2, [r7, #16]
  401a54:	2101      	movs	r1, #1
  401a56:	fa01 f202 	lsl.w	r2, r1, r2
  401a5a:	0412      	lsls	r2, r2, #16
  401a5c:	431a      	orrs	r2, r3
  401a5e:	687b      	ldr	r3, [r7, #4]
  401a60:	669a      	str	r2, [r3, #104]	; 0x68
  401a62:	e00a      	b.n	401a7a <pwm_channel_init+0x22a>
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
  401a64:	687b      	ldr	r3, [r7, #4]
  401a66:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401a68:	693a      	ldr	r2, [r7, #16]
  401a6a:	2101      	movs	r1, #1
  401a6c:	fa01 f202 	lsl.w	r2, r1, r2
  401a70:	0412      	lsls	r2, r2, #16
  401a72:	43d2      	mvns	r2, r2
  401a74:	401a      	ands	r2, r3
  401a76:	687b      	ldr	r3, [r7, #4]
  401a78:	669a      	str	r2, [r3, #104]	; 0x68
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
	}
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
  401a7a:	2300      	movs	r3, #0
  401a7c:	60bb      	str	r3, [r7, #8]
		p_pwm->PWM_FPE2 = fault_enable_reg;
	}
#endif

#if (SAM3U || SAM3S || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	ch_num *= 8;
  401a7e:	693b      	ldr	r3, [r7, #16]
  401a80:	00db      	lsls	r3, r3, #3
  401a82:	613b      	str	r3, [r7, #16]
	fault_enable_reg = p_pwm->PWM_FPE;
  401a84:	687b      	ldr	r3, [r7, #4]
  401a86:	6edb      	ldr	r3, [r3, #108]	; 0x6c
  401a88:	60bb      	str	r3, [r7, #8]
	fault_enable_reg &= ~(0xFF << ch_num);
  401a8a:	693b      	ldr	r3, [r7, #16]
  401a8c:	22ff      	movs	r2, #255	; 0xff
  401a8e:	fa02 f303 	lsl.w	r3, r2, r3
  401a92:	43db      	mvns	r3, r3
  401a94:	461a      	mov	r2, r3
  401a96:	68bb      	ldr	r3, [r7, #8]
  401a98:	4013      	ands	r3, r2
  401a9a:	60bb      	str	r3, [r7, #8]
	fault_enable_reg |= ((p_channel->fault_id) << ch_num);
  401a9c:	683b      	ldr	r3, [r7, #0]
  401a9e:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
  401aa2:	461a      	mov	r2, r3
  401aa4:	693b      	ldr	r3, [r7, #16]
  401aa6:	fa02 f303 	lsl.w	r3, r2, r3
  401aaa:	461a      	mov	r2, r3
  401aac:	68bb      	ldr	r3, [r7, #8]
  401aae:	4313      	orrs	r3, r2
  401ab0:	60bb      	str	r3, [r7, #8]
	p_pwm->PWM_FPE = fault_enable_reg;
  401ab2:	687b      	ldr	r3, [r7, #4]
  401ab4:	68ba      	ldr	r2, [r7, #8]
  401ab6:	66da      	str	r2, [r3, #108]	; 0x6c
	}
	p_pwm->PWM_CH_NUM_0X400[ch_num].PWM_CAE =
			PWM_CAE_ADEDGV(p_channel->ul_additional_edge) |
			p_channel->additional_edge_mode;
#elif (SAMV70 || SAMV71 || SAME70 || SAMS70)
	if (!ch_num) {
  401ab8:	693b      	ldr	r3, [r7, #16]
  401aba:	2b00      	cmp	r3, #0
  401abc:	d115      	bne.n	401aea <pwm_channel_init+0x29a>
		if (p_channel->spread_spectrum_mode ==
  401abe:	683b      	ldr	r3, [r7, #0]
  401ac0:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
  401ac4:	2b01      	cmp	r3, #1
  401ac6:	d109      	bne.n	401adc <pwm_channel_init+0x28c>
		PWM_SPREAD_SPECTRUM_MODE_RANDOM) {
			p_pwm->PWM_SSPR = PWM_SSPR_SPRD(p_channel->ul_spread) |
  401ac8:	683b      	ldr	r3, [r7, #0]
  401aca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401acc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  401ad0:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
  401ad4:	687b      	ldr	r3, [r7, #4]
  401ad6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  401ada:	e006      	b.n	401aea <pwm_channel_init+0x29a>
			PWM_SSPR_SPRDM;
			} else {
			p_pwm->PWM_SSPR = PWM_SSPR_SPRD(p_channel->ul_spread);
  401adc:	683b      	ldr	r3, [r7, #0]
  401ade:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401ae0:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
  401ae4:	687b      	ldr	r3, [r7, #4]
  401ae6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		}
	}
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR &= (~PWM_CMR_PPM);
  401aea:	687a      	ldr	r2, [r7, #4]
  401aec:	693b      	ldr	r3, [r7, #16]
  401aee:	3310      	adds	r3, #16
  401af0:	015b      	lsls	r3, r3, #5
  401af2:	4413      	add	r3, r2
  401af4:	681b      	ldr	r3, [r3, #0]
  401af6:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
  401afa:	6879      	ldr	r1, [r7, #4]
  401afc:	693b      	ldr	r3, [r7, #16]
  401afe:	3310      	adds	r3, #16
  401b00:	015b      	lsls	r3, r3, #5
  401b02:	440b      	add	r3, r1
  401b04:	601a      	str	r2, [r3, #0]
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR |= (p_channel->ul_ppm_mode & PWM_CMR_PPM);
  401b06:	687a      	ldr	r2, [r7, #4]
  401b08:	693b      	ldr	r3, [r7, #16]
  401b0a:	3310      	adds	r3, #16
  401b0c:	015b      	lsls	r3, r3, #5
  401b0e:	4413      	add	r3, r2
  401b10:	681a      	ldr	r2, [r3, #0]
  401b12:	683b      	ldr	r3, [r7, #0]
  401b14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  401b16:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
  401b1a:	431a      	orrs	r2, r3
  401b1c:	6879      	ldr	r1, [r7, #4]
  401b1e:	693b      	ldr	r3, [r7, #16]
  401b20:	3310      	adds	r3, #16
  401b22:	015b      	lsls	r3, r3, #5
  401b24:	440b      	add	r3, r1
  401b26:	601a      	str	r2, [r3, #0]
#endif

	return 0;
  401b28:	2300      	movs	r3, #0
}
  401b2a:	4618      	mov	r0, r3
  401b2c:	371c      	adds	r7, #28
  401b2e:	46bd      	mov	sp, r7
  401b30:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b34:	4770      	bx	lr
  401b36:	bf00      	nop

00401b38 <pwm_channel_update_duty>:
 *
 * \retval 0 if changing succeeds, otherwise fails.
 */
uint32_t pwm_channel_update_duty(Pwm *p_pwm, pwm_channel_t *p_channel,
		uint32_t ul_duty)
{
  401b38:	b480      	push	{r7}
  401b3a:	b087      	sub	sp, #28
  401b3c:	af00      	add	r7, sp, #0
  401b3e:	60f8      	str	r0, [r7, #12]
  401b40:	60b9      	str	r1, [r7, #8]
  401b42:	607a      	str	r2, [r7, #4]
	uint32_t ch_num = p_channel->channel;
  401b44:	68bb      	ldr	r3, [r7, #8]
  401b46:	681b      	ldr	r3, [r3, #0]
  401b48:	617b      	str	r3, [r7, #20]

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
  401b4a:	68bb      	ldr	r3, [r7, #8]
  401b4c:	691a      	ldr	r2, [r3, #16]
  401b4e:	687b      	ldr	r3, [r7, #4]
  401b50:	429a      	cmp	r2, r3
  401b52:	d202      	bcs.n	401b5a <pwm_channel_update_duty+0x22>
		return PWM_INVALID_ARGUMENT;
  401b54:	f64f 73ff 	movw	r3, #65535	; 0xffff
  401b58:	e00b      	b.n	401b72 <pwm_channel_update_duty+0x3a>
	} else {
		/* Save new duty cycle value */
		p_channel->ul_duty = ul_duty;
  401b5a:	68bb      	ldr	r3, [r7, #8]
  401b5c:	687a      	ldr	r2, [r7, #4]
  401b5e:	60da      	str	r2, [r3, #12]
		mode &= ~PWM_CMR_CPD;
		p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = mode;

		p_pwm->PWM_CH_NUM[ch_num].PWM_CUPD = ul_duty;
#else
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
  401b60:	68fa      	ldr	r2, [r7, #12]
  401b62:	697b      	ldr	r3, [r7, #20]
  401b64:	015b      	lsls	r3, r3, #5
  401b66:	4413      	add	r3, r2
  401b68:	f503 7302 	add.w	r3, r3, #520	; 0x208
  401b6c:	687a      	ldr	r2, [r7, #4]
  401b6e:	601a      	str	r2, [r3, #0]
#endif
	}

	return 0;
  401b70:	2300      	movs	r3, #0
}
  401b72:	4618      	mov	r0, r3
  401b74:	371c      	adds	r7, #28
  401b76:	46bd      	mov	sp, r7
  401b78:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b7c:	4770      	bx	lr
  401b7e:	bf00      	nop

00401b80 <pwm_channel_enable>:
 *
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
  401b80:	b480      	push	{r7}
  401b82:	b083      	sub	sp, #12
  401b84:	af00      	add	r7, sp, #0
  401b86:	6078      	str	r0, [r7, #4]
  401b88:	6039      	str	r1, [r7, #0]
	p_pwm->PWM_ENA = (1 << ul_channel);
  401b8a:	683b      	ldr	r3, [r7, #0]
  401b8c:	2201      	movs	r2, #1
  401b8e:	fa02 f303 	lsl.w	r3, r2, r3
  401b92:	461a      	mov	r2, r3
  401b94:	687b      	ldr	r3, [r7, #4]
  401b96:	605a      	str	r2, [r3, #4]
}
  401b98:	370c      	adds	r7, #12
  401b9a:	46bd      	mov	sp, r7
  401b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ba0:	4770      	bx	lr
  401ba2:	bf00      	nop

00401ba4 <pwm_channel_disable>:
 *
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
  401ba4:	b480      	push	{r7}
  401ba6:	b083      	sub	sp, #12
  401ba8:	af00      	add	r7, sp, #0
  401baa:	6078      	str	r0, [r7, #4]
  401bac:	6039      	str	r1, [r7, #0]
	p_pwm->PWM_DIS = (1 << ul_channel);
  401bae:	683b      	ldr	r3, [r7, #0]
  401bb0:	2201      	movs	r2, #1
  401bb2:	fa02 f303 	lsl.w	r3, r2, r3
  401bb6:	461a      	mov	r2, r3
  401bb8:	687b      	ldr	r3, [r7, #4]
  401bba:	609a      	str	r2, [r3, #8]
}
  401bbc:	370c      	adds	r7, #12
  401bbe:	46bd      	mov	sp, r7
  401bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
  401bc4:	4770      	bx	lr
  401bc6:	bf00      	nop

00401bc8 <pwm_channel_get_interrupt_status>:
 * \param p_pwm Pointer to a PWM instance.
 *
 * \return Channel counter event and fault protection trigger interrupt status.
 */
uint32_t pwm_channel_get_interrupt_status(Pwm *p_pwm)
{
  401bc8:	b480      	push	{r7}
  401bca:	b083      	sub	sp, #12
  401bcc:	af00      	add	r7, sp, #0
  401bce:	6078      	str	r0, [r7, #4]
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	return p_pwm->PWM_ISR;
#else
	return p_pwm->PWM_ISR1;
  401bd0:	687b      	ldr	r3, [r7, #4]
  401bd2:	69db      	ldr	r3, [r3, #28]
#endif
}
  401bd4:	4618      	mov	r0, r3
  401bd6:	370c      	adds	r7, #12
  401bd8:	46bd      	mov	sp, r7
  401bda:	f85d 7b04 	ldr.w	r7, [sp], #4
  401bde:	4770      	bx	lr

00401be0 <pwm_channel_enable_interrupt>:
 * \param ul_fault Channel number to enable fault protection interrupt(ignored
 * by SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM).
 */
void pwm_channel_enable_interrupt(Pwm *p_pwm, uint32_t ul_event,
		uint32_t ul_fault)
{
  401be0:	b480      	push	{r7}
  401be2:	b085      	sub	sp, #20
  401be4:	af00      	add	r7, sp, #0
  401be6:	60f8      	str	r0, [r7, #12]
  401be8:	60b9      	str	r1, [r7, #8]
  401bea:	607a      	str	r2, [r7, #4]
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_IER = (1 << ul_event);
	/* avoid Cppcheck Warning */
	UNUSED(ul_fault);
#else
	p_pwm->PWM_IER1 = (1 << ul_event) | (1 << (ul_fault + 16));
  401bec:	68bb      	ldr	r3, [r7, #8]
  401bee:	2201      	movs	r2, #1
  401bf0:	409a      	lsls	r2, r3
  401bf2:	687b      	ldr	r3, [r7, #4]
  401bf4:	3310      	adds	r3, #16
  401bf6:	4619      	mov	r1, r3
  401bf8:	2301      	movs	r3, #1
  401bfa:	408b      	lsls	r3, r1
  401bfc:	4313      	orrs	r3, r2
  401bfe:	461a      	mov	r2, r3
  401c00:	68fb      	ldr	r3, [r7, #12]
  401c02:	611a      	str	r2, [r3, #16]
#endif
}
  401c04:	3714      	adds	r7, #20
  401c06:	46bd      	mov	sp, r7
  401c08:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c0c:	4770      	bx	lr
  401c0e:	bf00      	nop

00401c10 <pwm_channel_disable_interrupt>:
 * \param ul_fault Bitmask of channel number to disable fault protection
 * interrupt(ignored by SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM).
 */
void pwm_channel_disable_interrupt(Pwm *p_pwm, uint32_t ul_event,
		uint32_t ul_fault)
{
  401c10:	b480      	push	{r7}
  401c12:	b085      	sub	sp, #20
  401c14:	af00      	add	r7, sp, #0
  401c16:	60f8      	str	r0, [r7, #12]
  401c18:	60b9      	str	r1, [r7, #8]
  401c1a:	607a      	str	r2, [r7, #4]
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_IDR = (1 << ul_event);
	/* avoid Cppcheck Warning */
	UNUSED(ul_fault);
#else
	p_pwm->PWM_IDR1 = (1 << ul_event) | (1 << (ul_fault + 16));
  401c1c:	68bb      	ldr	r3, [r7, #8]
  401c1e:	2201      	movs	r2, #1
  401c20:	409a      	lsls	r2, r3
  401c22:	687b      	ldr	r3, [r7, #4]
  401c24:	3310      	adds	r3, #16
  401c26:	4619      	mov	r1, r3
  401c28:	2301      	movs	r3, #1
  401c2a:	408b      	lsls	r3, r1
  401c2c:	4313      	orrs	r3, r2
  401c2e:	461a      	mov	r2, r3
  401c30:	68fb      	ldr	r3, [r7, #12]
  401c32:	615a      	str	r2, [r3, #20]
#endif
}
  401c34:	3714      	adds	r7, #20
  401c36:	46bd      	mov	sp, r7
  401c38:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c3c:	4770      	bx	lr
  401c3e:	bf00      	nop

00401c40 <twihs_enable_master_mode>:
 * \brief Enable TWIHS master mode.
 *
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_enable_master_mode(Twihs *p_twihs)
{
  401c40:	b480      	push	{r7}
  401c42:	b083      	sub	sp, #12
  401c44:	af00      	add	r7, sp, #0
  401c46:	6078      	str	r0, [r7, #4]
	/* Set Master Disable bit and Slave Disable bit */
	p_twihs->TWIHS_CR = TWIHS_CR_MSDIS;
  401c48:	687b      	ldr	r3, [r7, #4]
  401c4a:	2208      	movs	r2, #8
  401c4c:	601a      	str	r2, [r3, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_SVDIS;
  401c4e:	687b      	ldr	r3, [r7, #4]
  401c50:	2220      	movs	r2, #32
  401c52:	601a      	str	r2, [r3, #0]

	/* Set Master Enable bit */
	p_twihs->TWIHS_CR = TWIHS_CR_MSEN;
  401c54:	687b      	ldr	r3, [r7, #4]
  401c56:	2204      	movs	r2, #4
  401c58:	601a      	str	r2, [r3, #0]
}
  401c5a:	370c      	adds	r7, #12
  401c5c:	46bd      	mov	sp, r7
  401c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c62:	4770      	bx	lr

00401c64 <twihs_master_init>:
 * \param p_opt Options for initializing the TWIHS module (see \ref twihs_options_t).
 *
 * \return TWIHS_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twihs_master_init(Twihs *p_twihs, const twihs_options_t *p_opt)
{
  401c64:	b580      	push	{r7, lr}
  401c66:	b084      	sub	sp, #16
  401c68:	af00      	add	r7, sp, #0
  401c6a:	6078      	str	r0, [r7, #4]
  401c6c:	6039      	str	r1, [r7, #0]
	uint32_t status = TWIHS_SUCCESS;
  401c6e:	2300      	movs	r3, #0
  401c70:	60fb      	str	r3, [r7, #12]

	/* Disable TWIHS interrupts */
	p_twihs->TWIHS_IDR = ~0UL;
  401c72:	687b      	ldr	r3, [r7, #4]
  401c74:	f04f 32ff 	mov.w	r2, #4294967295
  401c78:	629a      	str	r2, [r3, #40]	; 0x28

	/* Dummy read in status register */
	p_twihs->TWIHS_SR;
  401c7a:	687b      	ldr	r3, [r7, #4]
  401c7c:	6a1b      	ldr	r3, [r3, #32]

	/* Reset TWIHS peripheral */
	twihs_reset(p_twihs);
  401c7e:	6878      	ldr	r0, [r7, #4]
  401c80:	4b0b      	ldr	r3, [pc, #44]	; (401cb0 <twihs_master_init+0x4c>)
  401c82:	4798      	blx	r3

	twihs_enable_master_mode(p_twihs);
  401c84:	6878      	ldr	r0, [r7, #4]
  401c86:	4b0b      	ldr	r3, [pc, #44]	; (401cb4 <twihs_master_init+0x50>)
  401c88:	4798      	blx	r3

	/* Select the speed */
	if (twihs_set_speed(p_twihs, p_opt->speed, p_opt->master_clk) == FAIL) {
  401c8a:	683b      	ldr	r3, [r7, #0]
  401c8c:	685a      	ldr	r2, [r3, #4]
  401c8e:	683b      	ldr	r3, [r7, #0]
  401c90:	681b      	ldr	r3, [r3, #0]
  401c92:	6878      	ldr	r0, [r7, #4]
  401c94:	4611      	mov	r1, r2
  401c96:	461a      	mov	r2, r3
  401c98:	4b07      	ldr	r3, [pc, #28]	; (401cb8 <twihs_master_init+0x54>)
  401c9a:	4798      	blx	r3
  401c9c:	4603      	mov	r3, r0
  401c9e:	2b01      	cmp	r3, #1
  401ca0:	d101      	bne.n	401ca6 <twihs_master_init+0x42>
		/* The desired speed setting is rejected */
		status = TWIHS_INVALID_ARGUMENT;
  401ca2:	2301      	movs	r3, #1
  401ca4:	60fb      	str	r3, [r7, #12]
	}

	return status;
  401ca6:	68fb      	ldr	r3, [r7, #12]
}
  401ca8:	4618      	mov	r0, r3
  401caa:	3710      	adds	r7, #16
  401cac:	46bd      	mov	sp, r7
  401cae:	bd80      	pop	{r7, pc}
  401cb0:	00401f4d 	.word	0x00401f4d
  401cb4:	00401c41 	.word	0x00401c41
  401cb8:	00401cbd 	.word	0x00401cbd

00401cbc <twihs_set_speed>:
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twihs_set_speed(Twihs *p_twihs, uint32_t ul_speed, uint32_t ul_mck)
{
  401cbc:	b480      	push	{r7}
  401cbe:	b087      	sub	sp, #28
  401cc0:	af00      	add	r7, sp, #0
  401cc2:	60f8      	str	r0, [r7, #12]
  401cc4:	60b9      	str	r1, [r7, #8]
  401cc6:	607a      	str	r2, [r7, #4]
	uint32_t ckdiv = 0;
  401cc8:	2300      	movs	r3, #0
  401cca:	617b      	str	r3, [r7, #20]
	uint32_t c_lh_div;

	/* High-Speed can be only used in slave mode, 400k is the max speed allowed for master */
	if (ul_speed > I2C_FAST_MODE_SPEED) {
  401ccc:	68bb      	ldr	r3, [r7, #8]
  401cce:	4a16      	ldr	r2, [pc, #88]	; (401d28 <twihs_set_speed+0x6c>)
  401cd0:	4293      	cmp	r3, r2
  401cd2:	d901      	bls.n	401cd8 <twihs_set_speed+0x1c>
		return FAIL;
  401cd4:	2301      	movs	r3, #1
  401cd6:	e021      	b.n	401d1c <twihs_set_speed+0x60>
	}

	c_lh_div = ul_mck / (ul_speed * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401cd8:	68bb      	ldr	r3, [r7, #8]
  401cda:	005b      	lsls	r3, r3, #1
  401cdc:	687a      	ldr	r2, [r7, #4]
  401cde:	fbb2 f3f3 	udiv	r3, r2, r3
  401ce2:	3b04      	subs	r3, #4
  401ce4:	613b      	str	r3, [r7, #16]

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401ce6:	e005      	b.n	401cf4 <twihs_set_speed+0x38>
		/* Increase clock divider */
		ckdiv++;
  401ce8:	697b      	ldr	r3, [r7, #20]
  401cea:	3301      	adds	r3, #1
  401cec:	617b      	str	r3, [r7, #20]
		/* Divide cldiv value */
		c_lh_div /= TWIHS_CLK_DIVIDER;
  401cee:	693b      	ldr	r3, [r7, #16]
  401cf0:	085b      	lsrs	r3, r3, #1
  401cf2:	613b      	str	r3, [r7, #16]
	}

	c_lh_div = ul_mck / (ul_speed * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401cf4:	693b      	ldr	r3, [r7, #16]
  401cf6:	2bff      	cmp	r3, #255	; 0xff
  401cf8:	d902      	bls.n	401d00 <twihs_set_speed+0x44>
  401cfa:	697b      	ldr	r3, [r7, #20]
  401cfc:	2b06      	cmp	r3, #6
  401cfe:	d9f3      	bls.n	401ce8 <twihs_set_speed+0x2c>
		c_lh_div /= TWIHS_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twihs->TWIHS_CWGR =
			TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  401d00:	693b      	ldr	r3, [r7, #16]
  401d02:	b2da      	uxtb	r2, r3
  401d04:	693b      	ldr	r3, [r7, #16]
  401d06:	021b      	lsls	r3, r3, #8
  401d08:	b29b      	uxth	r3, r3
  401d0a:	431a      	orrs	r2, r3
			TWIHS_CWGR_CKDIV(ckdiv);
  401d0c:	697b      	ldr	r3, [r7, #20]
  401d0e:	041b      	lsls	r3, r3, #16
  401d10:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
		c_lh_div /= TWIHS_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twihs->TWIHS_CWGR =
			TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  401d14:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWIHS_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twihs->TWIHS_CWGR =
  401d16:	68fb      	ldr	r3, [r7, #12]
  401d18:	611a      	str	r2, [r3, #16]
			TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
			TWIHS_CWGR_CKDIV(ckdiv);

	return PASS;
  401d1a:	2300      	movs	r3, #0
}
  401d1c:	4618      	mov	r0, r3
  401d1e:	371c      	adds	r7, #28
  401d20:	46bd      	mov	sp, r7
  401d22:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d26:	4770      	bx	lr
  401d28:	00061a80 	.word	0x00061a80

00401d2c <twihs_mk_addr>:
 * which byte is the MSB to start with.
 *
 * Please see the device datasheet for details on this.
 */
static uint32_t twihs_mk_addr(const uint8_t *addr, int len)
{
  401d2c:	b480      	push	{r7}
  401d2e:	b085      	sub	sp, #20
  401d30:	af00      	add	r7, sp, #0
  401d32:	6078      	str	r0, [r7, #4]
  401d34:	6039      	str	r1, [r7, #0]
	uint32_t val;

	if (len == 0)
  401d36:	683b      	ldr	r3, [r7, #0]
  401d38:	2b00      	cmp	r3, #0
  401d3a:	d101      	bne.n	401d40 <twihs_mk_addr+0x14>
		return 0;
  401d3c:	2300      	movs	r3, #0
  401d3e:	e01d      	b.n	401d7c <twihs_mk_addr+0x50>

	val = addr[0];
  401d40:	687b      	ldr	r3, [r7, #4]
  401d42:	781b      	ldrb	r3, [r3, #0]
  401d44:	60fb      	str	r3, [r7, #12]
	if (len > 1) {
  401d46:	683b      	ldr	r3, [r7, #0]
  401d48:	2b01      	cmp	r3, #1
  401d4a:	dd09      	ble.n	401d60 <twihs_mk_addr+0x34>
		val <<= 8;
  401d4c:	68fb      	ldr	r3, [r7, #12]
  401d4e:	021b      	lsls	r3, r3, #8
  401d50:	60fb      	str	r3, [r7, #12]
		val |= addr[1];
  401d52:	687b      	ldr	r3, [r7, #4]
  401d54:	3301      	adds	r3, #1
  401d56:	781b      	ldrb	r3, [r3, #0]
  401d58:	461a      	mov	r2, r3
  401d5a:	68fb      	ldr	r3, [r7, #12]
  401d5c:	4313      	orrs	r3, r2
  401d5e:	60fb      	str	r3, [r7, #12]
	}
	if (len > 2) {
  401d60:	683b      	ldr	r3, [r7, #0]
  401d62:	2b02      	cmp	r3, #2
  401d64:	dd09      	ble.n	401d7a <twihs_mk_addr+0x4e>
		val <<= 8;
  401d66:	68fb      	ldr	r3, [r7, #12]
  401d68:	021b      	lsls	r3, r3, #8
  401d6a:	60fb      	str	r3, [r7, #12]
		val |= addr[2];
  401d6c:	687b      	ldr	r3, [r7, #4]
  401d6e:	3302      	adds	r3, #2
  401d70:	781b      	ldrb	r3, [r3, #0]
  401d72:	461a      	mov	r2, r3
  401d74:	68fb      	ldr	r3, [r7, #12]
  401d76:	4313      	orrs	r3, r2
  401d78:	60fb      	str	r3, [r7, #12]
	}
	return val;
  401d7a:	68fb      	ldr	r3, [r7, #12]
}
  401d7c:	4618      	mov	r0, r3
  401d7e:	3714      	adds	r7, #20
  401d80:	46bd      	mov	sp, r7
  401d82:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d86:	4770      	bx	lr

00401d88 <twihs_master_read>:
 * \param p_packet Packet information and data (see \ref twihs_packet_t).
 *
 * \return TWIHS_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twihs_master_read(Twihs *p_twihs, twihs_packet_t *p_packet)
{
  401d88:	b580      	push	{r7, lr}
  401d8a:	b086      	sub	sp, #24
  401d8c:	af00      	add	r7, sp, #0
  401d8e:	6078      	str	r0, [r7, #4]
  401d90:	6039      	str	r1, [r7, #0]
	uint32_t status, cnt = p_packet->length;
  401d92:	683b      	ldr	r3, [r7, #0]
  401d94:	68db      	ldr	r3, [r3, #12]
  401d96:	617b      	str	r3, [r7, #20]
	uint8_t *buffer = p_packet->buffer;
  401d98:	683b      	ldr	r3, [r7, #0]
  401d9a:	689b      	ldr	r3, [r3, #8]
  401d9c:	613b      	str	r3, [r7, #16]
	uint32_t timeout = TWIHS_TIMEOUT;
  401d9e:	f643 2398 	movw	r3, #15000	; 0x3a98
  401da2:	60fb      	str	r3, [r7, #12]

	/* Check argument */
	if (cnt == 0) {
  401da4:	697b      	ldr	r3, [r7, #20]
  401da6:	2b00      	cmp	r3, #0
  401da8:	d101      	bne.n	401dae <twihs_master_read+0x26>
		return TWIHS_INVALID_ARGUMENT;
  401daa:	2301      	movs	r3, #1
  401dac:	e059      	b.n	401e62 <twihs_master_read+0xda>
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twihs->TWIHS_MMR = 0;
  401dae:	687b      	ldr	r3, [r7, #4]
  401db0:	2200      	movs	r2, #0
  401db2:	605a      	str	r2, [r3, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  401db4:	683b      	ldr	r3, [r7, #0]
  401db6:	7c1b      	ldrb	r3, [r3, #16]
  401db8:	041b      	lsls	r3, r3, #16
  401dba:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  401dbe:	683b      	ldr	r3, [r7, #0]
  401dc0:	685b      	ldr	r3, [r3, #4]
  401dc2:	021b      	lsls	r3, r3, #8
  401dc4:	f403 7340 	and.w	r3, r3, #768	; 0x300
		return TWIHS_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twihs->TWIHS_MMR = 0;
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  401dc8:	4313      	orrs	r3, r2
  401dca:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
  401dce:	687b      	ldr	r3, [r7, #4]
  401dd0:	605a      	str	r2, [r3, #4]
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
			TWIHS_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twihs->TWIHS_IADR = 0;
  401dd2:	687b      	ldr	r3, [r7, #4]
  401dd4:	2200      	movs	r2, #0
  401dd6:	60da      	str	r2, [r3, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401dd8:	683a      	ldr	r2, [r7, #0]
  401dda:	683b      	ldr	r3, [r7, #0]
  401ddc:	685b      	ldr	r3, [r3, #4]
  401dde:	4610      	mov	r0, r2
  401de0:	4619      	mov	r1, r3
  401de2:	4b22      	ldr	r3, [pc, #136]	; (401e6c <twihs_master_read+0xe4>)
  401de4:	4798      	blx	r3
  401de6:	4602      	mov	r2, r0
  401de8:	687b      	ldr	r3, [r7, #4]
  401dea:	60da      	str	r2, [r3, #12]

	/* Send a START Condition */
	p_twihs->TWIHS_CR = TWIHS_CR_START;
  401dec:	687b      	ldr	r3, [r7, #4]
  401dee:	2201      	movs	r2, #1
  401df0:	601a      	str	r2, [r3, #0]

	while (cnt > 0) {
  401df2:	e029      	b.n	401e48 <twihs_master_read+0xc0>
		status = p_twihs->TWIHS_SR;
  401df4:	687b      	ldr	r3, [r7, #4]
  401df6:	6a1b      	ldr	r3, [r3, #32]
  401df8:	60bb      	str	r3, [r7, #8]
		if (status & TWIHS_SR_NACK) {
  401dfa:	68bb      	ldr	r3, [r7, #8]
  401dfc:	f403 7380 	and.w	r3, r3, #256	; 0x100
  401e00:	2b00      	cmp	r3, #0
  401e02:	d001      	beq.n	401e08 <twihs_master_read+0x80>
			return TWIHS_RECEIVE_NACK;
  401e04:	2305      	movs	r3, #5
  401e06:	e02c      	b.n	401e62 <twihs_master_read+0xda>
		}
		if (!timeout--) {
  401e08:	68fb      	ldr	r3, [r7, #12]
  401e0a:	1e5a      	subs	r2, r3, #1
  401e0c:	60fa      	str	r2, [r7, #12]
  401e0e:	2b00      	cmp	r3, #0
  401e10:	d101      	bne.n	401e16 <twihs_master_read+0x8e>
			return TWIHS_ERROR_TIMEOUT;
  401e12:	2309      	movs	r3, #9
  401e14:	e025      	b.n	401e62 <twihs_master_read+0xda>
		}
		/* Last byte ? */
		if (cnt == 1) {
  401e16:	697b      	ldr	r3, [r7, #20]
  401e18:	2b01      	cmp	r3, #1
  401e1a:	d102      	bne.n	401e22 <twihs_master_read+0x9a>
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401e1c:	687b      	ldr	r3, [r7, #4]
  401e1e:	2202      	movs	r2, #2
  401e20:	601a      	str	r2, [r3, #0]
		}

		if (!(status & TWIHS_SR_RXRDY)) {
  401e22:	68bb      	ldr	r3, [r7, #8]
  401e24:	f003 0302 	and.w	r3, r3, #2
  401e28:	2b00      	cmp	r3, #0
  401e2a:	d100      	bne.n	401e2e <twihs_master_read+0xa6>
			continue;
  401e2c:	e00c      	b.n	401e48 <twihs_master_read+0xc0>
		}
		*buffer++ = p_twihs->TWIHS_RHR;
  401e2e:	693b      	ldr	r3, [r7, #16]
  401e30:	1c5a      	adds	r2, r3, #1
  401e32:	613a      	str	r2, [r7, #16]
  401e34:	687a      	ldr	r2, [r7, #4]
  401e36:	6b12      	ldr	r2, [r2, #48]	; 0x30
  401e38:	b2d2      	uxtb	r2, r2
  401e3a:	701a      	strb	r2, [r3, #0]

		cnt--;
  401e3c:	697b      	ldr	r3, [r7, #20]
  401e3e:	3b01      	subs	r3, #1
  401e40:	617b      	str	r3, [r7, #20]
		timeout = TWIHS_TIMEOUT;
  401e42:	f643 2398 	movw	r3, #15000	; 0x3a98
  401e46:	60fb      	str	r3, [r7, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send a START Condition */
	p_twihs->TWIHS_CR = TWIHS_CR_START;

	while (cnt > 0) {
  401e48:	697b      	ldr	r3, [r7, #20]
  401e4a:	2b00      	cmp	r3, #0
  401e4c:	d1d2      	bne.n	401df4 <twihs_master_read+0x6c>

		cnt--;
		timeout = TWIHS_TIMEOUT;
	}

	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  401e4e:	bf00      	nop
  401e50:	687b      	ldr	r3, [r7, #4]
  401e52:	6a1b      	ldr	r3, [r3, #32]
  401e54:	f003 0301 	and.w	r3, r3, #1
  401e58:	2b00      	cmp	r3, #0
  401e5a:	d0f9      	beq.n	401e50 <twihs_master_read+0xc8>
	}

	p_twihs->TWIHS_SR;
  401e5c:	687b      	ldr	r3, [r7, #4]
  401e5e:	6a1b      	ldr	r3, [r3, #32]

	return TWIHS_SUCCESS;
  401e60:	2300      	movs	r3, #0
}
  401e62:	4618      	mov	r0, r3
  401e64:	3718      	adds	r7, #24
  401e66:	46bd      	mov	sp, r7
  401e68:	bd80      	pop	{r7, pc}
  401e6a:	bf00      	nop
  401e6c:	00401d2d 	.word	0x00401d2d

00401e70 <twihs_master_write>:
 * \param p_packet Packet information and data (see \ref twihs_packet_t).
 *
 * \return TWIHS_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twihs_master_write(Twihs *p_twihs, twihs_packet_t *p_packet)
{
  401e70:	b580      	push	{r7, lr}
  401e72:	b086      	sub	sp, #24
  401e74:	af00      	add	r7, sp, #0
  401e76:	6078      	str	r0, [r7, #4]
  401e78:	6039      	str	r1, [r7, #0]
	uint32_t status, cnt = p_packet->length;
  401e7a:	683b      	ldr	r3, [r7, #0]
  401e7c:	68db      	ldr	r3, [r3, #12]
  401e7e:	617b      	str	r3, [r7, #20]
	uint8_t *buffer = p_packet->buffer;
  401e80:	683b      	ldr	r3, [r7, #0]
  401e82:	689b      	ldr	r3, [r3, #8]
  401e84:	613b      	str	r3, [r7, #16]

	/* Check argument */
	if (cnt == 0) {
  401e86:	697b      	ldr	r3, [r7, #20]
  401e88:	2b00      	cmp	r3, #0
  401e8a:	d101      	bne.n	401e90 <twihs_master_write+0x20>
		return TWIHS_INVALID_ARGUMENT;
  401e8c:	2301      	movs	r3, #1
  401e8e:	e056      	b.n	401f3e <twihs_master_write+0xce>
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twihs->TWIHS_MMR = 0;
  401e90:	687b      	ldr	r3, [r7, #4]
  401e92:	2200      	movs	r2, #0
  401e94:	605a      	str	r2, [r3, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401e96:	683b      	ldr	r3, [r7, #0]
  401e98:	7c1b      	ldrb	r3, [r3, #16]
  401e9a:	041b      	lsls	r3, r3, #16
  401e9c:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  401ea0:	683b      	ldr	r3, [r7, #0]
  401ea2:	685b      	ldr	r3, [r3, #4]
  401ea4:	021b      	lsls	r3, r3, #8
  401ea6:	f403 7340 	and.w	r3, r3, #768	; 0x300
		return TWIHS_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twihs->TWIHS_MMR = 0;
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401eaa:	431a      	orrs	r2, r3
  401eac:	687b      	ldr	r3, [r7, #4]
  401eae:	605a      	str	r2, [r3, #4]
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
			TWIHS_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twihs->TWIHS_IADR = 0;
  401eb0:	687b      	ldr	r3, [r7, #4]
  401eb2:	2200      	movs	r2, #0
  401eb4:	60da      	str	r2, [r3, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401eb6:	683a      	ldr	r2, [r7, #0]
  401eb8:	683b      	ldr	r3, [r7, #0]
  401eba:	685b      	ldr	r3, [r3, #4]
  401ebc:	4610      	mov	r0, r2
  401ebe:	4619      	mov	r1, r3
  401ec0:	4b21      	ldr	r3, [pc, #132]	; (401f48 <twihs_master_write+0xd8>)
  401ec2:	4798      	blx	r3
  401ec4:	4602      	mov	r2, r0
  401ec6:	687b      	ldr	r3, [r7, #4]
  401ec8:	60da      	str	r2, [r3, #12]

	/* Send all bytes */
	while (cnt > 0) {
  401eca:	e019      	b.n	401f00 <twihs_master_write+0x90>
		status = p_twihs->TWIHS_SR;
  401ecc:	687b      	ldr	r3, [r7, #4]
  401ece:	6a1b      	ldr	r3, [r3, #32]
  401ed0:	60fb      	str	r3, [r7, #12]
		if (status & TWIHS_SR_NACK) {
  401ed2:	68fb      	ldr	r3, [r7, #12]
  401ed4:	f403 7380 	and.w	r3, r3, #256	; 0x100
  401ed8:	2b00      	cmp	r3, #0
  401eda:	d001      	beq.n	401ee0 <twihs_master_write+0x70>
			return TWIHS_RECEIVE_NACK;
  401edc:	2305      	movs	r3, #5
  401ede:	e02e      	b.n	401f3e <twihs_master_write+0xce>
		}

		if (!(status & TWIHS_SR_TXRDY)) {
  401ee0:	68fb      	ldr	r3, [r7, #12]
  401ee2:	f003 0304 	and.w	r3, r3, #4
  401ee6:	2b00      	cmp	r3, #0
  401ee8:	d100      	bne.n	401eec <twihs_master_write+0x7c>
			continue;
  401eea:	e009      	b.n	401f00 <twihs_master_write+0x90>
		}
		p_twihs->TWIHS_THR = *buffer++;
  401eec:	693b      	ldr	r3, [r7, #16]
  401eee:	1c5a      	adds	r2, r3, #1
  401ef0:	613a      	str	r2, [r7, #16]
  401ef2:	781b      	ldrb	r3, [r3, #0]
  401ef4:	461a      	mov	r2, r3
  401ef6:	687b      	ldr	r3, [r7, #4]
  401ef8:	635a      	str	r2, [r3, #52]	; 0x34

		cnt--;
  401efa:	697b      	ldr	r3, [r7, #20]
  401efc:	3b01      	subs	r3, #1
  401efe:	617b      	str	r3, [r7, #20]
	/* Set internal address for remote chip */
	p_twihs->TWIHS_IADR = 0;
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
  401f00:	697b      	ldr	r3, [r7, #20]
  401f02:	2b00      	cmp	r3, #0
  401f04:	d1e2      	bne.n	401ecc <twihs_master_write+0x5c>

		cnt--;
	}

	while (1) {
		status = p_twihs->TWIHS_SR;
  401f06:	687b      	ldr	r3, [r7, #4]
  401f08:	6a1b      	ldr	r3, [r3, #32]
  401f0a:	60fb      	str	r3, [r7, #12]
		if (status & TWIHS_SR_NACK) {
  401f0c:	68fb      	ldr	r3, [r7, #12]
  401f0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
  401f12:	2b00      	cmp	r3, #0
  401f14:	d001      	beq.n	401f1a <twihs_master_write+0xaa>
			return TWIHS_RECEIVE_NACK;
  401f16:	2305      	movs	r3, #5
  401f18:	e011      	b.n	401f3e <twihs_master_write+0xce>
		}

		if (status & TWIHS_SR_TXRDY) {
  401f1a:	68fb      	ldr	r3, [r7, #12]
  401f1c:	f003 0304 	and.w	r3, r3, #4
  401f20:	2b00      	cmp	r3, #0
  401f22:	d004      	beq.n	401f2e <twihs_master_write+0xbe>
			break;
  401f24:	bf00      	nop
		}
	}

	p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401f26:	687b      	ldr	r3, [r7, #4]
  401f28:	2202      	movs	r2, #2
  401f2a:	601a      	str	r2, [r3, #0]

	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  401f2c:	e000      	b.n	401f30 <twihs_master_write+0xc0>
		}

		if (status & TWIHS_SR_TXRDY) {
			break;
		}
	}
  401f2e:	e7ea      	b.n	401f06 <twihs_master_write+0x96>

	p_twihs->TWIHS_CR = TWIHS_CR_STOP;

	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  401f30:	687b      	ldr	r3, [r7, #4]
  401f32:	6a1b      	ldr	r3, [r3, #32]
  401f34:	f003 0301 	and.w	r3, r3, #1
  401f38:	2b00      	cmp	r3, #0
  401f3a:	d0f9      	beq.n	401f30 <twihs_master_write+0xc0>
	}

	return TWIHS_SUCCESS;
  401f3c:	2300      	movs	r3, #0
}
  401f3e:	4618      	mov	r0, r3
  401f40:	3718      	adds	r7, #24
  401f42:	46bd      	mov	sp, r7
  401f44:	bd80      	pop	{r7, pc}
  401f46:	bf00      	nop
  401f48:	00401d2d 	.word	0x00401d2d

00401f4c <twihs_reset>:
 * \brief Reset TWIHS.
 *
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_reset(Twihs *p_twihs)
{
  401f4c:	b480      	push	{r7}
  401f4e:	b083      	sub	sp, #12
  401f50:	af00      	add	r7, sp, #0
  401f52:	6078      	str	r0, [r7, #4]
	/* Set SWRST bit to reset TWIHS peripheral */
	p_twihs->TWIHS_CR = TWIHS_CR_SWRST;
  401f54:	687b      	ldr	r3, [r7, #4]
  401f56:	2280      	movs	r2, #128	; 0x80
  401f58:	601a      	str	r2, [r3, #0]
	p_twihs->TWIHS_RHR;
  401f5a:	687b      	ldr	r3, [r7, #4]
  401f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  401f5e:	370c      	adds	r7, #12
  401f60:	46bd      	mov	sp, r7
  401f62:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f66:	4770      	bx	lr

00401f68 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  401f68:	b480      	push	{r7}
  401f6a:	b085      	sub	sp, #20
  401f6c:	af00      	add	r7, sp, #0
  401f6e:	6078      	str	r0, [r7, #4]
  401f70:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  401f72:	2300      	movs	r3, #0
  401f74:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  401f76:	687b      	ldr	r3, [r7, #4]
  401f78:	22ac      	movs	r2, #172	; 0xac
  401f7a:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  401f7c:	683b      	ldr	r3, [r7, #0]
  401f7e:	681a      	ldr	r2, [r3, #0]
  401f80:	683b      	ldr	r3, [r7, #0]
  401f82:	685b      	ldr	r3, [r3, #4]
  401f84:	fbb2 f3f3 	udiv	r3, r2, r3
  401f88:	091b      	lsrs	r3, r3, #4
  401f8a:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  401f8c:	68fb      	ldr	r3, [r7, #12]
  401f8e:	2b00      	cmp	r3, #0
  401f90:	d003      	beq.n	401f9a <uart_init+0x32>
  401f92:	68fb      	ldr	r3, [r7, #12]
  401f94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  401f98:	d301      	bcc.n	401f9e <uart_init+0x36>
		return 1;
  401f9a:	2301      	movs	r3, #1
  401f9c:	e00a      	b.n	401fb4 <uart_init+0x4c>

	p_uart->UART_BRGR = cd;
  401f9e:	687b      	ldr	r3, [r7, #4]
  401fa0:	68fa      	ldr	r2, [r7, #12]
  401fa2:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  401fa4:	683b      	ldr	r3, [r7, #0]
  401fa6:	689a      	ldr	r2, [r3, #8]
  401fa8:	687b      	ldr	r3, [r7, #4]
  401faa:	605a      	str	r2, [r3, #4]
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  401fac:	687b      	ldr	r3, [r7, #4]
  401fae:	2250      	movs	r2, #80	; 0x50
  401fb0:	601a      	str	r2, [r3, #0]

	return 0;
  401fb2:	2300      	movs	r3, #0
}
  401fb4:	4618      	mov	r0, r3
  401fb6:	3714      	adds	r7, #20
  401fb8:	46bd      	mov	sp, r7
  401fba:	f85d 7b04 	ldr.w	r7, [sp], #4
  401fbe:	4770      	bx	lr

00401fc0 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  401fc0:	b480      	push	{r7}
  401fc2:	b083      	sub	sp, #12
  401fc4:	af00      	add	r7, sp, #0
  401fc6:	6078      	str	r0, [r7, #4]
  401fc8:	460b      	mov	r3, r1
  401fca:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401fcc:	687b      	ldr	r3, [r7, #4]
  401fce:	695b      	ldr	r3, [r3, #20]
  401fd0:	f003 0302 	and.w	r3, r3, #2
  401fd4:	2b00      	cmp	r3, #0
  401fd6:	d101      	bne.n	401fdc <uart_write+0x1c>
		return 1;
  401fd8:	2301      	movs	r3, #1
  401fda:	e003      	b.n	401fe4 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  401fdc:	78fa      	ldrb	r2, [r7, #3]
  401fde:	687b      	ldr	r3, [r7, #4]
  401fe0:	61da      	str	r2, [r3, #28]
	return 0;
  401fe2:	2300      	movs	r3, #0
}
  401fe4:	4618      	mov	r0, r3
  401fe6:	370c      	adds	r7, #12
  401fe8:	46bd      	mov	sp, r7
  401fea:	f85d 7b04 	ldr.w	r7, [sp], #4
  401fee:	4770      	bx	lr

00401ff0 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  401ff0:	b480      	push	{r7}
  401ff2:	b083      	sub	sp, #12
  401ff4:	af00      	add	r7, sp, #0
  401ff6:	6078      	str	r0, [r7, #4]
  401ff8:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401ffa:	687b      	ldr	r3, [r7, #4]
  401ffc:	695b      	ldr	r3, [r3, #20]
  401ffe:	f003 0301 	and.w	r3, r3, #1
  402002:	2b00      	cmp	r3, #0
  402004:	d101      	bne.n	40200a <uart_read+0x1a>
		return 1;
  402006:	2301      	movs	r3, #1
  402008:	e005      	b.n	402016 <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40200a:	687b      	ldr	r3, [r7, #4]
  40200c:	699b      	ldr	r3, [r3, #24]
  40200e:	b2da      	uxtb	r2, r3
  402010:	683b      	ldr	r3, [r7, #0]
  402012:	701a      	strb	r2, [r3, #0]
	return 0;
  402014:	2300      	movs	r3, #0
}
  402016:	4618      	mov	r0, r3
  402018:	370c      	adds	r7, #12
  40201a:	46bd      	mov	sp, r7
  40201c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402020:	4770      	bx	lr
  402022:	bf00      	nop

00402024 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  402024:	b480      	push	{r7}
  402026:	b089      	sub	sp, #36	; 0x24
  402028:	af00      	add	r7, sp, #0
  40202a:	60f8      	str	r0, [r7, #12]
  40202c:	60b9      	str	r1, [r7, #8]
  40202e:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  402030:	68bb      	ldr	r3, [r7, #8]
  402032:	011a      	lsls	r2, r3, #4
  402034:	687b      	ldr	r3, [r7, #4]
  402036:	429a      	cmp	r2, r3
  402038:	d802      	bhi.n	402040 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  40203a:	2310      	movs	r3, #16
  40203c:	61fb      	str	r3, [r7, #28]
  40203e:	e001      	b.n	402044 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  402040:	2308      	movs	r3, #8
  402042:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  402044:	687b      	ldr	r3, [r7, #4]
  402046:	00da      	lsls	r2, r3, #3
  402048:	69fb      	ldr	r3, [r7, #28]
  40204a:	68b9      	ldr	r1, [r7, #8]
  40204c:	fb01 f303 	mul.w	r3, r1, r3
  402050:	085b      	lsrs	r3, r3, #1
  402052:	441a      	add	r2, r3
  402054:	69fb      	ldr	r3, [r7, #28]
  402056:	68b9      	ldr	r1, [r7, #8]
  402058:	fb01 f303 	mul.w	r3, r1, r3
  40205c:	fbb2 f3f3 	udiv	r3, r2, r3
  402060:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  402062:	69bb      	ldr	r3, [r7, #24]
  402064:	08db      	lsrs	r3, r3, #3
  402066:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  402068:	69bb      	ldr	r3, [r7, #24]
  40206a:	f003 0307 	and.w	r3, r3, #7
  40206e:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  402070:	697b      	ldr	r3, [r7, #20]
  402072:	2b00      	cmp	r3, #0
  402074:	d003      	beq.n	40207e <usart_set_async_baudrate+0x5a>
  402076:	697b      	ldr	r3, [r7, #20]
  402078:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  40207c:	d301      	bcc.n	402082 <usart_set_async_baudrate+0x5e>
		return 1;
  40207e:	2301      	movs	r3, #1
  402080:	e00f      	b.n	4020a2 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  402082:	69fb      	ldr	r3, [r7, #28]
  402084:	2b08      	cmp	r3, #8
  402086:	d105      	bne.n	402094 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  402088:	68fb      	ldr	r3, [r7, #12]
  40208a:	685b      	ldr	r3, [r3, #4]
  40208c:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  402090:	68fb      	ldr	r3, [r7, #12]
  402092:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  402094:	693b      	ldr	r3, [r7, #16]
  402096:	041a      	lsls	r2, r3, #16
  402098:	697b      	ldr	r3, [r7, #20]
  40209a:	431a      	orrs	r2, r3
  40209c:	68fb      	ldr	r3, [r7, #12]
  40209e:	621a      	str	r2, [r3, #32]

	return 0;
  4020a0:	2300      	movs	r3, #0
}
  4020a2:	4618      	mov	r0, r3
  4020a4:	3724      	adds	r7, #36	; 0x24
  4020a6:	46bd      	mov	sp, r7
  4020a8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020ac:	4770      	bx	lr
  4020ae:	bf00      	nop

004020b0 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  4020b0:	b580      	push	{r7, lr}
  4020b2:	b082      	sub	sp, #8
  4020b4:	af00      	add	r7, sp, #0
  4020b6:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  4020b8:	6878      	ldr	r0, [r7, #4]
  4020ba:	4b0d      	ldr	r3, [pc, #52]	; (4020f0 <usart_reset+0x40>)
  4020bc:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  4020be:	687b      	ldr	r3, [r7, #4]
  4020c0:	2200      	movs	r2, #0
  4020c2:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  4020c4:	687b      	ldr	r3, [r7, #4]
  4020c6:	2200      	movs	r2, #0
  4020c8:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  4020ca:	687b      	ldr	r3, [r7, #4]
  4020cc:	2200      	movs	r2, #0
  4020ce:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  4020d0:	6878      	ldr	r0, [r7, #4]
  4020d2:	4b08      	ldr	r3, [pc, #32]	; (4020f4 <usart_reset+0x44>)
  4020d4:	4798      	blx	r3
	usart_reset_rx(p_usart);
  4020d6:	6878      	ldr	r0, [r7, #4]
  4020d8:	4b07      	ldr	r3, [pc, #28]	; (4020f8 <usart_reset+0x48>)
  4020da:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  4020dc:	6878      	ldr	r0, [r7, #4]
  4020de:	4b07      	ldr	r3, [pc, #28]	; (4020fc <usart_reset+0x4c>)
  4020e0:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  4020e2:	6878      	ldr	r0, [r7, #4]
  4020e4:	4b06      	ldr	r3, [pc, #24]	; (402100 <usart_reset+0x50>)
  4020e6:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  4020e8:	3708      	adds	r7, #8
  4020ea:	46bd      	mov	sp, r7
  4020ec:	bd80      	pop	{r7, pc}
  4020ee:	bf00      	nop
  4020f0:	00402345 	.word	0x00402345
  4020f4:	004021a1 	.word	0x004021a1
  4020f8:	004021ed 	.word	0x004021ed
  4020fc:	00402255 	.word	0x00402255
  402100:	00402271 	.word	0x00402271

00402104 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  402104:	b580      	push	{r7, lr}
  402106:	b084      	sub	sp, #16
  402108:	af00      	add	r7, sp, #0
  40210a:	60f8      	str	r0, [r7, #12]
  40210c:	60b9      	str	r1, [r7, #8]
  40210e:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  402110:	68f8      	ldr	r0, [r7, #12]
  402112:	4b1a      	ldr	r3, [pc, #104]	; (40217c <usart_init_rs232+0x78>)
  402114:	4798      	blx	r3

	ul_reg_val = 0;
  402116:	4b1a      	ldr	r3, [pc, #104]	; (402180 <usart_init_rs232+0x7c>)
  402118:	2200      	movs	r2, #0
  40211a:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  40211c:	68bb      	ldr	r3, [r7, #8]
  40211e:	2b00      	cmp	r3, #0
  402120:	d009      	beq.n	402136 <usart_init_rs232+0x32>
  402122:	68bb      	ldr	r3, [r7, #8]
  402124:	681b      	ldr	r3, [r3, #0]
  402126:	68f8      	ldr	r0, [r7, #12]
  402128:	4619      	mov	r1, r3
  40212a:	687a      	ldr	r2, [r7, #4]
  40212c:	4b15      	ldr	r3, [pc, #84]	; (402184 <usart_init_rs232+0x80>)
  40212e:	4798      	blx	r3
  402130:	4603      	mov	r3, r0
  402132:	2b00      	cmp	r3, #0
  402134:	d001      	beq.n	40213a <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  402136:	2301      	movs	r3, #1
  402138:	e01b      	b.n	402172 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40213a:	68bb      	ldr	r3, [r7, #8]
  40213c:	685a      	ldr	r2, [r3, #4]
  40213e:	68bb      	ldr	r3, [r7, #8]
  402140:	689b      	ldr	r3, [r3, #8]
  402142:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  402144:	68bb      	ldr	r3, [r7, #8]
  402146:	691b      	ldr	r3, [r3, #16]
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  402148:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40214a:	68bb      	ldr	r3, [r7, #8]
  40214c:	68db      	ldr	r3, [r3, #12]
  40214e:	431a      	orrs	r2, r3
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  402150:	4b0b      	ldr	r3, [pc, #44]	; (402180 <usart_init_rs232+0x7c>)
  402152:	681b      	ldr	r3, [r3, #0]
  402154:	4313      	orrs	r3, r2
  402156:	4a0a      	ldr	r2, [pc, #40]	; (402180 <usart_init_rs232+0x7c>)
  402158:	6013      	str	r3, [r2, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  40215a:	4b09      	ldr	r3, [pc, #36]	; (402180 <usart_init_rs232+0x7c>)
  40215c:	681b      	ldr	r3, [r3, #0]
  40215e:	4a08      	ldr	r2, [pc, #32]	; (402180 <usart_init_rs232+0x7c>)
  402160:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  402162:	68fb      	ldr	r3, [r7, #12]
  402164:	685a      	ldr	r2, [r3, #4]
  402166:	4b06      	ldr	r3, [pc, #24]	; (402180 <usart_init_rs232+0x7c>)
  402168:	681b      	ldr	r3, [r3, #0]
  40216a:	431a      	orrs	r2, r3
  40216c:	68fb      	ldr	r3, [r7, #12]
  40216e:	605a      	str	r2, [r3, #4]

	return 0;
  402170:	2300      	movs	r3, #0
}
  402172:	4618      	mov	r0, r3
  402174:	3710      	adds	r7, #16
  402176:	46bd      	mov	sp, r7
  402178:	bd80      	pop	{r7, pc}
  40217a:	bf00      	nop
  40217c:	004020b1 	.word	0x004020b1
  402180:	204009a0 	.word	0x204009a0
  402184:	00402025 	.word	0x00402025

00402188 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  402188:	b480      	push	{r7}
  40218a:	b083      	sub	sp, #12
  40218c:	af00      	add	r7, sp, #0
  40218e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  402190:	687b      	ldr	r3, [r7, #4]
  402192:	2240      	movs	r2, #64	; 0x40
  402194:	601a      	str	r2, [r3, #0]
}
  402196:	370c      	adds	r7, #12
  402198:	46bd      	mov	sp, r7
  40219a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40219e:	4770      	bx	lr

004021a0 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  4021a0:	b480      	push	{r7}
  4021a2:	b083      	sub	sp, #12
  4021a4:	af00      	add	r7, sp, #0
  4021a6:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4021a8:	687b      	ldr	r3, [r7, #4]
  4021aa:	2288      	movs	r2, #136	; 0x88
  4021ac:	601a      	str	r2, [r3, #0]
}
  4021ae:	370c      	adds	r7, #12
  4021b0:	46bd      	mov	sp, r7
  4021b2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4021b6:	4770      	bx	lr

004021b8 <usart_set_tx_timeguard>:
 *
 * \param p_usart Pointer to a USART instance.
 * \param timeguard The value of transmit timeguard.
 */
void usart_set_tx_timeguard(Usart *p_usart, uint32_t timeguard)
{
  4021b8:	b480      	push	{r7}
  4021ba:	b083      	sub	sp, #12
  4021bc:	af00      	add	r7, sp, #0
  4021be:	6078      	str	r0, [r7, #4]
  4021c0:	6039      	str	r1, [r7, #0]
	p_usart->US_TTGR = timeguard;
  4021c2:	687b      	ldr	r3, [r7, #4]
  4021c4:	683a      	ldr	r2, [r7, #0]
  4021c6:	629a      	str	r2, [r3, #40]	; 0x28
}
  4021c8:	370c      	adds	r7, #12
  4021ca:	46bd      	mov	sp, r7
  4021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4021d0:	4770      	bx	lr
  4021d2:	bf00      	nop

004021d4 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  4021d4:	b480      	push	{r7}
  4021d6:	b083      	sub	sp, #12
  4021d8:	af00      	add	r7, sp, #0
  4021da:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  4021dc:	687b      	ldr	r3, [r7, #4]
  4021de:	2210      	movs	r2, #16
  4021e0:	601a      	str	r2, [r3, #0]
}
  4021e2:	370c      	adds	r7, #12
  4021e4:	46bd      	mov	sp, r7
  4021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4021ea:	4770      	bx	lr

004021ec <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  4021ec:	b480      	push	{r7}
  4021ee:	b083      	sub	sp, #12
  4021f0:	af00      	add	r7, sp, #0
  4021f2:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4021f4:	687b      	ldr	r3, [r7, #4]
  4021f6:	2224      	movs	r2, #36	; 0x24
  4021f8:	601a      	str	r2, [r3, #0]
}
  4021fa:	370c      	adds	r7, #12
  4021fc:	46bd      	mov	sp, r7
  4021fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  402202:	4770      	bx	lr

00402204 <usart_enable_interrupt>:
 *
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_enable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
  402204:	b480      	push	{r7}
  402206:	b083      	sub	sp, #12
  402208:	af00      	add	r7, sp, #0
  40220a:	6078      	str	r0, [r7, #4]
  40220c:	6039      	str	r1, [r7, #0]
	p_usart->US_IER = ul_sources;
  40220e:	687b      	ldr	r3, [r7, #4]
  402210:	683a      	ldr	r2, [r7, #0]
  402212:	609a      	str	r2, [r3, #8]
}
  402214:	370c      	adds	r7, #12
  402216:	46bd      	mov	sp, r7
  402218:	f85d 7b04 	ldr.w	r7, [sp], #4
  40221c:	4770      	bx	lr
  40221e:	bf00      	nop

00402220 <usart_disable_interrupt>:
 *
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_disable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
  402220:	b480      	push	{r7}
  402222:	b083      	sub	sp, #12
  402224:	af00      	add	r7, sp, #0
  402226:	6078      	str	r0, [r7, #4]
  402228:	6039      	str	r1, [r7, #0]
	p_usart->US_IDR = ul_sources;
  40222a:	687b      	ldr	r3, [r7, #4]
  40222c:	683a      	ldr	r2, [r7, #0]
  40222e:	60da      	str	r2, [r3, #12]
}
  402230:	370c      	adds	r7, #12
  402232:	46bd      	mov	sp, r7
  402234:	f85d 7b04 	ldr.w	r7, [sp], #4
  402238:	4770      	bx	lr
  40223a:	bf00      	nop

0040223c <usart_get_status>:
 * \param p_usart Pointer to a USART instance.
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
  40223c:	b480      	push	{r7}
  40223e:	b083      	sub	sp, #12
  402240:	af00      	add	r7, sp, #0
  402242:	6078      	str	r0, [r7, #4]
	return p_usart->US_CSR;
  402244:	687b      	ldr	r3, [r7, #4]
  402246:	695b      	ldr	r3, [r3, #20]
}
  402248:	4618      	mov	r0, r3
  40224a:	370c      	adds	r7, #12
  40224c:	46bd      	mov	sp, r7
  40224e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402252:	4770      	bx	lr

00402254 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  402254:	b480      	push	{r7}
  402256:	b083      	sub	sp, #12
  402258:	af00      	add	r7, sp, #0
  40225a:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  40225c:	687b      	ldr	r3, [r7, #4]
  40225e:	f44f 7280 	mov.w	r2, #256	; 0x100
  402262:	601a      	str	r2, [r3, #0]
}
  402264:	370c      	adds	r7, #12
  402266:	46bd      	mov	sp, r7
  402268:	f85d 7b04 	ldr.w	r7, [sp], #4
  40226c:	4770      	bx	lr
  40226e:	bf00      	nop

00402270 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  402270:	b480      	push	{r7}
  402272:	b083      	sub	sp, #12
  402274:	af00      	add	r7, sp, #0
  402276:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  402278:	687b      	ldr	r3, [r7, #4]
  40227a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  40227e:	601a      	str	r2, [r3, #0]
}
  402280:	370c      	adds	r7, #12
  402282:	46bd      	mov	sp, r7
  402284:	f85d 7b04 	ldr.w	r7, [sp], #4
  402288:	4770      	bx	lr
  40228a:	bf00      	nop

0040228c <usart_is_tx_empty>:
 *
 * \retval 1 Transmitter is empty.
 * \retval 0 Transmitter is not empty.
 */
uint32_t usart_is_tx_empty(Usart *p_usart)
{
  40228c:	b480      	push	{r7}
  40228e:	b083      	sub	sp, #12
  402290:	af00      	add	r7, sp, #0
  402292:	6078      	str	r0, [r7, #4]
	return (p_usart->US_CSR & US_CSR_TXEMPTY) > 0;
  402294:	687b      	ldr	r3, [r7, #4]
  402296:	695b      	ldr	r3, [r3, #20]
  402298:	f403 7300 	and.w	r3, r3, #512	; 0x200
  40229c:	2b00      	cmp	r3, #0
  40229e:	bf14      	ite	ne
  4022a0:	2301      	movne	r3, #1
  4022a2:	2300      	moveq	r3, #0
  4022a4:	b2db      	uxtb	r3, r3
}
  4022a6:	4618      	mov	r0, r3
  4022a8:	370c      	adds	r7, #12
  4022aa:	46bd      	mov	sp, r7
  4022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
  4022b0:	4770      	bx	lr
  4022b2:	bf00      	nop

004022b4 <usart_is_rx_ready>:
 *
 * \retval 1 Some data has been received.
 * \retval 0 No data has been received.
 */
uint32_t usart_is_rx_ready(Usart *p_usart)
{
  4022b4:	b480      	push	{r7}
  4022b6:	b083      	sub	sp, #12
  4022b8:	af00      	add	r7, sp, #0
  4022ba:	6078      	str	r0, [r7, #4]
	return (p_usart->US_CSR & US_CSR_RXRDY) > 0;
  4022bc:	687b      	ldr	r3, [r7, #4]
  4022be:	695b      	ldr	r3, [r3, #20]
  4022c0:	f003 0301 	and.w	r3, r3, #1
  4022c4:	2b00      	cmp	r3, #0
  4022c6:	bf14      	ite	ne
  4022c8:	2301      	movne	r3, #1
  4022ca:	2300      	moveq	r3, #0
  4022cc:	b2db      	uxtb	r3, r3
}
  4022ce:	4618      	mov	r0, r3
  4022d0:	370c      	adds	r7, #12
  4022d2:	46bd      	mov	sp, r7
  4022d4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4022d8:	4770      	bx	lr
  4022da:	bf00      	nop

004022dc <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  4022dc:	b480      	push	{r7}
  4022de:	b083      	sub	sp, #12
  4022e0:	af00      	add	r7, sp, #0
  4022e2:	6078      	str	r0, [r7, #4]
  4022e4:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4022e6:	687b      	ldr	r3, [r7, #4]
  4022e8:	695b      	ldr	r3, [r3, #20]
  4022ea:	f003 0302 	and.w	r3, r3, #2
  4022ee:	2b00      	cmp	r3, #0
  4022f0:	d101      	bne.n	4022f6 <usart_write+0x1a>
		return 1;
  4022f2:	2301      	movs	r3, #1
  4022f4:	e005      	b.n	402302 <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  4022f6:	683b      	ldr	r3, [r7, #0]
  4022f8:	f3c3 0208 	ubfx	r2, r3, #0, #9
  4022fc:	687b      	ldr	r3, [r7, #4]
  4022fe:	61da      	str	r2, [r3, #28]
	return 0;
  402300:	2300      	movs	r3, #0
}
  402302:	4618      	mov	r0, r3
  402304:	370c      	adds	r7, #12
  402306:	46bd      	mov	sp, r7
  402308:	f85d 7b04 	ldr.w	r7, [sp], #4
  40230c:	4770      	bx	lr
  40230e:	bf00      	nop

00402310 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  402310:	b480      	push	{r7}
  402312:	b083      	sub	sp, #12
  402314:	af00      	add	r7, sp, #0
  402316:	6078      	str	r0, [r7, #4]
  402318:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  40231a:	687b      	ldr	r3, [r7, #4]
  40231c:	695b      	ldr	r3, [r3, #20]
  40231e:	f003 0301 	and.w	r3, r3, #1
  402322:	2b00      	cmp	r3, #0
  402324:	d101      	bne.n	40232a <usart_read+0x1a>
		return 1;
  402326:	2301      	movs	r3, #1
  402328:	e006      	b.n	402338 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40232a:	687b      	ldr	r3, [r7, #4]
  40232c:	699b      	ldr	r3, [r3, #24]
  40232e:	f3c3 0208 	ubfx	r2, r3, #0, #9
  402332:	683b      	ldr	r3, [r7, #0]
  402334:	601a      	str	r2, [r3, #0]

	return 0;
  402336:	2300      	movs	r3, #0
}
  402338:	4618      	mov	r0, r3
  40233a:	370c      	adds	r7, #12
  40233c:	46bd      	mov	sp, r7
  40233e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402342:	4770      	bx	lr

00402344 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  402344:	b480      	push	{r7}
  402346:	b083      	sub	sp, #12
  402348:	af00      	add	r7, sp, #0
  40234a:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  40234c:	687b      	ldr	r3, [r7, #4]
  40234e:	4a04      	ldr	r2, [pc, #16]	; (402360 <usart_disable_writeprotect+0x1c>)
  402350:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  402354:	370c      	adds	r7, #12
  402356:	46bd      	mov	sp, r7
  402358:	f85d 7b04 	ldr.w	r7, [sp], #4
  40235c:	4770      	bx	lr
  40235e:	bf00      	nop
  402360:	55534100 	.word	0x55534100

00402364 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  402364:	b580      	push	{r7, lr}
  402366:	b082      	sub	sp, #8
  402368:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  40236a:	4b16      	ldr	r3, [pc, #88]	; (4023c4 <Reset_Handler+0x60>)
  40236c:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
  40236e:	4b16      	ldr	r3, [pc, #88]	; (4023c8 <Reset_Handler+0x64>)
  402370:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
  402372:	687a      	ldr	r2, [r7, #4]
  402374:	683b      	ldr	r3, [r7, #0]
  402376:	429a      	cmp	r2, r3
  402378:	d00c      	beq.n	402394 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  40237a:	e007      	b.n	40238c <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  40237c:	683b      	ldr	r3, [r7, #0]
  40237e:	1d1a      	adds	r2, r3, #4
  402380:	603a      	str	r2, [r7, #0]
  402382:	687a      	ldr	r2, [r7, #4]
  402384:	1d11      	adds	r1, r2, #4
  402386:	6079      	str	r1, [r7, #4]
  402388:	6812      	ldr	r2, [r2, #0]
  40238a:	601a      	str	r2, [r3, #0]
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
  40238c:	683b      	ldr	r3, [r7, #0]
  40238e:	4a0f      	ldr	r2, [pc, #60]	; (4023cc <Reset_Handler+0x68>)
  402390:	4293      	cmp	r3, r2
  402392:	d3f3      	bcc.n	40237c <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  402394:	4b0e      	ldr	r3, [pc, #56]	; (4023d0 <Reset_Handler+0x6c>)
  402396:	603b      	str	r3, [r7, #0]
  402398:	e004      	b.n	4023a4 <Reset_Handler+0x40>
                *pDest++ = 0;
  40239a:	683b      	ldr	r3, [r7, #0]
  40239c:	1d1a      	adds	r2, r3, #4
  40239e:	603a      	str	r2, [r7, #0]
  4023a0:	2200      	movs	r2, #0
  4023a2:	601a      	str	r2, [r3, #0]
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4023a4:	683b      	ldr	r3, [r7, #0]
  4023a6:	4a0b      	ldr	r2, [pc, #44]	; (4023d4 <Reset_Handler+0x70>)
  4023a8:	4293      	cmp	r3, r2
  4023aa:	d3f6      	bcc.n	40239a <Reset_Handler+0x36>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  4023ac:	4b0a      	ldr	r3, [pc, #40]	; (4023d8 <Reset_Handler+0x74>)
  4023ae:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4023b0:	4a0a      	ldr	r2, [pc, #40]	; (4023dc <Reset_Handler+0x78>)
  4023b2:	687b      	ldr	r3, [r7, #4]
  4023b4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4023b8:	6093      	str	r3, [r2, #8]

        /* Initialize the C library */
        __libc_init_array();
  4023ba:	4b09      	ldr	r3, [pc, #36]	; (4023e0 <Reset_Handler+0x7c>)
  4023bc:	4798      	blx	r3

        /* Branch to main function */
        main();
  4023be:	4b09      	ldr	r3, [pc, #36]	; (4023e4 <Reset_Handler+0x80>)
  4023c0:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  4023c2:	e7fe      	b.n	4023c2 <Reset_Handler+0x5e>
  4023c4:	0040d70c 	.word	0x0040d70c
  4023c8:	20400000 	.word	0x20400000
  4023cc:	20400914 	.word	0x20400914
  4023d0:	20400914 	.word	0x20400914
  4023d4:	20401858 	.word	0x20401858
  4023d8:	00400000 	.word	0x00400000
  4023dc:	e000ed00 	.word	0xe000ed00
  4023e0:	0040712d 	.word	0x0040712d
  4023e4:	004068a5 	.word	0x004068a5

004023e8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4023e8:	b480      	push	{r7}
  4023ea:	af00      	add	r7, sp, #0
        while (1) {
        }
  4023ec:	e7fe      	b.n	4023ec <Dummy_Handler+0x4>
  4023ee:	bf00      	nop

004023f0 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  4023f0:	b480      	push	{r7}
  4023f2:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4023f4:	4b51      	ldr	r3, [pc, #324]	; (40253c <SystemCoreClockUpdate+0x14c>)
  4023f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4023f8:	f003 0303 	and.w	r3, r3, #3
  4023fc:	2b01      	cmp	r3, #1
  4023fe:	d014      	beq.n	40242a <SystemCoreClockUpdate+0x3a>
  402400:	2b01      	cmp	r3, #1
  402402:	d302      	bcc.n	40240a <SystemCoreClockUpdate+0x1a>
  402404:	2b02      	cmp	r3, #2
  402406:	d038      	beq.n	40247a <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  402408:	e07b      	b.n	402502 <SystemCoreClockUpdate+0x112>
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  {
    case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  40240a:	4b4d      	ldr	r3, [pc, #308]	; (402540 <SystemCoreClockUpdate+0x150>)
  40240c:	695b      	ldr	r3, [r3, #20]
  40240e:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402412:	2b00      	cmp	r3, #0
  402414:	d004      	beq.n	402420 <SystemCoreClockUpdate+0x30>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  402416:	4b4b      	ldr	r3, [pc, #300]	; (402544 <SystemCoreClockUpdate+0x154>)
  402418:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40241c:	601a      	str	r2, [r3, #0]
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
      }
    break;
  40241e:	e070      	b.n	402502 <SystemCoreClockUpdate+0x112>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  402420:	4b48      	ldr	r3, [pc, #288]	; (402544 <SystemCoreClockUpdate+0x154>)
  402422:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  402426:	601a      	str	r2, [r3, #0]
      }
    break;
  402428:	e06b      	b.n	402502 <SystemCoreClockUpdate+0x112>

    case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40242a:	4b44      	ldr	r3, [pc, #272]	; (40253c <SystemCoreClockUpdate+0x14c>)
  40242c:	6a1b      	ldr	r3, [r3, #32]
  40242e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402432:	2b00      	cmp	r3, #0
  402434:	d003      	beq.n	40243e <SystemCoreClockUpdate+0x4e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  402436:	4b43      	ldr	r3, [pc, #268]	; (402544 <SystemCoreClockUpdate+0x154>)
  402438:	4a43      	ldr	r2, [pc, #268]	; (402548 <SystemCoreClockUpdate+0x158>)
  40243a:	601a      	str	r2, [r3, #0]
  40243c:	e01c      	b.n	402478 <SystemCoreClockUpdate+0x88>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40243e:	4b41      	ldr	r3, [pc, #260]	; (402544 <SystemCoreClockUpdate+0x154>)
  402440:	4a42      	ldr	r2, [pc, #264]	; (40254c <SystemCoreClockUpdate+0x15c>)
  402442:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402444:	4b3d      	ldr	r3, [pc, #244]	; (40253c <SystemCoreClockUpdate+0x14c>)
  402446:	6a1b      	ldr	r3, [r3, #32]
  402448:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40244c:	2b10      	cmp	r3, #16
  40244e:	d004      	beq.n	40245a <SystemCoreClockUpdate+0x6a>
  402450:	2b20      	cmp	r3, #32
  402452:	d008      	beq.n	402466 <SystemCoreClockUpdate+0x76>
  402454:	2b00      	cmp	r3, #0
  402456:	d00e      	beq.n	402476 <SystemCoreClockUpdate+0x86>
          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
          break;

          default:
          break;
  402458:	e00e      	b.n	402478 <SystemCoreClockUpdate+0x88>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  40245a:	4b3a      	ldr	r3, [pc, #232]	; (402544 <SystemCoreClockUpdate+0x154>)
  40245c:	681b      	ldr	r3, [r3, #0]
  40245e:	005b      	lsls	r3, r3, #1
  402460:	4a38      	ldr	r2, [pc, #224]	; (402544 <SystemCoreClockUpdate+0x154>)
  402462:	6013      	str	r3, [r2, #0]
          break;
  402464:	e008      	b.n	402478 <SystemCoreClockUpdate+0x88>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  402466:	4b37      	ldr	r3, [pc, #220]	; (402544 <SystemCoreClockUpdate+0x154>)
  402468:	681a      	ldr	r2, [r3, #0]
  40246a:	4613      	mov	r3, r2
  40246c:	005b      	lsls	r3, r3, #1
  40246e:	4413      	add	r3, r2
  402470:	4a34      	ldr	r2, [pc, #208]	; (402544 <SystemCoreClockUpdate+0x154>)
  402472:	6013      	str	r3, [r2, #0]
          break;
  402474:	e000      	b.n	402478 <SystemCoreClockUpdate+0x88>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;
  402476:	bf00      	nop

          default:
          break;
        }
      }
    break;
  402478:	e043      	b.n	402502 <SystemCoreClockUpdate+0x112>

    case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40247a:	4b30      	ldr	r3, [pc, #192]	; (40253c <SystemCoreClockUpdate+0x14c>)
  40247c:	6a1b      	ldr	r3, [r3, #32]
  40247e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402482:	2b00      	cmp	r3, #0
  402484:	d003      	beq.n	40248e <SystemCoreClockUpdate+0x9e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  402486:	4b2f      	ldr	r3, [pc, #188]	; (402544 <SystemCoreClockUpdate+0x154>)
  402488:	4a2f      	ldr	r2, [pc, #188]	; (402548 <SystemCoreClockUpdate+0x158>)
  40248a:	601a      	str	r2, [r3, #0]
  40248c:	e01c      	b.n	4024c8 <SystemCoreClockUpdate+0xd8>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40248e:	4b2d      	ldr	r3, [pc, #180]	; (402544 <SystemCoreClockUpdate+0x154>)
  402490:	4a2e      	ldr	r2, [pc, #184]	; (40254c <SystemCoreClockUpdate+0x15c>)
  402492:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402494:	4b29      	ldr	r3, [pc, #164]	; (40253c <SystemCoreClockUpdate+0x14c>)
  402496:	6a1b      	ldr	r3, [r3, #32]
  402498:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40249c:	2b10      	cmp	r3, #16
  40249e:	d004      	beq.n	4024aa <SystemCoreClockUpdate+0xba>
  4024a0:	2b20      	cmp	r3, #32
  4024a2:	d008      	beq.n	4024b6 <SystemCoreClockUpdate+0xc6>
  4024a4:	2b00      	cmp	r3, #0
  4024a6:	d00e      	beq.n	4024c6 <SystemCoreClockUpdate+0xd6>
          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
          break;

          default:
          break;
  4024a8:	e00e      	b.n	4024c8 <SystemCoreClockUpdate+0xd8>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  4024aa:	4b26      	ldr	r3, [pc, #152]	; (402544 <SystemCoreClockUpdate+0x154>)
  4024ac:	681b      	ldr	r3, [r3, #0]
  4024ae:	005b      	lsls	r3, r3, #1
  4024b0:	4a24      	ldr	r2, [pc, #144]	; (402544 <SystemCoreClockUpdate+0x154>)
  4024b2:	6013      	str	r3, [r2, #0]
          break;
  4024b4:	e008      	b.n	4024c8 <SystemCoreClockUpdate+0xd8>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  4024b6:	4b23      	ldr	r3, [pc, #140]	; (402544 <SystemCoreClockUpdate+0x154>)
  4024b8:	681a      	ldr	r2, [r3, #0]
  4024ba:	4613      	mov	r3, r2
  4024bc:	005b      	lsls	r3, r3, #1
  4024be:	4413      	add	r3, r2
  4024c0:	4a20      	ldr	r2, [pc, #128]	; (402544 <SystemCoreClockUpdate+0x154>)
  4024c2:	6013      	str	r3, [r2, #0]
          break;
  4024c4:	e000      	b.n	4024c8 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;
  4024c6:	bf00      	nop
          default:
          break;
        }
      }

      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4024c8:	4b1c      	ldr	r3, [pc, #112]	; (40253c <SystemCoreClockUpdate+0x14c>)
  4024ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4024cc:	f003 0303 	and.w	r3, r3, #3
  4024d0:	2b02      	cmp	r3, #2
  4024d2:	d115      	bne.n	402500 <SystemCoreClockUpdate+0x110>
      {
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4024d4:	4b19      	ldr	r3, [pc, #100]	; (40253c <SystemCoreClockUpdate+0x14c>)
  4024d6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  4024d8:	4b1d      	ldr	r3, [pc, #116]	; (402550 <SystemCoreClockUpdate+0x160>)
  4024da:	4013      	ands	r3, r2
  4024dc:	0c1b      	lsrs	r3, r3, #16
  4024de:	3301      	adds	r3, #1
  4024e0:	4a18      	ldr	r2, [pc, #96]	; (402544 <SystemCoreClockUpdate+0x154>)
  4024e2:	6812      	ldr	r2, [r2, #0]
  4024e4:	fb02 f303 	mul.w	r3, r2, r3
  4024e8:	4a16      	ldr	r2, [pc, #88]	; (402544 <SystemCoreClockUpdate+0x154>)
  4024ea:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4024ec:	4b13      	ldr	r3, [pc, #76]	; (40253c <SystemCoreClockUpdate+0x14c>)
  4024ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4024f0:	b2db      	uxtb	r3, r3
  4024f2:	4a14      	ldr	r2, [pc, #80]	; (402544 <SystemCoreClockUpdate+0x154>)
  4024f4:	6812      	ldr	r2, [r2, #0]
  4024f6:	fbb2 f3f3 	udiv	r3, r2, r3
  4024fa:	4a12      	ldr	r2, [pc, #72]	; (402544 <SystemCoreClockUpdate+0x154>)
  4024fc:	6013      	str	r3, [r2, #0]
      }
    break;
  4024fe:	e7ff      	b.n	402500 <SystemCoreClockUpdate+0x110>
  402500:	bf00      	nop

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  402502:	4b0e      	ldr	r3, [pc, #56]	; (40253c <SystemCoreClockUpdate+0x14c>)
  402504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402506:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40250a:	2b70      	cmp	r3, #112	; 0x70
  40250c:	d108      	bne.n	402520 <SystemCoreClockUpdate+0x130>
  {
    SystemCoreClock /= 3U;
  40250e:	4b0d      	ldr	r3, [pc, #52]	; (402544 <SystemCoreClockUpdate+0x154>)
  402510:	681b      	ldr	r3, [r3, #0]
  402512:	4a10      	ldr	r2, [pc, #64]	; (402554 <SystemCoreClockUpdate+0x164>)
  402514:	fba2 2303 	umull	r2, r3, r2, r3
  402518:	085b      	lsrs	r3, r3, #1
  40251a:	4a0a      	ldr	r2, [pc, #40]	; (402544 <SystemCoreClockUpdate+0x154>)
  40251c:	6013      	str	r3, [r2, #0]
  40251e:	e009      	b.n	402534 <SystemCoreClockUpdate+0x144>
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  402520:	4b06      	ldr	r3, [pc, #24]	; (40253c <SystemCoreClockUpdate+0x14c>)
  402522:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402524:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402528:	091a      	lsrs	r2, r3, #4
  40252a:	4b06      	ldr	r3, [pc, #24]	; (402544 <SystemCoreClockUpdate+0x154>)
  40252c:	681b      	ldr	r3, [r3, #0]
  40252e:	40d3      	lsrs	r3, r2
  402530:	4a04      	ldr	r2, [pc, #16]	; (402544 <SystemCoreClockUpdate+0x154>)
  402532:	6013      	str	r3, [r2, #0]
  }
}
  402534:	46bd      	mov	sp, r7
  402536:	f85d 7b04 	ldr.w	r7, [sp], #4
  40253a:	4770      	bx	lr
  40253c:	400e0600 	.word	0x400e0600
  402540:	400e1810 	.word	0x400e1810
  402544:	20400004 	.word	0x20400004
  402548:	00b71b00 	.word	0x00b71b00
  40254c:	003d0900 	.word	0x003d0900
  402550:	07ff0000 	.word	0x07ff0000
  402554:	aaaaaaab 	.word	0xaaaaaaab

00402558 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  402558:	b480      	push	{r7}
  40255a:	b083      	sub	sp, #12
  40255c:	af00      	add	r7, sp, #0
  40255e:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  402560:	687b      	ldr	r3, [r7, #4]
  402562:	4a18      	ldr	r2, [pc, #96]	; (4025c4 <system_init_flash+0x6c>)
  402564:	4293      	cmp	r3, r2
  402566:	d804      	bhi.n	402572 <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402568:	4b17      	ldr	r3, [pc, #92]	; (4025c8 <system_init_flash+0x70>)
  40256a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40256e:	601a      	str	r2, [r3, #0]
  402570:	e023      	b.n	4025ba <system_init_flash+0x62>
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  402572:	687b      	ldr	r3, [r7, #4]
  402574:	4a15      	ldr	r2, [pc, #84]	; (4025cc <system_init_flash+0x74>)
  402576:	4293      	cmp	r3, r2
  402578:	d803      	bhi.n	402582 <system_init_flash+0x2a>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40257a:	4b13      	ldr	r3, [pc, #76]	; (4025c8 <system_init_flash+0x70>)
  40257c:	4a14      	ldr	r2, [pc, #80]	; (4025d0 <system_init_flash+0x78>)
  40257e:	601a      	str	r2, [r3, #0]
  402580:	e01b      	b.n	4025ba <system_init_flash+0x62>
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  402582:	687b      	ldr	r3, [r7, #4]
  402584:	4a13      	ldr	r2, [pc, #76]	; (4025d4 <system_init_flash+0x7c>)
  402586:	4293      	cmp	r3, r2
  402588:	d803      	bhi.n	402592 <system_init_flash+0x3a>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40258a:	4b0f      	ldr	r3, [pc, #60]	; (4025c8 <system_init_flash+0x70>)
  40258c:	4a12      	ldr	r2, [pc, #72]	; (4025d8 <system_init_flash+0x80>)
  40258e:	601a      	str	r2, [r3, #0]
  402590:	e013      	b.n	4025ba <system_init_flash+0x62>
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  402592:	687b      	ldr	r3, [r7, #4]
  402594:	4a11      	ldr	r2, [pc, #68]	; (4025dc <system_init_flash+0x84>)
  402596:	4293      	cmp	r3, r2
  402598:	d803      	bhi.n	4025a2 <system_init_flash+0x4a>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40259a:	4b0b      	ldr	r3, [pc, #44]	; (4025c8 <system_init_flash+0x70>)
  40259c:	4a10      	ldr	r2, [pc, #64]	; (4025e0 <system_init_flash+0x88>)
  40259e:	601a      	str	r2, [r3, #0]
  4025a0:	e00b      	b.n	4025ba <system_init_flash+0x62>
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4025a2:	687b      	ldr	r3, [r7, #4]
  4025a4:	4a0f      	ldr	r2, [pc, #60]	; (4025e4 <system_init_flash+0x8c>)
  4025a6:	4293      	cmp	r3, r2
  4025a8:	d804      	bhi.n	4025b4 <system_init_flash+0x5c>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4025aa:	4b07      	ldr	r3, [pc, #28]	; (4025c8 <system_init_flash+0x70>)
  4025ac:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4025b0:	601a      	str	r2, [r3, #0]
  4025b2:	e002      	b.n	4025ba <system_init_flash+0x62>
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4025b4:	4b04      	ldr	r3, [pc, #16]	; (4025c8 <system_init_flash+0x70>)
  4025b6:	4a0c      	ldr	r2, [pc, #48]	; (4025e8 <system_init_flash+0x90>)
  4025b8:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4025ba:	370c      	adds	r7, #12
  4025bc:	46bd      	mov	sp, r7
  4025be:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025c2:	4770      	bx	lr
  4025c4:	01312cff 	.word	0x01312cff
  4025c8:	400e0c00 	.word	0x400e0c00
  4025cc:	026259ff 	.word	0x026259ff
  4025d0:	04000100 	.word	0x04000100
  4025d4:	039386ff 	.word	0x039386ff
  4025d8:	04000200 	.word	0x04000200
  4025dc:	04c4b3ff 	.word	0x04c4b3ff
  4025e0:	04000300 	.word	0x04000300
  4025e4:	05f5e0ff 	.word	0x05f5e0ff
  4025e8:	04000500 	.word	0x04000500

004025ec <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  4025ec:	b480      	push	{r7}
  4025ee:	b085      	sub	sp, #20
  4025f0:	af00      	add	r7, sp, #0
  4025f2:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  4025f4:	4b10      	ldr	r3, [pc, #64]	; (402638 <_sbrk+0x4c>)
  4025f6:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  4025f8:	4b10      	ldr	r3, [pc, #64]	; (40263c <_sbrk+0x50>)
  4025fa:	681b      	ldr	r3, [r3, #0]
  4025fc:	2b00      	cmp	r3, #0
  4025fe:	d102      	bne.n	402606 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  402600:	4b0e      	ldr	r3, [pc, #56]	; (40263c <_sbrk+0x50>)
  402602:	4a0f      	ldr	r2, [pc, #60]	; (402640 <_sbrk+0x54>)
  402604:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  402606:	4b0d      	ldr	r3, [pc, #52]	; (40263c <_sbrk+0x50>)
  402608:	681b      	ldr	r3, [r3, #0]
  40260a:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  40260c:	68ba      	ldr	r2, [r7, #8]
  40260e:	687b      	ldr	r3, [r7, #4]
  402610:	441a      	add	r2, r3
  402612:	68fb      	ldr	r3, [r7, #12]
  402614:	429a      	cmp	r2, r3
  402616:	dd02      	ble.n	40261e <_sbrk+0x32>
		return (caddr_t) -1;	
  402618:	f04f 33ff 	mov.w	r3, #4294967295
  40261c:	e006      	b.n	40262c <_sbrk+0x40>
	}

	heap += incr;
  40261e:	4b07      	ldr	r3, [pc, #28]	; (40263c <_sbrk+0x50>)
  402620:	681a      	ldr	r2, [r3, #0]
  402622:	687b      	ldr	r3, [r7, #4]
  402624:	4413      	add	r3, r2
  402626:	4a05      	ldr	r2, [pc, #20]	; (40263c <_sbrk+0x50>)
  402628:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  40262a:	68bb      	ldr	r3, [r7, #8]
}
  40262c:	4618      	mov	r0, r3
  40262e:	3714      	adds	r7, #20
  402630:	46bd      	mov	sp, r7
  402632:	f85d 7b04 	ldr.w	r7, [sp], #4
  402636:	4770      	bx	lr
  402638:	2045fffc 	.word	0x2045fffc
  40263c:	204009a4 	.word	0x204009a4
  402640:	20403a58 	.word	0x20403a58

00402644 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  402644:	b480      	push	{r7}
  402646:	b083      	sub	sp, #12
  402648:	af00      	add	r7, sp, #0
  40264a:	6078      	str	r0, [r7, #4]
	return -1;
  40264c:	f04f 33ff 	mov.w	r3, #4294967295
}
  402650:	4618      	mov	r0, r3
  402652:	370c      	adds	r7, #12
  402654:	46bd      	mov	sp, r7
  402656:	f85d 7b04 	ldr.w	r7, [sp], #4
  40265a:	4770      	bx	lr

0040265c <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  40265c:	b480      	push	{r7}
  40265e:	b083      	sub	sp, #12
  402660:	af00      	add	r7, sp, #0
  402662:	6078      	str	r0, [r7, #4]
  402664:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  402666:	683b      	ldr	r3, [r7, #0]
  402668:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  40266c:	605a      	str	r2, [r3, #4]

	return 0;
  40266e:	2300      	movs	r3, #0
}
  402670:	4618      	mov	r0, r3
  402672:	370c      	adds	r7, #12
  402674:	46bd      	mov	sp, r7
  402676:	f85d 7b04 	ldr.w	r7, [sp], #4
  40267a:	4770      	bx	lr

0040267c <_isatty>:

extern int _isatty(int file)
{
  40267c:	b480      	push	{r7}
  40267e:	b083      	sub	sp, #12
  402680:	af00      	add	r7, sp, #0
  402682:	6078      	str	r0, [r7, #4]
	return 1;
  402684:	2301      	movs	r3, #1
}
  402686:	4618      	mov	r0, r3
  402688:	370c      	adds	r7, #12
  40268a:	46bd      	mov	sp, r7
  40268c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402690:	4770      	bx	lr
  402692:	bf00      	nop

00402694 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  402694:	b480      	push	{r7}
  402696:	b085      	sub	sp, #20
  402698:	af00      	add	r7, sp, #0
  40269a:	60f8      	str	r0, [r7, #12]
  40269c:	60b9      	str	r1, [r7, #8]
  40269e:	607a      	str	r2, [r7, #4]
	return 0;
  4026a0:	2300      	movs	r3, #0
}
  4026a2:	4618      	mov	r0, r3
  4026a4:	3714      	adds	r7, #20
  4026a6:	46bd      	mov	sp, r7
  4026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4026ac:	4770      	bx	lr
  4026ae:	bf00      	nop

004026b0 <print_ecdbg>:
static const char HEX_DIGITS[16] = "0123456789ABCDEF";



void print_ecdbg(const char *str)
{
  4026b0:	b580      	push	{r7, lr}
  4026b2:	b082      	sub	sp, #8
  4026b4:	af00      	add	r7, sp, #0
  4026b6:	6078      	str	r0, [r7, #4]
  // Redirection to the debug USART.
  func_transmit(str, strlen(str));
  4026b8:	6878      	ldr	r0, [r7, #4]
  4026ba:	4b05      	ldr	r3, [pc, #20]	; (4026d0 <print_ecdbg+0x20>)
  4026bc:	4798      	blx	r3
  4026be:	4603      	mov	r3, r0
  4026c0:	6878      	ldr	r0, [r7, #4]
  4026c2:	4619      	mov	r1, r3
  4026c4:	4b03      	ldr	r3, [pc, #12]	; (4026d4 <print_ecdbg+0x24>)
  4026c6:	4798      	blx	r3
}
  4026c8:	3708      	adds	r7, #8
  4026ca:	46bd      	mov	sp, r7
  4026cc:	bd80      	pop	{r7, pc}
  4026ce:	bf00      	nop
  4026d0:	004073e5 	.word	0x004073e5
  4026d4:	00403d45 	.word	0x00403d45

004026d8 <PCA9952_write_reg>:
 *
 * \param reg_index Register address. Use macros as defined in the header file.
 * \param data Data that should be written to the device register.
 */
void PCA9952_write_reg(unsigned char topBotn, uint8_t reg_index, uint8_t data)
{
  4026d8:	b580      	push	{r7, lr}
  4026da:	b088      	sub	sp, #32
  4026dc:	af00      	add	r7, sp, #0
  4026de:	4603      	mov	r3, r0
  4026e0:	71fb      	strb	r3, [r7, #7]
  4026e2:	460b      	mov	r3, r1
  4026e4:	71bb      	strb	r3, [r7, #6]
  4026e6:	4613      	mov	r3, r2
  4026e8:	717b      	strb	r3, [r7, #5]
	uint8_t pack[2];
	twihs_packet_t twi_package;

	pack[0] = reg_index;
  4026ea:	79bb      	ldrb	r3, [r7, #6]
  4026ec:	773b      	strb	r3, [r7, #28]
	pack[1] = data;
  4026ee:	797b      	ldrb	r3, [r7, #5]
  4026f0:	777b      	strb	r3, [r7, #29]

//7apr15	twi_package.chip = PCA9952_TWI_ADDRESS;

	if (topBotn == LED_TOP)
  4026f2:	79fb      	ldrb	r3, [r7, #7]
  4026f4:	2b00      	cmp	r3, #0
  4026f6:	d102      	bne.n	4026fe <PCA9952_write_reg+0x26>
	{
		twi_package.chip = PCA9952_U7_TOPDRIVE_TWI_ADDRESS;
  4026f8:	2360      	movs	r3, #96	; 0x60
  4026fa:	763b      	strb	r3, [r7, #24]
  4026fc:	e004      	b.n	402708 <PCA9952_write_reg+0x30>
	}
	else if (topBotn == LED_BOTTOM)
  4026fe:	79fb      	ldrb	r3, [r7, #7]
  402700:	2b01      	cmp	r3, #1
  402702:	d101      	bne.n	402708 <PCA9952_write_reg+0x30>
	{
		twi_package.chip = PCA9952_U8_BOTDRIVE_TWI_ADDRESS;
  402704:	2361      	movs	r3, #97	; 0x61
  402706:	763b      	strb	r3, [r7, #24]
	}

	twi_package.addr[0] = 0;		//is this right? 8feb16
  402708:	2300      	movs	r3, #0
  40270a:	723b      	strb	r3, [r7, #8]
	twi_package.addr[1] = 0;		//is this right? 8feb16
  40270c:	2300      	movs	r3, #0
  40270e:	727b      	strb	r3, [r7, #9]
	twi_package.addr[2] = 0;		//is this right? 8feb16
  402710:	2300      	movs	r3, #0
  402712:	72bb      	strb	r3, [r7, #10]
	twi_package.addr_length = 0;
  402714:	2300      	movs	r3, #0
  402716:	60fb      	str	r3, [r7, #12]
	twi_package.buffer = &pack;
  402718:	f107 031c 	add.w	r3, r7, #28
  40271c:	613b      	str	r3, [r7, #16]
	twi_package.length = sizeof(pack);
  40271e:	2302      	movs	r3, #2
  402720:	617b      	str	r3, [r7, #20]

	while(twihs_master_write(PCA9952_TWI, &twi_package)!=TWIHS_SUCCESS);
  402722:	bf00      	nop
  402724:	f107 0308 	add.w	r3, r7, #8
  402728:	4805      	ldr	r0, [pc, #20]	; (402740 <PCA9952_write_reg+0x68>)
  40272a:	4619      	mov	r1, r3
  40272c:	4b05      	ldr	r3, [pc, #20]	; (402744 <PCA9952_write_reg+0x6c>)
  40272e:	4798      	blx	r3
  402730:	4603      	mov	r3, r0
  402732:	2b00      	cmp	r3, #0
  402734:	d1f6      	bne.n	402724 <PCA9952_write_reg+0x4c>

	return;
  402736:	bf00      	nop
}
  402738:	3720      	adds	r7, #32
  40273a:	46bd      	mov	sp, r7
  40273c:	bd80      	pop	{r7, pc}
  40273e:	bf00      	nop
  402740:	40018000 	.word	0x40018000
  402744:	00401e71 	.word	0x00401e71

00402748 <PCA9952_read_reg>:
 *
 * \param reg_index Register address.
 * \returns Register content.
 */
uint8_t PCA9952_read_reg(unsigned char topBotn, uint8_t reg_index)
{
  402748:	b580      	push	{r7, lr}
  40274a:	b088      	sub	sp, #32
  40274c:	af00      	add	r7, sp, #0
  40274e:	4603      	mov	r3, r0
  402750:	460a      	mov	r2, r1
  402752:	71fb      	strb	r3, [r7, #7]
  402754:	4613      	mov	r3, r2
  402756:	71bb      	strb	r3, [r7, #6]
	uint8_t data;
	twihs_packet_t twi_package;

//7apr15	twi_package.chip = PCA9952_TWI_ADDRESS;

	if (topBotn == LED_TOP)
  402758:	79fb      	ldrb	r3, [r7, #7]
  40275a:	2b00      	cmp	r3, #0
  40275c:	d102      	bne.n	402764 <PCA9952_read_reg+0x1c>
	{
		twi_package.chip = PCA9952_U7_TOPDRIVE_TWI_ADDRESS;
  40275e:	2360      	movs	r3, #96	; 0x60
  402760:	763b      	strb	r3, [r7, #24]
  402762:	e004      	b.n	40276e <PCA9952_read_reg+0x26>
	}
	else if (topBotn == LED_BOTTOM)
  402764:	79fb      	ldrb	r3, [r7, #7]
  402766:	2b01      	cmp	r3, #1
  402768:	d101      	bne.n	40276e <PCA9952_read_reg+0x26>
	{
		twi_package.chip = PCA9952_U8_BOTDRIVE_TWI_ADDRESS;
  40276a:	2361      	movs	r3, #97	; 0x61
  40276c:	763b      	strb	r3, [r7, #24]
	}

	twi_package.addr[0] = 0;		//is this right? 8feb16
  40276e:	2300      	movs	r3, #0
  402770:	723b      	strb	r3, [r7, #8]
	twi_package.addr[1] = 0;		//is this right? 8feb16
  402772:	2300      	movs	r3, #0
  402774:	727b      	strb	r3, [r7, #9]
	twi_package.addr[2] = 0;		//is this right? 8feb16
  402776:	2300      	movs	r3, #0
  402778:	72bb      	strb	r3, [r7, #10]
	twi_package.addr_length = 0;
  40277a:	2300      	movs	r3, #0
  40277c:	60fb      	str	r3, [r7, #12]
	twi_package.buffer = &reg_index;
  40277e:	1dbb      	adds	r3, r7, #6
  402780:	613b      	str	r3, [r7, #16]
	twi_package.length = 1;
  402782:	2301      	movs	r3, #1
  402784:	617b      	str	r3, [r7, #20]
	while(twihs_master_write(PCA9952_TWI, &twi_package)!=TWIHS_SUCCESS);
  402786:	bf00      	nop
  402788:	f107 0308 	add.w	r3, r7, #8
  40278c:	480f      	ldr	r0, [pc, #60]	; (4027cc <PCA9952_read_reg+0x84>)
  40278e:	4619      	mov	r1, r3
  402790:	4b0f      	ldr	r3, [pc, #60]	; (4027d0 <PCA9952_read_reg+0x88>)
  402792:	4798      	blx	r3
  402794:	4603      	mov	r3, r0
  402796:	2b00      	cmp	r3, #0
  402798:	d1f6      	bne.n	402788 <PCA9952_read_reg+0x40>
	* specified in the datasheet.
	* Also there seems to be a bug in the TWI module or the driver
	* since some delay here (code or real delay) adds about 500us
	* between the write and the next read cycle.
	*/
	mdelay(20);
  40279a:	2014      	movs	r0, #20
  40279c:	4b0d      	ldr	r3, [pc, #52]	; (4027d4 <PCA9952_read_reg+0x8c>)
  40279e:	4798      	blx	r3

//7apr15 this was set above, no need to reassign	twi_package.chip = PCA9952_TWI_ADDRESS;
	twi_package.addr_length = 0;
  4027a0:	2300      	movs	r3, #0
  4027a2:	60fb      	str	r3, [r7, #12]
	twi_package.buffer = &data;
  4027a4:	f107 031f 	add.w	r3, r7, #31
  4027a8:	613b      	str	r3, [r7, #16]
	twi_package.length = 1;
  4027aa:	2301      	movs	r3, #1
  4027ac:	617b      	str	r3, [r7, #20]
	while(twihs_master_read(PCA9952_TWI, &twi_package)!=TWIHS_SUCCESS);
  4027ae:	bf00      	nop
  4027b0:	f107 0308 	add.w	r3, r7, #8
  4027b4:	4805      	ldr	r0, [pc, #20]	; (4027cc <PCA9952_read_reg+0x84>)
  4027b6:	4619      	mov	r1, r3
  4027b8:	4b07      	ldr	r3, [pc, #28]	; (4027d8 <PCA9952_read_reg+0x90>)
  4027ba:	4798      	blx	r3
  4027bc:	4603      	mov	r3, r0
  4027be:	2b00      	cmp	r3, #0
  4027c0:	d1f6      	bne.n	4027b0 <PCA9952_read_reg+0x68>

	return data;
  4027c2:	7ffb      	ldrb	r3, [r7, #31]
}
  4027c4:	4618      	mov	r0, r3
  4027c6:	3720      	adds	r7, #32
  4027c8:	46bd      	mov	sp, r7
  4027ca:	bd80      	pop	{r7, pc}
  4027cc:	40018000 	.word	0x40018000
  4027d0:	00401e71 	.word	0x00401e71
  4027d4:	00403a49 	.word	0x00403a49
  4027d8:	00401d89 	.word	0x00401d89

004027dc <PCA9952_init>:

extern uint8_t func_transmit(const uint8_t *p_buff, uint32_t ulsize); //lazy, defined in another c file 10feb16 jsi

void PCA9952_init(void) //7apr15
{
  4027dc:	b5b0      	push	{r4, r5, r7, lr}
  4027de:	b094      	sub	sp, #80	; 0x50
  4027e0:	af02      	add	r7, sp, #8
	volatile uint8_t tmp1, tmp2, tmp3, tmp4;
	
	char printStr[64] = {0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0};
  4027e2:	1d3b      	adds	r3, r7, #4
  4027e4:	2240      	movs	r2, #64	; 0x40
  4027e6:	4618      	mov	r0, r3
  4027e8:	2100      	movs	r1, #0
  4027ea:	4b45      	ldr	r3, [pc, #276]	; (402900 <PCA9952_init+0x124>)
  4027ec:	4798      	blx	r3
	/* Store cpu frequency locally*/
//7apr15	cpu_hz = fcpu;

	//Note output is off at the chip level before coming into this routine, LED_OEn set high before calling this function from main()

	PCA9952_write_reg(LED_TOP, PCA9952_MODE1, 0);		//No autoincrement, normal mode not sleep, does not respond to sub or allcall addresses
  4027ee:	2000      	movs	r0, #0
  4027f0:	2100      	movs	r1, #0
  4027f2:	2200      	movs	r2, #0
  4027f4:	4b43      	ldr	r3, [pc, #268]	; (402904 <PCA9952_init+0x128>)
  4027f6:	4798      	blx	r3
	PCA9952_write_reg(LED_TOP, PCA9952_MODE2, 0);		//Dimming not blinking, change on stop not ack (don't really care but have to pick something)
  4027f8:	2000      	movs	r0, #0
  4027fa:	2101      	movs	r1, #1
  4027fc:	2200      	movs	r2, #0
  4027fe:	4b41      	ldr	r3, [pc, #260]	; (402904 <PCA9952_init+0x128>)
  402800:	4798      	blx	r3
	PCA9952_write_reg(LED_TOP, PCA9952_IREFALL, LED_DRIVER_CURRENT); //9apr15 drive at half current for now, power supply circuit needs modification
  402802:	2000      	movs	r0, #0
  402804:	2143      	movs	r1, #67	; 0x43
  402806:	22c8      	movs	r2, #200	; 0xc8
  402808:	4b3e      	ldr	r3, [pc, #248]	; (402904 <PCA9952_init+0x128>)
  40280a:	4798      	blx	r3
	PCA9952_write_reg(LED_TOP, PCA9952_LEDOUT0, 0);		//Setting all channels off for now
  40280c:	2000      	movs	r0, #0
  40280e:	2102      	movs	r1, #2
  402810:	2200      	movs	r2, #0
  402812:	4b3c      	ldr	r3, [pc, #240]	; (402904 <PCA9952_init+0x128>)
  402814:	4798      	blx	r3
	PCA9952_write_reg(LED_TOP, PCA9952_LEDOUT1, 0);
  402816:	2000      	movs	r0, #0
  402818:	2103      	movs	r1, #3
  40281a:	2200      	movs	r2, #0
  40281c:	4b39      	ldr	r3, [pc, #228]	; (402904 <PCA9952_init+0x128>)
  40281e:	4798      	blx	r3
	PCA9952_write_reg(LED_TOP, PCA9952_LEDOUT2, 0);
  402820:	2000      	movs	r0, #0
  402822:	2104      	movs	r1, #4
  402824:	2200      	movs	r2, #0
  402826:	4b37      	ldr	r3, [pc, #220]	; (402904 <PCA9952_init+0x128>)
  402828:	4798      	blx	r3
	PCA9952_write_reg(LED_TOP, PCA9952_LEDOUT3, 0);
  40282a:	2000      	movs	r0, #0
  40282c:	2105      	movs	r1, #5
  40282e:	2200      	movs	r2, #0
  402830:	4b34      	ldr	r3, [pc, #208]	; (402904 <PCA9952_init+0x128>)
  402832:	4798      	blx	r3

	tmp1 = PCA9952_read_reg(LED_TOP, PCA9952_EFLAG0);	//TODO: just see what we get, will need to weave error checking into this system later
  402834:	2000      	movs	r0, #0
  402836:	2144      	movs	r1, #68	; 0x44
  402838:	4b33      	ldr	r3, [pc, #204]	; (402908 <PCA9952_init+0x12c>)
  40283a:	4798      	blx	r3
  40283c:	4603      	mov	r3, r0
  40283e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	tmp2 = PCA9952_read_reg(LED_TOP, PCA9952_EFLAG1);
  402842:	2000      	movs	r0, #0
  402844:	2145      	movs	r1, #69	; 0x45
  402846:	4b30      	ldr	r3, [pc, #192]	; (402908 <PCA9952_init+0x12c>)
  402848:	4798      	blx	r3
  40284a:	4603      	mov	r3, r0
  40284c:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

	PCA9952_write_reg(LED_BOTTOM, PCA9952_MODE1, 0);		//No autoincrement, normal mode not sleep, does not respond to sub or allcall addresses
  402850:	2001      	movs	r0, #1
  402852:	2100      	movs	r1, #0
  402854:	2200      	movs	r2, #0
  402856:	4b2b      	ldr	r3, [pc, #172]	; (402904 <PCA9952_init+0x128>)
  402858:	4798      	blx	r3
	PCA9952_write_reg(LED_BOTTOM, PCA9952_MODE2, 0);		//Dimming not blinking, change on stop not ack (don't really care but have to pick something)
  40285a:	2001      	movs	r0, #1
  40285c:	2101      	movs	r1, #1
  40285e:	2200      	movs	r2, #0
  402860:	4b28      	ldr	r3, [pc, #160]	; (402904 <PCA9952_init+0x128>)
  402862:	4798      	blx	r3
	PCA9952_write_reg(LED_BOTTOM, PCA9952_IREFALL, LED_DRIVER_CURRENT); //9apr15 drive at half current for now, power supply circuit needs modification
  402864:	2001      	movs	r0, #1
  402866:	2143      	movs	r1, #67	; 0x43
  402868:	22c8      	movs	r2, #200	; 0xc8
  40286a:	4b26      	ldr	r3, [pc, #152]	; (402904 <PCA9952_init+0x128>)
  40286c:	4798      	blx	r3
	PCA9952_write_reg(LED_BOTTOM, PCA9952_LEDOUT0, 0);		//Setting all channels off for now
  40286e:	2001      	movs	r0, #1
  402870:	2102      	movs	r1, #2
  402872:	2200      	movs	r2, #0
  402874:	4b23      	ldr	r3, [pc, #140]	; (402904 <PCA9952_init+0x128>)
  402876:	4798      	blx	r3
	PCA9952_write_reg(LED_BOTTOM, PCA9952_LEDOUT1, 0);
  402878:	2001      	movs	r0, #1
  40287a:	2103      	movs	r1, #3
  40287c:	2200      	movs	r2, #0
  40287e:	4b21      	ldr	r3, [pc, #132]	; (402904 <PCA9952_init+0x128>)
  402880:	4798      	blx	r3
	PCA9952_write_reg(LED_BOTTOM, PCA9952_LEDOUT2, 0);
  402882:	2001      	movs	r0, #1
  402884:	2104      	movs	r1, #4
  402886:	2200      	movs	r2, #0
  402888:	4b1e      	ldr	r3, [pc, #120]	; (402904 <PCA9952_init+0x128>)
  40288a:	4798      	blx	r3
	PCA9952_write_reg(LED_BOTTOM, PCA9952_LEDOUT3, 0);
  40288c:	2001      	movs	r0, #1
  40288e:	2105      	movs	r1, #5
  402890:	2200      	movs	r2, #0
  402892:	4b1c      	ldr	r3, [pc, #112]	; (402904 <PCA9952_init+0x128>)
  402894:	4798      	blx	r3

	tmp3 = PCA9952_read_reg(LED_BOTTOM, PCA9952_EFLAG0);	//TODO: just see what we get, will need to weave error checking into this system later
  402896:	2001      	movs	r0, #1
  402898:	2144      	movs	r1, #68	; 0x44
  40289a:	4b1b      	ldr	r3, [pc, #108]	; (402908 <PCA9952_init+0x12c>)
  40289c:	4798      	blx	r3
  40289e:	4603      	mov	r3, r0
  4028a0:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
	tmp4 = PCA9952_read_reg(LED_BOTTOM, PCA9952_EFLAG1);
  4028a4:	2001      	movs	r0, #1
  4028a6:	2145      	movs	r1, #69	; 0x45
  4028a8:	4b17      	ldr	r3, [pc, #92]	; (402908 <PCA9952_init+0x12c>)
  4028aa:	4798      	blx	r3
  4028ac:	4603      	mov	r3, r0
  4028ae:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
	
	sprintf(printStr,"PCA9952: tmp1: %x tmp2: %x tmp3: %x tmp4: %x\r\n", tmp1, tmp2, tmp3, tmp4); //10feb16 just for debug jsi
  4028b2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
  4028b6:	b2db      	uxtb	r3, r3
  4028b8:	461d      	mov	r5, r3
  4028ba:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
  4028be:	b2db      	uxtb	r3, r3
  4028c0:	461c      	mov	r4, r3
  4028c2:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
  4028c6:	b2db      	uxtb	r3, r3
  4028c8:	4619      	mov	r1, r3
  4028ca:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
  4028ce:	b2db      	uxtb	r3, r3
  4028d0:	461a      	mov	r2, r3
  4028d2:	1d3b      	adds	r3, r7, #4
  4028d4:	9100      	str	r1, [sp, #0]
  4028d6:	9201      	str	r2, [sp, #4]
  4028d8:	4618      	mov	r0, r3
  4028da:	490c      	ldr	r1, [pc, #48]	; (40290c <PCA9952_init+0x130>)
  4028dc:	462a      	mov	r2, r5
  4028de:	4623      	mov	r3, r4
  4028e0:	4c0b      	ldr	r4, [pc, #44]	; (402910 <PCA9952_init+0x134>)
  4028e2:	47a0      	blx	r4
	func_transmit(printStr, strlen(printStr));
  4028e4:	1d3b      	adds	r3, r7, #4
  4028e6:	4618      	mov	r0, r3
  4028e8:	4b0a      	ldr	r3, [pc, #40]	; (402914 <PCA9952_init+0x138>)
  4028ea:	4798      	blx	r3
  4028ec:	4602      	mov	r2, r0
  4028ee:	1d3b      	adds	r3, r7, #4
  4028f0:	4618      	mov	r0, r3
  4028f2:	4611      	mov	r1, r2
  4028f4:	4b08      	ldr	r3, [pc, #32]	; (402918 <PCA9952_init+0x13c>)
  4028f6:	4798      	blx	r3
	
	
}
  4028f8:	3748      	adds	r7, #72	; 0x48
  4028fa:	46bd      	mov	sp, r7
  4028fc:	bdb0      	pop	{r4, r5, r7, pc}
  4028fe:	bf00      	nop
  402900:	0040717d 	.word	0x0040717d
  402904:	004026d9 	.word	0x004026d9
  402908:	00402749 	.word	0x00402749
  40290c:	0040c9cc 	.word	0x0040c9cc
  402910:	00407399 	.word	0x00407399
  402914:	004073e5 	.word	0x004073e5
  402918:	00403d45 	.word	0x00403d45

0040291c <PCA9952_channel>:


void PCA9952_channel(unsigned char topBotn, unsigned char channel, unsigned char onOffn);
void PCA9952_channel(unsigned char topBotn, unsigned char channel, unsigned char onOffn)
{
  40291c:	b580      	push	{r7, lr}
  40291e:	b084      	sub	sp, #16
  402920:	af00      	add	r7, sp, #0
  402922:	4603      	mov	r3, r0
  402924:	71fb      	strb	r3, [r7, #7]
  402926:	460b      	mov	r3, r1
  402928:	71bb      	strb	r3, [r7, #6]
  40292a:	4613      	mov	r3, r2
  40292c:	717b      	strb	r3, [r7, #5]
	unsigned char regIdx, regPos, regShadow, maskVal, writeVal;
	
	regIdx = (channel / 4); //LEDOUT0 controls channels 0..3, LEDOUT1 controls channels 4..7 etc.
  40292e:	79bb      	ldrb	r3, [r7, #6]
  402930:	089b      	lsrs	r3, r3, #2
  402932:	737b      	strb	r3, [r7, #13]
	regPos = (channel % 4);
  402934:	79bb      	ldrb	r3, [r7, #6]
  402936:	f003 0303 	and.w	r3, r3, #3
  40293a:	733b      	strb	r3, [r7, #12]
	
	switch(regIdx)
  40293c:	7b7b      	ldrb	r3, [r7, #13]
  40293e:	2b03      	cmp	r3, #3
  402940:	d82a      	bhi.n	402998 <PCA9952_channel+0x7c>
  402942:	a201      	add	r2, pc, #4	; (adr r2, 402948 <PCA9952_channel+0x2c>)
  402944:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402948:	00402959 	.word	0x00402959
  40294c:	00402969 	.word	0x00402969
  402950:	00402979 	.word	0x00402979
  402954:	00402989 	.word	0x00402989
	{
		case 0:
			regShadow = PCA9952_read_reg(topBotn,PCA9952_LEDOUT0);
  402958:	79fb      	ldrb	r3, [r7, #7]
  40295a:	4618      	mov	r0, r3
  40295c:	2102      	movs	r1, #2
  40295e:	4b37      	ldr	r3, [pc, #220]	; (402a3c <PCA9952_channel+0x120>)
  402960:	4798      	blx	r3
  402962:	4603      	mov	r3, r0
  402964:	73fb      	strb	r3, [r7, #15]
			break;
  402966:	e017      	b.n	402998 <PCA9952_channel+0x7c>
		case 1:
			regShadow = PCA9952_read_reg(topBotn,PCA9952_LEDOUT1);
  402968:	79fb      	ldrb	r3, [r7, #7]
  40296a:	4618      	mov	r0, r3
  40296c:	2103      	movs	r1, #3
  40296e:	4b33      	ldr	r3, [pc, #204]	; (402a3c <PCA9952_channel+0x120>)
  402970:	4798      	blx	r3
  402972:	4603      	mov	r3, r0
  402974:	73fb      	strb	r3, [r7, #15]
			break;
  402976:	e00f      	b.n	402998 <PCA9952_channel+0x7c>
		case 2:
			regShadow = PCA9952_read_reg(topBotn,PCA9952_LEDOUT2);
  402978:	79fb      	ldrb	r3, [r7, #7]
  40297a:	4618      	mov	r0, r3
  40297c:	2104      	movs	r1, #4
  40297e:	4b2f      	ldr	r3, [pc, #188]	; (402a3c <PCA9952_channel+0x120>)
  402980:	4798      	blx	r3
  402982:	4603      	mov	r3, r0
  402984:	73fb      	strb	r3, [r7, #15]
			break;
  402986:	e007      	b.n	402998 <PCA9952_channel+0x7c>
		case 3:
			regShadow = PCA9952_read_reg(topBotn,PCA9952_LEDOUT3);
  402988:	79fb      	ldrb	r3, [r7, #7]
  40298a:	4618      	mov	r0, r3
  40298c:	2105      	movs	r1, #5
  40298e:	4b2b      	ldr	r3, [pc, #172]	; (402a3c <PCA9952_channel+0x120>)
  402990:	4798      	blx	r3
  402992:	4603      	mov	r3, r0
  402994:	73fb      	strb	r3, [r7, #15]
			break;		
  402996:	bf00      	nop
	}

	maskVal = 0xFF << (regPos * 2);
  402998:	7b3b      	ldrb	r3, [r7, #12]
  40299a:	005b      	lsls	r3, r3, #1
  40299c:	22ff      	movs	r2, #255	; 0xff
  40299e:	fa02 f303 	lsl.w	r3, r2, r3
  4029a2:	72fb      	strb	r3, [r7, #11]
	maskVal = maskVal ^ 0xFF;
  4029a4:	7afb      	ldrb	r3, [r7, #11]
  4029a6:	43db      	mvns	r3, r3
  4029a8:	72fb      	strb	r3, [r7, #11]
	regShadow &= maskVal;
  4029aa:	7bfa      	ldrb	r2, [r7, #15]
  4029ac:	7afb      	ldrb	r3, [r7, #11]
  4029ae:	4013      	ands	r3, r2
  4029b0:	73fb      	strb	r3, [r7, #15]

	if (onOffn == LED_ON)
  4029b2:	797b      	ldrb	r3, [r7, #5]
  4029b4:	2b01      	cmp	r3, #1
  4029b6:	d106      	bne.n	4029c6 <PCA9952_channel+0xaa>
	{
		writeVal = (0x01 << (regPos * 2));
  4029b8:	7b3b      	ldrb	r3, [r7, #12]
  4029ba:	005b      	lsls	r3, r3, #1
  4029bc:	2201      	movs	r2, #1
  4029be:	fa02 f303 	lsl.w	r3, r2, r3
  4029c2:	73bb      	strb	r3, [r7, #14]
  4029c4:	e004      	b.n	4029d0 <PCA9952_channel+0xb4>
	}
	else if (onOffn == LED_OFF)
  4029c6:	797b      	ldrb	r3, [r7, #5]
  4029c8:	2b00      	cmp	r3, #0
  4029ca:	d101      	bne.n	4029d0 <PCA9952_channel+0xb4>
	{
		writeVal = 0;
  4029cc:	2300      	movs	r3, #0
  4029ce:	73bb      	strb	r3, [r7, #14]
	}
	
	regShadow |= writeVal;
  4029d0:	7bfa      	ldrb	r2, [r7, #15]
  4029d2:	7bbb      	ldrb	r3, [r7, #14]
  4029d4:	4313      	orrs	r3, r2
  4029d6:	73fb      	strb	r3, [r7, #15]
	
	switch(regIdx)
  4029d8:	7b7b      	ldrb	r3, [r7, #13]
  4029da:	2b03      	cmp	r3, #3
  4029dc:	d82a      	bhi.n	402a34 <PCA9952_channel+0x118>
  4029de:	a201      	add	r2, pc, #4	; (adr r2, 4029e4 <PCA9952_channel+0xc8>)
  4029e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4029e4:	004029f5 	.word	0x004029f5
  4029e8:	00402a05 	.word	0x00402a05
  4029ec:	00402a15 	.word	0x00402a15
  4029f0:	00402a25 	.word	0x00402a25
	{
		case 0:
			PCA9952_write_reg(topBotn,PCA9952_LEDOUT0, regShadow);
  4029f4:	79fa      	ldrb	r2, [r7, #7]
  4029f6:	7bfb      	ldrb	r3, [r7, #15]
  4029f8:	4610      	mov	r0, r2
  4029fa:	2102      	movs	r1, #2
  4029fc:	461a      	mov	r2, r3
  4029fe:	4b10      	ldr	r3, [pc, #64]	; (402a40 <PCA9952_channel+0x124>)
  402a00:	4798      	blx	r3
			break;
  402a02:	e017      	b.n	402a34 <PCA9952_channel+0x118>
		case 1:
			PCA9952_write_reg(topBotn,PCA9952_LEDOUT1, regShadow);
  402a04:	79fa      	ldrb	r2, [r7, #7]
  402a06:	7bfb      	ldrb	r3, [r7, #15]
  402a08:	4610      	mov	r0, r2
  402a0a:	2103      	movs	r1, #3
  402a0c:	461a      	mov	r2, r3
  402a0e:	4b0c      	ldr	r3, [pc, #48]	; (402a40 <PCA9952_channel+0x124>)
  402a10:	4798      	blx	r3
			break;
  402a12:	e00f      	b.n	402a34 <PCA9952_channel+0x118>
		case 2:
			PCA9952_write_reg(topBotn,PCA9952_LEDOUT2, regShadow);
  402a14:	79fa      	ldrb	r2, [r7, #7]
  402a16:	7bfb      	ldrb	r3, [r7, #15]
  402a18:	4610      	mov	r0, r2
  402a1a:	2104      	movs	r1, #4
  402a1c:	461a      	mov	r2, r3
  402a1e:	4b08      	ldr	r3, [pc, #32]	; (402a40 <PCA9952_channel+0x124>)
  402a20:	4798      	blx	r3
			break;
  402a22:	e007      	b.n	402a34 <PCA9952_channel+0x118>
		case 3:
			PCA9952_write_reg(topBotn,PCA9952_LEDOUT3, regShadow);
  402a24:	79fa      	ldrb	r2, [r7, #7]
  402a26:	7bfb      	ldrb	r3, [r7, #15]
  402a28:	4610      	mov	r0, r2
  402a2a:	2105      	movs	r1, #5
  402a2c:	461a      	mov	r2, r3
  402a2e:	4b04      	ldr	r3, [pc, #16]	; (402a40 <PCA9952_channel+0x124>)
  402a30:	4798      	blx	r3
			break;
  402a32:	bf00      	nop
	}

}
  402a34:	3710      	adds	r7, #16
  402a36:	46bd      	mov	sp, r7
  402a38:	bd80      	pop	{r7, pc}
  402a3a:	bf00      	nop
  402a3c:	00402749 	.word	0x00402749
  402a40:	004026d9 	.word	0x004026d9

00402a44 <led_shelf>:

void led_shelf(unsigned char shelf, unsigned char onOffn)
{
  402a44:	b580      	push	{r7, lr}
  402a46:	b082      	sub	sp, #8
  402a48:	af00      	add	r7, sp, #0
  402a4a:	4603      	mov	r3, r0
  402a4c:	460a      	mov	r2, r1
  402a4e:	71fb      	strb	r3, [r7, #7]
  402a50:	4613      	mov	r3, r2
  402a52:	71bb      	strb	r3, [r7, #6]
	switch(shelf)
  402a54:	79fb      	ldrb	r3, [r7, #7]
  402a56:	2b03      	cmp	r3, #3
  402a58:	f200 8088 	bhi.w	402b6c <led_shelf+0x128>
  402a5c:	a201      	add	r2, pc, #4	; (adr r2, 402a64 <led_shelf+0x20>)
  402a5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402a62:	bf00      	nop
  402a64:	00402a75 	.word	0x00402a75
  402a68:	00402ab3 	.word	0x00402ab3
  402a6c:	00402af1 	.word	0x00402af1
  402a70:	00402b2f 	.word	0x00402b2f
	{
		case 0: //bottom of LED board 0 which is the upper board in the shelf, and top of LED board 1 which is the lower board in the shelf
			PCA9952_channel(LED_BOTTOM, 0, onOffn);
  402a74:	79bb      	ldrb	r3, [r7, #6]
  402a76:	2001      	movs	r0, #1
  402a78:	2100      	movs	r1, #0
  402a7a:	461a      	mov	r2, r3
  402a7c:	4b3d      	ldr	r3, [pc, #244]	; (402b74 <led_shelf+0x130>)
  402a7e:	4798      	blx	r3
			PCA9952_channel(LED_BOTTOM, 1, onOffn);
  402a80:	79bb      	ldrb	r3, [r7, #6]
  402a82:	2001      	movs	r0, #1
  402a84:	2101      	movs	r1, #1
  402a86:	461a      	mov	r2, r3
  402a88:	4b3a      	ldr	r3, [pc, #232]	; (402b74 <led_shelf+0x130>)
  402a8a:	4798      	blx	r3
			PCA9952_channel(LED_BOTTOM, 2, onOffn);
  402a8c:	79bb      	ldrb	r3, [r7, #6]
  402a8e:	2001      	movs	r0, #1
  402a90:	2102      	movs	r1, #2
  402a92:	461a      	mov	r2, r3
  402a94:	4b37      	ldr	r3, [pc, #220]	; (402b74 <led_shelf+0x130>)
  402a96:	4798      	blx	r3
			PCA9952_channel(LED_TOP, 0, onOffn);
  402a98:	79bb      	ldrb	r3, [r7, #6]
  402a9a:	2000      	movs	r0, #0
  402a9c:	2100      	movs	r1, #0
  402a9e:	461a      	mov	r2, r3
  402aa0:	4b34      	ldr	r3, [pc, #208]	; (402b74 <led_shelf+0x130>)
  402aa2:	4798      	blx	r3
			PCA9952_channel(LED_TOP, 1, onOffn);
  402aa4:	79bb      	ldrb	r3, [r7, #6]
  402aa6:	2000      	movs	r0, #0
  402aa8:	2101      	movs	r1, #1
  402aaa:	461a      	mov	r2, r3
  402aac:	4b31      	ldr	r3, [pc, #196]	; (402b74 <led_shelf+0x130>)
  402aae:	4798      	blx	r3
			break;
  402ab0:	e05c      	b.n	402b6c <led_shelf+0x128>

		case 1: //bottom of LED board 1 which is the upper board in the shelf, and top of LED board 2 which is the lower board in the shelf
			PCA9952_channel(LED_BOTTOM, 3, onOffn);
  402ab2:	79bb      	ldrb	r3, [r7, #6]
  402ab4:	2001      	movs	r0, #1
  402ab6:	2103      	movs	r1, #3
  402ab8:	461a      	mov	r2, r3
  402aba:	4b2e      	ldr	r3, [pc, #184]	; (402b74 <led_shelf+0x130>)
  402abc:	4798      	blx	r3
			PCA9952_channel(LED_BOTTOM, 4, onOffn);
  402abe:	79bb      	ldrb	r3, [r7, #6]
  402ac0:	2001      	movs	r0, #1
  402ac2:	2104      	movs	r1, #4
  402ac4:	461a      	mov	r2, r3
  402ac6:	4b2b      	ldr	r3, [pc, #172]	; (402b74 <led_shelf+0x130>)
  402ac8:	4798      	blx	r3
			PCA9952_channel(LED_BOTTOM, 5, onOffn);
  402aca:	79bb      	ldrb	r3, [r7, #6]
  402acc:	2001      	movs	r0, #1
  402ace:	2105      	movs	r1, #5
  402ad0:	461a      	mov	r2, r3
  402ad2:	4b28      	ldr	r3, [pc, #160]	; (402b74 <led_shelf+0x130>)
  402ad4:	4798      	blx	r3
			PCA9952_channel(LED_TOP, 2, onOffn);
  402ad6:	79bb      	ldrb	r3, [r7, #6]
  402ad8:	2000      	movs	r0, #0
  402ada:	2102      	movs	r1, #2
  402adc:	461a      	mov	r2, r3
  402ade:	4b25      	ldr	r3, [pc, #148]	; (402b74 <led_shelf+0x130>)
  402ae0:	4798      	blx	r3
			PCA9952_channel(LED_TOP, 3, onOffn);
  402ae2:	79bb      	ldrb	r3, [r7, #6]
  402ae4:	2000      	movs	r0, #0
  402ae6:	2103      	movs	r1, #3
  402ae8:	461a      	mov	r2, r3
  402aea:	4b22      	ldr	r3, [pc, #136]	; (402b74 <led_shelf+0x130>)
  402aec:	4798      	blx	r3
			break;
  402aee:	e03d      	b.n	402b6c <led_shelf+0x128>

		case 2: //bottom of LED board 2 which is the upper board in the shelf, and top of LED board 3 which is the lower board in the shelf
			PCA9952_channel(LED_BOTTOM, 6, onOffn);
  402af0:	79bb      	ldrb	r3, [r7, #6]
  402af2:	2001      	movs	r0, #1
  402af4:	2106      	movs	r1, #6
  402af6:	461a      	mov	r2, r3
  402af8:	4b1e      	ldr	r3, [pc, #120]	; (402b74 <led_shelf+0x130>)
  402afa:	4798      	blx	r3
			PCA9952_channel(LED_BOTTOM, 7, onOffn);
  402afc:	79bb      	ldrb	r3, [r7, #6]
  402afe:	2001      	movs	r0, #1
  402b00:	2107      	movs	r1, #7
  402b02:	461a      	mov	r2, r3
  402b04:	4b1b      	ldr	r3, [pc, #108]	; (402b74 <led_shelf+0x130>)
  402b06:	4798      	blx	r3
			PCA9952_channel(LED_BOTTOM, 8, onOffn);
  402b08:	79bb      	ldrb	r3, [r7, #6]
  402b0a:	2001      	movs	r0, #1
  402b0c:	2108      	movs	r1, #8
  402b0e:	461a      	mov	r2, r3
  402b10:	4b18      	ldr	r3, [pc, #96]	; (402b74 <led_shelf+0x130>)
  402b12:	4798      	blx	r3
			PCA9952_channel(LED_TOP, 4, onOffn);
  402b14:	79bb      	ldrb	r3, [r7, #6]
  402b16:	2000      	movs	r0, #0
  402b18:	2104      	movs	r1, #4
  402b1a:	461a      	mov	r2, r3
  402b1c:	4b15      	ldr	r3, [pc, #84]	; (402b74 <led_shelf+0x130>)
  402b1e:	4798      	blx	r3
			PCA9952_channel(LED_TOP, 5, onOffn);
  402b20:	79bb      	ldrb	r3, [r7, #6]
  402b22:	2000      	movs	r0, #0
  402b24:	2105      	movs	r1, #5
  402b26:	461a      	mov	r2, r3
  402b28:	4b12      	ldr	r3, [pc, #72]	; (402b74 <led_shelf+0x130>)
  402b2a:	4798      	blx	r3
			break;
  402b2c:	e01e      	b.n	402b6c <led_shelf+0x128>

		case 3: //bottom of LED board 3 which is the upper board in the shelf, and top of LED board 4 which is the lower board in the shelf
			PCA9952_channel(LED_BOTTOM, 9, onOffn);
  402b2e:	79bb      	ldrb	r3, [r7, #6]
  402b30:	2001      	movs	r0, #1
  402b32:	2109      	movs	r1, #9
  402b34:	461a      	mov	r2, r3
  402b36:	4b0f      	ldr	r3, [pc, #60]	; (402b74 <led_shelf+0x130>)
  402b38:	4798      	blx	r3
			PCA9952_channel(LED_BOTTOM, 10, onOffn);
  402b3a:	79bb      	ldrb	r3, [r7, #6]
  402b3c:	2001      	movs	r0, #1
  402b3e:	210a      	movs	r1, #10
  402b40:	461a      	mov	r2, r3
  402b42:	4b0c      	ldr	r3, [pc, #48]	; (402b74 <led_shelf+0x130>)
  402b44:	4798      	blx	r3
			PCA9952_channel(LED_BOTTOM, 11, onOffn);
  402b46:	79bb      	ldrb	r3, [r7, #6]
  402b48:	2001      	movs	r0, #1
  402b4a:	210b      	movs	r1, #11
  402b4c:	461a      	mov	r2, r3
  402b4e:	4b09      	ldr	r3, [pc, #36]	; (402b74 <led_shelf+0x130>)
  402b50:	4798      	blx	r3
			PCA9952_channel(LED_TOP, 6, onOffn);
  402b52:	79bb      	ldrb	r3, [r7, #6]
  402b54:	2000      	movs	r0, #0
  402b56:	2106      	movs	r1, #6
  402b58:	461a      	mov	r2, r3
  402b5a:	4b06      	ldr	r3, [pc, #24]	; (402b74 <led_shelf+0x130>)
  402b5c:	4798      	blx	r3
			PCA9952_channel(LED_TOP, 7, onOffn);
  402b5e:	79bb      	ldrb	r3, [r7, #6]
  402b60:	2000      	movs	r0, #0
  402b62:	2107      	movs	r1, #7
  402b64:	461a      	mov	r2, r3
  402b66:	4b03      	ldr	r3, [pc, #12]	; (402b74 <led_shelf+0x130>)
  402b68:	4798      	blx	r3
			break;
  402b6a:	bf00      	nop
	}	
	
}
  402b6c:	3708      	adds	r7, #8
  402b6e:	46bd      	mov	sp, r7
  402b70:	bd80      	pop	{r7, pc}
  402b72:	bf00      	nop
  402b74:	0040291d 	.word	0x0040291d

00402b78 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  402b78:	b480      	push	{r7}
  402b7a:	b08d      	sub	sp, #52	; 0x34
  402b7c:	af00      	add	r7, sp, #0
  402b7e:	6078      	str	r0, [r7, #4]
  402b80:	460b      	mov	r3, r1
  402b82:	70fb      	strb	r3, [r7, #3]
  402b84:	687b      	ldr	r3, [r7, #4]
  402b86:	62fb      	str	r3, [r7, #44]	; 0x2c
  402b88:	78fb      	ldrb	r3, [r7, #3]
  402b8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  402b8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402b90:	627b      	str	r3, [r7, #36]	; 0x24
  402b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402b94:	623b      	str	r3, [r7, #32]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  402b96:	6a3b      	ldr	r3, [r7, #32]
  402b98:	095b      	lsrs	r3, r3, #5
  402b9a:	61fb      	str	r3, [r7, #28]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  402b9c:	69fa      	ldr	r2, [r7, #28]
  402b9e:	4b17      	ldr	r3, [pc, #92]	; (402bfc <ioport_set_pin_dir+0x84>)
  402ba0:	4413      	add	r3, r2
  402ba2:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  402ba4:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  402ba6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  402baa:	2b01      	cmp	r3, #1
  402bac:	d109      	bne.n	402bc2 <ioport_set_pin_dir+0x4a>
  402bae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402bb0:	617b      	str	r3, [r7, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  402bb2:	697b      	ldr	r3, [r7, #20]
  402bb4:	f003 031f 	and.w	r3, r3, #31
  402bb8:	2201      	movs	r2, #1
  402bba:	409a      	lsls	r2, r3
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  402bbc:	69bb      	ldr	r3, [r7, #24]
  402bbe:	611a      	str	r2, [r3, #16]
  402bc0:	e00c      	b.n	402bdc <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  402bc2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  402bc6:	2b00      	cmp	r3, #0
  402bc8:	d108      	bne.n	402bdc <ioport_set_pin_dir+0x64>
  402bca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402bcc:	613b      	str	r3, [r7, #16]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  402bce:	693b      	ldr	r3, [r7, #16]
  402bd0:	f003 031f 	and.w	r3, r3, #31
  402bd4:	2201      	movs	r2, #1
  402bd6:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  402bd8:	69bb      	ldr	r3, [r7, #24]
  402bda:	615a      	str	r2, [r3, #20]
  402bdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402bde:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  402be0:	68fb      	ldr	r3, [r7, #12]
  402be2:	f003 031f 	and.w	r3, r3, #31
  402be6:	2201      	movs	r2, #1
  402be8:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  402bea:	69bb      	ldr	r3, [r7, #24]
  402bec:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  402bf0:	3734      	adds	r7, #52	; 0x34
  402bf2:	46bd      	mov	sp, r7
  402bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
  402bf8:	4770      	bx	lr
  402bfa:	bf00      	nop
  402bfc:	00200707 	.word	0x00200707

00402c00 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  402c00:	b480      	push	{r7}
  402c02:	b08b      	sub	sp, #44	; 0x2c
  402c04:	af00      	add	r7, sp, #0
  402c06:	6078      	str	r0, [r7, #4]
  402c08:	460b      	mov	r3, r1
  402c0a:	70fb      	strb	r3, [r7, #3]
  402c0c:	687b      	ldr	r3, [r7, #4]
  402c0e:	627b      	str	r3, [r7, #36]	; 0x24
  402c10:	78fb      	ldrb	r3, [r7, #3]
  402c12:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  402c16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402c18:	61fb      	str	r3, [r7, #28]
  402c1a:	69fb      	ldr	r3, [r7, #28]
  402c1c:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  402c1e:	69bb      	ldr	r3, [r7, #24]
  402c20:	095b      	lsrs	r3, r3, #5
  402c22:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  402c24:	697a      	ldr	r2, [r7, #20]
  402c26:	4b10      	ldr	r3, [pc, #64]	; (402c68 <ioport_set_pin_level+0x68>)
  402c28:	4413      	add	r3, r2
  402c2a:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  402c2c:	613b      	str	r3, [r7, #16]

	if (level) {
  402c2e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  402c32:	2b00      	cmp	r3, #0
  402c34:	d009      	beq.n	402c4a <ioport_set_pin_level+0x4a>
  402c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402c38:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  402c3a:	68fb      	ldr	r3, [r7, #12]
  402c3c:	f003 031f 	and.w	r3, r3, #31
  402c40:	2201      	movs	r2, #1
  402c42:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  402c44:	693b      	ldr	r3, [r7, #16]
  402c46:	631a      	str	r2, [r3, #48]	; 0x30
  402c48:	e008      	b.n	402c5c <ioport_set_pin_level+0x5c>
  402c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402c4c:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  402c4e:	68bb      	ldr	r3, [r7, #8]
  402c50:	f003 031f 	and.w	r3, r3, #31
  402c54:	2201      	movs	r2, #1
  402c56:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  402c58:	693b      	ldr	r3, [r7, #16]
  402c5a:	635a      	str	r2, [r3, #52]	; 0x34
	arch_ioport_set_pin_level(pin, level);
}
  402c5c:	372c      	adds	r7, #44	; 0x2c
  402c5e:	46bd      	mov	sp, r7
  402c60:	f85d 7b04 	ldr.w	r7, [sp], #4
  402c64:	4770      	bx	lr
  402c66:	bf00      	nop
  402c68:	00200707 	.word	0x00200707

00402c6c <ioport_get_pin_level>:
 *
 * \param pin IOPORT pin to read
 * \return Current logical value of the specified pin
 */
static inline bool ioport_get_pin_level(ioport_pin_t pin)
{
  402c6c:	b480      	push	{r7}
  402c6e:	b089      	sub	sp, #36	; 0x24
  402c70:	af00      	add	r7, sp, #0
  402c72:	6078      	str	r0, [r7, #4]
  402c74:	687b      	ldr	r3, [r7, #4]
  402c76:	61fb      	str	r3, [r7, #28]
  402c78:	69fb      	ldr	r3, [r7, #28]
  402c7a:	61bb      	str	r3, [r7, #24]
  402c7c:	69bb      	ldr	r3, [r7, #24]
  402c7e:	617b      	str	r3, [r7, #20]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  402c80:	697b      	ldr	r3, [r7, #20]
  402c82:	095b      	lsrs	r3, r3, #5
  402c84:	613b      	str	r3, [r7, #16]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  402c86:	693a      	ldr	r2, [r7, #16]
  402c88:	4b0b      	ldr	r3, [pc, #44]	; (402cb8 <ioport_get_pin_level+0x4c>)
  402c8a:	4413      	add	r3, r2
  402c8c:	025b      	lsls	r3, r3, #9
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  402c8e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
  402c90:	69fb      	ldr	r3, [r7, #28]
  402c92:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  402c94:	68fb      	ldr	r3, [r7, #12]
  402c96:	f003 031f 	and.w	r3, r3, #31
  402c9a:	2101      	movs	r1, #1
  402c9c:	fa01 f303 	lsl.w	r3, r1, r3
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  402ca0:	4013      	ands	r3, r2
  402ca2:	2b00      	cmp	r3, #0
  402ca4:	bf14      	ite	ne
  402ca6:	2301      	movne	r3, #1
  402ca8:	2300      	moveq	r3, #0
  402caa:	b2db      	uxtb	r3, r3
	return arch_ioport_get_pin_level(pin);
}
  402cac:	4618      	mov	r0, r3
  402cae:	3724      	adds	r7, #36	; 0x24
  402cb0:	46bd      	mov	sp, r7
  402cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
  402cb6:	4770      	bx	lr
  402cb8:	00200707 	.word	0x00200707

00402cbc <udelay>:
/*
 * We have a 100MHz clock, so 100 NOPs should be about 1ns. 
 * Tried to do a 1ns tick but the chip can't seem to handle it.
 */
void udelay(uint32_t ul_dly_ticks)
{
  402cbc:	b480      	push	{r7}
  402cbe:	b085      	sub	sp, #20
  402cc0:	af00      	add	r7, sp, #0
  402cc2:	6078      	str	r0, [r7, #4]
	for (uint32_t i=0; i<ul_dly_ticks; i++)
  402cc4:	2300      	movs	r3, #0
  402cc6:	60fb      	str	r3, [r7, #12]
  402cc8:	e066      	b.n	402d98 <udelay+0xdc>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  402cca:	bf00      	nop
  402ccc:	bf00      	nop
  402cce:	bf00      	nop
  402cd0:	bf00      	nop
  402cd2:	bf00      	nop
  402cd4:	bf00      	nop
  402cd6:	bf00      	nop
  402cd8:	bf00      	nop
  402cda:	bf00      	nop
  402cdc:	bf00      	nop
  402cde:	bf00      	nop
  402ce0:	bf00      	nop
  402ce2:	bf00      	nop
  402ce4:	bf00      	nop
  402ce6:	bf00      	nop
  402ce8:	bf00      	nop
  402cea:	bf00      	nop
  402cec:	bf00      	nop
  402cee:	bf00      	nop
  402cf0:	bf00      	nop
  402cf2:	bf00      	nop
  402cf4:	bf00      	nop
  402cf6:	bf00      	nop
  402cf8:	bf00      	nop
  402cfa:	bf00      	nop
  402cfc:	bf00      	nop
  402cfe:	bf00      	nop
  402d00:	bf00      	nop
  402d02:	bf00      	nop
  402d04:	bf00      	nop
  402d06:	bf00      	nop
  402d08:	bf00      	nop
  402d0a:	bf00      	nop
  402d0c:	bf00      	nop
  402d0e:	bf00      	nop
  402d10:	bf00      	nop
  402d12:	bf00      	nop
  402d14:	bf00      	nop
  402d16:	bf00      	nop
  402d18:	bf00      	nop
  402d1a:	bf00      	nop
  402d1c:	bf00      	nop
  402d1e:	bf00      	nop
  402d20:	bf00      	nop
  402d22:	bf00      	nop
  402d24:	bf00      	nop
  402d26:	bf00      	nop
  402d28:	bf00      	nop
  402d2a:	bf00      	nop
  402d2c:	bf00      	nop
  402d2e:	bf00      	nop
  402d30:	bf00      	nop
  402d32:	bf00      	nop
  402d34:	bf00      	nop
  402d36:	bf00      	nop
  402d38:	bf00      	nop
  402d3a:	bf00      	nop
  402d3c:	bf00      	nop
  402d3e:	bf00      	nop
  402d40:	bf00      	nop
  402d42:	bf00      	nop
  402d44:	bf00      	nop
  402d46:	bf00      	nop
  402d48:	bf00      	nop
  402d4a:	bf00      	nop
  402d4c:	bf00      	nop
  402d4e:	bf00      	nop
  402d50:	bf00      	nop
  402d52:	bf00      	nop
  402d54:	bf00      	nop
  402d56:	bf00      	nop
  402d58:	bf00      	nop
  402d5a:	bf00      	nop
  402d5c:	bf00      	nop
  402d5e:	bf00      	nop
  402d60:	bf00      	nop
  402d62:	bf00      	nop
  402d64:	bf00      	nop
  402d66:	bf00      	nop
  402d68:	bf00      	nop
  402d6a:	bf00      	nop
  402d6c:	bf00      	nop
  402d6e:	bf00      	nop
  402d70:	bf00      	nop
  402d72:	bf00      	nop
  402d74:	bf00      	nop
  402d76:	bf00      	nop
  402d78:	bf00      	nop
  402d7a:	bf00      	nop
  402d7c:	bf00      	nop
  402d7e:	bf00      	nop
  402d80:	bf00      	nop
  402d82:	bf00      	nop
  402d84:	bf00      	nop
  402d86:	bf00      	nop
  402d88:	bf00      	nop
  402d8a:	bf00      	nop
  402d8c:	bf00      	nop
  402d8e:	bf00      	nop
  402d90:	bf00      	nop
  402d92:	68fb      	ldr	r3, [r7, #12]
  402d94:	3301      	adds	r3, #1
  402d96:	60fb      	str	r3, [r7, #12]
  402d98:	68fa      	ldr	r2, [r7, #12]
  402d9a:	687b      	ldr	r3, [r7, #4]
  402d9c:	429a      	cmp	r2, r3
  402d9e:	d394      	bcc.n	402cca <udelay+0xe>
		__NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP();
		__NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP();
		__NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP();
		__NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP();
	}
}
  402da0:	3714      	adds	r7, #20
  402da2:	46bd      	mov	sp, r7
  402da4:	f85d 7b04 	ldr.w	r7, [sp], #4
  402da8:	4770      	bx	lr
  402daa:	bf00      	nop

00402dac <io_pin>:

#define EC_ONE_MICROSECOND 8

unsigned char io_pin(unsigned char idx);
unsigned char io_pin(unsigned char idx)
{
  402dac:	b480      	push	{r7}
  402dae:	b083      	sub	sp, #12
  402db0:	af00      	add	r7, sp, #0
  402db2:	4603      	mov	r3, r0
  402db4:	71fb      	strb	r3, [r7, #7]
	switch (idx)
  402db6:	79fb      	ldrb	r3, [r7, #7]
  402db8:	2b04      	cmp	r3, #4
  402dba:	d817      	bhi.n	402dec <io_pin+0x40>
  402dbc:	a201      	add	r2, pc, #4	; (adr r2, 402dc4 <io_pin+0x18>)
  402dbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402dc2:	bf00      	nop
  402dc4:	00402dd9 	.word	0x00402dd9
  402dc8:	00402ddd 	.word	0x00402ddd
  402dcc:	00402de1 	.word	0x00402de1
  402dd0:	00402de5 	.word	0x00402de5
  402dd4:	00402de9 	.word	0x00402de9
	{
		case 0:
			return ECLAVE_SERIAL_ID0;
  402dd8:	230f      	movs	r3, #15
  402dda:	e008      	b.n	402dee <io_pin+0x42>
			break;
		case 1:
			return ECLAVE_SERIAL_ID1;
  402ddc:	2310      	movs	r3, #16
  402dde:	e006      	b.n	402dee <io_pin+0x42>
			break;
		case 2:
			return ECLAVE_SERIAL_ID2;
  402de0:	2311      	movs	r3, #17
  402de2:	e004      	b.n	402dee <io_pin+0x42>
			break;
		case 3:
			return ECLAVE_SERIAL_ID3;
  402de4:	2312      	movs	r3, #18
  402de6:	e002      	b.n	402dee <io_pin+0x42>
			break;
		case 4:
			return ECLAVE_SERIAL_ID4;
  402de8:	2313      	movs	r3, #19
  402dea:	e000      	b.n	402dee <io_pin+0x42>
			break;
		default: 
			return 0; //TODO: return a better error code here
  402dec:	2300      	movs	r3, #0
			break;
	}
}
  402dee:	4618      	mov	r0, r3
  402df0:	370c      	adds	r7, #12
  402df2:	46bd      	mov	sp, r7
  402df4:	f85d 7b04 	ldr.w	r7, [sp], #4
  402df8:	4770      	bx	lr
  402dfa:	bf00      	nop

00402dfc <drive_DQ_low>:

void drive_DQ_low(unsigned char idx);
void drive_DQ_low(unsigned char idx)
{
  402dfc:	b580      	push	{r7, lr}
  402dfe:	b084      	sub	sp, #16
  402e00:	af00      	add	r7, sp, #0
  402e02:	4603      	mov	r3, r0
  402e04:	71fb      	strb	r3, [r7, #7]
	unsigned char ioPin;
	int32_t ioFlags;
	
	ioPin = io_pin(idx);
  402e06:	79fb      	ldrb	r3, [r7, #7]
  402e08:	4618      	mov	r0, r3
  402e0a:	4b08      	ldr	r3, [pc, #32]	; (402e2c <drive_DQ_low+0x30>)
  402e0c:	4798      	blx	r3
  402e0e:	4603      	mov	r3, r0
  402e10:	73fb      	strb	r3, [r7, #15]
	
	ioport_set_pin_dir(ioPin, IOPORT_DIR_OUTPUT);
  402e12:	7bfb      	ldrb	r3, [r7, #15]
  402e14:	4618      	mov	r0, r3
  402e16:	2101      	movs	r1, #1
  402e18:	4b05      	ldr	r3, [pc, #20]	; (402e30 <drive_DQ_low+0x34>)
  402e1a:	4798      	blx	r3
	ioport_set_pin_level(ioPin, IOPORT_PIN_LEVEL_LOW);
  402e1c:	7bfb      	ldrb	r3, [r7, #15]
  402e1e:	4618      	mov	r0, r3
  402e20:	2100      	movs	r1, #0
  402e22:	4b04      	ldr	r3, [pc, #16]	; (402e34 <drive_DQ_low+0x38>)
  402e24:	4798      	blx	r3

}
  402e26:	3710      	adds	r7, #16
  402e28:	46bd      	mov	sp, r7
  402e2a:	bd80      	pop	{r7, pc}
  402e2c:	00402dad 	.word	0x00402dad
  402e30:	00402b79 	.word	0x00402b79
  402e34:	00402c01 	.word	0x00402c01

00402e38 <release_the_bus>:

void release_the_bus(unsigned char idx);
void release_the_bus(unsigned char idx)
{
  402e38:	b580      	push	{r7, lr}
  402e3a:	b084      	sub	sp, #16
  402e3c:	af00      	add	r7, sp, #0
  402e3e:	4603      	mov	r3, r0
  402e40:	71fb      	strb	r3, [r7, #7]
	unsigned char ioPin;
	int32_t ioFlags;
	
	ioPin = io_pin(idx);
  402e42:	79fb      	ldrb	r3, [r7, #7]
  402e44:	4618      	mov	r0, r3
  402e46:	4b06      	ldr	r3, [pc, #24]	; (402e60 <release_the_bus+0x28>)
  402e48:	4798      	blx	r3
  402e4a:	4603      	mov	r3, r0
  402e4c:	73fb      	strb	r3, [r7, #15]
	
	ioport_set_pin_dir(ioPin, IOPORT_DIR_INPUT);
  402e4e:	7bfb      	ldrb	r3, [r7, #15]
  402e50:	4618      	mov	r0, r3
  402e52:	2100      	movs	r1, #0
  402e54:	4b03      	ldr	r3, [pc, #12]	; (402e64 <release_the_bus+0x2c>)
  402e56:	4798      	blx	r3
	

}
  402e58:	3710      	adds	r7, #16
  402e5a:	46bd      	mov	sp, r7
  402e5c:	bd80      	pop	{r7, pc}
  402e5e:	bf00      	nop
  402e60:	00402dad 	.word	0x00402dad
  402e64:	00402b79 	.word	0x00402b79

00402e68 <gpio_input>:

void gpio_input(unsigned char idx) //14may15 experiment
{
  402e68:	b580      	push	{r7, lr}
  402e6a:	b084      	sub	sp, #16
  402e6c:	af00      	add	r7, sp, #0
  402e6e:	4603      	mov	r3, r0
  402e70:	71fb      	strb	r3, [r7, #7]
	uint32_t ioFlags;
	unsigned char ioPin;
		
	ioPin = io_pin(idx);
  402e72:	79fb      	ldrb	r3, [r7, #7]
  402e74:	4618      	mov	r0, r3
  402e76:	4b06      	ldr	r3, [pc, #24]	; (402e90 <gpio_input+0x28>)
  402e78:	4798      	blx	r3
  402e7a:	4603      	mov	r3, r0
  402e7c:	73fb      	strb	r3, [r7, #15]
		
	ioport_set_pin_dir(ioPin, IOPORT_DIR_INPUT);
  402e7e:	7bfb      	ldrb	r3, [r7, #15]
  402e80:	4618      	mov	r0, r3
  402e82:	2100      	movs	r1, #0
  402e84:	4b03      	ldr	r3, [pc, #12]	; (402e94 <gpio_input+0x2c>)
  402e86:	4798      	blx	r3


}
  402e88:	3710      	adds	r7, #16
  402e8a:	46bd      	mov	sp, r7
  402e8c:	bd80      	pop	{r7, pc}
  402e8e:	bf00      	nop
  402e90:	00402dad 	.word	0x00402dad
  402e94:	00402b79 	.word	0x00402b79

00402e98 <sample_line>:

unsigned char sample_line(unsigned char idx);
unsigned char sample_line(unsigned char idx)
{
  402e98:	b580      	push	{r7, lr}
  402e9a:	b084      	sub	sp, #16
  402e9c:	af00      	add	r7, sp, #0
  402e9e:	4603      	mov	r3, r0
  402ea0:	71fb      	strb	r3, [r7, #7]
//14may15 experiment		uint32_t ioFlags;
		unsigned char retVal, ioPin;
		
		ioPin = io_pin(idx);
  402ea2:	79fb      	ldrb	r3, [r7, #7]
  402ea4:	4618      	mov	r0, r3
  402ea6:	4b07      	ldr	r3, [pc, #28]	; (402ec4 <sample_line+0x2c>)
  402ea8:	4798      	blx	r3
  402eaa:	4603      	mov	r3, r0
  402eac:	73fb      	strb	r3, [r7, #15]
		
//14may15 experiment		ioFlags = (GPIO_DIR_INPUT);
//14may15 experiment		gpio_configure_pin(ioPin, ioFlags);

		retVal = ioport_get_pin_level(ioPin);
  402eae:	7bfb      	ldrb	r3, [r7, #15]
  402eb0:	4618      	mov	r0, r3
  402eb2:	4b05      	ldr	r3, [pc, #20]	; (402ec8 <sample_line+0x30>)
  402eb4:	4798      	blx	r3
  402eb6:	4603      	mov	r3, r0
  402eb8:	73bb      	strb	r3, [r7, #14]

//14may15 experiment		ioFlags = (GPIO_DIR_OUTPUT);
//14may15 experiment		gpio_configure_pin(ioPin, ioFlags);

		return retVal;
  402eba:	7bbb      	ldrb	r3, [r7, #14]
}
  402ebc:	4618      	mov	r0, r3
  402ebe:	3710      	adds	r7, #16
  402ec0:	46bd      	mov	sp, r7
  402ec2:	bd80      	pop	{r7, pc}
  402ec4:	00402dad 	.word	0x00402dad
  402ec8:	00402c6d 	.word	0x00402c6d

00402ecc <SetSpeed>:

//-----------------------------------------------------------------------------
// Set the 1-Wire timing to 'standard' (standard=1) or 'overdrive' (standard=0).
//
void SetSpeed(int standard)
{
  402ecc:	b480      	push	{r7}
  402ece:	b083      	sub	sp, #12
  402ed0:	af00      	add	r7, sp, #0
  402ed2:	6078      	str	r0, [r7, #4]
	// Adjust tick values depending on speed
	if (standard) //experiment 16may15 cut everything in half, some issue with using the PLL? and fudge the tight numbers at the low end
  402ed4:	687b      	ldr	r3, [r7, #4]
  402ed6:	2b00      	cmp	r3, #0
  402ed8:	d01e      	beq.n	402f18 <SetSpeed+0x4c>
	{
		// Standard Speed
		A = 0; //6;
  402eda:	4b21      	ldr	r3, [pc, #132]	; (402f60 <SetSpeed+0x94>)
  402edc:	2200      	movs	r2, #0
  402ede:	601a      	str	r2, [r3, #0]
		B = 32; //64;
  402ee0:	4b20      	ldr	r3, [pc, #128]	; (402f64 <SetSpeed+0x98>)
  402ee2:	2220      	movs	r2, #32
  402ee4:	601a      	str	r2, [r3, #0]
		C = 30; //60;
  402ee6:	4b20      	ldr	r3, [pc, #128]	; (402f68 <SetSpeed+0x9c>)
  402ee8:	221e      	movs	r2, #30
  402eea:	601a      	str	r2, [r3, #0]
		D = 2; //10;
  402eec:	4b1f      	ldr	r3, [pc, #124]	; (402f6c <SetSpeed+0xa0>)
  402eee:	2202      	movs	r2, #2
  402ef0:	601a      	str	r2, [r3, #0]
		E = 2; //9;
  402ef2:	4b1f      	ldr	r3, [pc, #124]	; (402f70 <SetSpeed+0xa4>)
  402ef4:	2202      	movs	r2, #2
  402ef6:	601a      	str	r2, [r3, #0]
		F = 27; //55;
  402ef8:	4b1e      	ldr	r3, [pc, #120]	; (402f74 <SetSpeed+0xa8>)
  402efa:	221b      	movs	r2, #27
  402efc:	601a      	str	r2, [r3, #0]
		G = 0; //0;
  402efe:	4b1e      	ldr	r3, [pc, #120]	; (402f78 <SetSpeed+0xac>)
  402f00:	2200      	movs	r2, #0
  402f02:	601a      	str	r2, [r3, #0]
		H = 240; //480;
  402f04:	4b1d      	ldr	r3, [pc, #116]	; (402f7c <SetSpeed+0xb0>)
  402f06:	22f0      	movs	r2, #240	; 0xf0
  402f08:	601a      	str	r2, [r3, #0]
		I = 35; //70;
  402f0a:	4b1d      	ldr	r3, [pc, #116]	; (402f80 <SetSpeed+0xb4>)
  402f0c:	2223      	movs	r2, #35	; 0x23
  402f0e:	601a      	str	r2, [r3, #0]
		J = 205; //410;
  402f10:	4b1c      	ldr	r3, [pc, #112]	; (402f84 <SetSpeed+0xb8>)
  402f12:	22cd      	movs	r2, #205	; 0xcd
  402f14:	601a      	str	r2, [r3, #0]
  402f16:	e01d      	b.n	402f54 <SetSpeed+0x88>


	else
	{
		// Overdrive Speed
		A = 1.5;
  402f18:	4b11      	ldr	r3, [pc, #68]	; (402f60 <SetSpeed+0x94>)
  402f1a:	2201      	movs	r2, #1
  402f1c:	601a      	str	r2, [r3, #0]
		B = 7.5;
  402f1e:	4b11      	ldr	r3, [pc, #68]	; (402f64 <SetSpeed+0x98>)
  402f20:	2207      	movs	r2, #7
  402f22:	601a      	str	r2, [r3, #0]
		C = 7.5;
  402f24:	4b10      	ldr	r3, [pc, #64]	; (402f68 <SetSpeed+0x9c>)
  402f26:	2207      	movs	r2, #7
  402f28:	601a      	str	r2, [r3, #0]
		D = 2.5;
  402f2a:	4b10      	ldr	r3, [pc, #64]	; (402f6c <SetSpeed+0xa0>)
  402f2c:	2202      	movs	r2, #2
  402f2e:	601a      	str	r2, [r3, #0]
		E = 0.75;
  402f30:	4b0f      	ldr	r3, [pc, #60]	; (402f70 <SetSpeed+0xa4>)
  402f32:	2200      	movs	r2, #0
  402f34:	601a      	str	r2, [r3, #0]
		F = 7;
  402f36:	4b0f      	ldr	r3, [pc, #60]	; (402f74 <SetSpeed+0xa8>)
  402f38:	2207      	movs	r2, #7
  402f3a:	601a      	str	r2, [r3, #0]
		G = 2.5;
  402f3c:	4b0e      	ldr	r3, [pc, #56]	; (402f78 <SetSpeed+0xac>)
  402f3e:	2202      	movs	r2, #2
  402f40:	601a      	str	r2, [r3, #0]
		H = 70;
  402f42:	4b0e      	ldr	r3, [pc, #56]	; (402f7c <SetSpeed+0xb0>)
  402f44:	2246      	movs	r2, #70	; 0x46
  402f46:	601a      	str	r2, [r3, #0]
		I = 8.5;
  402f48:	4b0d      	ldr	r3, [pc, #52]	; (402f80 <SetSpeed+0xb4>)
  402f4a:	2208      	movs	r2, #8
  402f4c:	601a      	str	r2, [r3, #0]
		J = 40;
  402f4e:	4b0d      	ldr	r3, [pc, #52]	; (402f84 <SetSpeed+0xb8>)
  402f50:	2228      	movs	r2, #40	; 0x28
  402f52:	601a      	str	r2, [r3, #0]
	}
}
  402f54:	370c      	adds	r7, #12
  402f56:	46bd      	mov	sp, r7
  402f58:	f85d 7b04 	ldr.w	r7, [sp], #4
  402f5c:	4770      	bx	lr
  402f5e:	bf00      	nop
  402f60:	20400ab0 	.word	0x20400ab0
  402f64:	20400ab4 	.word	0x20400ab4
  402f68:	20400abc 	.word	0x20400abc
  402f6c:	20400aac 	.word	0x20400aac
  402f70:	20400ac8 	.word	0x20400ac8
  402f74:	20400ad0 	.word	0x20400ad0
  402f78:	20400ac0 	.word	0x20400ac0
  402f7c:	20400ac4 	.word	0x20400ac4
  402f80:	20400acc 	.word	0x20400acc
  402f84:	20400ab8 	.word	0x20400ab8

00402f88 <OWTouchReset>:
// Generate a 1-Wire reset, return 1 if no presence detect was found,
// return 0 otherwise.
// (NOTE: Does not handle alarm presence from DS2404/DS1994)
//
int OWTouchReset(unsigned char idx)
{
  402f88:	b580      	push	{r7, lr}
  402f8a:	b084      	sub	sp, #16
  402f8c:	af00      	add	r7, sp, #0
  402f8e:	4603      	mov	r3, r0
  402f90:	71fb      	strb	r3, [r7, #7]
	int result;

	udelay(A);
  402f92:	4b17      	ldr	r3, [pc, #92]	; (402ff0 <OWTouchReset+0x68>)
  402f94:	681b      	ldr	r3, [r3, #0]
  402f96:	4618      	mov	r0, r3
  402f98:	4b16      	ldr	r3, [pc, #88]	; (402ff4 <OWTouchReset+0x6c>)
  402f9a:	4798      	blx	r3
	drive_DQ_low(idx);
  402f9c:	79fb      	ldrb	r3, [r7, #7]
  402f9e:	4618      	mov	r0, r3
  402fa0:	4b15      	ldr	r3, [pc, #84]	; (402ff8 <OWTouchReset+0x70>)
  402fa2:	4798      	blx	r3
	udelay(H);	//tRSTL (reset low) 480-640us
  402fa4:	4b15      	ldr	r3, [pc, #84]	; (402ffc <OWTouchReset+0x74>)
  402fa6:	681b      	ldr	r3, [r3, #0]
  402fa8:	4618      	mov	r0, r3
  402faa:	4b12      	ldr	r3, [pc, #72]	; (402ff4 <OWTouchReset+0x6c>)
  402fac:	4798      	blx	r3
	release_the_bus(idx);
  402fae:	79fb      	ldrb	r3, [r7, #7]
  402fb0:	4618      	mov	r0, r3
  402fb2:	4b13      	ldr	r3, [pc, #76]	; (403000 <OWTouchReset+0x78>)
  402fb4:	4798      	blx	r3
	
	gpio_input(idx); //14may15 experiment
  402fb6:	79fb      	ldrb	r3, [r7, #7]
  402fb8:	4618      	mov	r0, r3
  402fba:	4b12      	ldr	r3, [pc, #72]	; (403004 <OWTouchReset+0x7c>)
  402fbc:	4798      	blx	r3

	
	udelay(I);	//tMSP (presence detect sample) 60-75us
  402fbe:	4b12      	ldr	r3, [pc, #72]	; (403008 <OWTouchReset+0x80>)
  402fc0:	681b      	ldr	r3, [r3, #0]
  402fc2:	4618      	mov	r0, r3
  402fc4:	4b0b      	ldr	r3, [pc, #44]	; (402ff4 <OWTouchReset+0x6c>)
  402fc6:	4798      	blx	r3
	result = sample_line(idx);
  402fc8:	79fb      	ldrb	r3, [r7, #7]
  402fca:	4618      	mov	r0, r3
  402fcc:	4b0f      	ldr	r3, [pc, #60]	; (40300c <OWTouchReset+0x84>)
  402fce:	4798      	blx	r3
  402fd0:	4603      	mov	r3, r0
  402fd2:	60fb      	str	r3, [r7, #12]
	
	gpio_input(idx); //14may15 experiment
  402fd4:	79fb      	ldrb	r3, [r7, #7]
  402fd6:	4618      	mov	r0, r3
  402fd8:	4b0a      	ldr	r3, [pc, #40]	; (403004 <OWTouchReset+0x7c>)
  402fda:	4798      	blx	r3

	udelay(J); // Complete the reset sequence recovery 5-??us (no max?)
  402fdc:	4b0c      	ldr	r3, [pc, #48]	; (403010 <OWTouchReset+0x88>)
  402fde:	681b      	ldr	r3, [r3, #0]
  402fe0:	4618      	mov	r0, r3
  402fe2:	4b04      	ldr	r3, [pc, #16]	; (402ff4 <OWTouchReset+0x6c>)
  402fe4:	4798      	blx	r3
	return result; // Return sample presence pulse result
  402fe6:	68fb      	ldr	r3, [r7, #12]
}
  402fe8:	4618      	mov	r0, r3
  402fea:	3710      	adds	r7, #16
  402fec:	46bd      	mov	sp, r7
  402fee:	bd80      	pop	{r7, pc}
  402ff0:	20400ab0 	.word	0x20400ab0
  402ff4:	00402cbd 	.word	0x00402cbd
  402ff8:	00402dfd 	.word	0x00402dfd
  402ffc:	20400ac4 	.word	0x20400ac4
  403000:	00402e39 	.word	0x00402e39
  403004:	00402e69 	.word	0x00402e69
  403008:	20400acc 	.word	0x20400acc
  40300c:	00402e99 	.word	0x00402e99
  403010:	20400ab8 	.word	0x20400ab8

00403014 <drive_DQ_low_and_release_the_bus>:

void drive_DQ_low_and_release_the_bus(unsigned char idx);
void drive_DQ_low_and_release_the_bus(unsigned char idx)
{
  403014:	b580      	push	{r7, lr}
  403016:	b084      	sub	sp, #16
  403018:	af00      	add	r7, sp, #0
  40301a:	4603      	mov	r3, r0
  40301c:	71fb      	strb	r3, [r7, #7]
	unsigned char ioPin;
	int32_t ioFlagsOutput, ioFlagsInput;
	
	ioPin = io_pin(idx);
  40301e:	79fb      	ldrb	r3, [r7, #7]
  403020:	4618      	mov	r0, r3
  403022:	4b0d      	ldr	r3, [pc, #52]	; (403058 <drive_DQ_low_and_release_the_bus+0x44>)
  403024:	4798      	blx	r3
  403026:	4603      	mov	r3, r0
  403028:	73fb      	strb	r3, [r7, #15]
	
	ioport_set_pin_dir(ioPin, IOPORT_DIR_OUTPUT);
  40302a:	7bfb      	ldrb	r3, [r7, #15]
  40302c:	4618      	mov	r0, r3
  40302e:	2101      	movs	r1, #1
  403030:	4b0a      	ldr	r3, [pc, #40]	; (40305c <drive_DQ_low_and_release_the_bus+0x48>)
  403032:	4798      	blx	r3
	ioport_set_pin_level(ioPin, IOPORT_PIN_LEVEL_LOW);
  403034:	7bfb      	ldrb	r3, [r7, #15]
  403036:	4618      	mov	r0, r3
  403038:	2100      	movs	r1, #0
  40303a:	4b09      	ldr	r3, [pc, #36]	; (403060 <drive_DQ_low_and_release_the_bus+0x4c>)
  40303c:	4798      	blx	r3

	udelay(A);	//tW1L 5-15us
  40303e:	4b09      	ldr	r3, [pc, #36]	; (403064 <drive_DQ_low_and_release_the_bus+0x50>)
  403040:	681b      	ldr	r3, [r3, #0]
  403042:	4618      	mov	r0, r3
  403044:	4b08      	ldr	r3, [pc, #32]	; (403068 <drive_DQ_low_and_release_the_bus+0x54>)
  403046:	4798      	blx	r3

	ioport_set_pin_dir(ioPin, IOPORT_DIR_INPUT);
  403048:	7bfb      	ldrb	r3, [r7, #15]
  40304a:	4618      	mov	r0, r3
  40304c:	2100      	movs	r1, #0
  40304e:	4b03      	ldr	r3, [pc, #12]	; (40305c <drive_DQ_low_and_release_the_bus+0x48>)
  403050:	4798      	blx	r3
	
}
  403052:	3710      	adds	r7, #16
  403054:	46bd      	mov	sp, r7
  403056:	bd80      	pop	{r7, pc}
  403058:	00402dad 	.word	0x00402dad
  40305c:	00402b79 	.word	0x00402b79
  403060:	00402c01 	.word	0x00402c01
  403064:	20400ab0 	.word	0x20400ab0
  403068:	00402cbd 	.word	0x00402cbd

0040306c <OWWriteBit>:
//-----------------------------------------------------------------------------
// Send a 1-Wire write bit. Provide 10us recovery time.
//
void OWWriteBit(unsigned char idx, int bit);
void OWWriteBit(unsigned char idx, int bit)
{
  40306c:	b580      	push	{r7, lr}
  40306e:	b082      	sub	sp, #8
  403070:	af00      	add	r7, sp, #0
  403072:	4603      	mov	r3, r0
  403074:	6039      	str	r1, [r7, #0]
  403076:	71fb      	strb	r3, [r7, #7]
	if (bit)
  403078:	683b      	ldr	r3, [r7, #0]
  40307a:	2b00      	cmp	r3, #0
  40307c:	d009      	beq.n	403092 <OWWriteBit+0x26>
	{
		// Write '1' bit
		drive_DQ_low_and_release_the_bus(idx);
  40307e:	79fb      	ldrb	r3, [r7, #7]
  403080:	4618      	mov	r0, r3
  403082:	4b0e      	ldr	r3, [pc, #56]	; (4030bc <OWWriteBit+0x50>)
  403084:	4798      	blx	r3
		udelay(B);	// Complete the time slot and 10us recovery tSLOT 65-??us (no max)
  403086:	4b0e      	ldr	r3, [pc, #56]	; (4030c0 <OWWriteBit+0x54>)
  403088:	681b      	ldr	r3, [r3, #0]
  40308a:	4618      	mov	r0, r3
  40308c:	4b0d      	ldr	r3, [pc, #52]	; (4030c4 <OWWriteBit+0x58>)
  40308e:	4798      	blx	r3
  403090:	e011      	b.n	4030b6 <OWWriteBit+0x4a>
	}
	else
	{
		// Write '0' bit
		drive_DQ_low(idx);
  403092:	79fb      	ldrb	r3, [r7, #7]
  403094:	4618      	mov	r0, r3
  403096:	4b0c      	ldr	r3, [pc, #48]	; (4030c8 <OWWriteBit+0x5c>)
  403098:	4798      	blx	r3
		udelay(C);	//tW0L 60-120us
  40309a:	4b0c      	ldr	r3, [pc, #48]	; (4030cc <OWWriteBit+0x60>)
  40309c:	681b      	ldr	r3, [r3, #0]
  40309e:	4618      	mov	r0, r3
  4030a0:	4b08      	ldr	r3, [pc, #32]	; (4030c4 <OWWriteBit+0x58>)
  4030a2:	4798      	blx	r3
		release_the_bus(idx);
  4030a4:	79fb      	ldrb	r3, [r7, #7]
  4030a6:	4618      	mov	r0, r3
  4030a8:	4b09      	ldr	r3, [pc, #36]	; (4030d0 <OWWriteBit+0x64>)
  4030aa:	4798      	blx	r3
		udelay(D);	//tREC 5-??us
  4030ac:	4b09      	ldr	r3, [pc, #36]	; (4030d4 <OWWriteBit+0x68>)
  4030ae:	681b      	ldr	r3, [r3, #0]
  4030b0:	4618      	mov	r0, r3
  4030b2:	4b04      	ldr	r3, [pc, #16]	; (4030c4 <OWWriteBit+0x58>)
  4030b4:	4798      	blx	r3
	}
}
  4030b6:	3708      	adds	r7, #8
  4030b8:	46bd      	mov	sp, r7
  4030ba:	bd80      	pop	{r7, pc}
  4030bc:	00403015 	.word	0x00403015
  4030c0:	20400ab4 	.word	0x20400ab4
  4030c4:	00402cbd 	.word	0x00402cbd
  4030c8:	00402dfd 	.word	0x00402dfd
  4030cc:	20400abc 	.word	0x20400abc
  4030d0:	00402e39 	.word	0x00402e39
  4030d4:	20400aac 	.word	0x20400aac

004030d8 <OWReadBit>:
//-----------------------------------------------------------------------------
// Read a bit from the 1-Wire bus and return it. Provide 10us recovery time.
//
int OWReadBit(unsigned char idx);
int OWReadBit(unsigned char idx)
{
  4030d8:	b580      	push	{r7, lr}
  4030da:	b084      	sub	sp, #16
  4030dc:	af00      	add	r7, sp, #0
  4030de:	4603      	mov	r3, r0
  4030e0:	71fb      	strb	r3, [r7, #7]
	int result;

	drive_DQ_low_and_release_the_bus(idx);
  4030e2:	79fb      	ldrb	r3, [r7, #7]
  4030e4:	4618      	mov	r0, r3
  4030e6:	4b0b      	ldr	r3, [pc, #44]	; (403114 <OWReadBit+0x3c>)
  4030e8:	4798      	blx	r3
	
	udelay(E);	//tMSR 5-15us
  4030ea:	4b0b      	ldr	r3, [pc, #44]	; (403118 <OWReadBit+0x40>)
  4030ec:	681b      	ldr	r3, [r3, #0]
  4030ee:	4618      	mov	r0, r3
  4030f0:	4b0a      	ldr	r3, [pc, #40]	; (40311c <OWReadBit+0x44>)
  4030f2:	4798      	blx	r3
	result = sample_line(idx);
  4030f4:	79fb      	ldrb	r3, [r7, #7]
  4030f6:	4618      	mov	r0, r3
  4030f8:	4b09      	ldr	r3, [pc, #36]	; (403120 <OWReadBit+0x48>)
  4030fa:	4798      	blx	r3
  4030fc:	4603      	mov	r3, r0
  4030fe:	60fb      	str	r3, [r7, #12]
	udelay(F); // Complete the time slot and 10us recovery tREC 5+us
  403100:	4b08      	ldr	r3, [pc, #32]	; (403124 <OWReadBit+0x4c>)
  403102:	681b      	ldr	r3, [r3, #0]
  403104:	4618      	mov	r0, r3
  403106:	4b05      	ldr	r3, [pc, #20]	; (40311c <OWReadBit+0x44>)
  403108:	4798      	blx	r3

	return result;
  40310a:	68fb      	ldr	r3, [r7, #12]
}
  40310c:	4618      	mov	r0, r3
  40310e:	3710      	adds	r7, #16
  403110:	46bd      	mov	sp, r7
  403112:	bd80      	pop	{r7, pc}
  403114:	00403015 	.word	0x00403015
  403118:	20400ac8 	.word	0x20400ac8
  40311c:	00402cbd 	.word	0x00402cbd
  403120:	00402e99 	.word	0x00402e99
  403124:	20400ad0 	.word	0x20400ad0

00403128 <OWWriteByte>:

//-----------------------------------------------------------------------------
// Write 1-Wire data byte
//
void OWWriteByte(unsigned char idx, int data)
{
  403128:	b580      	push	{r7, lr}
  40312a:	b084      	sub	sp, #16
  40312c:	af00      	add	r7, sp, #0
  40312e:	4603      	mov	r3, r0
  403130:	6039      	str	r1, [r7, #0]
  403132:	71fb      	strb	r3, [r7, #7]
	int loop;

	// Loop to write each bit in the byte, LS-bit first
	for (loop = 0; loop < 8; loop++)
  403134:	2300      	movs	r3, #0
  403136:	60fb      	str	r3, [r7, #12]
  403138:	e00d      	b.n	403156 <OWWriteByte+0x2e>
	{
		OWWriteBit(idx, data & 0x01);
  40313a:	683b      	ldr	r3, [r7, #0]
  40313c:	f003 0301 	and.w	r3, r3, #1
  403140:	79fa      	ldrb	r2, [r7, #7]
  403142:	4610      	mov	r0, r2
  403144:	4619      	mov	r1, r3
  403146:	4b07      	ldr	r3, [pc, #28]	; (403164 <OWWriteByte+0x3c>)
  403148:	4798      	blx	r3

		// shift the data byte for the next bit
		data >>= 1;
  40314a:	683b      	ldr	r3, [r7, #0]
  40314c:	105b      	asrs	r3, r3, #1
  40314e:	603b      	str	r3, [r7, #0]
void OWWriteByte(unsigned char idx, int data)
{
	int loop;

	// Loop to write each bit in the byte, LS-bit first
	for (loop = 0; loop < 8; loop++)
  403150:	68fb      	ldr	r3, [r7, #12]
  403152:	3301      	adds	r3, #1
  403154:	60fb      	str	r3, [r7, #12]
  403156:	68fb      	ldr	r3, [r7, #12]
  403158:	2b07      	cmp	r3, #7
  40315a:	ddee      	ble.n	40313a <OWWriteByte+0x12>
		OWWriteBit(idx, data & 0x01);

		// shift the data byte for the next bit
		data >>= 1;
	}
}
  40315c:	3710      	adds	r7, #16
  40315e:	46bd      	mov	sp, r7
  403160:	bd80      	pop	{r7, pc}
  403162:	bf00      	nop
  403164:	0040306d 	.word	0x0040306d

00403168 <OWReadByte>:

//-----------------------------------------------------------------------------
// Read 1-Wire data byte and return it
//
int OWReadByte(unsigned char idx)
{
  403168:	b580      	push	{r7, lr}
  40316a:	b084      	sub	sp, #16
  40316c:	af00      	add	r7, sp, #0
  40316e:	4603      	mov	r3, r0
  403170:	71fb      	strb	r3, [r7, #7]
	int loop, result=0;
  403172:	2300      	movs	r3, #0
  403174:	60bb      	str	r3, [r7, #8]

	for (loop = 0; loop < 8; loop++)
  403176:	2300      	movs	r3, #0
  403178:	60fb      	str	r3, [r7, #12]
  40317a:	e010      	b.n	40319e <OWReadByte+0x36>
	{
		// shift the result to get it ready for the next bit
		result >>= 1;
  40317c:	68bb      	ldr	r3, [r7, #8]
  40317e:	105b      	asrs	r3, r3, #1
  403180:	60bb      	str	r3, [r7, #8]

		// if result is one, then set MS bit
		if (OWReadBit(idx))
  403182:	79fb      	ldrb	r3, [r7, #7]
  403184:	4618      	mov	r0, r3
  403186:	4b0a      	ldr	r3, [pc, #40]	; (4031b0 <OWReadByte+0x48>)
  403188:	4798      	blx	r3
  40318a:	4603      	mov	r3, r0
  40318c:	2b00      	cmp	r3, #0
  40318e:	d003      	beq.n	403198 <OWReadByte+0x30>
		result |= 0x80;
  403190:	68bb      	ldr	r3, [r7, #8]
  403192:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403196:	60bb      	str	r3, [r7, #8]
//
int OWReadByte(unsigned char idx)
{
	int loop, result=0;

	for (loop = 0; loop < 8; loop++)
  403198:	68fb      	ldr	r3, [r7, #12]
  40319a:	3301      	adds	r3, #1
  40319c:	60fb      	str	r3, [r7, #12]
  40319e:	68fb      	ldr	r3, [r7, #12]
  4031a0:	2b07      	cmp	r3, #7
  4031a2:	ddeb      	ble.n	40317c <OWReadByte+0x14>

		// if result is one, then set MS bit
		if (OWReadBit(idx))
		result |= 0x80;
	}
	return result;
  4031a4:	68bb      	ldr	r3, [r7, #8]
}
  4031a6:	4618      	mov	r0, r3
  4031a8:	3710      	adds	r7, #16
  4031aa:	46bd      	mov	sp, r7
  4031ac:	bd80      	pop	{r7, pc}
  4031ae:	bf00      	nop
  4031b0:	004030d9 	.word	0x004030d9

004031b4 <crc8_add>:
	return OWTouchReset(idx);
}

/* Polynomial ^8 + ^5 + ^4 + 1 */
unsigned char crc8_add(unsigned char acc, unsigned char byte)
{
  4031b4:	b480      	push	{r7}
  4031b6:	b085      	sub	sp, #20
  4031b8:	af00      	add	r7, sp, #0
  4031ba:	4603      	mov	r3, r0
  4031bc:	460a      	mov	r2, r1
  4031be:	71fb      	strb	r3, [r7, #7]
  4031c0:	4613      	mov	r3, r2
  4031c2:	71bb      	strb	r3, [r7, #6]
   int i;
   acc ^= byte;
  4031c4:	79fa      	ldrb	r2, [r7, #7]
  4031c6:	79bb      	ldrb	r3, [r7, #6]
  4031c8:	4053      	eors	r3, r2
  4031ca:	71fb      	strb	r3, [r7, #7]
   for(i = 0; i < 8; i++) 
  4031cc:	2300      	movs	r3, #0
  4031ce:	60fb      	str	r3, [r7, #12]
  4031d0:	e012      	b.n	4031f8 <crc8_add+0x44>
   {
		if(acc & 1) 
  4031d2:	79fb      	ldrb	r3, [r7, #7]
  4031d4:	f003 0301 	and.w	r3, r3, #1
  4031d8:	2b00      	cmp	r3, #0
  4031da:	d007      	beq.n	4031ec <crc8_add+0x38>
		{
			acc = (acc >> 1) ^ 0x8c;
  4031dc:	79fb      	ldrb	r3, [r7, #7]
  4031de:	085b      	lsrs	r3, r3, #1
  4031e0:	b2da      	uxtb	r2, r3
  4031e2:	f06f 0373 	mvn.w	r3, #115	; 0x73
  4031e6:	4053      	eors	r3, r2
  4031e8:	71fb      	strb	r3, [r7, #7]
  4031ea:	e002      	b.n	4031f2 <crc8_add+0x3e>
		} 
		else 
		{
			acc >>= 1;
  4031ec:	79fb      	ldrb	r3, [r7, #7]
  4031ee:	085b      	lsrs	r3, r3, #1
  4031f0:	71fb      	strb	r3, [r7, #7]
/* Polynomial ^8 + ^5 + ^4 + 1 */
unsigned char crc8_add(unsigned char acc, unsigned char byte)
{
   int i;
   acc ^= byte;
   for(i = 0; i < 8; i++) 
  4031f2:	68fb      	ldr	r3, [r7, #12]
  4031f4:	3301      	adds	r3, #1
  4031f6:	60fb      	str	r3, [r7, #12]
  4031f8:	68fb      	ldr	r3, [r7, #12]
  4031fa:	2b07      	cmp	r3, #7
  4031fc:	dde9      	ble.n	4031d2 <crc8_add+0x1e>
		else 
		{
			acc >>= 1;
	    }
   }
   return acc;
  4031fe:	79fb      	ldrb	r3, [r7, #7]
}
  403200:	4618      	mov	r0, r3
  403202:	3714      	adds	r7, #20
  403204:	46bd      	mov	sp, r7
  403206:	f85d 7b04 	ldr.w	r7, [sp], #4
  40320a:	4770      	bx	lr

0040320c <start_timer>:
		timers[i].overflow = 0;
	}
}

void start_timer(unsigned short timerID, unsigned long duration)
{
  40320c:	b480      	push	{r7}
  40320e:	b083      	sub	sp, #12
  403210:	af00      	add	r7, sp, #0
  403212:	4603      	mov	r3, r0
  403214:	6039      	str	r1, [r7, #0]
  403216:	80fb      	strh	r3, [r7, #6]
	timers[timerID].count = ((timerTickCount+duration) & MAX_TICK);
  403218:	88fb      	ldrh	r3, [r7, #6]
  40321a:	4a17      	ldr	r2, [pc, #92]	; (403278 <start_timer+0x6c>)
  40321c:	6811      	ldr	r1, [r2, #0]
  40321e:	683a      	ldr	r2, [r7, #0]
  403220:	440a      	add	r2, r1
  403222:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
  403226:	4915      	ldr	r1, [pc, #84]	; (40327c <start_timer+0x70>)
  403228:	00db      	lsls	r3, r3, #3
  40322a:	440b      	add	r3, r1
  40322c:	605a      	str	r2, [r3, #4]
	timers[timerID].active = 1;
  40322e:	88fb      	ldrh	r3, [r7, #6]
  403230:	4a12      	ldr	r2, [pc, #72]	; (40327c <start_timer+0x70>)
  403232:	2101      	movs	r1, #1
  403234:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
	timers[timerID].done = 0;
  403238:	88fb      	ldrh	r3, [r7, #6]
  40323a:	4a10      	ldr	r2, [pc, #64]	; (40327c <start_timer+0x70>)
  40323c:	00db      	lsls	r3, r3, #3
  40323e:	4413      	add	r3, r2
  403240:	2200      	movs	r2, #0
  403242:	709a      	strb	r2, [r3, #2]
	if (duration <= (MAX_TICK - timerTickCount))
  403244:	4b0c      	ldr	r3, [pc, #48]	; (403278 <start_timer+0x6c>)
  403246:	681a      	ldr	r2, [r3, #0]
  403248:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
  40324c:	1a9b      	subs	r3, r3, r2
  40324e:	683a      	ldr	r2, [r7, #0]
  403250:	4293      	cmp	r3, r2
  403252:	d306      	bcc.n	403262 <start_timer+0x56>
	{
		timers[timerID].overflow = 0;
  403254:	88fb      	ldrh	r3, [r7, #6]
  403256:	4a09      	ldr	r2, [pc, #36]	; (40327c <start_timer+0x70>)
  403258:	00db      	lsls	r3, r3, #3
  40325a:	4413      	add	r3, r2
  40325c:	2200      	movs	r2, #0
  40325e:	70da      	strb	r2, [r3, #3]
  403260:	e005      	b.n	40326e <start_timer+0x62>
	}
	else
	{
		timers[timerID].overflow = 1;
  403262:	88fb      	ldrh	r3, [r7, #6]
  403264:	4a05      	ldr	r2, [pc, #20]	; (40327c <start_timer+0x70>)
  403266:	00db      	lsls	r3, r3, #3
  403268:	4413      	add	r3, r2
  40326a:	2201      	movs	r2, #1
  40326c:	70da      	strb	r2, [r3, #3]
	}
}
  40326e:	370c      	adds	r7, #12
  403270:	46bd      	mov	sp, r7
  403272:	f85d 7b04 	ldr.w	r7, [sp], #4
  403276:	4770      	bx	lr
  403278:	204009a8 	.word	0x204009a8
  40327c:	20400ad4 	.word	0x20400ad4

00403280 <process_timers>:

void process_timers(void)
{
  403280:	b480      	push	{r7}
  403282:	b083      	sub	sp, #12
  403284:	af00      	add	r7, sp, #0
	unsigned short i;

	for (i=0; i<NUM_SEC_TIMERS; i++)
  403286:	2300      	movs	r3, #0
  403288:	80fb      	strh	r3, [r7, #6]
  40328a:	e02d      	b.n	4032e8 <process_timers+0x68>
	{
		if (timers[i].active)
  40328c:	88fb      	ldrh	r3, [r7, #6]
  40328e:	4a1e      	ldr	r2, [pc, #120]	; (403308 <process_timers+0x88>)
  403290:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
  403294:	2b00      	cmp	r3, #0
  403296:	d024      	beq.n	4032e2 <process_timers+0x62>
		{
			if (rollover) 
  403298:	4b1c      	ldr	r3, [pc, #112]	; (40330c <process_timers+0x8c>)
  40329a:	781b      	ldrb	r3, [r3, #0]
  40329c:	2b00      	cmp	r3, #0
  40329e:	d005      	beq.n	4032ac <process_timers+0x2c>
			{
				timers[i].overflow = 0;
  4032a0:	88fb      	ldrh	r3, [r7, #6]
  4032a2:	4a19      	ldr	r2, [pc, #100]	; (403308 <process_timers+0x88>)
  4032a4:	00db      	lsls	r3, r3, #3
  4032a6:	4413      	add	r3, r2
  4032a8:	2200      	movs	r2, #0
  4032aa:	70da      	strb	r2, [r3, #3]
			}
			
			if (!timers[i].overflow) 	/* don't check for timer count done if the timer count overflowed when it was set  */
  4032ac:	88fb      	ldrh	r3, [r7, #6]
  4032ae:	4a16      	ldr	r2, [pc, #88]	; (403308 <process_timers+0x88>)
  4032b0:	00db      	lsls	r3, r3, #3
  4032b2:	4413      	add	r3, r2
  4032b4:	78db      	ldrb	r3, [r3, #3]
  4032b6:	2b00      	cmp	r3, #0
  4032b8:	d113      	bne.n	4032e2 <process_timers+0x62>
			{							/* but timerTickCount hasn't rolled over yet */
				if (timerTickCount > timers[i].count)
  4032ba:	88fb      	ldrh	r3, [r7, #6]
  4032bc:	4a12      	ldr	r2, [pc, #72]	; (403308 <process_timers+0x88>)
  4032be:	00db      	lsls	r3, r3, #3
  4032c0:	4413      	add	r3, r2
  4032c2:	685a      	ldr	r2, [r3, #4]
  4032c4:	4b12      	ldr	r3, [pc, #72]	; (403310 <process_timers+0x90>)
  4032c6:	681b      	ldr	r3, [r3, #0]
  4032c8:	429a      	cmp	r2, r3
  4032ca:	d20a      	bcs.n	4032e2 <process_timers+0x62>
				{
					timers[i].active = 0;
  4032cc:	88fb      	ldrh	r3, [r7, #6]
  4032ce:	4a0e      	ldr	r2, [pc, #56]	; (403308 <process_timers+0x88>)
  4032d0:	2100      	movs	r1, #0
  4032d2:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
						timers[i].done = 1;
  4032d6:	88fb      	ldrh	r3, [r7, #6]
  4032d8:	4a0b      	ldr	r2, [pc, #44]	; (403308 <process_timers+0x88>)
  4032da:	00db      	lsls	r3, r3, #3
  4032dc:	4413      	add	r3, r2
  4032de:	2201      	movs	r2, #1
  4032e0:	709a      	strb	r2, [r3, #2]

void process_timers(void)
{
	unsigned short i;

	for (i=0; i<NUM_SEC_TIMERS; i++)
  4032e2:	88fb      	ldrh	r3, [r7, #6]
  4032e4:	3301      	adds	r3, #1
  4032e6:	80fb      	strh	r3, [r7, #6]
  4032e8:	88fb      	ldrh	r3, [r7, #6]
  4032ea:	2b07      	cmp	r3, #7
  4032ec:	d9ce      	bls.n	40328c <process_timers+0xc>
				}
			}	
		}
	}
	
	if (rollover)
  4032ee:	4b07      	ldr	r3, [pc, #28]	; (40330c <process_timers+0x8c>)
  4032f0:	781b      	ldrb	r3, [r3, #0]
  4032f2:	2b00      	cmp	r3, #0
  4032f4:	d002      	beq.n	4032fc <process_timers+0x7c>
	{
		rollover = 0; /* set in the interrupt, cleared here after we use it */
  4032f6:	4b05      	ldr	r3, [pc, #20]	; (40330c <process_timers+0x8c>)
  4032f8:	2200      	movs	r2, #0
  4032fa:	701a      	strb	r2, [r3, #0]
	}
}
  4032fc:	370c      	adds	r7, #12
  4032fe:	46bd      	mov	sp, r7
  403300:	f85d 7b04 	ldr.w	r7, [sp], #4
  403304:	4770      	bx	lr
  403306:	bf00      	nop
  403308:	20400ad4 	.word	0x20400ad4
  40330c:	204009ac 	.word	0x204009ac
  403310:	204009a8 	.word	0x204009a8

00403314 <timer_done>:
{
	return (timers[timerID].active);
}

unsigned short timer_done(unsigned short timerID)
{
  403314:	b480      	push	{r7}
  403316:	b083      	sub	sp, #12
  403318:	af00      	add	r7, sp, #0
  40331a:	4603      	mov	r3, r0
  40331c:	80fb      	strh	r3, [r7, #6]
	if (timers[timerID].done)
  40331e:	88fb      	ldrh	r3, [r7, #6]
  403320:	4a0a      	ldr	r2, [pc, #40]	; (40334c <timer_done+0x38>)
  403322:	00db      	lsls	r3, r3, #3
  403324:	4413      	add	r3, r2
  403326:	789b      	ldrb	r3, [r3, #2]
  403328:	2b00      	cmp	r3, #0
  40332a:	d007      	beq.n	40333c <timer_done+0x28>
	{
		timers[timerID].done = 0;
  40332c:	88fb      	ldrh	r3, [r7, #6]
  40332e:	4a07      	ldr	r2, [pc, #28]	; (40334c <timer_done+0x38>)
  403330:	00db      	lsls	r3, r3, #3
  403332:	4413      	add	r3, r2
  403334:	2200      	movs	r2, #0
  403336:	709a      	strb	r2, [r3, #2]
		return 1;
  403338:	2301      	movs	r3, #1
  40333a:	e000      	b.n	40333e <timer_done+0x2a>
	}
	else
		return 0;
  40333c:	2300      	movs	r3, #0
}
  40333e:	4618      	mov	r0, r3
  403340:	370c      	adds	r7, #12
  403342:	46bd      	mov	sp, r7
  403344:	f85d 7b04 	ldr.w	r7, [sp], #4
  403348:	4770      	bx	lr
  40334a:	bf00      	nop
  40334c:	20400ad4 	.word	0x20400ad4

00403350 <end_timer>:

void end_timer(unsigned short timerID)
{
  403350:	b480      	push	{r7}
  403352:	b083      	sub	sp, #12
  403354:	af00      	add	r7, sp, #0
  403356:	4603      	mov	r3, r0
  403358:	80fb      	strh	r3, [r7, #6]
	timers[timerID].count = 0;
  40335a:	88fb      	ldrh	r3, [r7, #6]
  40335c:	4a0d      	ldr	r2, [pc, #52]	; (403394 <end_timer+0x44>)
  40335e:	00db      	lsls	r3, r3, #3
  403360:	4413      	add	r3, r2
  403362:	2200      	movs	r2, #0
  403364:	605a      	str	r2, [r3, #4]
	timers[timerID].active = 0;
  403366:	88fb      	ldrh	r3, [r7, #6]
  403368:	4a0a      	ldr	r2, [pc, #40]	; (403394 <end_timer+0x44>)
  40336a:	2100      	movs	r1, #0
  40336c:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
	timers[timerID].done = 0;
  403370:	88fb      	ldrh	r3, [r7, #6]
  403372:	4a08      	ldr	r2, [pc, #32]	; (403394 <end_timer+0x44>)
  403374:	00db      	lsls	r3, r3, #3
  403376:	4413      	add	r3, r2
  403378:	2200      	movs	r2, #0
  40337a:	709a      	strb	r2, [r3, #2]
	timers[timerID].overflow = 0;
  40337c:	88fb      	ldrh	r3, [r7, #6]
  40337e:	4a05      	ldr	r2, [pc, #20]	; (403394 <end_timer+0x44>)
  403380:	00db      	lsls	r3, r3, #3
  403382:	4413      	add	r3, r2
  403384:	2200      	movs	r2, #0
  403386:	70da      	strb	r2, [r3, #3]
}
  403388:	370c      	adds	r7, #12
  40338a:	46bd      	mov	sp, r7
  40338c:	f85d 7b04 	ldr.w	r7, [sp], #4
  403390:	4770      	bx	lr
  403392:	bf00      	nop
  403394:	20400ad4 	.word	0x20400ad4

00403398 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  403398:	b480      	push	{r7}
  40339a:	b083      	sub	sp, #12
  40339c:	af00      	add	r7, sp, #0
  40339e:	4603      	mov	r3, r0
  4033a0:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4033a2:	4908      	ldr	r1, [pc, #32]	; (4033c4 <NVIC_EnableIRQ+0x2c>)
  4033a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4033a8:	095b      	lsrs	r3, r3, #5
  4033aa:	79fa      	ldrb	r2, [r7, #7]
  4033ac:	f002 021f 	and.w	r2, r2, #31
  4033b0:	2001      	movs	r0, #1
  4033b2:	fa00 f202 	lsl.w	r2, r0, r2
  4033b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4033ba:	370c      	adds	r7, #12
  4033bc:	46bd      	mov	sp, r7
  4033be:	f85d 7b04 	ldr.w	r7, [sp], #4
  4033c2:	4770      	bx	lr
  4033c4:	e000e100 	.word	0xe000e100

004033c8 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  4033c8:	b480      	push	{r7}
  4033ca:	b083      	sub	sp, #12
  4033cc:	af00      	add	r7, sp, #0
  4033ce:	4603      	mov	r3, r0
  4033d0:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  4033d2:	4909      	ldr	r1, [pc, #36]	; (4033f8 <NVIC_DisableIRQ+0x30>)
  4033d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4033d8:	095b      	lsrs	r3, r3, #5
  4033da:	79fa      	ldrb	r2, [r7, #7]
  4033dc:	f002 021f 	and.w	r2, r2, #31
  4033e0:	2001      	movs	r0, #1
  4033e2:	fa00 f202 	lsl.w	r2, r0, r2
  4033e6:	3320      	adds	r3, #32
  4033e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4033ec:	370c      	adds	r7, #12
  4033ee:	46bd      	mov	sp, r7
  4033f0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4033f4:	4770      	bx	lr
  4033f6:	bf00      	nop
  4033f8:	e000e100 	.word	0xe000e100

004033fc <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  4033fc:	b480      	push	{r7}
  4033fe:	b083      	sub	sp, #12
  403400:	af00      	add	r7, sp, #0
  403402:	4603      	mov	r3, r0
  403404:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  403406:	4909      	ldr	r1, [pc, #36]	; (40342c <NVIC_ClearPendingIRQ+0x30>)
  403408:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40340c:	095b      	lsrs	r3, r3, #5
  40340e:	79fa      	ldrb	r2, [r7, #7]
  403410:	f002 021f 	and.w	r2, r2, #31
  403414:	2001      	movs	r0, #1
  403416:	fa00 f202 	lsl.w	r2, r0, r2
  40341a:	3360      	adds	r3, #96	; 0x60
  40341c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  403420:	370c      	adds	r7, #12
  403422:	46bd      	mov	sp, r7
  403424:	f85d 7b04 	ldr.w	r7, [sp], #4
  403428:	4770      	bx	lr
  40342a:	bf00      	nop
  40342c:	e000e100 	.word	0xe000e100

00403430 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  403430:	b480      	push	{r7}
  403432:	b083      	sub	sp, #12
  403434:	af00      	add	r7, sp, #0
  403436:	4603      	mov	r3, r0
  403438:	6039      	str	r1, [r7, #0]
  40343a:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  40343c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  403440:	2b00      	cmp	r3, #0
  403442:	da0b      	bge.n	40345c <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  403444:	490d      	ldr	r1, [pc, #52]	; (40347c <NVIC_SetPriority+0x4c>)
  403446:	79fb      	ldrb	r3, [r7, #7]
  403448:	f003 030f 	and.w	r3, r3, #15
  40344c:	3b04      	subs	r3, #4
  40344e:	683a      	ldr	r2, [r7, #0]
  403450:	b2d2      	uxtb	r2, r2
  403452:	0152      	lsls	r2, r2, #5
  403454:	b2d2      	uxtb	r2, r2
  403456:	440b      	add	r3, r1
  403458:	761a      	strb	r2, [r3, #24]
  40345a:	e009      	b.n	403470 <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  40345c:	4908      	ldr	r1, [pc, #32]	; (403480 <NVIC_SetPriority+0x50>)
  40345e:	f997 3007 	ldrsb.w	r3, [r7, #7]
  403462:	683a      	ldr	r2, [r7, #0]
  403464:	b2d2      	uxtb	r2, r2
  403466:	0152      	lsls	r2, r2, #5
  403468:	b2d2      	uxtb	r2, r2
  40346a:	440b      	add	r3, r1
  40346c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  403470:	370c      	adds	r7, #12
  403472:	46bd      	mov	sp, r7
  403474:	f85d 7b04 	ldr.w	r7, [sp], #4
  403478:	4770      	bx	lr
  40347a:	bf00      	nop
  40347c:	e000ed00 	.word	0xe000ed00
  403480:	e000e100 	.word	0xe000e100

00403484 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  403484:	b580      	push	{r7, lr}
  403486:	b082      	sub	sp, #8
  403488:	af00      	add	r7, sp, #0
  40348a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
  40348c:	687b      	ldr	r3, [r7, #4]
  40348e:	3b01      	subs	r3, #1
  403490:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
  403494:	d301      	bcc.n	40349a <SysTick_Config+0x16>
  403496:	2301      	movs	r3, #1
  403498:	e00f      	b.n	4034ba <SysTick_Config+0x36>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  40349a:	4a0a      	ldr	r2, [pc, #40]	; (4034c4 <SysTick_Config+0x40>)
  40349c:	687b      	ldr	r3, [r7, #4]
  40349e:	3b01      	subs	r3, #1
  4034a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  4034a2:	f04f 30ff 	mov.w	r0, #4294967295
  4034a6:	2107      	movs	r1, #7
  4034a8:	4b07      	ldr	r3, [pc, #28]	; (4034c8 <SysTick_Config+0x44>)
  4034aa:	4798      	blx	r3
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  4034ac:	4b05      	ldr	r3, [pc, #20]	; (4034c4 <SysTick_Config+0x40>)
  4034ae:	2200      	movs	r2, #0
  4034b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  4034b2:	4b04      	ldr	r3, [pc, #16]	; (4034c4 <SysTick_Config+0x40>)
  4034b4:	2207      	movs	r2, #7
  4034b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
  4034b8:	2300      	movs	r3, #0
}
  4034ba:	4618      	mov	r0, r3
  4034bc:	3708      	adds	r7, #8
  4034be:	46bd      	mov	sp, r7
  4034c0:	bd80      	pop	{r7, pc}
  4034c2:	bf00      	nop
  4034c4:	e000e010 	.word	0xe000e010
  4034c8:	00403431 	.word	0x00403431

004034cc <afec_set_trigger>:
 * \param trigger Conversion trigger.
 *
 */
static inline void afec_set_trigger(Afec *const afec,
		const enum afec_trigger trigger)
{
  4034cc:	b480      	push	{r7}
  4034ce:	b085      	sub	sp, #20
  4034d0:	af00      	add	r7, sp, #0
  4034d2:	6078      	str	r0, [r7, #4]
  4034d4:	460b      	mov	r3, r1
  4034d6:	70fb      	strb	r3, [r7, #3]
	uint32_t reg;

	reg = afec->AFEC_MR;
  4034d8:	687b      	ldr	r3, [r7, #4]
  4034da:	685b      	ldr	r3, [r3, #4]
  4034dc:	60fb      	str	r3, [r7, #12]

	if (trigger == AFEC_TRIG_FREERUN) {
  4034de:	78fb      	ldrb	r3, [r7, #3]
  4034e0:	2bff      	cmp	r3, #255	; 0xff
  4034e2:	d104      	bne.n	4034ee <afec_set_trigger+0x22>
		reg |= AFEC_MR_FREERUN_ON;
  4034e4:	68fb      	ldr	r3, [r7, #12]
  4034e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4034ea:	60fb      	str	r3, [r7, #12]
  4034ec:	e007      	b.n	4034fe <afec_set_trigger+0x32>
	} else {
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  4034ee:	68fb      	ldr	r3, [r7, #12]
  4034f0:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
  4034f4:	60fb      	str	r3, [r7, #12]
		reg |= trigger;
  4034f6:	78fb      	ldrb	r3, [r7, #3]
  4034f8:	68fa      	ldr	r2, [r7, #12]
  4034fa:	4313      	orrs	r3, r2
  4034fc:	60fb      	str	r3, [r7, #12]
	}

	afec->AFEC_MR = reg;
  4034fe:	687b      	ldr	r3, [r7, #4]
  403500:	68fa      	ldr	r2, [r7, #12]
  403502:	605a      	str	r2, [r3, #4]
}
  403504:	3714      	adds	r7, #20
  403506:	46bd      	mov	sp, r7
  403508:	f85d 7b04 	ldr.w	r7, [sp], #4
  40350c:	4770      	bx	lr
  40350e:	bf00      	nop

00403510 <afec_get_latest_value>:
 * \param afec  Base address of the AFEC.
 *
 * \return AFEC latest converted value.
 */
static inline uint32_t afec_get_latest_value(Afec *const afec)
{
  403510:	b480      	push	{r7}
  403512:	b083      	sub	sp, #12
  403514:	af00      	add	r7, sp, #0
  403516:	6078      	str	r0, [r7, #4]
	return afec->AFEC_LCDR & AFEC_LCDR_LDATA_Msk;
  403518:	687b      	ldr	r3, [r7, #4]
  40351a:	6a1b      	ldr	r3, [r3, #32]
  40351c:	b29b      	uxth	r3, r3
}
  40351e:	4618      	mov	r0, r3
  403520:	370c      	adds	r7, #12
  403522:	46bd      	mov	sp, r7
  403524:	f85d 7b04 	ldr.w	r7, [sp], #4
  403528:	4770      	bx	lr
  40352a:	bf00      	nop

0040352c <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  40352c:	b480      	push	{r7}
  40352e:	b083      	sub	sp, #12
  403530:	af00      	add	r7, sp, #0
  403532:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  403534:	687b      	ldr	r3, [r7, #4]
  403536:	2b07      	cmp	r3, #7
  403538:	d825      	bhi.n	403586 <osc_get_rate+0x5a>
  40353a:	a201      	add	r2, pc, #4	; (adr r2, 403540 <osc_get_rate+0x14>)
  40353c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  403540:	00403561 	.word	0x00403561
  403544:	00403567 	.word	0x00403567
  403548:	0040356d 	.word	0x0040356d
  40354c:	00403573 	.word	0x00403573
  403550:	00403577 	.word	0x00403577
  403554:	0040357b 	.word	0x0040357b
  403558:	0040357f 	.word	0x0040357f
  40355c:	00403583 	.word	0x00403583
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  403560:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  403564:	e010      	b.n	403588 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  403566:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40356a:	e00d      	b.n	403588 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  40356c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  403570:	e00a      	b.n	403588 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  403572:	4b08      	ldr	r3, [pc, #32]	; (403594 <osc_get_rate+0x68>)
  403574:	e008      	b.n	403588 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  403576:	4b08      	ldr	r3, [pc, #32]	; (403598 <osc_get_rate+0x6c>)
  403578:	e006      	b.n	403588 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40357a:	4b08      	ldr	r3, [pc, #32]	; (40359c <osc_get_rate+0x70>)
  40357c:	e004      	b.n	403588 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40357e:	4b08      	ldr	r3, [pc, #32]	; (4035a0 <osc_get_rate+0x74>)
  403580:	e002      	b.n	403588 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  403582:	4b06      	ldr	r3, [pc, #24]	; (40359c <osc_get_rate+0x70>)
  403584:	e000      	b.n	403588 <osc_get_rate+0x5c>
	}

	return 0;
  403586:	2300      	movs	r3, #0
}
  403588:	4618      	mov	r0, r3
  40358a:	370c      	adds	r7, #12
  40358c:	46bd      	mov	sp, r7
  40358e:	f85d 7b04 	ldr.w	r7, [sp], #4
  403592:	4770      	bx	lr
  403594:	003d0900 	.word	0x003d0900
  403598:	007a1200 	.word	0x007a1200
  40359c:	00b71b00 	.word	0x00b71b00
  4035a0:	00f42400 	.word	0x00f42400

004035a4 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4035a4:	b580      	push	{r7, lr}
  4035a6:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4035a8:	2006      	movs	r0, #6
  4035aa:	4b05      	ldr	r3, [pc, #20]	; (4035c0 <sysclk_get_main_hz+0x1c>)
  4035ac:	4798      	blx	r3
  4035ae:	4602      	mov	r2, r0
  4035b0:	4613      	mov	r3, r2
  4035b2:	009b      	lsls	r3, r3, #2
  4035b4:	4413      	add	r3, r2
  4035b6:	009a      	lsls	r2, r3, #2
  4035b8:	4413      	add	r3, r2
  4035ba:	089b      	lsrs	r3, r3, #2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4035bc:	4618      	mov	r0, r3
  4035be:	bd80      	pop	{r7, pc}
  4035c0:	0040352d 	.word	0x0040352d

004035c4 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4035c4:	b580      	push	{r7, lr}
  4035c6:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4035c8:	4b02      	ldr	r3, [pc, #8]	; (4035d4 <sysclk_get_cpu_hz+0x10>)
  4035ca:	4798      	blx	r3
  4035cc:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4035ce:	4618      	mov	r0, r3
  4035d0:	bd80      	pop	{r7, pc}
  4035d2:	bf00      	nop
  4035d4:	004035a5 	.word	0x004035a5

004035d8 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  4035d8:	b580      	push	{r7, lr}
  4035da:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4035dc:	4b02      	ldr	r3, [pc, #8]	; (4035e8 <sysclk_get_peripheral_hz+0x10>)
  4035de:	4798      	blx	r3
  4035e0:	4603      	mov	r3, r0
		(((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 : (1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos))) * CONFIG_SYSCLK_DIV);
}
  4035e2:	4618      	mov	r0, r3
  4035e4:	bd80      	pop	{r7, pc}
  4035e6:	bf00      	nop
  4035e8:	004035a5 	.word	0x004035a5

004035ec <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4035ec:	b580      	push	{r7, lr}
  4035ee:	b082      	sub	sp, #8
  4035f0:	af00      	add	r7, sp, #0
  4035f2:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4035f4:	6878      	ldr	r0, [r7, #4]
  4035f6:	4b02      	ldr	r3, [pc, #8]	; (403600 <sysclk_enable_peripheral_clock+0x14>)
  4035f8:	4798      	blx	r3
}
  4035fa:	3708      	adds	r7, #8
  4035fc:	46bd      	mov	sp, r7
  4035fe:	bd80      	pop	{r7, pc}
  403600:	004016d1 	.word	0x004016d1

00403604 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  403604:	b480      	push	{r7}
  403606:	b08b      	sub	sp, #44	; 0x2c
  403608:	af00      	add	r7, sp, #0
  40360a:	6078      	str	r0, [r7, #4]
  40360c:	460b      	mov	r3, r1
  40360e:	70fb      	strb	r3, [r7, #3]
  403610:	687b      	ldr	r3, [r7, #4]
  403612:	627b      	str	r3, [r7, #36]	; 0x24
  403614:	78fb      	ldrb	r3, [r7, #3]
  403616:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  40361a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40361c:	61fb      	str	r3, [r7, #28]
  40361e:	69fb      	ldr	r3, [r7, #28]
  403620:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  403622:	69bb      	ldr	r3, [r7, #24]
  403624:	095b      	lsrs	r3, r3, #5
  403626:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  403628:	697a      	ldr	r2, [r7, #20]
  40362a:	4b10      	ldr	r3, [pc, #64]	; (40366c <ioport_set_pin_level+0x68>)
  40362c:	4413      	add	r3, r2
  40362e:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  403630:	613b      	str	r3, [r7, #16]

	if (level) {
  403632:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  403636:	2b00      	cmp	r3, #0
  403638:	d009      	beq.n	40364e <ioport_set_pin_level+0x4a>
  40363a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40363c:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40363e:	68fb      	ldr	r3, [r7, #12]
  403640:	f003 031f 	and.w	r3, r3, #31
  403644:	2201      	movs	r2, #1
  403646:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  403648:	693b      	ldr	r3, [r7, #16]
  40364a:	631a      	str	r2, [r3, #48]	; 0x30
  40364c:	e008      	b.n	403660 <ioport_set_pin_level+0x5c>
  40364e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403650:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  403652:	68bb      	ldr	r3, [r7, #8]
  403654:	f003 031f 	and.w	r3, r3, #31
  403658:	2201      	movs	r2, #1
  40365a:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40365c:	693b      	ldr	r3, [r7, #16]
  40365e:	635a      	str	r2, [r3, #52]	; 0x34
	arch_ioport_set_pin_level(pin, level);
}
  403660:	372c      	adds	r7, #44	; 0x2c
  403662:	46bd      	mov	sp, r7
  403664:	f85d 7b04 	ldr.w	r7, [sp], #4
  403668:	4770      	bx	lr
  40366a:	bf00      	nop
  40366c:	00200707 	.word	0x00200707

00403670 <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  403670:	b580      	push	{r7, lr}
  403672:	b08c      	sub	sp, #48	; 0x30
  403674:	af00      	add	r7, sp, #0
  403676:	6078      	str	r0, [r7, #4]
  403678:	6039      	str	r1, [r7, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  40367a:	4b48      	ldr	r3, [pc, #288]	; (40379c <usart_serial_init+0x12c>)
  40367c:	4798      	blx	r3
  40367e:	4603      	mov	r3, r0
  403680:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  403682:	683b      	ldr	r3, [r7, #0]
  403684:	681b      	ldr	r3, [r3, #0]
  403686:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  403688:	683b      	ldr	r3, [r7, #0]
  40368a:	689b      	ldr	r3, [r3, #8]
  40368c:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  40368e:	683b      	ldr	r3, [r7, #0]
  403690:	681b      	ldr	r3, [r3, #0]
  403692:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  403694:	683b      	ldr	r3, [r7, #0]
  403696:	685b      	ldr	r3, [r3, #4]
  403698:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  40369a:	683b      	ldr	r3, [r7, #0]
  40369c:	689b      	ldr	r3, [r3, #8]
  40369e:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  4036a0:	683b      	ldr	r3, [r7, #0]
  4036a2:	68db      	ldr	r3, [r3, #12]
  4036a4:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  4036a6:	2300      	movs	r3, #0
  4036a8:	61fb      	str	r3, [r7, #28]
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4036aa:	687b      	ldr	r3, [r7, #4]
  4036ac:	4a3c      	ldr	r2, [pc, #240]	; (4037a0 <usart_serial_init+0x130>)
  4036ae:	4293      	cmp	r3, r2
  4036b0:	d108      	bne.n	4036c4 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  4036b2:	2007      	movs	r0, #7
  4036b4:	4b3b      	ldr	r3, [pc, #236]	; (4037a4 <usart_serial_init+0x134>)
  4036b6:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4036b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4036bc:	6878      	ldr	r0, [r7, #4]
  4036be:	4619      	mov	r1, r3
  4036c0:	4b39      	ldr	r3, [pc, #228]	; (4037a8 <usart_serial_init+0x138>)
  4036c2:	4798      	blx	r3
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4036c4:	687b      	ldr	r3, [r7, #4]
  4036c6:	4a39      	ldr	r2, [pc, #228]	; (4037ac <usart_serial_init+0x13c>)
  4036c8:	4293      	cmp	r3, r2
  4036ca:	d108      	bne.n	4036de <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  4036cc:	2008      	movs	r0, #8
  4036ce:	4b35      	ldr	r3, [pc, #212]	; (4037a4 <usart_serial_init+0x134>)
  4036d0:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4036d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4036d6:	6878      	ldr	r0, [r7, #4]
  4036d8:	4619      	mov	r1, r3
  4036da:	4b33      	ldr	r3, [pc, #204]	; (4037a8 <usart_serial_init+0x138>)
  4036dc:	4798      	blx	r3
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4036de:	687b      	ldr	r3, [r7, #4]
  4036e0:	4a33      	ldr	r2, [pc, #204]	; (4037b0 <usart_serial_init+0x140>)
  4036e2:	4293      	cmp	r3, r2
  4036e4:	d108      	bne.n	4036f8 <usart_serial_init+0x88>
		sysclk_enable_peripheral_clock(ID_UART2);
  4036e6:	202c      	movs	r0, #44	; 0x2c
  4036e8:	4b2e      	ldr	r3, [pc, #184]	; (4037a4 <usart_serial_init+0x134>)
  4036ea:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4036ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4036f0:	6878      	ldr	r0, [r7, #4]
  4036f2:	4619      	mov	r1, r3
  4036f4:	4b2c      	ldr	r3, [pc, #176]	; (4037a8 <usart_serial_init+0x138>)
  4036f6:	4798      	blx	r3
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4036f8:	687b      	ldr	r3, [r7, #4]
  4036fa:	4a2e      	ldr	r2, [pc, #184]	; (4037b4 <usart_serial_init+0x144>)
  4036fc:	4293      	cmp	r3, r2
  4036fe:	d108      	bne.n	403712 <usart_serial_init+0xa2>
		sysclk_enable_peripheral_clock(ID_UART3);
  403700:	202d      	movs	r0, #45	; 0x2d
  403702:	4b28      	ldr	r3, [pc, #160]	; (4037a4 <usart_serial_init+0x134>)
  403704:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  403706:	f107 0324 	add.w	r3, r7, #36	; 0x24
  40370a:	6878      	ldr	r0, [r7, #4]
  40370c:	4619      	mov	r1, r3
  40370e:	4b26      	ldr	r3, [pc, #152]	; (4037a8 <usart_serial_init+0x138>)
  403710:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  403712:	687b      	ldr	r3, [r7, #4]
  403714:	4a28      	ldr	r2, [pc, #160]	; (4037b8 <usart_serial_init+0x148>)
  403716:	4293      	cmp	r3, r2
  403718:	d111      	bne.n	40373e <usart_serial_init+0xce>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
  40371a:	200d      	movs	r0, #13
  40371c:	4b21      	ldr	r3, [pc, #132]	; (4037a4 <usart_serial_init+0x134>)
  40371e:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  403720:	4b1e      	ldr	r3, [pc, #120]	; (40379c <usart_serial_init+0x12c>)
  403722:	4798      	blx	r3
  403724:	4602      	mov	r2, r0
  403726:	f107 030c 	add.w	r3, r7, #12
  40372a:	6878      	ldr	r0, [r7, #4]
  40372c:	4619      	mov	r1, r3
  40372e:	4b23      	ldr	r3, [pc, #140]	; (4037bc <usart_serial_init+0x14c>)
  403730:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  403732:	6878      	ldr	r0, [r7, #4]
  403734:	4b22      	ldr	r3, [pc, #136]	; (4037c0 <usart_serial_init+0x150>)
  403736:	4798      	blx	r3
		usart_enable_rx(p_usart);
  403738:	6878      	ldr	r0, [r7, #4]
  40373a:	4b22      	ldr	r3, [pc, #136]	; (4037c4 <usart_serial_init+0x154>)
  40373c:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40373e:	687b      	ldr	r3, [r7, #4]
  403740:	4a21      	ldr	r2, [pc, #132]	; (4037c8 <usart_serial_init+0x158>)
  403742:	4293      	cmp	r3, r2
  403744:	d111      	bne.n	40376a <usart_serial_init+0xfa>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM1);
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
  403746:	200e      	movs	r0, #14
  403748:	4b16      	ldr	r3, [pc, #88]	; (4037a4 <usart_serial_init+0x134>)
  40374a:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  40374c:	4b13      	ldr	r3, [pc, #76]	; (40379c <usart_serial_init+0x12c>)
  40374e:	4798      	blx	r3
  403750:	4602      	mov	r2, r0
  403752:	f107 030c 	add.w	r3, r7, #12
  403756:	6878      	ldr	r0, [r7, #4]
  403758:	4619      	mov	r1, r3
  40375a:	4b18      	ldr	r3, [pc, #96]	; (4037bc <usart_serial_init+0x14c>)
  40375c:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  40375e:	6878      	ldr	r0, [r7, #4]
  403760:	4b17      	ldr	r3, [pc, #92]	; (4037c0 <usart_serial_init+0x150>)
  403762:	4798      	blx	r3
		usart_enable_rx(p_usart);
  403764:	6878      	ldr	r0, [r7, #4]
  403766:	4b17      	ldr	r3, [pc, #92]	; (4037c4 <usart_serial_init+0x154>)
  403768:	4798      	blx	r3
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  40376a:	687b      	ldr	r3, [r7, #4]
  40376c:	4a17      	ldr	r2, [pc, #92]	; (4037cc <usart_serial_init+0x15c>)
  40376e:	4293      	cmp	r3, r2
  403770:	d111      	bne.n	403796 <usart_serial_init+0x126>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM2);
		flexcom_set_opmode(FLEXCOM2, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART2);
  403772:	200f      	movs	r0, #15
  403774:	4b0b      	ldr	r3, [pc, #44]	; (4037a4 <usart_serial_init+0x134>)
  403776:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  403778:	4b08      	ldr	r3, [pc, #32]	; (40379c <usart_serial_init+0x12c>)
  40377a:	4798      	blx	r3
  40377c:	4602      	mov	r2, r0
  40377e:	f107 030c 	add.w	r3, r7, #12
  403782:	6878      	ldr	r0, [r7, #4]
  403784:	4619      	mov	r1, r3
  403786:	4b0d      	ldr	r3, [pc, #52]	; (4037bc <usart_serial_init+0x14c>)
  403788:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  40378a:	6878      	ldr	r0, [r7, #4]
  40378c:	4b0c      	ldr	r3, [pc, #48]	; (4037c0 <usart_serial_init+0x150>)
  40378e:	4798      	blx	r3
		usart_enable_rx(p_usart);
  403790:	6878      	ldr	r0, [r7, #4]
  403792:	4b0c      	ldr	r3, [pc, #48]	; (4037c4 <usart_serial_init+0x154>)
  403794:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  403796:	3730      	adds	r7, #48	; 0x30
  403798:	46bd      	mov	sp, r7
  40379a:	bd80      	pop	{r7, pc}
  40379c:	004035d9 	.word	0x004035d9
  4037a0:	400e0800 	.word	0x400e0800
  4037a4:	004035ed 	.word	0x004035ed
  4037a8:	00401f69 	.word	0x00401f69
  4037ac:	400e0a00 	.word	0x400e0a00
  4037b0:	400e1a00 	.word	0x400e1a00
  4037b4:	400e1c00 	.word	0x400e1c00
  4037b8:	40024000 	.word	0x40024000
  4037bc:	00402105 	.word	0x00402105
  4037c0:	00402189 	.word	0x00402189
  4037c4:	004021d5 	.word	0x004021d5
  4037c8:	40028000 	.word	0x40028000
  4037cc:	4002c000 	.word	0x4002c000

004037d0 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  4037d0:	b580      	push	{r7, lr}
  4037d2:	b082      	sub	sp, #8
  4037d4:	af00      	add	r7, sp, #0
  4037d6:	6078      	str	r0, [r7, #4]
  4037d8:	460b      	mov	r3, r1
  4037da:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4037dc:	687b      	ldr	r3, [r7, #4]
  4037de:	4a36      	ldr	r2, [pc, #216]	; (4038b8 <usart_serial_putchar+0xe8>)
  4037e0:	4293      	cmp	r3, r2
  4037e2:	d10a      	bne.n	4037fa <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  4037e4:	bf00      	nop
  4037e6:	78fb      	ldrb	r3, [r7, #3]
  4037e8:	6878      	ldr	r0, [r7, #4]
  4037ea:	4619      	mov	r1, r3
  4037ec:	4b33      	ldr	r3, [pc, #204]	; (4038bc <usart_serial_putchar+0xec>)
  4037ee:	4798      	blx	r3
  4037f0:	4603      	mov	r3, r0
  4037f2:	2b00      	cmp	r3, #0
  4037f4:	d1f7      	bne.n	4037e6 <usart_serial_putchar+0x16>
		return 1;
  4037f6:	2301      	movs	r3, #1
  4037f8:	e05a      	b.n	4038b0 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4037fa:	687b      	ldr	r3, [r7, #4]
  4037fc:	4a30      	ldr	r2, [pc, #192]	; (4038c0 <usart_serial_putchar+0xf0>)
  4037fe:	4293      	cmp	r3, r2
  403800:	d10a      	bne.n	403818 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  403802:	bf00      	nop
  403804:	78fb      	ldrb	r3, [r7, #3]
  403806:	6878      	ldr	r0, [r7, #4]
  403808:	4619      	mov	r1, r3
  40380a:	4b2c      	ldr	r3, [pc, #176]	; (4038bc <usart_serial_putchar+0xec>)
  40380c:	4798      	blx	r3
  40380e:	4603      	mov	r3, r0
  403810:	2b00      	cmp	r3, #0
  403812:	d1f7      	bne.n	403804 <usart_serial_putchar+0x34>
		return 1;
  403814:	2301      	movs	r3, #1
  403816:	e04b      	b.n	4038b0 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  403818:	687b      	ldr	r3, [r7, #4]
  40381a:	4a2a      	ldr	r2, [pc, #168]	; (4038c4 <usart_serial_putchar+0xf4>)
  40381c:	4293      	cmp	r3, r2
  40381e:	d10a      	bne.n	403836 <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  403820:	bf00      	nop
  403822:	78fb      	ldrb	r3, [r7, #3]
  403824:	6878      	ldr	r0, [r7, #4]
  403826:	4619      	mov	r1, r3
  403828:	4b24      	ldr	r3, [pc, #144]	; (4038bc <usart_serial_putchar+0xec>)
  40382a:	4798      	blx	r3
  40382c:	4603      	mov	r3, r0
  40382e:	2b00      	cmp	r3, #0
  403830:	d1f7      	bne.n	403822 <usart_serial_putchar+0x52>
		return 1;
  403832:	2301      	movs	r3, #1
  403834:	e03c      	b.n	4038b0 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  403836:	687b      	ldr	r3, [r7, #4]
  403838:	4a23      	ldr	r2, [pc, #140]	; (4038c8 <usart_serial_putchar+0xf8>)
  40383a:	4293      	cmp	r3, r2
  40383c:	d10a      	bne.n	403854 <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  40383e:	bf00      	nop
  403840:	78fb      	ldrb	r3, [r7, #3]
  403842:	6878      	ldr	r0, [r7, #4]
  403844:	4619      	mov	r1, r3
  403846:	4b1d      	ldr	r3, [pc, #116]	; (4038bc <usart_serial_putchar+0xec>)
  403848:	4798      	blx	r3
  40384a:	4603      	mov	r3, r0
  40384c:	2b00      	cmp	r3, #0
  40384e:	d1f7      	bne.n	403840 <usart_serial_putchar+0x70>
		return 1;
  403850:	2301      	movs	r3, #1
  403852:	e02d      	b.n	4038b0 <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  403854:	687b      	ldr	r3, [r7, #4]
  403856:	4a1d      	ldr	r2, [pc, #116]	; (4038cc <usart_serial_putchar+0xfc>)
  403858:	4293      	cmp	r3, r2
  40385a:	d10a      	bne.n	403872 <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  40385c:	bf00      	nop
  40385e:	78fb      	ldrb	r3, [r7, #3]
  403860:	6878      	ldr	r0, [r7, #4]
  403862:	4619      	mov	r1, r3
  403864:	4b1a      	ldr	r3, [pc, #104]	; (4038d0 <usart_serial_putchar+0x100>)
  403866:	4798      	blx	r3
  403868:	4603      	mov	r3, r0
  40386a:	2b00      	cmp	r3, #0
  40386c:	d1f7      	bne.n	40385e <usart_serial_putchar+0x8e>
		return 1;
  40386e:	2301      	movs	r3, #1
  403870:	e01e      	b.n	4038b0 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  403872:	687b      	ldr	r3, [r7, #4]
  403874:	4a17      	ldr	r2, [pc, #92]	; (4038d4 <usart_serial_putchar+0x104>)
  403876:	4293      	cmp	r3, r2
  403878:	d10a      	bne.n	403890 <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  40387a:	bf00      	nop
  40387c:	78fb      	ldrb	r3, [r7, #3]
  40387e:	6878      	ldr	r0, [r7, #4]
  403880:	4619      	mov	r1, r3
  403882:	4b13      	ldr	r3, [pc, #76]	; (4038d0 <usart_serial_putchar+0x100>)
  403884:	4798      	blx	r3
  403886:	4603      	mov	r3, r0
  403888:	2b00      	cmp	r3, #0
  40388a:	d1f7      	bne.n	40387c <usart_serial_putchar+0xac>
		return 1;
  40388c:	2301      	movs	r3, #1
  40388e:	e00f      	b.n	4038b0 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  403890:	687b      	ldr	r3, [r7, #4]
  403892:	4a11      	ldr	r2, [pc, #68]	; (4038d8 <usart_serial_putchar+0x108>)
  403894:	4293      	cmp	r3, r2
  403896:	d10a      	bne.n	4038ae <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  403898:	bf00      	nop
  40389a:	78fb      	ldrb	r3, [r7, #3]
  40389c:	6878      	ldr	r0, [r7, #4]
  40389e:	4619      	mov	r1, r3
  4038a0:	4b0b      	ldr	r3, [pc, #44]	; (4038d0 <usart_serial_putchar+0x100>)
  4038a2:	4798      	blx	r3
  4038a4:	4603      	mov	r3, r0
  4038a6:	2b00      	cmp	r3, #0
  4038a8:	d1f7      	bne.n	40389a <usart_serial_putchar+0xca>
		return 1;
  4038aa:	2301      	movs	r3, #1
  4038ac:	e000      	b.n	4038b0 <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  4038ae:	2300      	movs	r3, #0
}
  4038b0:	4618      	mov	r0, r3
  4038b2:	3708      	adds	r7, #8
  4038b4:	46bd      	mov	sp, r7
  4038b6:	bd80      	pop	{r7, pc}
  4038b8:	400e0800 	.word	0x400e0800
  4038bc:	00401fc1 	.word	0x00401fc1
  4038c0:	400e0a00 	.word	0x400e0a00
  4038c4:	400e1a00 	.word	0x400e1a00
  4038c8:	400e1c00 	.word	0x400e1c00
  4038cc:	40024000 	.word	0x40024000
  4038d0:	004022dd 	.word	0x004022dd
  4038d4:	40028000 	.word	0x40028000
  4038d8:	4002c000 	.word	0x4002c000

004038dc <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4038dc:	b580      	push	{r7, lr}
  4038de:	b084      	sub	sp, #16
  4038e0:	af00      	add	r7, sp, #0
  4038e2:	6078      	str	r0, [r7, #4]
  4038e4:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  4038e6:	2300      	movs	r3, #0
  4038e8:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4038ea:	687b      	ldr	r3, [r7, #4]
  4038ec:	4a33      	ldr	r2, [pc, #204]	; (4039bc <usart_serial_getchar+0xe0>)
  4038ee:	4293      	cmp	r3, r2
  4038f0:	d107      	bne.n	403902 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  4038f2:	bf00      	nop
  4038f4:	6878      	ldr	r0, [r7, #4]
  4038f6:	6839      	ldr	r1, [r7, #0]
  4038f8:	4b31      	ldr	r3, [pc, #196]	; (4039c0 <usart_serial_getchar+0xe4>)
  4038fa:	4798      	blx	r3
  4038fc:	4603      	mov	r3, r0
  4038fe:	2b00      	cmp	r3, #0
  403900:	d1f8      	bne.n	4038f4 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  403902:	687b      	ldr	r3, [r7, #4]
  403904:	4a2f      	ldr	r2, [pc, #188]	; (4039c4 <usart_serial_getchar+0xe8>)
  403906:	4293      	cmp	r3, r2
  403908:	d107      	bne.n	40391a <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  40390a:	bf00      	nop
  40390c:	6878      	ldr	r0, [r7, #4]
  40390e:	6839      	ldr	r1, [r7, #0]
  403910:	4b2b      	ldr	r3, [pc, #172]	; (4039c0 <usart_serial_getchar+0xe4>)
  403912:	4798      	blx	r3
  403914:	4603      	mov	r3, r0
  403916:	2b00      	cmp	r3, #0
  403918:	d1f8      	bne.n	40390c <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  40391a:	687b      	ldr	r3, [r7, #4]
  40391c:	4a2a      	ldr	r2, [pc, #168]	; (4039c8 <usart_serial_getchar+0xec>)
  40391e:	4293      	cmp	r3, r2
  403920:	d107      	bne.n	403932 <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  403922:	bf00      	nop
  403924:	6878      	ldr	r0, [r7, #4]
  403926:	6839      	ldr	r1, [r7, #0]
  403928:	4b25      	ldr	r3, [pc, #148]	; (4039c0 <usart_serial_getchar+0xe4>)
  40392a:	4798      	blx	r3
  40392c:	4603      	mov	r3, r0
  40392e:	2b00      	cmp	r3, #0
  403930:	d1f8      	bne.n	403924 <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  403932:	687b      	ldr	r3, [r7, #4]
  403934:	4a25      	ldr	r2, [pc, #148]	; (4039cc <usart_serial_getchar+0xf0>)
  403936:	4293      	cmp	r3, r2
  403938:	d107      	bne.n	40394a <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  40393a:	bf00      	nop
  40393c:	6878      	ldr	r0, [r7, #4]
  40393e:	6839      	ldr	r1, [r7, #0]
  403940:	4b1f      	ldr	r3, [pc, #124]	; (4039c0 <usart_serial_getchar+0xe4>)
  403942:	4798      	blx	r3
  403944:	4603      	mov	r3, r0
  403946:	2b00      	cmp	r3, #0
  403948:	d1f8      	bne.n	40393c <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40394a:	687b      	ldr	r3, [r7, #4]
  40394c:	4a20      	ldr	r2, [pc, #128]	; (4039d0 <usart_serial_getchar+0xf4>)
  40394e:	4293      	cmp	r3, r2
  403950:	d10d      	bne.n	40396e <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  403952:	bf00      	nop
  403954:	f107 030c 	add.w	r3, r7, #12
  403958:	6878      	ldr	r0, [r7, #4]
  40395a:	4619      	mov	r1, r3
  40395c:	4b1d      	ldr	r3, [pc, #116]	; (4039d4 <usart_serial_getchar+0xf8>)
  40395e:	4798      	blx	r3
  403960:	4603      	mov	r3, r0
  403962:	2b00      	cmp	r3, #0
  403964:	d1f6      	bne.n	403954 <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  403966:	68fb      	ldr	r3, [r7, #12]
  403968:	b2da      	uxtb	r2, r3
  40396a:	683b      	ldr	r3, [r7, #0]
  40396c:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40396e:	687b      	ldr	r3, [r7, #4]
  403970:	4a19      	ldr	r2, [pc, #100]	; (4039d8 <usart_serial_getchar+0xfc>)
  403972:	4293      	cmp	r3, r2
  403974:	d10d      	bne.n	403992 <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  403976:	bf00      	nop
  403978:	f107 030c 	add.w	r3, r7, #12
  40397c:	6878      	ldr	r0, [r7, #4]
  40397e:	4619      	mov	r1, r3
  403980:	4b14      	ldr	r3, [pc, #80]	; (4039d4 <usart_serial_getchar+0xf8>)
  403982:	4798      	blx	r3
  403984:	4603      	mov	r3, r0
  403986:	2b00      	cmp	r3, #0
  403988:	d1f6      	bne.n	403978 <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  40398a:	68fb      	ldr	r3, [r7, #12]
  40398c:	b2da      	uxtb	r2, r3
  40398e:	683b      	ldr	r3, [r7, #0]
  403990:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  403992:	687b      	ldr	r3, [r7, #4]
  403994:	4a11      	ldr	r2, [pc, #68]	; (4039dc <usart_serial_getchar+0x100>)
  403996:	4293      	cmp	r3, r2
  403998:	d10d      	bne.n	4039b6 <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  40399a:	bf00      	nop
  40399c:	f107 030c 	add.w	r3, r7, #12
  4039a0:	6878      	ldr	r0, [r7, #4]
  4039a2:	4619      	mov	r1, r3
  4039a4:	4b0b      	ldr	r3, [pc, #44]	; (4039d4 <usart_serial_getchar+0xf8>)
  4039a6:	4798      	blx	r3
  4039a8:	4603      	mov	r3, r0
  4039aa:	2b00      	cmp	r3, #0
  4039ac:	d1f6      	bne.n	40399c <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  4039ae:	68fb      	ldr	r3, [r7, #12]
  4039b0:	b2da      	uxtb	r2, r3
  4039b2:	683b      	ldr	r3, [r7, #0]
  4039b4:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  4039b6:	3710      	adds	r7, #16
  4039b8:	46bd      	mov	sp, r7
  4039ba:	bd80      	pop	{r7, pc}
  4039bc:	400e0800 	.word	0x400e0800
  4039c0:	00401ff1 	.word	0x00401ff1
  4039c4:	400e0a00 	.word	0x400e0a00
  4039c8:	400e1a00 	.word	0x400e1a00
  4039cc:	400e1c00 	.word	0x400e1c00
  4039d0:	40024000 	.word	0x40024000
  4039d4:	00402311 	.word	0x00402311
  4039d8:	40028000 	.word	0x40028000
  4039dc:	4002c000 	.word	0x4002c000

004039e0 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  4039e0:	b580      	push	{r7, lr}
  4039e2:	b082      	sub	sp, #8
  4039e4:	af00      	add	r7, sp, #0
  4039e6:	6078      	str	r0, [r7, #4]
  4039e8:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  4039ea:	4a0f      	ldr	r2, [pc, #60]	; (403a28 <stdio_serial_init+0x48>)
  4039ec:	687b      	ldr	r3, [r7, #4]
  4039ee:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  4039f0:	4b0e      	ldr	r3, [pc, #56]	; (403a2c <stdio_serial_init+0x4c>)
  4039f2:	4a0f      	ldr	r2, [pc, #60]	; (403a30 <stdio_serial_init+0x50>)
  4039f4:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  4039f6:	4b0f      	ldr	r3, [pc, #60]	; (403a34 <stdio_serial_init+0x54>)
  4039f8:	4a0f      	ldr	r2, [pc, #60]	; (403a38 <stdio_serial_init+0x58>)
  4039fa:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  4039fc:	6878      	ldr	r0, [r7, #4]
  4039fe:	6839      	ldr	r1, [r7, #0]
  403a00:	4b0e      	ldr	r3, [pc, #56]	; (403a3c <stdio_serial_init+0x5c>)
  403a02:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  403a04:	4b0e      	ldr	r3, [pc, #56]	; (403a40 <stdio_serial_init+0x60>)
  403a06:	681b      	ldr	r3, [r3, #0]
  403a08:	689b      	ldr	r3, [r3, #8]
  403a0a:	4618      	mov	r0, r3
  403a0c:	2100      	movs	r1, #0
  403a0e:	4b0d      	ldr	r3, [pc, #52]	; (403a44 <stdio_serial_init+0x64>)
  403a10:	4798      	blx	r3
	setbuf(stdin, NULL);
  403a12:	4b0b      	ldr	r3, [pc, #44]	; (403a40 <stdio_serial_init+0x60>)
  403a14:	681b      	ldr	r3, [r3, #0]
  403a16:	685b      	ldr	r3, [r3, #4]
  403a18:	4618      	mov	r0, r3
  403a1a:	2100      	movs	r1, #0
  403a1c:	4b09      	ldr	r3, [pc, #36]	; (403a44 <stdio_serial_init+0x64>)
  403a1e:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  403a20:	3708      	adds	r7, #8
  403a22:	46bd      	mov	sp, r7
  403a24:	bd80      	pop	{r7, pc}
  403a26:	bf00      	nop
  403a28:	20400a28 	.word	0x20400a28
  403a2c:	20400a24 	.word	0x20400a24
  403a30:	004037d1 	.word	0x004037d1
  403a34:	20400a20 	.word	0x20400a20
  403a38:	004038dd 	.word	0x004038dd
  403a3c:	00403671 	.word	0x00403671
  403a40:	204004c8 	.word	0x204004c8
  403a44:	0040728d 	.word	0x0040728d

00403a48 <mdelay>:
 * by the SAM microcontroller system tick).
 *
 * \param ul_dly_ticks  Delay to wait for, in milliseconds.
 */
void mdelay(uint32_t ul_dly_ticks)
{
  403a48:	b480      	push	{r7}
  403a4a:	b085      	sub	sp, #20
  403a4c:	af00      	add	r7, sp, #0
  403a4e:	6078      	str	r0, [r7, #4]
	uint32_t ul_cur_ticks;

	ul_cur_ticks = ul_ms_ticks;
  403a50:	4b07      	ldr	r3, [pc, #28]	; (403a70 <mdelay+0x28>)
  403a52:	681b      	ldr	r3, [r3, #0]
  403a54:	60fb      	str	r3, [r7, #12]
	while ((ul_ms_ticks - ul_cur_ticks) < ul_dly_ticks) {
  403a56:	bf00      	nop
  403a58:	4b05      	ldr	r3, [pc, #20]	; (403a70 <mdelay+0x28>)
  403a5a:	681a      	ldr	r2, [r3, #0]
  403a5c:	68fb      	ldr	r3, [r7, #12]
  403a5e:	1ad2      	subs	r2, r2, r3
  403a60:	687b      	ldr	r3, [r7, #4]
  403a62:	429a      	cmp	r2, r3
  403a64:	d3f8      	bcc.n	403a58 <mdelay+0x10>
	}
}
  403a66:	3714      	adds	r7, #20
  403a68:	46bd      	mov	sp, r7
  403a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
  403a6e:	4770      	bx	lr
  403a70:	204009b4 	.word	0x204009b4

00403a74 <SysTick_Handler>:
 *
 *  Process System Tick Event.
 *  Increment the ul_ms_ticks counter.
 */
void SysTick_Handler(void)
{
  403a74:	b580      	push	{r7, lr}
  403a76:	af00      	add	r7, sp, #0
	g_ul_tick_count++;
  403a78:	4b44      	ldr	r3, [pc, #272]	; (403b8c <SysTick_Handler+0x118>)
  403a7a:	681b      	ldr	r3, [r3, #0]
  403a7c:	3301      	adds	r3, #1
  403a7e:	4a43      	ldr	r2, [pc, #268]	; (403b8c <SysTick_Handler+0x118>)
  403a80:	6013      	str	r3, [r2, #0]
	ul_ms_ticks++; //jsi 6feb16
  403a82:	4b43      	ldr	r3, [pc, #268]	; (403b90 <SysTick_Handler+0x11c>)
  403a84:	681b      	ldr	r3, [r3, #0]
  403a86:	3301      	adds	r3, #1
  403a88:	4a41      	ldr	r2, [pc, #260]	; (403b90 <SysTick_Handler+0x11c>)
  403a8a:	6013      	str	r3, [r2, #0]
	
	timerTickCount++;
  403a8c:	4b41      	ldr	r3, [pc, #260]	; (403b94 <SysTick_Handler+0x120>)
  403a8e:	681b      	ldr	r3, [r3, #0]
  403a90:	3301      	adds	r3, #1
  403a92:	4a40      	ldr	r2, [pc, #256]	; (403b94 <SysTick_Handler+0x120>)
  403a94:	6013      	str	r3, [r2, #0]
	timerTickCount &= MAX_TICK; // force rollover at this count to avoid confusion detecting rollover with the MSbit set
  403a96:	4b3f      	ldr	r3, [pc, #252]	; (403b94 <SysTick_Handler+0x120>)
  403a98:	681b      	ldr	r3, [r3, #0]
  403a9a:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
  403a9e:	4a3d      	ldr	r2, [pc, #244]	; (403b94 <SysTick_Handler+0x120>)
  403aa0:	6013      	str	r3, [r2, #0]
	if (timerTickCount == 0)
  403aa2:	4b3c      	ldr	r3, [pc, #240]	; (403b94 <SysTick_Handler+0x120>)
  403aa4:	681b      	ldr	r3, [r3, #0]
  403aa6:	2b00      	cmp	r3, #0
  403aa8:	d102      	bne.n	403ab0 <SysTick_Handler+0x3c>
	{
		rollover = 1;
  403aaa:	4b3b      	ldr	r3, [pc, #236]	; (403b98 <SysTick_Handler+0x124>)
  403aac:	2201      	movs	r2, #1
  403aae:	701a      	strb	r2, [r3, #0]
	}
	
	if ((timerTickCount % TICKS_PER_SEC) == 0)
  403ab0:	4b38      	ldr	r3, [pc, #224]	; (403b94 <SysTick_Handler+0x120>)
  403ab2:	681a      	ldr	r2, [r3, #0]
  403ab4:	4b39      	ldr	r3, [pc, #228]	; (403b9c <SysTick_Handler+0x128>)
  403ab6:	fba3 1302 	umull	r1, r3, r3, r2
  403aba:	099b      	lsrs	r3, r3, #6
  403abc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
  403ac0:	fb01 f303 	mul.w	r3, r1, r3
  403ac4:	1ad3      	subs	r3, r2, r3
  403ac6:	2b00      	cmp	r3, #0
  403ac8:	d101      	bne.n	403ace <SysTick_Handler+0x5a>
	{
		process_timers();
  403aca:	4b35      	ldr	r3, [pc, #212]	; (403ba0 <SysTick_Handler+0x12c>)
  403acc:	4798      	blx	r3
	}

	
	if (controls.buzzer_enable)
  403ace:	4b35      	ldr	r3, [pc, #212]	; (403ba4 <SysTick_Handler+0x130>)
  403ad0:	78db      	ldrb	r3, [r3, #3]
  403ad2:	2b00      	cmp	r3, #0
  403ad4:	d028      	beq.n	403b28 <SysTick_Handler+0xb4>
	{
		controls.buzzer_count++;
  403ad6:	4b33      	ldr	r3, [pc, #204]	; (403ba4 <SysTick_Handler+0x130>)
  403ad8:	88db      	ldrh	r3, [r3, #6]
  403ada:	3301      	adds	r3, #1
  403adc:	b29a      	uxth	r2, r3
  403ade:	4b31      	ldr	r3, [pc, #196]	; (403ba4 <SysTick_Handler+0x130>)
  403ae0:	80da      	strh	r2, [r3, #6]
		
		if (controls.buzzer_cycle == CYCLE_ON)
  403ae2:	4b30      	ldr	r3, [pc, #192]	; (403ba4 <SysTick_Handler+0x130>)
  403ae4:	791b      	ldrb	r3, [r3, #4]
  403ae6:	2b01      	cmp	r3, #1
  403ae8:	d10f      	bne.n	403b0a <SysTick_Handler+0x96>
		{
			if (controls.buzzer_count > BUZZER_ON_COUNT)
  403aea:	4b2e      	ldr	r3, [pc, #184]	; (403ba4 <SysTick_Handler+0x130>)
  403aec:	88db      	ldrh	r3, [r3, #6]
  403aee:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
  403af2:	d919      	bls.n	403b28 <SysTick_Handler+0xb4>
			{
				controls.buzzer_count = 0;
  403af4:	4b2b      	ldr	r3, [pc, #172]	; (403ba4 <SysTick_Handler+0x130>)
  403af6:	2200      	movs	r2, #0
  403af8:	80da      	strh	r2, [r3, #6]
				controls.buzzer_cycle = CYCLE_OFF;
  403afa:	4b2a      	ldr	r3, [pc, #168]	; (403ba4 <SysTick_Handler+0x130>)
  403afc:	2200      	movs	r2, #0
  403afe:	711a      	strb	r2, [r3, #4]
				pwm_channel_disable(PWM0, PIN_PWM_LED0_CHANNEL);
  403b00:	4829      	ldr	r0, [pc, #164]	; (403ba8 <SysTick_Handler+0x134>)
  403b02:	2100      	movs	r1, #0
  403b04:	4b29      	ldr	r3, [pc, #164]	; (403bac <SysTick_Handler+0x138>)
  403b06:	4798      	blx	r3
  403b08:	e00e      	b.n	403b28 <SysTick_Handler+0xb4>
			}
		}
		else
		{
			if (controls.buzzer_count > BUZZER_OFF_COUNT)
  403b0a:	4b26      	ldr	r3, [pc, #152]	; (403ba4 <SysTick_Handler+0x130>)
  403b0c:	88db      	ldrh	r3, [r3, #6]
  403b0e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
  403b12:	d909      	bls.n	403b28 <SysTick_Handler+0xb4>
			{
				controls.buzzer_count = 0;
  403b14:	4b23      	ldr	r3, [pc, #140]	; (403ba4 <SysTick_Handler+0x130>)
  403b16:	2200      	movs	r2, #0
  403b18:	80da      	strh	r2, [r3, #6]
				controls.buzzer_cycle = CYCLE_ON;
  403b1a:	4b22      	ldr	r3, [pc, #136]	; (403ba4 <SysTick_Handler+0x130>)
  403b1c:	2201      	movs	r2, #1
  403b1e:	711a      	strb	r2, [r3, #4]
				pwm_channel_enable(PWM0, PIN_PWM_LED0_CHANNEL);
  403b20:	4821      	ldr	r0, [pc, #132]	; (403ba8 <SysTick_Handler+0x134>)
  403b22:	2100      	movs	r1, #0
  403b24:	4b22      	ldr	r3, [pc, #136]	; (403bb0 <SysTick_Handler+0x13c>)
  403b26:	4798      	blx	r3
			}
		}
	}
	
	if (controls.solenoid_enable)
  403b28:	4b1e      	ldr	r3, [pc, #120]	; (403ba4 <SysTick_Handler+0x130>)
  403b2a:	7a1b      	ldrb	r3, [r3, #8]
  403b2c:	2b00      	cmp	r3, #0
  403b2e:	d02b      	beq.n	403b88 <SysTick_Handler+0x114>
	{
		controls.solenoid_count++;
  403b30:	4b1c      	ldr	r3, [pc, #112]	; (403ba4 <SysTick_Handler+0x130>)
  403b32:	895b      	ldrh	r3, [r3, #10]
  403b34:	3301      	adds	r3, #1
  403b36:	b29a      	uxth	r2, r3
  403b38:	4b1a      	ldr	r3, [pc, #104]	; (403ba4 <SysTick_Handler+0x130>)
  403b3a:	815a      	strh	r2, [r3, #10]
		
		if (controls.solenoid_cycle == CYCLE_ON)
  403b3c:	4b19      	ldr	r3, [pc, #100]	; (403ba4 <SysTick_Handler+0x130>)
  403b3e:	7a5b      	ldrb	r3, [r3, #9]
  403b40:	2b01      	cmp	r3, #1
  403b42:	d112      	bne.n	403b6a <SysTick_Handler+0xf6>
		{
			if (controls.solenoid_count > SOLENOID_ON_COUNT)
  403b44:	4b17      	ldr	r3, [pc, #92]	; (403ba4 <SysTick_Handler+0x130>)
  403b46:	895b      	ldrh	r3, [r3, #10]
  403b48:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
  403b4c:	d91c      	bls.n	403b88 <SysTick_Handler+0x114>
			{
				controls.solenoid_count = 0;
  403b4e:	4b15      	ldr	r3, [pc, #84]	; (403ba4 <SysTick_Handler+0x130>)
  403b50:	2200      	movs	r2, #0
  403b52:	815a      	strh	r2, [r3, #10]
				controls.solenoid_cycle = CYCLE_OFF;
  403b54:	4b13      	ldr	r3, [pc, #76]	; (403ba4 <SysTick_Handler+0x130>)
  403b56:	2200      	movs	r2, #0
  403b58:	725a      	strb	r2, [r3, #9]
				controls.solenoid_enable = 0; //solenoid is a one-shot
  403b5a:	4b12      	ldr	r3, [pc, #72]	; (403ba4 <SysTick_Handler+0x130>)
  403b5c:	2200      	movs	r2, #0
  403b5e:	721a      	strb	r2, [r3, #8]
				ioport_set_pin_level(ECLAVE_SOLENOID, IOPORT_PIN_LEVEL_LOW);
  403b60:	2015      	movs	r0, #21
  403b62:	2100      	movs	r1, #0
  403b64:	4b13      	ldr	r3, [pc, #76]	; (403bb4 <SysTick_Handler+0x140>)
  403b66:	4798      	blx	r3
  403b68:	e00e      	b.n	403b88 <SysTick_Handler+0x114>
			}
		}
		else
		{
			if (controls.solenoid_count > SOLENOID_OFF_COUNT)
  403b6a:	4b0e      	ldr	r3, [pc, #56]	; (403ba4 <SysTick_Handler+0x130>)
  403b6c:	895b      	ldrh	r3, [r3, #10]
  403b6e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
  403b72:	d909      	bls.n	403b88 <SysTick_Handler+0x114>
			{
				controls.solenoid_count = 0;
  403b74:	4b0b      	ldr	r3, [pc, #44]	; (403ba4 <SysTick_Handler+0x130>)
  403b76:	2200      	movs	r2, #0
  403b78:	815a      	strh	r2, [r3, #10]
				controls.solenoid_cycle = CYCLE_ON;
  403b7a:	4b0a      	ldr	r3, [pc, #40]	; (403ba4 <SysTick_Handler+0x130>)
  403b7c:	2201      	movs	r2, #1
  403b7e:	725a      	strb	r2, [r3, #9]
				ioport_set_pin_level(ECLAVE_SOLENOID, IOPORT_PIN_LEVEL_HIGH);
  403b80:	2015      	movs	r0, #21
  403b82:	2101      	movs	r1, #1
  403b84:	4b0b      	ldr	r3, [pc, #44]	; (403bb4 <SysTick_Handler+0x140>)
  403b86:	4798      	blx	r3
			}
			
		}
	}
}
  403b88:	bd80      	pop	{r7, pc}
  403b8a:	bf00      	nop
  403b8c:	20400b54 	.word	0x20400b54
  403b90:	204009b4 	.word	0x204009b4
  403b94:	204009a8 	.word	0x204009a8
  403b98:	204009ac 	.word	0x204009ac
  403b9c:	10624dd3 	.word	0x10624dd3
  403ba0:	00403281 	.word	0x00403281
  403ba4:	20400b58 	.word	0x20400b58
  403ba8:	40020000 	.word	0x40020000
  403bac:	00401ba5 	.word	0x00401ba5
  403bb0:	00401b81 	.word	0x00401b81
  403bb4:	00403605 	.word	0x00403605

00403bb8 <USART0_Handler>:
/**
 *  \brief Handler for USART interrupt.
 *
 */
void USART_Handler(void)
{
  403bb8:	b580      	push	{r7, lr}
  403bba:	b082      	sub	sp, #8
  403bbc:	af00      	add	r7, sp, #0
	uint32_t ul_status;
	uint8_t uc_char;

	/* Read USART status. */
	ul_status = usart_get_status(BOARD_USART);
  403bbe:	481b      	ldr	r0, [pc, #108]	; (403c2c <USART0_Handler+0x74>)
  403bc0:	4b1b      	ldr	r3, [pc, #108]	; (403c30 <USART0_Handler+0x78>)
  403bc2:	4798      	blx	r3
  403bc4:	6078      	str	r0, [r7, #4]

	/*transmit interrupt rises*/
	if(ul_status & (US_IER_TXRDY | US_IER_TXEMPTY)) {
  403bc6:	687a      	ldr	r2, [r7, #4]
  403bc8:	f240 2302 	movw	r3, #514	; 0x202
  403bcc:	4013      	ands	r3, r2
  403bce:	2b00      	cmp	r3, #0
  403bd0:	d004      	beq.n	403bdc <USART0_Handler+0x24>
		usart_disable_interrupt(BOARD_USART, (US_IER_TXRDY | US_IER_TXEMPTY));
  403bd2:	4816      	ldr	r0, [pc, #88]	; (403c2c <USART0_Handler+0x74>)
  403bd4:	f240 2102 	movw	r1, #514	; 0x202
  403bd8:	4b16      	ldr	r3, [pc, #88]	; (403c34 <USART0_Handler+0x7c>)
  403bda:	4798      	blx	r3
	}

	/*receive interrupt rise, store character to receiver buffer*/
	if((g_state == RECEIVING) && (usart_read(BOARD_USART, (uint32_t *)&uc_char) == 0)) {
  403bdc:	4b16      	ldr	r3, [pc, #88]	; (403c38 <USART0_Handler+0x80>)
  403bde:	781b      	ldrb	r3, [r3, #0]
  403be0:	b2db      	uxtb	r3, r3
  403be2:	2b02      	cmp	r3, #2
  403be4:	d11f      	bne.n	403c26 <USART0_Handler+0x6e>
  403be6:	1cfb      	adds	r3, r7, #3
  403be8:	4810      	ldr	r0, [pc, #64]	; (403c2c <USART0_Handler+0x74>)
  403bea:	4619      	mov	r1, r3
  403bec:	4b13      	ldr	r3, [pc, #76]	; (403c3c <USART0_Handler+0x84>)
  403bee:	4798      	blx	r3
  403bf0:	4603      	mov	r3, r0
  403bf2:	2b00      	cmp	r3, #0
  403bf4:	d117      	bne.n	403c26 <USART0_Handler+0x6e>
		*p_revdata++ = uc_char;
  403bf6:	4b12      	ldr	r3, [pc, #72]	; (403c40 <USART0_Handler+0x88>)
  403bf8:	681b      	ldr	r3, [r3, #0]
  403bfa:	1c5a      	adds	r2, r3, #1
  403bfc:	4910      	ldr	r1, [pc, #64]	; (403c40 <USART0_Handler+0x88>)
  403bfe:	600a      	str	r2, [r1, #0]
  403c00:	78fa      	ldrb	r2, [r7, #3]
  403c02:	701a      	strb	r2, [r3, #0]
		g_ulcount++;
  403c04:	4b0f      	ldr	r3, [pc, #60]	; (403c44 <USART0_Handler+0x8c>)
  403c06:	681b      	ldr	r3, [r3, #0]
  403c08:	3301      	adds	r3, #1
  403c0a:	4a0e      	ldr	r2, [pc, #56]	; (403c44 <USART0_Handler+0x8c>)
  403c0c:	6013      	str	r3, [r2, #0]
		if(g_ulcount >= BUFFER_SIZE) {
  403c0e:	4b0d      	ldr	r3, [pc, #52]	; (403c44 <USART0_Handler+0x8c>)
  403c10:	681b      	ldr	r3, [r3, #0]
  403c12:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
  403c16:	d306      	bcc.n	403c26 <USART0_Handler+0x6e>
			g_state = RECEIVED;
  403c18:	4b07      	ldr	r3, [pc, #28]	; (403c38 <USART0_Handler+0x80>)
  403c1a:	2203      	movs	r2, #3
  403c1c:	701a      	strb	r2, [r3, #0]
			usart_disable_interrupt(BOARD_USART, US_IER_RXRDY);
  403c1e:	4803      	ldr	r0, [pc, #12]	; (403c2c <USART0_Handler+0x74>)
  403c20:	2101      	movs	r1, #1
  403c22:	4b04      	ldr	r3, [pc, #16]	; (403c34 <USART0_Handler+0x7c>)
  403c24:	4798      	blx	r3
		}
	}
}
  403c26:	3708      	adds	r7, #8
  403c28:	46bd      	mov	sp, r7
  403c2a:	bd80      	pop	{r7, pc}
  403c2c:	40024000 	.word	0x40024000
  403c30:	0040223d 	.word	0x0040223d
  403c34:	00402221 	.word	0x00402221
  403c38:	204009ad 	.word	0x204009ad
  403c3c:	00402311 	.word	0x00402311
  403c40:	20400008 	.word	0x20400008
  403c44:	204009b0 	.word	0x204009b0

00403c48 <configure_usart>:
 *
 *  Configure USART in RS485 mode, asynchronous, 8 bits, 1 stop bit,
 *  no parity, 256000 bauds and enable its transmitter and receiver.
 */
void configure_usart(void)
{
  403c48:	b5b0      	push	{r4, r5, r7, lr}
  403c4a:	b086      	sub	sp, #24
  403c4c:	af00      	add	r7, sp, #0
	const sam_usart_opt_t usart_console_settings = {
  403c4e:	4b14      	ldr	r3, [pc, #80]	; (403ca0 <configure_usart+0x58>)
  403c50:	463c      	mov	r4, r7
  403c52:	461d      	mov	r5, r3
  403c54:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  403c56:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  403c58:	e895 0003 	ldmia.w	r5, {r0, r1}
  403c5c:	e884 0003 	stmia.w	r4, {r0, r1}
		/* This field is only used in IrDA mode. */
		0
	};

	/* Enable the peripheral clock in the PMC. */
	sysclk_enable_peripheral_clock(BOARD_ID_USART);
  403c60:	200d      	movs	r0, #13
  403c62:	4b10      	ldr	r3, [pc, #64]	; (403ca4 <configure_usart+0x5c>)
  403c64:	4798      	blx	r3

	/* Configure USART in RS485 mode. */
//jsi 7feb16 we want rs232 not rs485 for our application	usart_init_rs485(BOARD_USART, &usart_console_settings,
//jsi 7feb16 we want rs232 not rs485 for our application			sysclk_get_cpu_hz());
			
	usart_init_rs232(BOARD_USART, &usart_console_settings, sysclk_get_cpu_hz());
  403c66:	4b10      	ldr	r3, [pc, #64]	; (403ca8 <configure_usart+0x60>)
  403c68:	4798      	blx	r3
  403c6a:	4602      	mov	r2, r0
  403c6c:	463b      	mov	r3, r7
  403c6e:	480f      	ldr	r0, [pc, #60]	; (403cac <configure_usart+0x64>)
  403c70:	4619      	mov	r1, r3
  403c72:	4b0f      	ldr	r3, [pc, #60]	; (403cb0 <configure_usart+0x68>)
  403c74:	4798      	blx	r3

	/* enable transmitter timeguard, 4 bit period delay. */
	usart_set_tx_timeguard(BOARD_USART, 4);
  403c76:	480d      	ldr	r0, [pc, #52]	; (403cac <configure_usart+0x64>)
  403c78:	2104      	movs	r1, #4
  403c7a:	4b0e      	ldr	r3, [pc, #56]	; (403cb4 <configure_usart+0x6c>)
  403c7c:	4798      	blx	r3

	/* Disable all the interrupts. */
	usart_disable_interrupt(BOARD_USART, ALL_INTERRUPT_MASK);
  403c7e:	480b      	ldr	r0, [pc, #44]	; (403cac <configure_usart+0x64>)
  403c80:	f04f 31ff 	mov.w	r1, #4294967295
  403c84:	4b0c      	ldr	r3, [pc, #48]	; (403cb8 <configure_usart+0x70>)
  403c86:	4798      	blx	r3

	/* Enable TX & RX function. */
	usart_enable_tx(BOARD_USART);
  403c88:	4808      	ldr	r0, [pc, #32]	; (403cac <configure_usart+0x64>)
  403c8a:	4b0c      	ldr	r3, [pc, #48]	; (403cbc <configure_usart+0x74>)
  403c8c:	4798      	blx	r3
	usart_enable_rx(BOARD_USART);
  403c8e:	4807      	ldr	r0, [pc, #28]	; (403cac <configure_usart+0x64>)
  403c90:	4b0b      	ldr	r3, [pc, #44]	; (403cc0 <configure_usart+0x78>)
  403c92:	4798      	blx	r3

	/* Configure and enable interrupt of USART. */
	NVIC_EnableIRQ(USART_IRQn);
  403c94:	200d      	movs	r0, #13
  403c96:	4b0b      	ldr	r3, [pc, #44]	; (403cc4 <configure_usart+0x7c>)
  403c98:	4798      	blx	r3
}
  403c9a:	3718      	adds	r7, #24
  403c9c:	46bd      	mov	sp, r7
  403c9e:	bdb0      	pop	{r4, r5, r7, pc}
  403ca0:	0040c9fc 	.word	0x0040c9fc
  403ca4:	004035ed 	.word	0x004035ed
  403ca8:	004035c5 	.word	0x004035c5
  403cac:	40024000 	.word	0x40024000
  403cb0:	00402105 	.word	0x00402105
  403cb4:	004021b9 	.word	0x004021b9
  403cb8:	00402221 	.word	0x00402221
  403cbc:	00402189 	.word	0x00402189
  403cc0:	004021d5 	.word	0x004021d5
  403cc4:	00403399 	.word	0x00403399

00403cc8 <configure_systick>:

/**
 *  Configure system tick to generate an interrupt every 1us. Note that this was 1ms in the example code. jsi 11feb16
 */
void configure_systick(void)
{
  403cc8:	b580      	push	{r7, lr}
  403cca:	b082      	sub	sp, #8
  403ccc:	af00      	add	r7, sp, #0
	uint32_t ul_flag;

	ul_flag = SysTick_Config(sysclk_get_cpu_hz()/SYS_TICK_FREQ);
  403cce:	4b0a      	ldr	r3, [pc, #40]	; (403cf8 <configure_systick+0x30>)
  403cd0:	4798      	blx	r3
  403cd2:	4602      	mov	r2, r0
  403cd4:	4b09      	ldr	r3, [pc, #36]	; (403cfc <configure_systick+0x34>)
  403cd6:	fba3 2302 	umull	r2, r3, r3, r2
  403cda:	099b      	lsrs	r3, r3, #6
  403cdc:	4618      	mov	r0, r3
  403cde:	4b08      	ldr	r3, [pc, #32]	; (403d00 <configure_systick+0x38>)
  403ce0:	4798      	blx	r3
  403ce2:	6078      	str	r0, [r7, #4]
	if (ul_flag) {
  403ce4:	687b      	ldr	r3, [r7, #4]
  403ce6:	2b00      	cmp	r3, #0
  403ce8:	d003      	beq.n	403cf2 <configure_systick+0x2a>
		puts("-F- Systick configuration error\r");
  403cea:	4806      	ldr	r0, [pc, #24]	; (403d04 <configure_systick+0x3c>)
  403cec:	4b06      	ldr	r3, [pc, #24]	; (403d08 <configure_systick+0x40>)
  403cee:	4798      	blx	r3
		while (1) {
		}
  403cf0:	e7fe      	b.n	403cf0 <configure_systick+0x28>
	}
}
  403cf2:	3708      	adds	r7, #8
  403cf4:	46bd      	mov	sp, r7
  403cf6:	bd80      	pop	{r7, pc}
  403cf8:	004035c5 	.word	0x004035c5
  403cfc:	10624dd3 	.word	0x10624dd3
  403d00:	00403485 	.word	0x00403485
  403d04:	0040ca14 	.word	0x0040ca14
  403d08:	0040727d 	.word	0x0040727d

00403d0c <configure_console>:

/**
 *  Configure UART for debug message output.
 */
void configure_console(void)
{
  403d0c:	b590      	push	{r4, r7, lr}
  403d0e:	b085      	sub	sp, #20
  403d10:	af00      	add	r7, sp, #0
	const usart_serial_options_t uart_serial_options = {
  403d12:	4b08      	ldr	r3, [pc, #32]	; (403d34 <configure_console+0x28>)
  403d14:	463c      	mov	r4, r7
  403d16:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  403d18:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		.stopbits = CONF_UART_STOP_BITS,
#endif
	};

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
  403d1c:	2007      	movs	r0, #7
  403d1e:	4b06      	ldr	r3, [pc, #24]	; (403d38 <configure_console+0x2c>)
  403d20:	4798      	blx	r3
	stdio_serial_init(CONF_UART, &uart_serial_options);
  403d22:	463b      	mov	r3, r7
  403d24:	4805      	ldr	r0, [pc, #20]	; (403d3c <configure_console+0x30>)
  403d26:	4619      	mov	r1, r3
  403d28:	4b05      	ldr	r3, [pc, #20]	; (403d40 <configure_console+0x34>)
  403d2a:	4798      	blx	r3
}
  403d2c:	3714      	adds	r7, #20
  403d2e:	46bd      	mov	sp, r7
  403d30:	bd90      	pop	{r4, r7, pc}
  403d32:	bf00      	nop
  403d34:	0040ca38 	.word	0x0040ca38
  403d38:	004035ed 	.word	0x004035ed
  403d3c:	400e0800 	.word	0x400e0800
  403d40:	004039e1 	.word	0x004039e1

00403d44 <func_transmit>:
* \param *p_buff  data to be transmitted
* \param ulsize size of all data.
*
*/
uint8_t func_transmit(const uint8_t *p_buff, uint32_t ulsize)
{
  403d44:	b580      	push	{r7, lr}
  403d46:	b082      	sub	sp, #8
  403d48:	af00      	add	r7, sp, #0
  403d4a:	6078      	str	r0, [r7, #4]
  403d4c:	6039      	str	r1, [r7, #0]
	Assert(p_buff);

	while(ulsize > 0) {
  403d4e:	e013      	b.n	403d78 <func_transmit+0x34>
		if(0 == usart_write(BOARD_USART, *p_buff)){
  403d50:	687b      	ldr	r3, [r7, #4]
  403d52:	781b      	ldrb	r3, [r3, #0]
  403d54:	4810      	ldr	r0, [pc, #64]	; (403d98 <func_transmit+0x54>)
  403d56:	4619      	mov	r1, r3
  403d58:	4b10      	ldr	r3, [pc, #64]	; (403d9c <func_transmit+0x58>)
  403d5a:	4798      	blx	r3
  403d5c:	4603      	mov	r3, r0
  403d5e:	2b00      	cmp	r3, #0
  403d60:	d10a      	bne.n	403d78 <func_transmit+0x34>
			usart_enable_interrupt(BOARD_USART, US_IER_TXRDY | US_IER_TXEMPTY);
  403d62:	480d      	ldr	r0, [pc, #52]	; (403d98 <func_transmit+0x54>)
  403d64:	f240 2102 	movw	r1, #514	; 0x202
  403d68:	4b0d      	ldr	r3, [pc, #52]	; (403da0 <func_transmit+0x5c>)
  403d6a:	4798      	blx	r3
			ulsize--;
  403d6c:	683b      	ldr	r3, [r7, #0]
  403d6e:	3b01      	subs	r3, #1
  403d70:	603b      	str	r3, [r7, #0]
			p_buff++;
  403d72:	687b      	ldr	r3, [r7, #4]
  403d74:	3301      	adds	r3, #1
  403d76:	607b      	str	r3, [r7, #4]
*/
uint8_t func_transmit(const uint8_t *p_buff, uint32_t ulsize)
{
	Assert(p_buff);

	while(ulsize > 0) {
  403d78:	683b      	ldr	r3, [r7, #0]
  403d7a:	2b00      	cmp	r3, #0
  403d7c:	d1e8      	bne.n	403d50 <func_transmit+0xc>
			ulsize--;
			p_buff++;
		}
	}

	while(!usart_is_tx_empty(BOARD_USART)) {
  403d7e:	bf00      	nop
  403d80:	4805      	ldr	r0, [pc, #20]	; (403d98 <func_transmit+0x54>)
  403d82:	4b08      	ldr	r3, [pc, #32]	; (403da4 <func_transmit+0x60>)
  403d84:	4798      	blx	r3
  403d86:	4603      	mov	r3, r0
  403d88:	2b00      	cmp	r3, #0
  403d8a:	d0f9      	beq.n	403d80 <func_transmit+0x3c>
		;  /*waiting for transmit over*/
	}

	return 0;
  403d8c:	2300      	movs	r3, #0
}
  403d8e:	4618      	mov	r0, r3
  403d90:	3708      	adds	r7, #8
  403d92:	46bd      	mov	sp, r7
  403d94:	bd80      	pop	{r7, pc}
  403d96:	bf00      	nop
  403d98:	40024000 	.word	0x40024000
  403d9c:	004022dd 	.word	0x004022dd
  403da0:	00402205 	.word	0x00402205
  403da4:	0040228d 	.word	0x0040228d

00403da8 <twi_init>:
	SHELF_ACTIVE
};

void twi_init(void);
void twi_init(void)
{
  403da8:	b580      	push	{r7, lr}
  403daa:	b084      	sub	sp, #16
  403dac:	af00      	add	r7, sp, #0
	twihs_options_t opt;

	/* Enable the peripheral clock for TWI */
	pmc_enable_periph_clk(ID_TWIHS0);
  403dae:	2013      	movs	r0, #19
  403db0:	4b09      	ldr	r3, [pc, #36]	; (403dd8 <twi_init+0x30>)
  403db2:	4798      	blx	r3

	/* Configure the options of TWI driver */
	opt.master_clk = sysclk_get_cpu_hz();
  403db4:	4b09      	ldr	r3, [pc, #36]	; (403ddc <twi_init+0x34>)
  403db6:	4798      	blx	r3
  403db8:	4603      	mov	r3, r0
  403dba:	607b      	str	r3, [r7, #4]
	opt.speed      = TWIHS_CLK; //400KHz
  403dbc:	4b08      	ldr	r3, [pc, #32]	; (403de0 <twi_init+0x38>)
  403dbe:	60bb      	str	r3, [r7, #8]

	if (twihs_master_init(TWIHS0, &opt) != TWIHS_SUCCESS) {
  403dc0:	1d3b      	adds	r3, r7, #4
  403dc2:	4808      	ldr	r0, [pc, #32]	; (403de4 <twi_init+0x3c>)
  403dc4:	4619      	mov	r1, r3
  403dc6:	4b08      	ldr	r3, [pc, #32]	; (403de8 <twi_init+0x40>)
  403dc8:	4798      	blx	r3
  403dca:	4603      	mov	r3, r0
  403dcc:	2b00      	cmp	r3, #0
  403dce:	d000      	beq.n	403dd2 <twi_init+0x2a>
		while (1) {
			/* Capture error */
		}
  403dd0:	e7fe      	b.n	403dd0 <twi_init+0x28>
	}
}
  403dd2:	3710      	adds	r7, #16
  403dd4:	46bd      	mov	sp, r7
  403dd6:	bd80      	pop	{r7, pc}
  403dd8:	004016d1 	.word	0x004016d1
  403ddc:	004035c5 	.word	0x004035c5
  403de0:	00061a80 	.word	0x00061a80
  403de4:	40018000 	.word	0x40018000
  403de8:	00401c65 	.word	0x00401c65

00403dec <afec0_data_ready>:

uint32_t g_afec0_sample_data;
uint32_t g_afec1_sample_data;

static void afec0_data_ready(void)
{
  403dec:	b580      	push	{r7, lr}
  403dee:	af00      	add	r7, sp, #0
	g_afec0_sample_data = afec_get_latest_value(AFEC0);
  403df0:	4804      	ldr	r0, [pc, #16]	; (403e04 <afec0_data_ready+0x18>)
  403df2:	4b05      	ldr	r3, [pc, #20]	; (403e08 <afec0_data_ready+0x1c>)
  403df4:	4798      	blx	r3
  403df6:	4602      	mov	r2, r0
  403df8:	4b04      	ldr	r3, [pc, #16]	; (403e0c <afec0_data_ready+0x20>)
  403dfa:	601a      	str	r2, [r3, #0]
	is_conversion_done = true;
  403dfc:	4b04      	ldr	r3, [pc, #16]	; (403e10 <afec0_data_ready+0x24>)
  403dfe:	2201      	movs	r2, #1
  403e00:	701a      	strb	r2, [r3, #0]
}
  403e02:	bd80      	pop	{r7, pc}
  403e04:	4003c000 	.word	0x4003c000
  403e08:	00403511 	.word	0x00403511
  403e0c:	20401350 	.word	0x20401350
  403e10:	204009b8 	.word	0x204009b8

00403e14 <afec1_data_ready>:

static void afec1_data_ready(void)
{
  403e14:	b580      	push	{r7, lr}
  403e16:	af00      	add	r7, sp, #0
	g_afec1_sample_data = afec_get_latest_value(AFEC1);
  403e18:	4804      	ldr	r0, [pc, #16]	; (403e2c <afec1_data_ready+0x18>)
  403e1a:	4b05      	ldr	r3, [pc, #20]	; (403e30 <afec1_data_ready+0x1c>)
  403e1c:	4798      	blx	r3
  403e1e:	4602      	mov	r2, r0
  403e20:	4b04      	ldr	r3, [pc, #16]	; (403e34 <afec1_data_ready+0x20>)
  403e22:	601a      	str	r2, [r3, #0]
	is_conversion_done = true;
  403e24:	4b04      	ldr	r3, [pc, #16]	; (403e38 <afec1_data_ready+0x24>)
  403e26:	2201      	movs	r2, #1
  403e28:	701a      	strb	r2, [r3, #0]
}
  403e2a:	bd80      	pop	{r7, pc}
  403e2c:	40064000 	.word	0x40064000
  403e30:	00403511 	.word	0x00403511
  403e34:	20400b14 	.word	0x20400b14
  403e38:	204009b8 	.word	0x204009b8

00403e3c <init_adc>:



void init_adc(void)
{
  403e3c:	b590      	push	{r4, r7, lr}
  403e3e:	b089      	sub	sp, #36	; 0x24
  403e40:	af00      	add	r7, sp, #0
	struct afec_config afec_cfg;
	struct afec_ch_config afec_ch_cfg;

	
	afec_enable(AFEC0);
  403e42:	4827      	ldr	r0, [pc, #156]	; (403ee0 <init_adc+0xa4>)
  403e44:	4b27      	ldr	r3, [pc, #156]	; (403ee4 <init_adc+0xa8>)
  403e46:	4798      	blx	r3
	afec_enable(AFEC1);
  403e48:	4827      	ldr	r0, [pc, #156]	; (403ee8 <init_adc+0xac>)
  403e4a:	4b26      	ldr	r3, [pc, #152]	; (403ee4 <init_adc+0xa8>)
  403e4c:	4798      	blx	r3

	afec_get_config_defaults(&afec_cfg);
  403e4e:	f107 0308 	add.w	r3, r7, #8
  403e52:	4618      	mov	r0, r3
  403e54:	4b25      	ldr	r3, [pc, #148]	; (403eec <init_adc+0xb0>)
  403e56:	4798      	blx	r3
	afec_cfg.resolution = AFEC_12_BITS;
  403e58:	2300      	movs	r3, #0
  403e5a:	60bb      	str	r3, [r7, #8]
	afec_init(AFEC0, &afec_cfg);
  403e5c:	f107 0308 	add.w	r3, r7, #8
  403e60:	481f      	ldr	r0, [pc, #124]	; (403ee0 <init_adc+0xa4>)
  403e62:	4619      	mov	r1, r3
  403e64:	4b22      	ldr	r3, [pc, #136]	; (403ef0 <init_adc+0xb4>)
  403e66:	4798      	blx	r3
	afec_init(AFEC1, &afec_cfg);
  403e68:	f107 0308 	add.w	r3, r7, #8
  403e6c:	481e      	ldr	r0, [pc, #120]	; (403ee8 <init_adc+0xac>)
  403e6e:	4619      	mov	r1, r3
  403e70:	4b1f      	ldr	r3, [pc, #124]	; (403ef0 <init_adc+0xb4>)
  403e72:	4798      	blx	r3
	
	afec_ch_get_config_defaults(&afec_ch_cfg);
  403e74:	1d3b      	adds	r3, r7, #4
  403e76:	4618      	mov	r0, r3
  403e78:	4b1e      	ldr	r3, [pc, #120]	; (403ef4 <init_adc+0xb8>)
  403e7a:	4798      	blx	r3
	afec_ch_cfg.gain = AFEC_GAINVALUE_3;
  403e7c:	2303      	movs	r3, #3
  403e7e:	717b      	strb	r3, [r7, #5]
	
	afec_ch_set_config(AFEC1, AFEC_CHANNEL_9, &afec_ch_cfg);
  403e80:	1d3b      	adds	r3, r7, #4
  403e82:	4819      	ldr	r0, [pc, #100]	; (403ee8 <init_adc+0xac>)
  403e84:	2109      	movs	r1, #9
  403e86:	461a      	mov	r2, r3
  403e88:	4b1b      	ldr	r3, [pc, #108]	; (403ef8 <init_adc+0xbc>)
  403e8a:	4798      	blx	r3
	afec_ch_set_config(AFEC0, AFEC_CHANNEL_4, &afec_ch_cfg);
  403e8c:	1d3b      	adds	r3, r7, #4
  403e8e:	4814      	ldr	r0, [pc, #80]	; (403ee0 <init_adc+0xa4>)
  403e90:	2104      	movs	r1, #4
  403e92:	461a      	mov	r2, r3
  403e94:	4b18      	ldr	r3, [pc, #96]	; (403ef8 <init_adc+0xbc>)
  403e96:	4798      	blx	r3
	afec_ch_set_config(AFEC1, AFEC_CHANNEL_4, &afec_ch_cfg);
  403e98:	1d3b      	adds	r3, r7, #4
  403e9a:	4813      	ldr	r0, [pc, #76]	; (403ee8 <init_adc+0xac>)
  403e9c:	2104      	movs	r1, #4
  403e9e:	461a      	mov	r2, r3
  403ea0:	4b15      	ldr	r3, [pc, #84]	; (403ef8 <init_adc+0xbc>)
  403ea2:	4798      	blx	r3
	afec_ch_set_config(AFEC1, AFEC_CHANNEL_5, &afec_ch_cfg);
  403ea4:	1d3b      	adds	r3, r7, #4
  403ea6:	4810      	ldr	r0, [pc, #64]	; (403ee8 <init_adc+0xac>)
  403ea8:	2105      	movs	r1, #5
  403eaa:	461a      	mov	r2, r3
  403eac:	4b12      	ldr	r3, [pc, #72]	; (403ef8 <init_adc+0xbc>)
  403eae:	4798      	blx	r3

	afec_set_trigger(AFEC0, AFEC_TRIG_SW);
  403eb0:	480b      	ldr	r0, [pc, #44]	; (403ee0 <init_adc+0xa4>)
  403eb2:	2100      	movs	r1, #0
  403eb4:	4b11      	ldr	r3, [pc, #68]	; (403efc <init_adc+0xc0>)
  403eb6:	4798      	blx	r3
	afec_set_trigger(AFEC1, AFEC_TRIG_SW);
  403eb8:	480b      	ldr	r0, [pc, #44]	; (403ee8 <init_adc+0xac>)
  403eba:	2100      	movs	r1, #0
  403ebc:	4b0f      	ldr	r3, [pc, #60]	; (403efc <init_adc+0xc0>)
  403ebe:	4798      	blx	r3

	afec_set_callback(AFEC0, AFEC_INTERRUPT_DATA_READY, afec0_data_ready, 1);
  403ec0:	4807      	ldr	r0, [pc, #28]	; (403ee0 <init_adc+0xa4>)
  403ec2:	210c      	movs	r1, #12
  403ec4:	4a0e      	ldr	r2, [pc, #56]	; (403f00 <init_adc+0xc4>)
  403ec6:	2301      	movs	r3, #1
  403ec8:	4c0e      	ldr	r4, [pc, #56]	; (403f04 <init_adc+0xc8>)
  403eca:	47a0      	blx	r4
	afec_set_callback(AFEC1, AFEC_INTERRUPT_DATA_READY, afec1_data_ready, 1);
  403ecc:	4806      	ldr	r0, [pc, #24]	; (403ee8 <init_adc+0xac>)
  403ece:	210c      	movs	r1, #12
  403ed0:	4a0d      	ldr	r2, [pc, #52]	; (403f08 <init_adc+0xcc>)
  403ed2:	2301      	movs	r3, #1
  403ed4:	4c0b      	ldr	r4, [pc, #44]	; (403f04 <init_adc+0xc8>)
  403ed6:	47a0      	blx	r4
//	while((afec_get_interrupt_status(AFEC0) & AFEC_ISR_EOCAL) != AFEC_ISR_EOCAL);
	
//	afec_start_calibration(AFEC1);
//	while((afec_get_interrupt_status(AFEC1) & AFEC_ISR_EOCAL) != AFEC_ISR_EOCAL);
	
}
  403ed8:	3724      	adds	r7, #36	; 0x24
  403eda:	46bd      	mov	sp, r7
  403edc:	bd90      	pop	{r4, r7, pc}
  403ede:	bf00      	nop
  403ee0:	4003c000 	.word	0x4003c000
  403ee4:	00401291 	.word	0x00401291
  403ee8:	40064000 	.word	0x40064000
  403eec:	00400f8d 	.word	0x00400f8d
  403ef0:	0040100d 	.word	0x0040100d
  403ef4:	00400fed 	.word	0x00400fed
  403ef8:	00400efd 	.word	0x00400efd
  403efc:	004034cd 	.word	0x004034cd
  403f00:	00403ded 	.word	0x00403ded
  403f04:	00401085 	.word	0x00401085
  403f08:	00403e15 	.word	0x00403e15

00403f0c <PWM0_Handler>:

/**
 * \brief Interrupt handler for the PWM controller.
 */
void PWM0_Handler(void)
{
  403f0c:	b580      	push	{r7, lr}
  403f0e:	b082      	sub	sp, #8
  403f10:	af00      	add	r7, sp, #0
	static uint32_t ul_count = 0;  /* PWM counter value */
	static uint32_t ul_duty = INIT_DUTY_VALUE;  /* PWM duty cycle rate */
	static uint8_t fade_in = 1;  /* LED fade in flag */

	uint32_t events = pwm_channel_get_interrupt_status(PWM0);
  403f12:	481e      	ldr	r0, [pc, #120]	; (403f8c <PWM0_Handler+0x80>)
  403f14:	4b1e      	ldr	r3, [pc, #120]	; (403f90 <PWM0_Handler+0x84>)
  403f16:	4798      	blx	r3
  403f18:	6078      	str	r0, [r7, #4]

	/* Interrupt on PIN_PWM_LED0_CHANNEL */
	if ((events & (1 << PIN_PWM_LED0_CHANNEL)) ==
  403f1a:	687b      	ldr	r3, [r7, #4]
  403f1c:	f003 0301 	and.w	r3, r3, #1
  403f20:	2b00      	cmp	r3, #0
  403f22:	d030      	beq.n	403f86 <PWM0_Handler+0x7a>
	(1 << PIN_PWM_LED0_CHANNEL)) {
		ul_count++;
  403f24:	4b1b      	ldr	r3, [pc, #108]	; (403f94 <PWM0_Handler+0x88>)
  403f26:	681b      	ldr	r3, [r3, #0]
  403f28:	3301      	adds	r3, #1
  403f2a:	4a1a      	ldr	r2, [pc, #104]	; (403f94 <PWM0_Handler+0x88>)
  403f2c:	6013      	str	r3, [r2, #0]

		/* Fade in/out */
		if (ul_count == (PWM_FREQUENCY / (PERIOD_VALUE - INIT_DUTY_VALUE))) {
  403f2e:	4b19      	ldr	r3, [pc, #100]	; (403f94 <PWM0_Handler+0x88>)
  403f30:	681b      	ldr	r3, [r3, #0]
  403f32:	2b28      	cmp	r3, #40	; 0x28
  403f34:	d127      	bne.n	403f86 <PWM0_Handler+0x7a>
			/* Fade in */
			if (fade_in) {
  403f36:	4b18      	ldr	r3, [pc, #96]	; (403f98 <PWM0_Handler+0x8c>)
  403f38:	781b      	ldrb	r3, [r3, #0]
  403f3a:	2b00      	cmp	r3, #0
  403f3c:	d00c      	beq.n	403f58 <PWM0_Handler+0x4c>
				ul_duty++;
  403f3e:	4b17      	ldr	r3, [pc, #92]	; (403f9c <PWM0_Handler+0x90>)
  403f40:	681b      	ldr	r3, [r3, #0]
  403f42:	3301      	adds	r3, #1
  403f44:	4a15      	ldr	r2, [pc, #84]	; (403f9c <PWM0_Handler+0x90>)
  403f46:	6013      	str	r3, [r2, #0]
				if (ul_duty == PERIOD_VALUE) {
  403f48:	4b14      	ldr	r3, [pc, #80]	; (403f9c <PWM0_Handler+0x90>)
  403f4a:	681b      	ldr	r3, [r3, #0]
  403f4c:	2b64      	cmp	r3, #100	; 0x64
  403f4e:	d10f      	bne.n	403f70 <PWM0_Handler+0x64>
					fade_in = 0;
  403f50:	4b11      	ldr	r3, [pc, #68]	; (403f98 <PWM0_Handler+0x8c>)
  403f52:	2200      	movs	r2, #0
  403f54:	701a      	strb	r2, [r3, #0]
  403f56:	e00b      	b.n	403f70 <PWM0_Handler+0x64>
					}
				} else {
				/* Fade out */
				ul_duty--;
  403f58:	4b10      	ldr	r3, [pc, #64]	; (403f9c <PWM0_Handler+0x90>)
  403f5a:	681b      	ldr	r3, [r3, #0]
  403f5c:	3b01      	subs	r3, #1
  403f5e:	4a0f      	ldr	r2, [pc, #60]	; (403f9c <PWM0_Handler+0x90>)
  403f60:	6013      	str	r3, [r2, #0]
				if (ul_duty == INIT_DUTY_VALUE) {
  403f62:	4b0e      	ldr	r3, [pc, #56]	; (403f9c <PWM0_Handler+0x90>)
  403f64:	681b      	ldr	r3, [r3, #0]
  403f66:	2b32      	cmp	r3, #50	; 0x32
  403f68:	d102      	bne.n	403f70 <PWM0_Handler+0x64>
					fade_in = 1;
  403f6a:	4b0b      	ldr	r3, [pc, #44]	; (403f98 <PWM0_Handler+0x8c>)
  403f6c:	2201      	movs	r2, #1
  403f6e:	701a      	strb	r2, [r3, #0]
				}
			}

			/* Set new duty cycle */
			ul_count = 0;
  403f70:	4b08      	ldr	r3, [pc, #32]	; (403f94 <PWM0_Handler+0x88>)
  403f72:	2200      	movs	r2, #0
  403f74:	601a      	str	r2, [r3, #0]
			g_pwm_channel_led.channel = PIN_PWM_LED0_CHANNEL;
  403f76:	4b0a      	ldr	r3, [pc, #40]	; (403fa0 <PWM0_Handler+0x94>)
  403f78:	2200      	movs	r2, #0
  403f7a:	601a      	str	r2, [r3, #0]
//jsi 16feb16			pwm_channel_update_duty(PWM0, &g_pwm_channel_led, ul_duty);
					pwm_channel_update_duty(PWM0, &g_pwm_channel_led, (PERIOD_VALUE/2)); //jsi 16feb16 just fixed for now
  403f7c:	4803      	ldr	r0, [pc, #12]	; (403f8c <PWM0_Handler+0x80>)
  403f7e:	4908      	ldr	r1, [pc, #32]	; (403fa0 <PWM0_Handler+0x94>)
  403f80:	2232      	movs	r2, #50	; 0x32
  403f82:	4b08      	ldr	r3, [pc, #32]	; (403fa4 <PWM0_Handler+0x98>)
  403f84:	4798      	blx	r3
//jsi 15feb16			g_pwm_channel_led.channel = PIN_PWM_LED1_CHANNEL;
//jsi 15feb16			pwm_channel_update_duty(PWM0, &g_pwm_channel_led, ul_duty);
		}
	}
}
  403f86:	3708      	adds	r7, #8
  403f88:	46bd      	mov	sp, r7
  403f8a:	bd80      	pop	{r7, pc}
  403f8c:	40020000 	.word	0x40020000
  403f90:	00401bc9 	.word	0x00401bc9
  403f94:	204009bc 	.word	0x204009bc
  403f98:	2040000c 	.word	0x2040000c
  403f9c:	20400010 	.word	0x20400010
  403fa0:	20400b18 	.word	0x20400b18
  403fa4:	00401b39 	.word	0x00401b39

00403fa8 <init_pwm>:



void init_pwm(void)
{
  403fa8:	b580      	push	{r7, lr}
  403faa:	b084      	sub	sp, #16
  403fac:	af00      	add	r7, sp, #0
	/* Enable PWM peripheral clock */
	pmc_enable_periph_clk(ID_PWM0);
  403fae:	201f      	movs	r0, #31
  403fb0:	4b30      	ldr	r3, [pc, #192]	; (404074 <init_pwm+0xcc>)
  403fb2:	4798      	blx	r3

	/* Disable PWM channels for LEDs */
	pwm_channel_disable(PWM0, PIN_PWM_LED0_CHANNEL);
  403fb4:	4830      	ldr	r0, [pc, #192]	; (404078 <init_pwm+0xd0>)
  403fb6:	2100      	movs	r1, #0
  403fb8:	4b30      	ldr	r3, [pc, #192]	; (40407c <init_pwm+0xd4>)
  403fba:	4798      	blx	r3
	pwm_channel_disable(PWM0, PIN_PWM_LED1_CHANNEL);
  403fbc:	482e      	ldr	r0, [pc, #184]	; (404078 <init_pwm+0xd0>)
  403fbe:	2101      	movs	r1, #1
  403fc0:	4b2e      	ldr	r3, [pc, #184]	; (40407c <init_pwm+0xd4>)
  403fc2:	4798      	blx	r3

	/* Set PWM clock A as PWM_FREQUENCY*PERIOD_VALUE (clock B is not used) */
	pwm_clock_t clock_setting = {
  403fc4:	4b2e      	ldr	r3, [pc, #184]	; (404080 <init_pwm+0xd8>)
  403fc6:	607b      	str	r3, [r7, #4]
  403fc8:	2300      	movs	r3, #0
  403fca:	60bb      	str	r3, [r7, #8]
		.ul_clka = PWM_FREQUENCY * PERIOD_VALUE,
		.ul_clkb = 0,
		.ul_mck = sysclk_get_cpu_hz()
  403fcc:	4b2d      	ldr	r3, [pc, #180]	; (404084 <init_pwm+0xdc>)
  403fce:	4798      	blx	r3
  403fd0:	4603      	mov	r3, r0
	/* Disable PWM channels for LEDs */
	pwm_channel_disable(PWM0, PIN_PWM_LED0_CHANNEL);
	pwm_channel_disable(PWM0, PIN_PWM_LED1_CHANNEL);

	/* Set PWM clock A as PWM_FREQUENCY*PERIOD_VALUE (clock B is not used) */
	pwm_clock_t clock_setting = {
  403fd2:	60fb      	str	r3, [r7, #12]
		.ul_clka = PWM_FREQUENCY * PERIOD_VALUE,
		.ul_clkb = 0,
		.ul_mck = sysclk_get_cpu_hz()
	};
	pwm_init(PWM0, &clock_setting);
  403fd4:	1d3b      	adds	r3, r7, #4
  403fd6:	4828      	ldr	r0, [pc, #160]	; (404078 <init_pwm+0xd0>)
  403fd8:	4619      	mov	r1, r3
  403fda:	4b2b      	ldr	r3, [pc, #172]	; (404088 <init_pwm+0xe0>)
  403fdc:	4798      	blx	r3

	/* Initialize PWM channel for LED0 */
	/* Period is left-aligned */
	g_pwm_channel_led.alignment = PWM_ALIGN_LEFT;
  403fde:	4b2b      	ldr	r3, [pc, #172]	; (40408c <init_pwm+0xe4>)
  403fe0:	2200      	movs	r2, #0
  403fe2:	811a      	strh	r2, [r3, #8]
	/* Output waveform starts at a low level */
	g_pwm_channel_led.polarity = PWM_LOW;
  403fe4:	4b29      	ldr	r3, [pc, #164]	; (40408c <init_pwm+0xe4>)
  403fe6:	2200      	movs	r2, #0
  403fe8:	729a      	strb	r2, [r3, #10]
	/* Use PWM clock A as source clock */
	g_pwm_channel_led.ul_prescaler = PWM_CMR_CPRE_CLKA;
  403fea:	4b28      	ldr	r3, [pc, #160]	; (40408c <init_pwm+0xe4>)
  403fec:	220b      	movs	r2, #11
  403fee:	605a      	str	r2, [r3, #4]
	/* Period value of output waveform */
	g_pwm_channel_led.ul_period = PERIOD_VALUE;
  403ff0:	4b26      	ldr	r3, [pc, #152]	; (40408c <init_pwm+0xe4>)
  403ff2:	2264      	movs	r2, #100	; 0x64
  403ff4:	611a      	str	r2, [r3, #16]
	/* Duty cycle value of output waveform */
	g_pwm_channel_led.ul_duty = INIT_DUTY_VALUE;
  403ff6:	4b25      	ldr	r3, [pc, #148]	; (40408c <init_pwm+0xe4>)
  403ff8:	2232      	movs	r2, #50	; 0x32
  403ffa:	60da      	str	r2, [r3, #12]
	g_pwm_channel_led.channel = PIN_PWM_LED0_CHANNEL;
  403ffc:	4b23      	ldr	r3, [pc, #140]	; (40408c <init_pwm+0xe4>)
  403ffe:	2200      	movs	r2, #0
  404000:	601a      	str	r2, [r3, #0]
	pwm_channel_init(PWM0, &g_pwm_channel_led);
  404002:	481d      	ldr	r0, [pc, #116]	; (404078 <init_pwm+0xd0>)
  404004:	4921      	ldr	r1, [pc, #132]	; (40408c <init_pwm+0xe4>)
  404006:	4b22      	ldr	r3, [pc, #136]	; (404090 <init_pwm+0xe8>)
  404008:	4798      	blx	r3

	/* Enable channel counter event interrupt */
	pwm_channel_enable_interrupt(PWM0, PIN_PWM_LED0_CHANNEL, 0);
  40400a:	481b      	ldr	r0, [pc, #108]	; (404078 <init_pwm+0xd0>)
  40400c:	2100      	movs	r1, #0
  40400e:	2200      	movs	r2, #0
  404010:	4b20      	ldr	r3, [pc, #128]	; (404094 <init_pwm+0xec>)
  404012:	4798      	blx	r3

	/* Initialize PWM channel for LED1 */
	/* Period is center-aligned */
	g_pwm_channel_led.alignment = PWM_ALIGN_CENTER;
  404014:	4b1d      	ldr	r3, [pc, #116]	; (40408c <init_pwm+0xe4>)
  404016:	f44f 7280 	mov.w	r2, #256	; 0x100
  40401a:	811a      	strh	r2, [r3, #8]
	/* Output waveform starts at a high level */
	g_pwm_channel_led.polarity = PWM_HIGH;
  40401c:	4b1b      	ldr	r3, [pc, #108]	; (40408c <init_pwm+0xe4>)
  40401e:	2201      	movs	r2, #1
  404020:	729a      	strb	r2, [r3, #10]
	/* Use PWM clock A as source clock */
	g_pwm_channel_led.ul_prescaler = PWM_CMR_CPRE_CLKA;
  404022:	4b1a      	ldr	r3, [pc, #104]	; (40408c <init_pwm+0xe4>)
  404024:	220b      	movs	r2, #11
  404026:	605a      	str	r2, [r3, #4]
	/* Period value of output waveform */
	g_pwm_channel_led.ul_period = PERIOD_VALUE;
  404028:	4b18      	ldr	r3, [pc, #96]	; (40408c <init_pwm+0xe4>)
  40402a:	2264      	movs	r2, #100	; 0x64
  40402c:	611a      	str	r2, [r3, #16]
	/* Duty cycle value of output waveform */
	g_pwm_channel_led.ul_duty = INIT_DUTY_VALUE;
  40402e:	4b17      	ldr	r3, [pc, #92]	; (40408c <init_pwm+0xe4>)
  404030:	2232      	movs	r2, #50	; 0x32
  404032:	60da      	str	r2, [r3, #12]
	g_pwm_channel_led.channel = PIN_PWM_LED1_CHANNEL;
  404034:	4b15      	ldr	r3, [pc, #84]	; (40408c <init_pwm+0xe4>)
  404036:	2201      	movs	r2, #1
  404038:	601a      	str	r2, [r3, #0]
	pwm_channel_init(PWM0, &g_pwm_channel_led);
  40403a:	480f      	ldr	r0, [pc, #60]	; (404078 <init_pwm+0xd0>)
  40403c:	4913      	ldr	r1, [pc, #76]	; (40408c <init_pwm+0xe4>)
  40403e:	4b14      	ldr	r3, [pc, #80]	; (404090 <init_pwm+0xe8>)
  404040:	4798      	blx	r3

	/* Disable channel counter event interrupt */
	pwm_channel_disable_interrupt(PWM0, PIN_PWM_LED1_CHANNEL, 0);
  404042:	480d      	ldr	r0, [pc, #52]	; (404078 <init_pwm+0xd0>)
  404044:	2101      	movs	r1, #1
  404046:	2200      	movs	r2, #0
  404048:	4b13      	ldr	r3, [pc, #76]	; (404098 <init_pwm+0xf0>)
  40404a:	4798      	blx	r3

	/* Configure interrupt and enable PWM interrupt */
	NVIC_DisableIRQ(PWM0_IRQn);
  40404c:	201f      	movs	r0, #31
  40404e:	4b13      	ldr	r3, [pc, #76]	; (40409c <init_pwm+0xf4>)
  404050:	4798      	blx	r3
	NVIC_ClearPendingIRQ(PWM0_IRQn);
  404052:	201f      	movs	r0, #31
  404054:	4b12      	ldr	r3, [pc, #72]	; (4040a0 <init_pwm+0xf8>)
  404056:	4798      	blx	r3
	NVIC_SetPriority(PWM0_IRQn, 0);
  404058:	201f      	movs	r0, #31
  40405a:	2100      	movs	r1, #0
  40405c:	4b11      	ldr	r3, [pc, #68]	; (4040a4 <init_pwm+0xfc>)
  40405e:	4798      	blx	r3
	NVIC_EnableIRQ(PWM0_IRQn);
  404060:	201f      	movs	r0, #31
  404062:	4b11      	ldr	r3, [pc, #68]	; (4040a8 <init_pwm+0x100>)
  404064:	4798      	blx	r3
	
	/* Enable PWM channels for LEDs */
	pwm_channel_enable(PWM0, PIN_PWM_LED0_CHANNEL);
  404066:	4804      	ldr	r0, [pc, #16]	; (404078 <init_pwm+0xd0>)
  404068:	2100      	movs	r1, #0
  40406a:	4b10      	ldr	r3, [pc, #64]	; (4040ac <init_pwm+0x104>)
  40406c:	4798      	blx	r3
//jsi 15feb16	pwm_channel_enable(PWM0, PIN_PWM_LED1_CHANNEL);

}
  40406e:	3710      	adds	r7, #16
  404070:	46bd      	mov	sp, r7
  404072:	bd80      	pop	{r7, pc}
  404074:	004016d1 	.word	0x004016d1
  404078:	40020000 	.word	0x40020000
  40407c:	00401ba5 	.word	0x00401ba5
  404080:	00030d40 	.word	0x00030d40
  404084:	004035c5 	.word	0x004035c5
  404088:	004017d1 	.word	0x004017d1
  40408c:	20400b18 	.word	0x20400b18
  404090:	00401851 	.word	0x00401851
  404094:	00401be1 	.word	0x00401be1
  404098:	00401c11 	.word	0x00401c11
  40409c:	004033c9 	.word	0x004033c9
  4040a0:	004033fd 	.word	0x004033fd
  4040a4:	00403431 	.word	0x00403431
  4040a8:	00403399 	.word	0x00403399
  4040ac:	00401b81 	.word	0x00401b81

004040b0 <afec_ch_sanity_check>:
 * \param channel  AFEC channel number.
 *
 */
static inline void afec_ch_sanity_check(Afec *const afec,
		const enum afec_channel_num channel)
{
  4040b0:	b480      	push	{r7}
  4040b2:	b083      	sub	sp, #12
  4040b4:	af00      	add	r7, sp, #0
  4040b6:	6078      	str	r0, [r7, #4]
  4040b8:	460b      	mov	r3, r1
  4040ba:	807b      	strh	r3, [r7, #2]
	#endif
	} else if (afec == AFEC1) {
		Assert(channel < NB_CH_AFE1);
	}
	UNUSED(channel);
}
  4040bc:	370c      	adds	r7, #12
  4040be:	46bd      	mov	sp, r7
  4040c0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4040c4:	4770      	bx	lr
  4040c6:	bf00      	nop

004040c8 <afec_start_software_conversion>:
 * this function can NOT start analog to digital conversion.
 *
 * \param afec  Base address of the AFEC.
 */
static inline void afec_start_software_conversion(Afec *const afec)
{
  4040c8:	b480      	push	{r7}
  4040ca:	b083      	sub	sp, #12
  4040cc:	af00      	add	r7, sp, #0
  4040ce:	6078      	str	r0, [r7, #4]
	afec->AFEC_CR = AFEC_CR_START;
  4040d0:	687b      	ldr	r3, [r7, #4]
  4040d2:	2202      	movs	r2, #2
  4040d4:	601a      	str	r2, [r3, #0]
}
  4040d6:	370c      	adds	r7, #12
  4040d8:	46bd      	mov	sp, r7
  4040da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4040de:	4770      	bx	lr

004040e0 <afec_channel_enable>:
 * \param afec  Base address of the AFEC.
 * \param afec_ch AFEC channel number.
 */
static inline void afec_channel_enable(Afec *const afec,
		const enum afec_channel_num afec_ch)
{
  4040e0:	b580      	push	{r7, lr}
  4040e2:	b082      	sub	sp, #8
  4040e4:	af00      	add	r7, sp, #0
  4040e6:	6078      	str	r0, [r7, #4]
  4040e8:	460b      	mov	r3, r1
  4040ea:	807b      	strh	r3, [r7, #2]
	if (afec_ch != AFEC_CHANNEL_ALL) {
  4040ec:	887b      	ldrh	r3, [r7, #2]
  4040ee:	f640 72ff 	movw	r2, #4095	; 0xfff
  4040f2:	4293      	cmp	r3, r2
  4040f4:	d004      	beq.n	404100 <afec_channel_enable+0x20>
		afec_ch_sanity_check(afec, afec_ch);
  4040f6:	887b      	ldrh	r3, [r7, #2]
  4040f8:	6878      	ldr	r0, [r7, #4]
  4040fa:	4619      	mov	r1, r3
  4040fc:	4b09      	ldr	r3, [pc, #36]	; (404124 <afec_channel_enable+0x44>)
  4040fe:	4798      	blx	r3
	}

	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  404100:	887b      	ldrh	r3, [r7, #2]
  404102:	f640 72ff 	movw	r2, #4095	; 0xfff
  404106:	4293      	cmp	r3, r2
  404108:	d005      	beq.n	404116 <afec_channel_enable+0x36>
			AFEC_CHANNEL_ALL : 1 << afec_ch;
  40410a:	887b      	ldrh	r3, [r7, #2]
  40410c:	2201      	movs	r2, #1
  40410e:	fa02 f303 	lsl.w	r3, r2, r3
{
	if (afec_ch != AFEC_CHANNEL_ALL) {
		afec_ch_sanity_check(afec, afec_ch);
	}

	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  404112:	461a      	mov	r2, r3
  404114:	e001      	b.n	40411a <afec_channel_enable+0x3a>
  404116:	f640 72ff 	movw	r2, #4095	; 0xfff
  40411a:	687b      	ldr	r3, [r7, #4]
  40411c:	615a      	str	r2, [r3, #20]
			AFEC_CHANNEL_ALL : 1 << afec_ch;
}
  40411e:	3708      	adds	r7, #8
  404120:	46bd      	mov	sp, r7
  404122:	bd80      	pop	{r7, pc}
  404124:	004040b1 	.word	0x004040b1

00404128 <afec_channel_disable>:
 * \param afec  Base address of the AFEC.
 * \param afec_ch AFEC channel number.
 */
static inline void afec_channel_disable(Afec *const afec,
		const enum afec_channel_num afec_ch)
{
  404128:	b580      	push	{r7, lr}
  40412a:	b082      	sub	sp, #8
  40412c:	af00      	add	r7, sp, #0
  40412e:	6078      	str	r0, [r7, #4]
  404130:	460b      	mov	r3, r1
  404132:	807b      	strh	r3, [r7, #2]
	if (afec_ch != AFEC_CHANNEL_ALL) {
  404134:	887b      	ldrh	r3, [r7, #2]
  404136:	f640 72ff 	movw	r2, #4095	; 0xfff
  40413a:	4293      	cmp	r3, r2
  40413c:	d004      	beq.n	404148 <afec_channel_disable+0x20>
		afec_ch_sanity_check(afec, afec_ch);
  40413e:	887b      	ldrh	r3, [r7, #2]
  404140:	6878      	ldr	r0, [r7, #4]
  404142:	4619      	mov	r1, r3
  404144:	4b09      	ldr	r3, [pc, #36]	; (40416c <afec_channel_disable+0x44>)
  404146:	4798      	blx	r3
	}

	afec->AFEC_CHDR = (afec_ch == AFEC_CHANNEL_ALL) ?
  404148:	887b      	ldrh	r3, [r7, #2]
  40414a:	f640 72ff 	movw	r2, #4095	; 0xfff
  40414e:	4293      	cmp	r3, r2
  404150:	d005      	beq.n	40415e <afec_channel_disable+0x36>
			AFEC_CHANNEL_ALL : 1 << afec_ch;
  404152:	887b      	ldrh	r3, [r7, #2]
  404154:	2201      	movs	r2, #1
  404156:	fa02 f303 	lsl.w	r3, r2, r3
{
	if (afec_ch != AFEC_CHANNEL_ALL) {
		afec_ch_sanity_check(afec, afec_ch);
	}

	afec->AFEC_CHDR = (afec_ch == AFEC_CHANNEL_ALL) ?
  40415a:	461a      	mov	r2, r3
  40415c:	e001      	b.n	404162 <afec_channel_disable+0x3a>
  40415e:	f640 72ff 	movw	r2, #4095	; 0xfff
  404162:	687b      	ldr	r3, [r7, #4]
  404164:	619a      	str	r2, [r3, #24]
			AFEC_CHANNEL_ALL : 1 << afec_ch;
}
  404166:	3708      	adds	r7, #8
  404168:	46bd      	mov	sp, r7
  40416a:	bd80      	pop	{r7, pc}
  40416c:	004040b1 	.word	0x004040b1

00404170 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  404170:	b480      	push	{r7}
  404172:	b08d      	sub	sp, #52	; 0x34
  404174:	af00      	add	r7, sp, #0
  404176:	6078      	str	r0, [r7, #4]
  404178:	460b      	mov	r3, r1
  40417a:	70fb      	strb	r3, [r7, #3]
  40417c:	687b      	ldr	r3, [r7, #4]
  40417e:	62fb      	str	r3, [r7, #44]	; 0x2c
  404180:	78fb      	ldrb	r3, [r7, #3]
  404182:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  404186:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  404188:	627b      	str	r3, [r7, #36]	; 0x24
  40418a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40418c:	623b      	str	r3, [r7, #32]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  40418e:	6a3b      	ldr	r3, [r7, #32]
  404190:	095b      	lsrs	r3, r3, #5
  404192:	61fb      	str	r3, [r7, #28]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  404194:	69fa      	ldr	r2, [r7, #28]
  404196:	4b17      	ldr	r3, [pc, #92]	; (4041f4 <ioport_set_pin_dir+0x84>)
  404198:	4413      	add	r3, r2
  40419a:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  40419c:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  40419e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4041a2:	2b01      	cmp	r3, #1
  4041a4:	d109      	bne.n	4041ba <ioport_set_pin_dir+0x4a>
  4041a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4041a8:	617b      	str	r3, [r7, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4041aa:	697b      	ldr	r3, [r7, #20]
  4041ac:	f003 031f 	and.w	r3, r3, #31
  4041b0:	2201      	movs	r2, #1
  4041b2:	409a      	lsls	r2, r3
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4041b4:	69bb      	ldr	r3, [r7, #24]
  4041b6:	611a      	str	r2, [r3, #16]
  4041b8:	e00c      	b.n	4041d4 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  4041ba:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4041be:	2b00      	cmp	r3, #0
  4041c0:	d108      	bne.n	4041d4 <ioport_set_pin_dir+0x64>
  4041c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4041c4:	613b      	str	r3, [r7, #16]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4041c6:	693b      	ldr	r3, [r7, #16]
  4041c8:	f003 031f 	and.w	r3, r3, #31
  4041cc:	2201      	movs	r2, #1
  4041ce:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4041d0:	69bb      	ldr	r3, [r7, #24]
  4041d2:	615a      	str	r2, [r3, #20]
  4041d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4041d6:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4041d8:	68fb      	ldr	r3, [r7, #12]
  4041da:	f003 031f 	and.w	r3, r3, #31
  4041de:	2201      	movs	r2, #1
  4041e0:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4041e2:	69bb      	ldr	r3, [r7, #24]
  4041e4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  4041e8:	3734      	adds	r7, #52	; 0x34
  4041ea:	46bd      	mov	sp, r7
  4041ec:	f85d 7b04 	ldr.w	r7, [sp], #4
  4041f0:	4770      	bx	lr
  4041f2:	bf00      	nop
  4041f4:	00200707 	.word	0x00200707

004041f8 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  4041f8:	b480      	push	{r7}
  4041fa:	b08b      	sub	sp, #44	; 0x2c
  4041fc:	af00      	add	r7, sp, #0
  4041fe:	6078      	str	r0, [r7, #4]
  404200:	460b      	mov	r3, r1
  404202:	70fb      	strb	r3, [r7, #3]
  404204:	687b      	ldr	r3, [r7, #4]
  404206:	627b      	str	r3, [r7, #36]	; 0x24
  404208:	78fb      	ldrb	r3, [r7, #3]
  40420a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  40420e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  404210:	61fb      	str	r3, [r7, #28]
  404212:	69fb      	ldr	r3, [r7, #28]
  404214:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  404216:	69bb      	ldr	r3, [r7, #24]
  404218:	095b      	lsrs	r3, r3, #5
  40421a:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40421c:	697a      	ldr	r2, [r7, #20]
  40421e:	4b10      	ldr	r3, [pc, #64]	; (404260 <ioport_set_pin_level+0x68>)
  404220:	4413      	add	r3, r2
  404222:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  404224:	613b      	str	r3, [r7, #16]

	if (level) {
  404226:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  40422a:	2b00      	cmp	r3, #0
  40422c:	d009      	beq.n	404242 <ioport_set_pin_level+0x4a>
  40422e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  404230:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  404232:	68fb      	ldr	r3, [r7, #12]
  404234:	f003 031f 	and.w	r3, r3, #31
  404238:	2201      	movs	r2, #1
  40423a:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40423c:	693b      	ldr	r3, [r7, #16]
  40423e:	631a      	str	r2, [r3, #48]	; 0x30
  404240:	e008      	b.n	404254 <ioport_set_pin_level+0x5c>
  404242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  404244:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  404246:	68bb      	ldr	r3, [r7, #8]
  404248:	f003 031f 	and.w	r3, r3, #31
  40424c:	2201      	movs	r2, #1
  40424e:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  404250:	693b      	ldr	r3, [r7, #16]
  404252:	635a      	str	r2, [r3, #52]	; 0x34
	arch_ioport_set_pin_level(pin, level);
}
  404254:	372c      	adds	r7, #44	; 0x2c
  404256:	46bd      	mov	sp, r7
  404258:	f85d 7b04 	ldr.w	r7, [sp], #4
  40425c:	4770      	bx	lr
  40425e:	bf00      	nop
  404260:	00200707 	.word	0x00200707

00404264 <ioport_get_pin_level>:
 *
 * \param pin IOPORT pin to read
 * \return Current logical value of the specified pin
 */
static inline bool ioport_get_pin_level(ioport_pin_t pin)
{
  404264:	b480      	push	{r7}
  404266:	b089      	sub	sp, #36	; 0x24
  404268:	af00      	add	r7, sp, #0
  40426a:	6078      	str	r0, [r7, #4]
  40426c:	687b      	ldr	r3, [r7, #4]
  40426e:	61fb      	str	r3, [r7, #28]
  404270:	69fb      	ldr	r3, [r7, #28]
  404272:	61bb      	str	r3, [r7, #24]
  404274:	69bb      	ldr	r3, [r7, #24]
  404276:	617b      	str	r3, [r7, #20]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  404278:	697b      	ldr	r3, [r7, #20]
  40427a:	095b      	lsrs	r3, r3, #5
  40427c:	613b      	str	r3, [r7, #16]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40427e:	693a      	ldr	r2, [r7, #16]
  404280:	4b0b      	ldr	r3, [pc, #44]	; (4042b0 <ioport_get_pin_level+0x4c>)
  404282:	4413      	add	r3, r2
  404284:	025b      	lsls	r3, r3, #9
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  404286:	6bda      	ldr	r2, [r3, #60]	; 0x3c
  404288:	69fb      	ldr	r3, [r7, #28]
  40428a:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40428c:	68fb      	ldr	r3, [r7, #12]
  40428e:	f003 031f 	and.w	r3, r3, #31
  404292:	2101      	movs	r1, #1
  404294:	fa01 f303 	lsl.w	r3, r1, r3
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  404298:	4013      	ands	r3, r2
  40429a:	2b00      	cmp	r3, #0
  40429c:	bf14      	ite	ne
  40429e:	2301      	movne	r3, #1
  4042a0:	2300      	moveq	r3, #0
  4042a2:	b2db      	uxtb	r3, r3
	return arch_ioport_get_pin_level(pin);
}
  4042a4:	4618      	mov	r0, r3
  4042a6:	3724      	adds	r7, #36	; 0x24
  4042a8:	46bd      	mov	sp, r7
  4042aa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4042ae:	4770      	bx	lr
  4042b0:	00200707 	.word	0x00200707

004042b4 <ioport_toggle_pin_level>:
 * an output.
 *
 * \param pin IOPORT pin to toggle
 */
static inline void ioport_toggle_pin_level(ioport_pin_t pin)
{
  4042b4:	b480      	push	{r7}
  4042b6:	b08b      	sub	sp, #44	; 0x2c
  4042b8:	af00      	add	r7, sp, #0
  4042ba:	6078      	str	r0, [r7, #4]
  4042bc:	687b      	ldr	r3, [r7, #4]
  4042be:	627b      	str	r3, [r7, #36]	; 0x24
  4042c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4042c2:	623b      	str	r3, [r7, #32]
  4042c4:	6a3b      	ldr	r3, [r7, #32]
  4042c6:	61fb      	str	r3, [r7, #28]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  4042c8:	69fb      	ldr	r3, [r7, #28]
  4042ca:	095b      	lsrs	r3, r3, #5
  4042cc:	61bb      	str	r3, [r7, #24]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4042ce:	69ba      	ldr	r2, [r7, #24]
  4042d0:	4b12      	ldr	r3, [pc, #72]	; (40431c <ioport_toggle_pin_level+0x68>)
  4042d2:	4413      	add	r3, r2
  4042d4:	025b      	lsls	r3, r3, #9
	return arch_ioport_port_to_base(port)->PIO_PDSR & mask;
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
  4042d6:	617b      	str	r3, [r7, #20]
  4042d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4042da:	613b      	str	r3, [r7, #16]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4042dc:	693b      	ldr	r3, [r7, #16]
  4042de:	f003 031f 	and.w	r3, r3, #31
  4042e2:	2201      	movs	r2, #1
  4042e4:	fa02 f303 	lsl.w	r3, r2, r3
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);
  4042e8:	60fb      	str	r3, [r7, #12]

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  4042ea:	697b      	ldr	r3, [r7, #20]
  4042ec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
  4042ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4042f0:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4042f2:	68bb      	ldr	r3, [r7, #8]
  4042f4:	f003 031f 	and.w	r3, r3, #31
  4042f8:	2101      	movs	r1, #1
  4042fa:	fa01 f303 	lsl.w	r3, r1, r3
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  4042fe:	4013      	ands	r3, r2
  404300:	2b00      	cmp	r3, #0
  404302:	d003      	beq.n	40430c <ioport_toggle_pin_level+0x58>
		port->PIO_CODR = mask;
  404304:	697b      	ldr	r3, [r7, #20]
  404306:	68fa      	ldr	r2, [r7, #12]
  404308:	635a      	str	r2, [r3, #52]	; 0x34
  40430a:	e002      	b.n	404312 <ioport_toggle_pin_level+0x5e>
	} else {
		port->PIO_SODR = mask;
  40430c:	697b      	ldr	r3, [r7, #20]
  40430e:	68fa      	ldr	r2, [r7, #12]
  404310:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_toggle_pin_level(pin);
}
  404312:	372c      	adds	r7, #44	; 0x2c
  404314:	46bd      	mov	sp, r7
  404316:	f85d 7b04 	ldr.w	r7, [sp], #4
  40431a:	4770      	bx	lr
  40431c:	00200707 	.word	0x00200707

00404320 <scan_keypad>:
#define KEYPAD_SW3		0x0E
#define KEYPAD_SW4		0x16
#define KEYPAD_SW5		0x1A

uint8_t scan_keypad(void)
{
  404320:	b580      	push	{r7, lr}
  404322:	b082      	sub	sp, #8
  404324:	af00      	add	r7, sp, #0
	uint8_t tempKeypad, retKPB, col1, col2, col3, row1, row2, row3;
	static uint8_t last_retKPB = 0;
	
	ioport_set_pin_dir(ECLAVE_COL3, IOPORT_DIR_OUTPUT);
  404326:	2051      	movs	r0, #81	; 0x51
  404328:	2101      	movs	r1, #1
  40432a:	4b91      	ldr	r3, [pc, #580]	; (404570 <scan_keypad+0x250>)
  40432c:	4798      	blx	r3
	ioport_set_pin_dir(ECLAVE_COL2, IOPORT_DIR_OUTPUT);
  40432e:	2052      	movs	r0, #82	; 0x52
  404330:	2101      	movs	r1, #1
  404332:	4b8f      	ldr	r3, [pc, #572]	; (404570 <scan_keypad+0x250>)
  404334:	4798      	blx	r3
	ioport_set_pin_dir(ECLAVE_COL1, IOPORT_DIR_OUTPUT);
  404336:	2053      	movs	r0, #83	; 0x53
  404338:	2101      	movs	r1, #1
  40433a:	4b8d      	ldr	r3, [pc, #564]	; (404570 <scan_keypad+0x250>)
  40433c:	4798      	blx	r3

	ioport_set_pin_dir(ECLAVE_ROW3, IOPORT_DIR_INPUT);
  40433e:	2054      	movs	r0, #84	; 0x54
  404340:	2100      	movs	r1, #0
  404342:	4b8b      	ldr	r3, [pc, #556]	; (404570 <scan_keypad+0x250>)
  404344:	4798      	blx	r3
	ioport_set_pin_dir(ECLAVE_ROW2, IOPORT_DIR_INPUT);
  404346:	2055      	movs	r0, #85	; 0x55
  404348:	2100      	movs	r1, #0
  40434a:	4b89      	ldr	r3, [pc, #548]	; (404570 <scan_keypad+0x250>)
  40434c:	4798      	blx	r3
	ioport_set_pin_dir(ECLAVE_ROW1, IOPORT_DIR_INPUT);
  40434e:	2056      	movs	r0, #86	; 0x56
  404350:	2100      	movs	r1, #0
  404352:	4b87      	ldr	r3, [pc, #540]	; (404570 <scan_keypad+0x250>)
  404354:	4798      	blx	r3
	
	ioport_set_pin_level(ECLAVE_COL3, IOPORT_PIN_LEVEL_LOW);
  404356:	2051      	movs	r0, #81	; 0x51
  404358:	2100      	movs	r1, #0
  40435a:	4b86      	ldr	r3, [pc, #536]	; (404574 <scan_keypad+0x254>)
  40435c:	4798      	blx	r3
	ioport_set_pin_level(ECLAVE_COL2, IOPORT_PIN_LEVEL_LOW);
  40435e:	2052      	movs	r0, #82	; 0x52
  404360:	2100      	movs	r1, #0
  404362:	4b84      	ldr	r3, [pc, #528]	; (404574 <scan_keypad+0x254>)
  404364:	4798      	blx	r3
	ioport_set_pin_level(ECLAVE_COL1, IOPORT_PIN_LEVEL_LOW);
  404366:	2053      	movs	r0, #83	; 0x53
  404368:	2100      	movs	r1, #0
  40436a:	4b82      	ldr	r3, [pc, #520]	; (404574 <scan_keypad+0x254>)
  40436c:	4798      	blx	r3

	row3 = ioport_get_pin_level(ECLAVE_ROW3);
  40436e:	2054      	movs	r0, #84	; 0x54
  404370:	4b81      	ldr	r3, [pc, #516]	; (404578 <scan_keypad+0x258>)
  404372:	4798      	blx	r3
  404374:	4603      	mov	r3, r0
  404376:	71fb      	strb	r3, [r7, #7]
	row2 = ioport_get_pin_level(ECLAVE_ROW2);
  404378:	2055      	movs	r0, #85	; 0x55
  40437a:	4b7f      	ldr	r3, [pc, #508]	; (404578 <scan_keypad+0x258>)
  40437c:	4798      	blx	r3
  40437e:	4603      	mov	r3, r0
  404380:	71bb      	strb	r3, [r7, #6]
	row1 = ioport_get_pin_level(ECLAVE_ROW1);
  404382:	2056      	movs	r0, #86	; 0x56
  404384:	4b7c      	ldr	r3, [pc, #496]	; (404578 <scan_keypad+0x258>)
  404386:	4798      	blx	r3
  404388:	4603      	mov	r3, r0
  40438a:	717b      	strb	r3, [r7, #5]


	ioport_set_pin_dir(ECLAVE_ROW3, IOPORT_DIR_OUTPUT);
  40438c:	2054      	movs	r0, #84	; 0x54
  40438e:	2101      	movs	r1, #1
  404390:	4b77      	ldr	r3, [pc, #476]	; (404570 <scan_keypad+0x250>)
  404392:	4798      	blx	r3
	ioport_set_pin_dir(ECLAVE_ROW2, IOPORT_DIR_OUTPUT);
  404394:	2055      	movs	r0, #85	; 0x55
  404396:	2101      	movs	r1, #1
  404398:	4b75      	ldr	r3, [pc, #468]	; (404570 <scan_keypad+0x250>)
  40439a:	4798      	blx	r3
	ioport_set_pin_dir(ECLAVE_ROW1, IOPORT_DIR_OUTPUT);
  40439c:	2056      	movs	r0, #86	; 0x56
  40439e:	2101      	movs	r1, #1
  4043a0:	4b73      	ldr	r3, [pc, #460]	; (404570 <scan_keypad+0x250>)
  4043a2:	4798      	blx	r3

	ioport_set_pin_dir(ECLAVE_COL3, IOPORT_DIR_INPUT);
  4043a4:	2051      	movs	r0, #81	; 0x51
  4043a6:	2100      	movs	r1, #0
  4043a8:	4b71      	ldr	r3, [pc, #452]	; (404570 <scan_keypad+0x250>)
  4043aa:	4798      	blx	r3
	ioport_set_pin_dir(ECLAVE_COL2, IOPORT_DIR_INPUT);
  4043ac:	2052      	movs	r0, #82	; 0x52
  4043ae:	2100      	movs	r1, #0
  4043b0:	4b6f      	ldr	r3, [pc, #444]	; (404570 <scan_keypad+0x250>)
  4043b2:	4798      	blx	r3
	ioport_set_pin_dir(ECLAVE_COL1, IOPORT_DIR_INPUT);
  4043b4:	2053      	movs	r0, #83	; 0x53
  4043b6:	2100      	movs	r1, #0
  4043b8:	4b6d      	ldr	r3, [pc, #436]	; (404570 <scan_keypad+0x250>)
  4043ba:	4798      	blx	r3
	
	ioport_set_pin_level(ECLAVE_ROW3, IOPORT_PIN_LEVEL_LOW);
  4043bc:	2054      	movs	r0, #84	; 0x54
  4043be:	2100      	movs	r1, #0
  4043c0:	4b6c      	ldr	r3, [pc, #432]	; (404574 <scan_keypad+0x254>)
  4043c2:	4798      	blx	r3
	ioport_set_pin_level(ECLAVE_ROW2, IOPORT_PIN_LEVEL_LOW);
  4043c4:	2055      	movs	r0, #85	; 0x55
  4043c6:	2100      	movs	r1, #0
  4043c8:	4b6a      	ldr	r3, [pc, #424]	; (404574 <scan_keypad+0x254>)
  4043ca:	4798      	blx	r3
	ioport_set_pin_level(ECLAVE_ROW1, IOPORT_PIN_LEVEL_LOW);
  4043cc:	2056      	movs	r0, #86	; 0x56
  4043ce:	2100      	movs	r1, #0
  4043d0:	4b68      	ldr	r3, [pc, #416]	; (404574 <scan_keypad+0x254>)
  4043d2:	4798      	blx	r3

	col3 = ioport_get_pin_level(ECLAVE_COL3);
  4043d4:	2051      	movs	r0, #81	; 0x51
  4043d6:	4b68      	ldr	r3, [pc, #416]	; (404578 <scan_keypad+0x258>)
  4043d8:	4798      	blx	r3
  4043da:	4603      	mov	r3, r0
  4043dc:	713b      	strb	r3, [r7, #4]
	col2 = ioport_get_pin_level(ECLAVE_COL2);
  4043de:	2052      	movs	r0, #82	; 0x52
  4043e0:	4b65      	ldr	r3, [pc, #404]	; (404578 <scan_keypad+0x258>)
  4043e2:	4798      	blx	r3
  4043e4:	4603      	mov	r3, r0
  4043e6:	70fb      	strb	r3, [r7, #3]
	col1 = ioport_get_pin_level(ECLAVE_COL1);
  4043e8:	2053      	movs	r0, #83	; 0x53
  4043ea:	4b63      	ldr	r3, [pc, #396]	; (404578 <scan_keypad+0x258>)
  4043ec:	4798      	blx	r3
  4043ee:	4603      	mov	r3, r0
  4043f0:	70bb      	strb	r3, [r7, #2]
	
	tempKeypad = ((row3 << 4) |
  4043f2:	79fb      	ldrb	r3, [r7, #7]
  4043f4:	011b      	lsls	r3, r3, #4
  4043f6:	b2da      	uxtb	r2, r3
					(row2 << 3) |
  4043f8:	79bb      	ldrb	r3, [r7, #6]
  4043fa:	00db      	lsls	r3, r3, #3

	col3 = ioport_get_pin_level(ECLAVE_COL3);
	col2 = ioport_get_pin_level(ECLAVE_COL2);
	col1 = ioport_get_pin_level(ECLAVE_COL1);
	
	tempKeypad = ((row3 << 4) |
  4043fc:	b2db      	uxtb	r3, r3
  4043fe:	4313      	orrs	r3, r2
  404400:	b2da      	uxtb	r2, r3
					(row2 << 3) |
					(row1 << 2) |
  404402:	797b      	ldrb	r3, [r7, #5]
  404404:	009b      	lsls	r3, r3, #2

	col3 = ioport_get_pin_level(ECLAVE_COL3);
	col2 = ioport_get_pin_level(ECLAVE_COL2);
	col1 = ioport_get_pin_level(ECLAVE_COL1);
	
	tempKeypad = ((row3 << 4) |
  404406:	b2db      	uxtb	r3, r3
  404408:	4313      	orrs	r3, r2
  40440a:	b2da      	uxtb	r2, r3
					(row2 << 3) |
					(row1 << 2) |
					(col2 << 1) |
  40440c:	78fb      	ldrb	r3, [r7, #3]
  40440e:	005b      	lsls	r3, r3, #1

	col3 = ioport_get_pin_level(ECLAVE_COL3);
	col2 = ioport_get_pin_level(ECLAVE_COL2);
	col1 = ioport_get_pin_level(ECLAVE_COL1);
	
	tempKeypad = ((row3 << 4) |
  404410:	b2db      	uxtb	r3, r3
  404412:	4313      	orrs	r3, r2
  404414:	b2da      	uxtb	r2, r3
  404416:	78bb      	ldrb	r3, [r7, #2]
  404418:	4313      	orrs	r3, r2
  40441a:	b2db      	uxtb	r3, r3
  40441c:	707b      	strb	r3, [r7, #1]
					(row2 << 3) |
					(row1 << 2) |
					(col2 << 1) |
					(col1));
					
	switch(tempKeypad)
  40441e:	787b      	ldrb	r3, [r7, #1]
  404420:	3b0e      	subs	r3, #14
  404422:	2b0f      	cmp	r3, #15
  404424:	f200 809e 	bhi.w	404564 <scan_keypad+0x244>
  404428:	a201      	add	r2, pc, #4	; (adr r2, 404430 <scan_keypad+0x110>)
  40442a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40442e:	bf00      	nop
  404430:	00404471 	.word	0x00404471
  404434:	00404565 	.word	0x00404565
  404438:	00404565 	.word	0x00404565
  40443c:	00404565 	.word	0x00404565
  404440:	00404565 	.word	0x00404565
  404444:	00404565 	.word	0x00404565
  404448:	00404565 	.word	0x00404565
  40444c:	00404471 	.word	0x00404471
  404450:	00404471 	.word	0x00404471
  404454:	00404565 	.word	0x00404565
  404458:	00404565 	.word	0x00404565
  40445c:	00404471 	.word	0x00404471
  404460:	00404471 	.word	0x00404471
  404464:	00404565 	.word	0x00404565
  404468:	00404565 	.word	0x00404565
  40446c:	00404471 	.word	0x00404471
		case KEYPAD_SW1:
		case KEYPAD_SW2:
		case KEYPAD_SW3:
		case KEYPAD_SW4:
		case KEYPAD_SW5:
			if (last_retKPB != tempKeypad)
  404470:	4b42      	ldr	r3, [pc, #264]	; (40457c <scan_keypad+0x25c>)
  404472:	781b      	ldrb	r3, [r3, #0]
  404474:	787a      	ldrb	r2, [r7, #1]
  404476:	429a      	cmp	r2, r3
  404478:	d073      	beq.n	404562 <scan_keypad+0x242>
			{
				switch (tempKeypad)
  40447a:	787b      	ldrb	r3, [r7, #1]
  40447c:	3b0e      	subs	r3, #14
  40447e:	2b0f      	cmp	r3, #15
  404480:	d86a      	bhi.n	404558 <scan_keypad+0x238>
  404482:	a201      	add	r2, pc, #4	; (adr r2, 404488 <scan_keypad+0x168>)
  404484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  404488:	00404511 	.word	0x00404511
  40448c:	00404559 	.word	0x00404559
  404490:	00404559 	.word	0x00404559
  404494:	00404559 	.word	0x00404559
  404498:	00404559 	.word	0x00404559
  40449c:	00404559 	.word	0x00404559
  4044a0:	00404559 	.word	0x00404559
  4044a4:	004044e1 	.word	0x004044e1
  4044a8:	00404529 	.word	0x00404529
  4044ac:	00404559 	.word	0x00404559
  4044b0:	00404559 	.word	0x00404559
  4044b4:	004044f9 	.word	0x004044f9
  4044b8:	00404541 	.word	0x00404541
  4044bc:	00404559 	.word	0x00404559
  4044c0:	00404559 	.word	0x00404559
  4044c4:	004044c9 	.word	0x004044c9
				{
					case KEYPAD_START:
						print_ecdbg("KPB START, last_retKPB= ");
  4044c8:	482d      	ldr	r0, [pc, #180]	; (404580 <scan_keypad+0x260>)
  4044ca:	4b2e      	ldr	r3, [pc, #184]	; (404584 <scan_keypad+0x264>)
  4044cc:	4798      	blx	r3
						print_ecdbg_num((unsigned int) last_retKPB);
  4044ce:	4b2b      	ldr	r3, [pc, #172]	; (40457c <scan_keypad+0x25c>)
  4044d0:	781b      	ldrb	r3, [r3, #0]
  4044d2:	4618      	mov	r0, r3
  4044d4:	4b2c      	ldr	r3, [pc, #176]	; (404588 <scan_keypad+0x268>)
  4044d6:	4798      	blx	r3
						print_ecdbg("\r\n");
  4044d8:	482c      	ldr	r0, [pc, #176]	; (40458c <scan_keypad+0x26c>)
  4044da:	4b2a      	ldr	r3, [pc, #168]	; (404584 <scan_keypad+0x264>)
  4044dc:	4798      	blx	r3
						break;
  4044de:	e03b      	b.n	404558 <scan_keypad+0x238>
					case KEYPAD_SW1:
						print_ecdbg("KPB SW1, last_retKPB= ");
  4044e0:	482b      	ldr	r0, [pc, #172]	; (404590 <scan_keypad+0x270>)
  4044e2:	4b28      	ldr	r3, [pc, #160]	; (404584 <scan_keypad+0x264>)
  4044e4:	4798      	blx	r3
						print_ecdbg_num((unsigned int) last_retKPB);
  4044e6:	4b25      	ldr	r3, [pc, #148]	; (40457c <scan_keypad+0x25c>)
  4044e8:	781b      	ldrb	r3, [r3, #0]
  4044ea:	4618      	mov	r0, r3
  4044ec:	4b26      	ldr	r3, [pc, #152]	; (404588 <scan_keypad+0x268>)
  4044ee:	4798      	blx	r3
						print_ecdbg("\r\n");
  4044f0:	4826      	ldr	r0, [pc, #152]	; (40458c <scan_keypad+0x26c>)
  4044f2:	4b24      	ldr	r3, [pc, #144]	; (404584 <scan_keypad+0x264>)
  4044f4:	4798      	blx	r3
						break;
  4044f6:	e02f      	b.n	404558 <scan_keypad+0x238>
					case KEYPAD_SW2:
						print_ecdbg("KPB SW2, last_retKPB= ");
  4044f8:	4826      	ldr	r0, [pc, #152]	; (404594 <scan_keypad+0x274>)
  4044fa:	4b22      	ldr	r3, [pc, #136]	; (404584 <scan_keypad+0x264>)
  4044fc:	4798      	blx	r3
						print_ecdbg_num((unsigned int) last_retKPB);
  4044fe:	4b1f      	ldr	r3, [pc, #124]	; (40457c <scan_keypad+0x25c>)
  404500:	781b      	ldrb	r3, [r3, #0]
  404502:	4618      	mov	r0, r3
  404504:	4b20      	ldr	r3, [pc, #128]	; (404588 <scan_keypad+0x268>)
  404506:	4798      	blx	r3
						print_ecdbg("\r\n");
  404508:	4820      	ldr	r0, [pc, #128]	; (40458c <scan_keypad+0x26c>)
  40450a:	4b1e      	ldr	r3, [pc, #120]	; (404584 <scan_keypad+0x264>)
  40450c:	4798      	blx	r3
						break;
  40450e:	e023      	b.n	404558 <scan_keypad+0x238>
					case KEYPAD_SW3:
						print_ecdbg("KPB SW3, last_retKPB= ");
  404510:	4821      	ldr	r0, [pc, #132]	; (404598 <scan_keypad+0x278>)
  404512:	4b1c      	ldr	r3, [pc, #112]	; (404584 <scan_keypad+0x264>)
  404514:	4798      	blx	r3
						print_ecdbg_num((unsigned int) last_retKPB);
  404516:	4b19      	ldr	r3, [pc, #100]	; (40457c <scan_keypad+0x25c>)
  404518:	781b      	ldrb	r3, [r3, #0]
  40451a:	4618      	mov	r0, r3
  40451c:	4b1a      	ldr	r3, [pc, #104]	; (404588 <scan_keypad+0x268>)
  40451e:	4798      	blx	r3
						print_ecdbg("\r\n");
  404520:	481a      	ldr	r0, [pc, #104]	; (40458c <scan_keypad+0x26c>)
  404522:	4b18      	ldr	r3, [pc, #96]	; (404584 <scan_keypad+0x264>)
  404524:	4798      	blx	r3
						break;
  404526:	e017      	b.n	404558 <scan_keypad+0x238>
					case KEYPAD_SW4:
						print_ecdbg("KPB SW4, last_retKPB= ");
  404528:	481c      	ldr	r0, [pc, #112]	; (40459c <scan_keypad+0x27c>)
  40452a:	4b16      	ldr	r3, [pc, #88]	; (404584 <scan_keypad+0x264>)
  40452c:	4798      	blx	r3
						print_ecdbg_num((unsigned int) last_retKPB);
  40452e:	4b13      	ldr	r3, [pc, #76]	; (40457c <scan_keypad+0x25c>)
  404530:	781b      	ldrb	r3, [r3, #0]
  404532:	4618      	mov	r0, r3
  404534:	4b14      	ldr	r3, [pc, #80]	; (404588 <scan_keypad+0x268>)
  404536:	4798      	blx	r3
						print_ecdbg("\r\n");
  404538:	4814      	ldr	r0, [pc, #80]	; (40458c <scan_keypad+0x26c>)
  40453a:	4b12      	ldr	r3, [pc, #72]	; (404584 <scan_keypad+0x264>)
  40453c:	4798      	blx	r3
						break;
  40453e:	e00b      	b.n	404558 <scan_keypad+0x238>
					case KEYPAD_SW5:
						print_ecdbg("KPB SW5, last_retKPB= ");
  404540:	4817      	ldr	r0, [pc, #92]	; (4045a0 <scan_keypad+0x280>)
  404542:	4b10      	ldr	r3, [pc, #64]	; (404584 <scan_keypad+0x264>)
  404544:	4798      	blx	r3
						print_ecdbg_num((unsigned int) last_retKPB);
  404546:	4b0d      	ldr	r3, [pc, #52]	; (40457c <scan_keypad+0x25c>)
  404548:	781b      	ldrb	r3, [r3, #0]
  40454a:	4618      	mov	r0, r3
  40454c:	4b0e      	ldr	r3, [pc, #56]	; (404588 <scan_keypad+0x268>)
  40454e:	4798      	blx	r3
						print_ecdbg("\r\n");
  404550:	480e      	ldr	r0, [pc, #56]	; (40458c <scan_keypad+0x26c>)
  404552:	4b0c      	ldr	r3, [pc, #48]	; (404584 <scan_keypad+0x264>)
  404554:	4798      	blx	r3
						break;
  404556:	bf00      	nop
				} //switch (tempKeypad)
					
				last_retKPB = tempKeypad;
  404558:	4a08      	ldr	r2, [pc, #32]	; (40457c <scan_keypad+0x25c>)
  40455a:	787b      	ldrb	r3, [r7, #1]
  40455c:	7013      	strb	r3, [r2, #0]
				return tempKeypad;
  40455e:	787b      	ldrb	r3, [r7, #1]
  404560:	e001      	b.n	404566 <scan_keypad+0x246>

		} //if (last_retKPB != tempKeypad)
		break;
  404562:	bf00      	nop
		
	} //switch (tempKeypad)

	return 0;
  404564:	2300      	movs	r3, #0
}
  404566:	4618      	mov	r0, r3
  404568:	3708      	adds	r7, #8
  40456a:	46bd      	mov	sp, r7
  40456c:	bd80      	pop	{r7, pc}
  40456e:	bf00      	nop
  404570:	00404171 	.word	0x00404171
  404574:	004041f9 	.word	0x004041f9
  404578:	00404265 	.word	0x00404265
  40457c:	204009df 	.word	0x204009df
  404580:	0040ca4c 	.word	0x0040ca4c
  404584:	004026b1 	.word	0x004026b1
  404588:	004047ed 	.word	0x004047ed
  40458c:	0040ca68 	.word	0x0040ca68
  404590:	0040ca6c 	.word	0x0040ca6c
  404594:	0040ca84 	.word	0x0040ca84
  404598:	0040ca9c 	.word	0x0040ca9c
  40459c:	0040cab4 	.word	0x0040cab4
  4045a0:	0040cacc 	.word	0x0040cacc

004045a4 <process_kpb>:
uint8_t kpbState = KPB_START;

uint8_t kpbValidCodes[4] = {KEYPAD_SW5, KEYPAD_SW4, KEYPAD_SW5, KEYPAD_SW4}; //just one valid code for now

uint8_t process_kpb(void)
{
  4045a4:	b580      	push	{r7, lr}
  4045a6:	b082      	sub	sp, #8
  4045a8:	af00      	add	r7, sp, #0
	uint8_t kpb;
	
	if (kpbState > KPB_START)
  4045aa:	4b32      	ldr	r3, [pc, #200]	; (404674 <process_kpb+0xd0>)
  4045ac:	781b      	ldrb	r3, [r3, #0]
  4045ae:	2b00      	cmp	r3, #0
  4045b0:	d00d      	beq.n	4045ce <process_kpb+0x2a>
	{
		if (timer_done(TMR_KEYPAD))
  4045b2:	2006      	movs	r0, #6
  4045b4:	4b30      	ldr	r3, [pc, #192]	; (404678 <process_kpb+0xd4>)
  4045b6:	4798      	blx	r3
  4045b8:	4603      	mov	r3, r0
  4045ba:	2b00      	cmp	r3, #0
  4045bc:	d007      	beq.n	4045ce <process_kpb+0x2a>
		{
			end_timer(TMR_KEYPAD); //make sure everything is reset for this timer
  4045be:	2006      	movs	r0, #6
  4045c0:	4b2e      	ldr	r3, [pc, #184]	; (40467c <process_kpb+0xd8>)
  4045c2:	4798      	blx	r3
			kpbState = KPB_START;
  4045c4:	4b2b      	ldr	r3, [pc, #172]	; (404674 <process_kpb+0xd0>)
  4045c6:	2200      	movs	r2, #0
  4045c8:	701a      	strb	r2, [r3, #0]
			return KPB_ERROR;
  4045ca:	2302      	movs	r3, #2
  4045cc:	e04d      	b.n	40466a <process_kpb+0xc6>
		}
	}
	
	if ((kpb = scan_keypad()) != 0)
  4045ce:	4b2c      	ldr	r3, [pc, #176]	; (404680 <process_kpb+0xdc>)
  4045d0:	4798      	blx	r3
  4045d2:	4603      	mov	r3, r0
  4045d4:	71fb      	strb	r3, [r7, #7]
  4045d6:	79fb      	ldrb	r3, [r7, #7]
  4045d8:	2b00      	cmp	r3, #0
  4045da:	d045      	beq.n	404668 <process_kpb+0xc4>
	{
		switch(kpbState)
  4045dc:	4b25      	ldr	r3, [pc, #148]	; (404674 <process_kpb+0xd0>)
  4045de:	781b      	ldrb	r3, [r3, #0]
  4045e0:	2b03      	cmp	r3, #3
  4045e2:	d83c      	bhi.n	40465e <process_kpb+0xba>
  4045e4:	a201      	add	r2, pc, #4	; (adr r2, 4045ec <process_kpb+0x48>)
  4045e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4045ea:	bf00      	nop
  4045ec:	004045fd 	.word	0x004045fd
  4045f0:	0040461d 	.word	0x0040461d
  4045f4:	00404633 	.word	0x00404633
  4045f8:	00404649 	.word	0x00404649
		{
			case KPB_START:
				if (kpbValidCodes[0] == kpb)
  4045fc:	4b21      	ldr	r3, [pc, #132]	; (404684 <process_kpb+0xe0>)
  4045fe:	781b      	ldrb	r3, [r3, #0]
  404600:	79fa      	ldrb	r2, [r7, #7]
  404602:	429a      	cmp	r2, r3
  404604:	d109      	bne.n	40461a <process_kpb+0x76>
				{
					start_timer(TMR_KEYPAD, (15 * SECONDS));
  404606:	2006      	movs	r0, #6
  404608:	f643 2198 	movw	r1, #15000	; 0x3a98
  40460c:	4b1e      	ldr	r3, [pc, #120]	; (404688 <process_kpb+0xe4>)
  40460e:	4798      	blx	r3
					kpbState = KPB_DIG1;
  404610:	4b18      	ldr	r3, [pc, #96]	; (404674 <process_kpb+0xd0>)
  404612:	2201      	movs	r2, #1
  404614:	701a      	strb	r2, [r3, #0]
					return KPB_CONTINUE;
  404616:	2300      	movs	r3, #0
  404618:	e027      	b.n	40466a <process_kpb+0xc6>
				}
				break;
  40461a:	e020      	b.n	40465e <process_kpb+0xba>
			case KPB_DIG1:
				if (kpbValidCodes[1] == kpb)
  40461c:	4b19      	ldr	r3, [pc, #100]	; (404684 <process_kpb+0xe0>)
  40461e:	785b      	ldrb	r3, [r3, #1]
  404620:	79fa      	ldrb	r2, [r7, #7]
  404622:	429a      	cmp	r2, r3
  404624:	d104      	bne.n	404630 <process_kpb+0x8c>
				{
					kpbState = KPB_DIG2;
  404626:	4b13      	ldr	r3, [pc, #76]	; (404674 <process_kpb+0xd0>)
  404628:	2202      	movs	r2, #2
  40462a:	701a      	strb	r2, [r3, #0]
					return KPB_CONTINUE;
  40462c:	2300      	movs	r3, #0
  40462e:	e01c      	b.n	40466a <process_kpb+0xc6>
				}
				break;
  404630:	e015      	b.n	40465e <process_kpb+0xba>
			case KPB_DIG2:
				if (kpbValidCodes[2] == kpb)
  404632:	4b14      	ldr	r3, [pc, #80]	; (404684 <process_kpb+0xe0>)
  404634:	789b      	ldrb	r3, [r3, #2]
  404636:	79fa      	ldrb	r2, [r7, #7]
  404638:	429a      	cmp	r2, r3
  40463a:	d104      	bne.n	404646 <process_kpb+0xa2>
				{
					kpbState = KPB_DIG3;
  40463c:	4b0d      	ldr	r3, [pc, #52]	; (404674 <process_kpb+0xd0>)
  40463e:	2203      	movs	r2, #3
  404640:	701a      	strb	r2, [r3, #0]
					return KPB_CONTINUE;
  404642:	2300      	movs	r3, #0
  404644:	e011      	b.n	40466a <process_kpb+0xc6>
				}
				break;
  404646:	e00a      	b.n	40465e <process_kpb+0xba>
			case KPB_DIG3:
				if (kpbValidCodes[3] == kpb)
  404648:	4b0e      	ldr	r3, [pc, #56]	; (404684 <process_kpb+0xe0>)
  40464a:	78db      	ldrb	r3, [r3, #3]
  40464c:	79fa      	ldrb	r2, [r7, #7]
  40464e:	429a      	cmp	r2, r3
  404650:	d104      	bne.n	40465c <process_kpb+0xb8>
				{
					kpbState = KPB_START;
  404652:	4b08      	ldr	r3, [pc, #32]	; (404674 <process_kpb+0xd0>)
  404654:	2200      	movs	r2, #0
  404656:	701a      	strb	r2, [r3, #0]
					return KPB_VALID;
  404658:	2301      	movs	r3, #1
  40465a:	e006      	b.n	40466a <process_kpb+0xc6>
				}
				break;
  40465c:	bf00      	nop
		}
		
		kpbState = KPB_START;
  40465e:	4b05      	ldr	r3, [pc, #20]	; (404674 <process_kpb+0xd0>)
  404660:	2200      	movs	r2, #0
  404662:	701a      	strb	r2, [r3, #0]
		return KPB_ERROR; //if we got here, we had a code but it didn't match what was in the list of valid codes
  404664:	2302      	movs	r3, #2
  404666:	e000      	b.n	40466a <process_kpb+0xc6>
	}
	
	return KPB_CONTINUE; //if we are here, nothing happened or we are in the middle of debounce
  404668:	2300      	movs	r3, #0
}
  40466a:	4618      	mov	r0, r3
  40466c:	3708      	adds	r7, #8
  40466e:	46bd      	mov	sp, r7
  404670:	bd80      	pop	{r7, pc}
  404672:	bf00      	nop
  404674:	204009c1 	.word	0x204009c1
  404678:	00403315 	.word	0x00403315
  40467c:	00403351 	.word	0x00403351
  404680:	00404321 	.word	0x00404321
  404684:	2040001c 	.word	0x2040001c
  404688:	0040320d 	.word	0x0040320d

0040468c <init_sysErr>:

#define BIT(x) (1<<(x))

void init_sysErr(void);
void init_sysErr(void)
{
  40468c:	b580      	push	{r7, lr}
  40468e:	af00      	add	r7, sp, #0
	memset(&sysErr, 0x00, sizeof(sysErr)); //Init everything to "PASS"
  404690:	4802      	ldr	r0, [pc, #8]	; (40469c <init_sysErr+0x10>)
  404692:	2100      	movs	r1, #0
  404694:	2210      	movs	r2, #16
  404696:	4b02      	ldr	r3, [pc, #8]	; (4046a0 <init_sysErr+0x14>)
  404698:	4798      	blx	r3
}
  40469a:	bd80      	pop	{r7, pc}
  40469c:	204016d0 	.word	0x204016d0
  4046a0:	0040717d 	.word	0x0040717d

004046a4 <display_text>:
};


void display_text(unsigned char idx);
void display_text(unsigned char idx)
{
  4046a4:	b580      	push	{r7, lr}
  4046a6:	b084      	sub	sp, #16
  4046a8:	af00      	add	r7, sp, #0
  4046aa:	4603      	mov	r3, r0
  4046ac:	71fb      	strb	r3, [r7, #7]
	for (int i = 0; i<7; i++)
  4046ae:	2300      	movs	r3, #0
  4046b0:	60fb      	str	r3, [r7, #12]
  4046b2:	e05f      	b.n	404774 <display_text+0xd0>
	{
		putchar(((unsigned char) ((*(cmdPtrArray[idx]+i)))));
  4046b4:	4b32      	ldr	r3, [pc, #200]	; (404780 <display_text+0xdc>)
  4046b6:	681b      	ldr	r3, [r3, #0]
  4046b8:	689b      	ldr	r3, [r3, #8]
  4046ba:	689a      	ldr	r2, [r3, #8]
  4046bc:	3a01      	subs	r2, #1
  4046be:	609a      	str	r2, [r3, #8]
  4046c0:	689b      	ldr	r3, [r3, #8]
  4046c2:	2b00      	cmp	r3, #0
  4046c4:	da41      	bge.n	40474a <display_text+0xa6>
  4046c6:	4b2e      	ldr	r3, [pc, #184]	; (404780 <display_text+0xdc>)
  4046c8:	681b      	ldr	r3, [r3, #0]
  4046ca:	689b      	ldr	r3, [r3, #8]
  4046cc:	689a      	ldr	r2, [r3, #8]
  4046ce:	4b2c      	ldr	r3, [pc, #176]	; (404780 <display_text+0xdc>)
  4046d0:	681b      	ldr	r3, [r3, #0]
  4046d2:	689b      	ldr	r3, [r3, #8]
  4046d4:	699b      	ldr	r3, [r3, #24]
  4046d6:	429a      	cmp	r2, r3
  4046d8:	db24      	blt.n	404724 <display_text+0x80>
  4046da:	4b29      	ldr	r3, [pc, #164]	; (404780 <display_text+0xdc>)
  4046dc:	681b      	ldr	r3, [r3, #0]
  4046de:	689b      	ldr	r3, [r3, #8]
  4046e0:	681b      	ldr	r3, [r3, #0]
  4046e2:	79fa      	ldrb	r2, [r7, #7]
  4046e4:	4927      	ldr	r1, [pc, #156]	; (404784 <display_text+0xe0>)
  4046e6:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
  4046ea:	68fa      	ldr	r2, [r7, #12]
  4046ec:	440a      	add	r2, r1
  4046ee:	7812      	ldrb	r2, [r2, #0]
  4046f0:	701a      	strb	r2, [r3, #0]
  4046f2:	4b23      	ldr	r3, [pc, #140]	; (404780 <display_text+0xdc>)
  4046f4:	681b      	ldr	r3, [r3, #0]
  4046f6:	689b      	ldr	r3, [r3, #8]
  4046f8:	681b      	ldr	r3, [r3, #0]
  4046fa:	781b      	ldrb	r3, [r3, #0]
  4046fc:	2b0a      	cmp	r3, #10
  4046fe:	d006      	beq.n	40470e <display_text+0x6a>
  404700:	4b1f      	ldr	r3, [pc, #124]	; (404780 <display_text+0xdc>)
  404702:	681b      	ldr	r3, [r3, #0]
  404704:	689b      	ldr	r3, [r3, #8]
  404706:	681a      	ldr	r2, [r3, #0]
  404708:	3201      	adds	r2, #1
  40470a:	601a      	str	r2, [r3, #0]
  40470c:	e02f      	b.n	40476e <display_text+0xca>
  40470e:	4b1c      	ldr	r3, [pc, #112]	; (404780 <display_text+0xdc>)
  404710:	681a      	ldr	r2, [r3, #0]
  404712:	4b1b      	ldr	r3, [pc, #108]	; (404780 <display_text+0xdc>)
  404714:	681b      	ldr	r3, [r3, #0]
  404716:	689b      	ldr	r3, [r3, #8]
  404718:	4610      	mov	r0, r2
  40471a:	210a      	movs	r1, #10
  40471c:	461a      	mov	r2, r3
  40471e:	4b1a      	ldr	r3, [pc, #104]	; (404788 <display_text+0xe4>)
  404720:	4798      	blx	r3
  404722:	e024      	b.n	40476e <display_text+0xca>
  404724:	4b16      	ldr	r3, [pc, #88]	; (404780 <display_text+0xdc>)
  404726:	6819      	ldr	r1, [r3, #0]
  404728:	79fb      	ldrb	r3, [r7, #7]
  40472a:	4a16      	ldr	r2, [pc, #88]	; (404784 <display_text+0xe0>)
  40472c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  404730:	68fb      	ldr	r3, [r7, #12]
  404732:	4413      	add	r3, r2
  404734:	781b      	ldrb	r3, [r3, #0]
  404736:	461a      	mov	r2, r3
  404738:	4b11      	ldr	r3, [pc, #68]	; (404780 <display_text+0xdc>)
  40473a:	681b      	ldr	r3, [r3, #0]
  40473c:	689b      	ldr	r3, [r3, #8]
  40473e:	4608      	mov	r0, r1
  404740:	4611      	mov	r1, r2
  404742:	461a      	mov	r2, r3
  404744:	4b10      	ldr	r3, [pc, #64]	; (404788 <display_text+0xe4>)
  404746:	4798      	blx	r3
  404748:	e011      	b.n	40476e <display_text+0xca>
  40474a:	4b0d      	ldr	r3, [pc, #52]	; (404780 <display_text+0xdc>)
  40474c:	681b      	ldr	r3, [r3, #0]
  40474e:	689b      	ldr	r3, [r3, #8]
  404750:	681b      	ldr	r3, [r3, #0]
  404752:	79fa      	ldrb	r2, [r7, #7]
  404754:	490b      	ldr	r1, [pc, #44]	; (404784 <display_text+0xe0>)
  404756:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
  40475a:	68fa      	ldr	r2, [r7, #12]
  40475c:	440a      	add	r2, r1
  40475e:	7812      	ldrb	r2, [r2, #0]
  404760:	701a      	strb	r2, [r3, #0]
  404762:	4b07      	ldr	r3, [pc, #28]	; (404780 <display_text+0xdc>)
  404764:	681b      	ldr	r3, [r3, #0]
  404766:	689b      	ldr	r3, [r3, #8]
  404768:	681a      	ldr	r2, [r3, #0]
  40476a:	3201      	adds	r2, #1
  40476c:	601a      	str	r2, [r3, #0]


void display_text(unsigned char idx);
void display_text(unsigned char idx)
{
	for (int i = 0; i<7; i++)
  40476e:	68fb      	ldr	r3, [r7, #12]
  404770:	3301      	adds	r3, #1
  404772:	60fb      	str	r3, [r7, #12]
  404774:	68fb      	ldr	r3, [r7, #12]
  404776:	2b06      	cmp	r3, #6
  404778:	dd9c      	ble.n	4046b4 <display_text+0x10>
	{
		putchar(((unsigned char) ((*(cmdPtrArray[idx]+i)))));
	}
	
}
  40477a:	3710      	adds	r7, #16
  40477c:	46bd      	mov	sp, r7
  40477e:	bd80      	pop	{r7, pc}
  404780:	204004c8 	.word	0x204004c8
  404784:	20400070 	.word	0x20400070
  404788:	004089b9 	.word	0x004089b9

0040478c <init_io>:
	
}

void init_io(void);
void init_io(void)
{
  40478c:	b580      	push	{r7, lr}
  40478e:	af00      	add	r7, sp, #0
	uint32_t ioFlags;

	ioport_set_pin_dir(ECLAVE_SERIAL_ID0, IOPORT_DIR_OUTPUT);
  404790:	200f      	movs	r0, #15
  404792:	2101      	movs	r1, #1
  404794:	4b13      	ldr	r3, [pc, #76]	; (4047e4 <init_io+0x58>)
  404796:	4798      	blx	r3
	ioport_set_pin_level(ECLAVE_SERIAL_ID0, IOPORT_PIN_LEVEL_HIGH);
  404798:	200f      	movs	r0, #15
  40479a:	2101      	movs	r1, #1
  40479c:	4b12      	ldr	r3, [pc, #72]	; (4047e8 <init_io+0x5c>)
  40479e:	4798      	blx	r3
	ioport_set_pin_dir(ECLAVE_SERIAL_ID1, IOPORT_DIR_OUTPUT);
  4047a0:	2010      	movs	r0, #16
  4047a2:	2101      	movs	r1, #1
  4047a4:	4b0f      	ldr	r3, [pc, #60]	; (4047e4 <init_io+0x58>)
  4047a6:	4798      	blx	r3
	ioport_set_pin_level(ECLAVE_SERIAL_ID1, IOPORT_PIN_LEVEL_HIGH);
  4047a8:	2010      	movs	r0, #16
  4047aa:	2101      	movs	r1, #1
  4047ac:	4b0e      	ldr	r3, [pc, #56]	; (4047e8 <init_io+0x5c>)
  4047ae:	4798      	blx	r3
	ioport_set_pin_dir(ECLAVE_SERIAL_ID2, IOPORT_DIR_OUTPUT);
  4047b0:	2011      	movs	r0, #17
  4047b2:	2101      	movs	r1, #1
  4047b4:	4b0b      	ldr	r3, [pc, #44]	; (4047e4 <init_io+0x58>)
  4047b6:	4798      	blx	r3
	ioport_set_pin_level(ECLAVE_SERIAL_ID2, IOPORT_PIN_LEVEL_HIGH);
  4047b8:	2011      	movs	r0, #17
  4047ba:	2101      	movs	r1, #1
  4047bc:	4b0a      	ldr	r3, [pc, #40]	; (4047e8 <init_io+0x5c>)
  4047be:	4798      	blx	r3
	ioport_set_pin_dir(ECLAVE_SERIAL_ID3, IOPORT_DIR_OUTPUT);
  4047c0:	2012      	movs	r0, #18
  4047c2:	2101      	movs	r1, #1
  4047c4:	4b07      	ldr	r3, [pc, #28]	; (4047e4 <init_io+0x58>)
  4047c6:	4798      	blx	r3
	ioport_set_pin_level(ECLAVE_SERIAL_ID3, IOPORT_PIN_LEVEL_HIGH);
  4047c8:	2012      	movs	r0, #18
  4047ca:	2101      	movs	r1, #1
  4047cc:	4b06      	ldr	r3, [pc, #24]	; (4047e8 <init_io+0x5c>)
  4047ce:	4798      	blx	r3
	ioport_set_pin_dir(ECLAVE_SERIAL_ID4, IOPORT_DIR_OUTPUT);
  4047d0:	2013      	movs	r0, #19
  4047d2:	2101      	movs	r1, #1
  4047d4:	4b03      	ldr	r3, [pc, #12]	; (4047e4 <init_io+0x58>)
  4047d6:	4798      	blx	r3
	ioport_set_pin_level(ECLAVE_SERIAL_ID4, IOPORT_PIN_LEVEL_HIGH);
  4047d8:	2013      	movs	r0, #19
  4047da:	2101      	movs	r1, #1
  4047dc:	4b02      	ldr	r3, [pc, #8]	; (4047e8 <init_io+0x5c>)
  4047de:	4798      	blx	r3
}
  4047e0:	bd80      	pop	{r7, pc}
  4047e2:	bf00      	nop
  4047e4:	00404171 	.word	0x00404171
  4047e8:	004041f9 	.word	0x004041f9

004047ec <print_ecdbg_num>:
	LED_BRD_4_TOP	//shelf 3
};


void print_ecdbg_num(unsigned int num)
{
  4047ec:	b580      	push	{r7, lr}
  4047ee:	b084      	sub	sp, #16
  4047f0:	af00      	add	r7, sp, #0
  4047f2:	6078      	str	r0, [r7, #4]
	char str[6];
	
	sprintf(str, "%d", num);	
  4047f4:	f107 0308 	add.w	r3, r7, #8
  4047f8:	4618      	mov	r0, r3
  4047fa:	4906      	ldr	r1, [pc, #24]	; (404814 <print_ecdbg_num+0x28>)
  4047fc:	687a      	ldr	r2, [r7, #4]
  4047fe:	4b06      	ldr	r3, [pc, #24]	; (404818 <print_ecdbg_num+0x2c>)
  404800:	4798      	blx	r3
	
	print_ecdbg(str);
  404802:	f107 0308 	add.w	r3, r7, #8
  404806:	4618      	mov	r0, r3
  404808:	4b04      	ldr	r3, [pc, #16]	; (40481c <print_ecdbg_num+0x30>)
  40480a:	4798      	blx	r3
}
  40480c:	3710      	adds	r7, #16
  40480e:	46bd      	mov	sp, r7
  404810:	bd80      	pop	{r7, pc}
  404812:	bf00      	nop
  404814:	0040cb08 	.word	0x0040cb08
  404818:	00407399 	.word	0x00407399
  40481c:	004026b1 	.word	0x004026b1

00404820 <read_led_board_serial_ids>:

/* One serial ID chip per board */
void read_led_board_serial_ids(void);
void read_led_board_serial_ids(void)
{
  404820:	b580      	push	{r7, lr}
  404822:	b084      	sub	sp, #16
  404824:	af00      	add	r7, sp, #0
	/*
	 * Check for LED board presence by issuing a reset to the serial ID chip and checking for a response.
	 */
	
	SetSpeed(1); //1==standard speed, not overdrive 
  404826:	2001      	movs	r0, #1
  404828:	4b8b      	ldr	r3, [pc, #556]	; (404a58 <read_led_board_serial_ids+0x238>)
  40482a:	4798      	blx	r3
	
	for (int i=0; i<NUM_LED_BOARDS; i++)
  40482c:	2300      	movs	r3, #0
  40482e:	60fb      	str	r3, [r7, #12]
  404830:	e02d      	b.n	40488e <read_led_board_serial_ids+0x6e>
	{
		ledBrd[i].present = !OWTouchReset(i);
  404832:	68fb      	ldr	r3, [r7, #12]
  404834:	b2db      	uxtb	r3, r3
  404836:	4618      	mov	r0, r3
  404838:	4b88      	ldr	r3, [pc, #544]	; (404a5c <read_led_board_serial_ids+0x23c>)
  40483a:	4798      	blx	r3
  40483c:	4603      	mov	r3, r0
  40483e:	2b00      	cmp	r3, #0
  404840:	bf0c      	ite	eq
  404842:	2301      	moveq	r3, #1
  404844:	2300      	movne	r3, #0
  404846:	b2db      	uxtb	r3, r3
  404848:	4618      	mov	r0, r3
  40484a:	4985      	ldr	r1, [pc, #532]	; (404a60 <read_led_board_serial_ids+0x240>)
  40484c:	68fa      	ldr	r2, [r7, #12]
  40484e:	4613      	mov	r3, r2
  404850:	00db      	lsls	r3, r3, #3
  404852:	1a9b      	subs	r3, r3, r2
  404854:	005b      	lsls	r3, r3, #1
  404856:	440b      	add	r3, r1
  404858:	3308      	adds	r3, #8
  40485a:	4602      	mov	r2, r0
  40485c:	701a      	strb	r2, [r3, #0]
		if (ledBrd[i].present)
  40485e:	4980      	ldr	r1, [pc, #512]	; (404a60 <read_led_board_serial_ids+0x240>)
  404860:	68fa      	ldr	r2, [r7, #12]
  404862:	4613      	mov	r3, r2
  404864:	00db      	lsls	r3, r3, #3
  404866:	1a9b      	subs	r3, r3, r2
  404868:	005b      	lsls	r3, r3, #1
  40486a:	440b      	add	r3, r1
  40486c:	3308      	adds	r3, #8
  40486e:	781b      	ldrb	r3, [r3, #0]
  404870:	2b00      	cmp	r3, #0
  404872:	d009      	beq.n	404888 <read_led_board_serial_ids+0x68>
		{
			print_ecdbg("LED board detected in slot ");
  404874:	487b      	ldr	r0, [pc, #492]	; (404a64 <read_led_board_serial_ids+0x244>)
  404876:	4b7c      	ldr	r3, [pc, #496]	; (404a68 <read_led_board_serial_ids+0x248>)
  404878:	4798      	blx	r3
			print_ecdbg_num(i);
  40487a:	68fb      	ldr	r3, [r7, #12]
  40487c:	4618      	mov	r0, r3
  40487e:	4b7b      	ldr	r3, [pc, #492]	; (404a6c <read_led_board_serial_ids+0x24c>)
  404880:	4798      	blx	r3
			print_ecdbg("\r\n");
  404882:	487b      	ldr	r0, [pc, #492]	; (404a70 <read_led_board_serial_ids+0x250>)
  404884:	4b78      	ldr	r3, [pc, #480]	; (404a68 <read_led_board_serial_ids+0x248>)
  404886:	4798      	blx	r3
	 * Check for LED board presence by issuing a reset to the serial ID chip and checking for a response.
	 */
	
	SetSpeed(1); //1==standard speed, not overdrive 
	
	for (int i=0; i<NUM_LED_BOARDS; i++)
  404888:	68fb      	ldr	r3, [r7, #12]
  40488a:	3301      	adds	r3, #1
  40488c:	60fb      	str	r3, [r7, #12]
  40488e:	68fb      	ldr	r3, [r7, #12]
  404890:	2b04      	cmp	r3, #4
  404892:	ddce      	ble.n	404832 <read_led_board_serial_ids+0x12>
			print_ecdbg_num(i);
			print_ecdbg("\r\n");
		}
	}
	
	if (ledBrd[0].present && ledBrd[1].present)
  404894:	4b72      	ldr	r3, [pc, #456]	; (404a60 <read_led_board_serial_ids+0x240>)
  404896:	7a1b      	ldrb	r3, [r3, #8]
  404898:	2b00      	cmp	r3, #0
  40489a:	d009      	beq.n	4048b0 <read_led_board_serial_ids+0x90>
  40489c:	4b70      	ldr	r3, [pc, #448]	; (404a60 <read_led_board_serial_ids+0x240>)
  40489e:	7d9b      	ldrb	r3, [r3, #22]
  4048a0:	2b00      	cmp	r3, #0
  4048a2:	d005      	beq.n	4048b0 <read_led_board_serial_ids+0x90>
	{
		shelf[0].present = 1;
  4048a4:	4b73      	ldr	r3, [pc, #460]	; (404a74 <read_led_board_serial_ids+0x254>)
  4048a6:	2201      	movs	r2, #1
  4048a8:	711a      	strb	r2, [r3, #4]
		
		print_ecdbg("Shelf 0 present\r\n");
  4048aa:	4873      	ldr	r0, [pc, #460]	; (404a78 <read_led_board_serial_ids+0x258>)
  4048ac:	4b6e      	ldr	r3, [pc, #440]	; (404a68 <read_led_board_serial_ids+0x248>)
  4048ae:	4798      	blx	r3
	}
	if (ledBrd[1].present && ledBrd[2].present)
  4048b0:	4b6b      	ldr	r3, [pc, #428]	; (404a60 <read_led_board_serial_ids+0x240>)
  4048b2:	7d9b      	ldrb	r3, [r3, #22]
  4048b4:	2b00      	cmp	r3, #0
  4048b6:	d00a      	beq.n	4048ce <read_led_board_serial_ids+0xae>
  4048b8:	4b69      	ldr	r3, [pc, #420]	; (404a60 <read_led_board_serial_ids+0x240>)
  4048ba:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
  4048be:	2b00      	cmp	r3, #0
  4048c0:	d005      	beq.n	4048ce <read_led_board_serial_ids+0xae>
	{
		shelf[1].present = 1;
  4048c2:	4b6c      	ldr	r3, [pc, #432]	; (404a74 <read_led_board_serial_ids+0x254>)
  4048c4:	2201      	movs	r2, #1
  4048c6:	725a      	strb	r2, [r3, #9]
		print_ecdbg("Shelf 1 present\r\n");
  4048c8:	486c      	ldr	r0, [pc, #432]	; (404a7c <read_led_board_serial_ids+0x25c>)
  4048ca:	4b67      	ldr	r3, [pc, #412]	; (404a68 <read_led_board_serial_ids+0x248>)
  4048cc:	4798      	blx	r3
	}
	if (ledBrd[2].present && ledBrd[3].present)
  4048ce:	4b64      	ldr	r3, [pc, #400]	; (404a60 <read_led_board_serial_ids+0x240>)
  4048d0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
  4048d4:	2b00      	cmp	r3, #0
  4048d6:	d00a      	beq.n	4048ee <read_led_board_serial_ids+0xce>
  4048d8:	4b61      	ldr	r3, [pc, #388]	; (404a60 <read_led_board_serial_ids+0x240>)
  4048da:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
  4048de:	2b00      	cmp	r3, #0
  4048e0:	d005      	beq.n	4048ee <read_led_board_serial_ids+0xce>
	{
		shelf[2].present = 1;
  4048e2:	4b64      	ldr	r3, [pc, #400]	; (404a74 <read_led_board_serial_ids+0x254>)
  4048e4:	2201      	movs	r2, #1
  4048e6:	739a      	strb	r2, [r3, #14]
		print_ecdbg("Shelf 2 present\r\n");
  4048e8:	4865      	ldr	r0, [pc, #404]	; (404a80 <read_led_board_serial_ids+0x260>)
  4048ea:	4b5f      	ldr	r3, [pc, #380]	; (404a68 <read_led_board_serial_ids+0x248>)
  4048ec:	4798      	blx	r3
	}
	if (ledBrd[3].present && ledBrd[4].present)
  4048ee:	4b5c      	ldr	r3, [pc, #368]	; (404a60 <read_led_board_serial_ids+0x240>)
  4048f0:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
  4048f4:	2b00      	cmp	r3, #0
  4048f6:	d00a      	beq.n	40490e <read_led_board_serial_ids+0xee>
  4048f8:	4b59      	ldr	r3, [pc, #356]	; (404a60 <read_led_board_serial_ids+0x240>)
  4048fa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
  4048fe:	2b00      	cmp	r3, #0
  404900:	d005      	beq.n	40490e <read_led_board_serial_ids+0xee>
	{
		shelf[3].present = 1;
  404902:	4b5c      	ldr	r3, [pc, #368]	; (404a74 <read_led_board_serial_ids+0x254>)
  404904:	2201      	movs	r2, #1
  404906:	74da      	strb	r2, [r3, #19]
		print_ecdbg("Shelf 3 present\r\n");
  404908:	485e      	ldr	r0, [pc, #376]	; (404a84 <read_led_board_serial_ids+0x264>)
  40490a:	4b57      	ldr	r3, [pc, #348]	; (404a68 <read_led_board_serial_ids+0x248>)
  40490c:	4798      	blx	r3
	}
	

	for (int i=0; i<NUM_LED_BOARDS; i++)
  40490e:	2300      	movs	r3, #0
  404910:	60bb      	str	r3, [r7, #8]
  404912:	e099      	b.n	404a48 <read_led_board_serial_ids+0x228>
	{
		unsigned char acc = 0;
  404914:	2300      	movs	r3, #0
  404916:	71fb      	strb	r3, [r7, #7]
		
		if (ledBrd[i].present)
  404918:	4951      	ldr	r1, [pc, #324]	; (404a60 <read_led_board_serial_ids+0x240>)
  40491a:	68ba      	ldr	r2, [r7, #8]
  40491c:	4613      	mov	r3, r2
  40491e:	00db      	lsls	r3, r3, #3
  404920:	1a9b      	subs	r3, r3, r2
  404922:	005b      	lsls	r3, r3, #1
  404924:	440b      	add	r3, r1
  404926:	3308      	adds	r3, #8
  404928:	781b      	ldrb	r3, [r3, #0]
  40492a:	2b00      	cmp	r3, #0
  40492c:	f000 8089 	beq.w	404a42 <read_led_board_serial_ids+0x222>
		{
			OWWriteByte(i, 0x33); //Read ID command
  404930:	68bb      	ldr	r3, [r7, #8]
  404932:	b2db      	uxtb	r3, r3
  404934:	4618      	mov	r0, r3
  404936:	2133      	movs	r1, #51	; 0x33
  404938:	4b53      	ldr	r3, [pc, #332]	; (404a88 <read_led_board_serial_ids+0x268>)
  40493a:	4798      	blx	r3
			
			ledBrd[i].idFamily = OWReadByte(i);
  40493c:	68bb      	ldr	r3, [r7, #8]
  40493e:	b2db      	uxtb	r3, r3
  404940:	4618      	mov	r0, r3
  404942:	4b52      	ldr	r3, [pc, #328]	; (404a8c <read_led_board_serial_ids+0x26c>)
  404944:	4798      	blx	r3
  404946:	4603      	mov	r3, r0
  404948:	b2d8      	uxtb	r0, r3
  40494a:	4945      	ldr	r1, [pc, #276]	; (404a60 <read_led_board_serial_ids+0x240>)
  40494c:	68ba      	ldr	r2, [r7, #8]
  40494e:	4613      	mov	r3, r2
  404950:	00db      	lsls	r3, r3, #3
  404952:	1a9b      	subs	r3, r3, r2
  404954:	005b      	lsls	r3, r3, #1
  404956:	440b      	add	r3, r1
  404958:	4602      	mov	r2, r0
  40495a:	701a      	strb	r2, [r3, #0]
			
			acc = crc8_add(0x00, ledBrd[i].idFamily);
  40495c:	4940      	ldr	r1, [pc, #256]	; (404a60 <read_led_board_serial_ids+0x240>)
  40495e:	68ba      	ldr	r2, [r7, #8]
  404960:	4613      	mov	r3, r2
  404962:	00db      	lsls	r3, r3, #3
  404964:	1a9b      	subs	r3, r3, r2
  404966:	005b      	lsls	r3, r3, #1
  404968:	440b      	add	r3, r1
  40496a:	781b      	ldrb	r3, [r3, #0]
  40496c:	2000      	movs	r0, #0
  40496e:	4619      	mov	r1, r3
  404970:	4b47      	ldr	r3, [pc, #284]	; (404a90 <read_led_board_serial_ids+0x270>)
  404972:	4798      	blx	r3
  404974:	4603      	mov	r3, r0
  404976:	71fb      	strb	r3, [r7, #7]
			
			for (int j=0; j<6; j++)
  404978:	2300      	movs	r3, #0
  40497a:	603b      	str	r3, [r7, #0]
  40497c:	e025      	b.n	4049ca <read_led_board_serial_ids+0x1aa>
			{
				ledBrd[i].id[j] = OWReadByte(i);
  40497e:	68bb      	ldr	r3, [r7, #8]
  404980:	b2db      	uxtb	r3, r3
  404982:	4618      	mov	r0, r3
  404984:	4b41      	ldr	r3, [pc, #260]	; (404a8c <read_led_board_serial_ids+0x26c>)
  404986:	4798      	blx	r3
  404988:	4603      	mov	r3, r0
  40498a:	b2d8      	uxtb	r0, r3
  40498c:	4934      	ldr	r1, [pc, #208]	; (404a60 <read_led_board_serial_ids+0x240>)
  40498e:	68ba      	ldr	r2, [r7, #8]
  404990:	4613      	mov	r3, r2
  404992:	00db      	lsls	r3, r3, #3
  404994:	1a9b      	subs	r3, r3, r2
  404996:	005b      	lsls	r3, r3, #1
  404998:	683a      	ldr	r2, [r7, #0]
  40499a:	4413      	add	r3, r2
  40499c:	440b      	add	r3, r1
  40499e:	4602      	mov	r2, r0
  4049a0:	705a      	strb	r2, [r3, #1]
				acc = crc8_add(acc, ledBrd[i].id[j]);
  4049a2:	492f      	ldr	r1, [pc, #188]	; (404a60 <read_led_board_serial_ids+0x240>)
  4049a4:	68ba      	ldr	r2, [r7, #8]
  4049a6:	4613      	mov	r3, r2
  4049a8:	00db      	lsls	r3, r3, #3
  4049aa:	1a9b      	subs	r3, r3, r2
  4049ac:	005b      	lsls	r3, r3, #1
  4049ae:	683a      	ldr	r2, [r7, #0]
  4049b0:	4413      	add	r3, r2
  4049b2:	440b      	add	r3, r1
  4049b4:	785b      	ldrb	r3, [r3, #1]
  4049b6:	79fa      	ldrb	r2, [r7, #7]
  4049b8:	4610      	mov	r0, r2
  4049ba:	4619      	mov	r1, r3
  4049bc:	4b34      	ldr	r3, [pc, #208]	; (404a90 <read_led_board_serial_ids+0x270>)
  4049be:	4798      	blx	r3
  4049c0:	4603      	mov	r3, r0
  4049c2:	71fb      	strb	r3, [r7, #7]
			
			ledBrd[i].idFamily = OWReadByte(i);
			
			acc = crc8_add(0x00, ledBrd[i].idFamily);
			
			for (int j=0; j<6; j++)
  4049c4:	683b      	ldr	r3, [r7, #0]
  4049c6:	3301      	adds	r3, #1
  4049c8:	603b      	str	r3, [r7, #0]
  4049ca:	683b      	ldr	r3, [r7, #0]
  4049cc:	2b05      	cmp	r3, #5
  4049ce:	ddd6      	ble.n	40497e <read_led_board_serial_ids+0x15e>
			{
				ledBrd[i].id[j] = OWReadByte(i);
				acc = crc8_add(acc, ledBrd[i].id[j]);
			}
			
			ledBrd[i].idcsum = OWReadByte(i);
  4049d0:	68bb      	ldr	r3, [r7, #8]
  4049d2:	b2db      	uxtb	r3, r3
  4049d4:	4618      	mov	r0, r3
  4049d6:	4b2d      	ldr	r3, [pc, #180]	; (404a8c <read_led_board_serial_ids+0x26c>)
  4049d8:	4798      	blx	r3
  4049da:	4603      	mov	r3, r0
  4049dc:	b2d8      	uxtb	r0, r3
  4049de:	4920      	ldr	r1, [pc, #128]	; (404a60 <read_led_board_serial_ids+0x240>)
  4049e0:	68ba      	ldr	r2, [r7, #8]
  4049e2:	4613      	mov	r3, r2
  4049e4:	00db      	lsls	r3, r3, #3
  4049e6:	1a9b      	subs	r3, r3, r2
  4049e8:	005b      	lsls	r3, r3, #1
  4049ea:	440b      	add	r3, r1
  4049ec:	4602      	mov	r2, r0
  4049ee:	71da      	strb	r2, [r3, #7]
			
			if (acc != ledBrd[i].idcsum)
  4049f0:	491b      	ldr	r1, [pc, #108]	; (404a60 <read_led_board_serial_ids+0x240>)
  4049f2:	68ba      	ldr	r2, [r7, #8]
  4049f4:	4613      	mov	r3, r2
  4049f6:	00db      	lsls	r3, r3, #3
  4049f8:	1a9b      	subs	r3, r3, r2
  4049fa:	005b      	lsls	r3, r3, #1
  4049fc:	440b      	add	r3, r1
  4049fe:	79db      	ldrb	r3, [r3, #7]
  404a00:	79fa      	ldrb	r2, [r7, #7]
  404a02:	429a      	cmp	r2, r3
  404a04:	d01d      	beq.n	404a42 <read_led_board_serial_ids+0x222>
			{
				sysErr.ledBrdSerialIdCsum |= BIT(i); //SE_FAIL;
  404a06:	4b23      	ldr	r3, [pc, #140]	; (404a94 <read_led_board_serial_ids+0x274>)
  404a08:	7b1b      	ldrb	r3, [r3, #12]
  404a0a:	b2d9      	uxtb	r1, r3
  404a0c:	2201      	movs	r2, #1
  404a0e:	68bb      	ldr	r3, [r7, #8]
  404a10:	fa02 f303 	lsl.w	r3, r2, r3
  404a14:	b2db      	uxtb	r3, r3
  404a16:	460a      	mov	r2, r1
  404a18:	4313      	orrs	r3, r2
  404a1a:	b2db      	uxtb	r3, r3
  404a1c:	b2da      	uxtb	r2, r3
  404a1e:	4b1d      	ldr	r3, [pc, #116]	; (404a94 <read_led_board_serial_ids+0x274>)
  404a20:	731a      	strb	r2, [r3, #12]
				ledBrd[i].present = 0; //crc8 wasn't valid for this ID chip, don't trust the board
  404a22:	490f      	ldr	r1, [pc, #60]	; (404a60 <read_led_board_serial_ids+0x240>)
  404a24:	68ba      	ldr	r2, [r7, #8]
  404a26:	4613      	mov	r3, r2
  404a28:	00db      	lsls	r3, r3, #3
  404a2a:	1a9b      	subs	r3, r3, r2
  404a2c:	005b      	lsls	r3, r3, #1
  404a2e:	440b      	add	r3, r1
  404a30:	3308      	adds	r3, #8
  404a32:	2200      	movs	r2, #0
  404a34:	701a      	strb	r2, [r3, #0]
				print_ecdbg("Invalid serial ID checksum.\r\n");
  404a36:	4818      	ldr	r0, [pc, #96]	; (404a98 <read_led_board_serial_ids+0x278>)
  404a38:	4b0b      	ldr	r3, [pc, #44]	; (404a68 <read_led_board_serial_ids+0x248>)
  404a3a:	4798      	blx	r3
				
				electroclaveState = STATE_CHASSIS_ERROR;
  404a3c:	4b17      	ldr	r3, [pc, #92]	; (404a9c <read_led_board_serial_ids+0x27c>)
  404a3e:	2208      	movs	r2, #8
  404a40:	701a      	strb	r2, [r3, #0]
		shelf[3].present = 1;
		print_ecdbg("Shelf 3 present\r\n");
	}
	

	for (int i=0; i<NUM_LED_BOARDS; i++)
  404a42:	68bb      	ldr	r3, [r7, #8]
  404a44:	3301      	adds	r3, #1
  404a46:	60bb      	str	r3, [r7, #8]
  404a48:	68bb      	ldr	r3, [r7, #8]
  404a4a:	2b04      	cmp	r3, #4
  404a4c:	f77f af62 	ble.w	404914 <read_led_board_serial_ids+0xf4>
				
				electroclaveState = STATE_CHASSIS_ERROR;
			}
		}
	}
}
  404a50:	3710      	adds	r7, #16
  404a52:	46bd      	mov	sp, r7
  404a54:	bd80      	pop	{r7, pc}
  404a56:	bf00      	nop
  404a58:	00402ecd 	.word	0x00402ecd
  404a5c:	00402f89 	.word	0x00402f89
  404a60:	20401660 	.word	0x20401660
  404a64:	0040cb0c 	.word	0x0040cb0c
  404a68:	004026b1 	.word	0x004026b1
  404a6c:	004047ed 	.word	0x004047ed
  404a70:	0040ca68 	.word	0x0040ca68
  404a74:	204016a8 	.word	0x204016a8
  404a78:	0040cb28 	.word	0x0040cb28
  404a7c:	0040cb3c 	.word	0x0040cb3c
  404a80:	0040cb50 	.word	0x0040cb50
  404a84:	0040cb64 	.word	0x0040cb64
  404a88:	00403129 	.word	0x00403129
  404a8c:	00403169 	.word	0x00403169
  404a90:	004031b5 	.word	0x004031b5
  404a94:	204016d0 	.word	0x204016d0
  404a98:	0040cb78 	.word	0x0040cb78
  404a9c:	204009c2 	.word	0x204009c2

00404aa0 <check_led_brd_side_lifetime>:
};

/* Each side of an LED board will get different usage */
unsigned char check_led_brd_side_lifetime(unsigned char sideIdx);
unsigned char check_led_brd_side_lifetime(unsigned char sideIdx)
{
  404aa0:	b480      	push	{r7}
  404aa2:	b087      	sub	sp, #28
  404aa4:	af00      	add	r7, sp, #0
  404aa6:	4603      	mov	r3, r0
  404aa8:	71fb      	strb	r3, [r7, #7]
	unsigned char idx;
	unsigned int hours;
	float32_t intensity = 0;
  404aaa:	f04f 0300 	mov.w	r3, #0
  404aae:	617b      	str	r3, [r7, #20]
	float32_t tmpSanMinutes = 0;
  404ab0:	f04f 0300 	mov.w	r3, #0
  404ab4:	613b      	str	r3, [r7, #16]
	 * Find the record for this board's serial ID number, and check the usage hours and see if we
	 *	are past the 2000 hour mark. If we are, this board is considered un-usuable until it is
	 *	refurbished. 
	 */
	
	idx = ledBrdSide[sideIdx].ushdwIdx;
  404ab6:	79fa      	ldrb	r2, [r7, #7]
  404ab8:	4910      	ldr	r1, [pc, #64]	; (404afc <check_led_brd_side_lifetime+0x5c>)
  404aba:	4613      	mov	r3, r2
  404abc:	009b      	lsls	r3, r3, #2
  404abe:	4413      	add	r3, r2
  404ac0:	440b      	add	r3, r1
  404ac2:	785b      	ldrb	r3, [r3, #1]
  404ac4:	73fb      	strb	r3, [r7, #15]
	
	
	hours = h.hrs[idx];
  404ac6:	7bfb      	ldrb	r3, [r7, #15]
  404ac8:	4a0d      	ldr	r2, [pc, #52]	; (404b00 <check_led_brd_side_lifetime+0x60>)
  404aca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
  404ace:	60bb      	str	r3, [r7, #8]
#endif 0 //debug 23feb16 this makes the board hang???	

//	ledBrdSide[sideIdx].sanitizeMinutes = 60; //DEBUG hard code to 1 minute per Christian 24jun15 take this out later
//	ledBrdSide[sideIdx].sanitizeMinutes = 255; //DEBUG hard code to 10 minutes to debug BOTDRIVE problem 31jul15 take this out later
//	ledBrdSide[sideIdx].sanitizeMinutes = 30; //DEBUG hard code to 30 minutes for sanitation tests 16jan16
	ledBrdSide[sideIdx].sanitizeMinutes = 1; //DEBUG hard code to 1 minute for trade show 25feb16
  404ad0:	79fa      	ldrb	r2, [r7, #7]
  404ad2:	490a      	ldr	r1, [pc, #40]	; (404afc <check_led_brd_side_lifetime+0x5c>)
  404ad4:	4613      	mov	r3, r2
  404ad6:	009b      	lsls	r3, r3, #2
  404ad8:	4413      	add	r3, r2
  404ada:	440b      	add	r3, r1
  404adc:	2201      	movs	r2, #1
  404ade:	701a      	strb	r2, [r3, #0]


	if (hours < 2001)
  404ae0:	68bb      	ldr	r3, [r7, #8]
  404ae2:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
  404ae6:	d801      	bhi.n	404aec <check_led_brd_side_lifetime+0x4c>
	{
		return LED_BOARD_SIDE_WITHIN_LIFETIME_LIMIT;
  404ae8:	2301      	movs	r3, #1
  404aea:	e000      	b.n	404aee <check_led_brd_side_lifetime+0x4e>
	}
	else
	{
		return LED_BOARD_SIDE_PAST_LIFETIME_LIMIT;
  404aec:	2300      	movs	r3, #0
//DEBUG 24jun15 need to function even with these errors for demo purposes		electroclaveState = STATE_CHASSIS_ERROR;
	}
}
  404aee:	4618      	mov	r0, r3
  404af0:	371c      	adds	r7, #28
  404af2:	46bd      	mov	sp, r7
  404af4:	f85d 7b04 	ldr.w	r7, [sp], #4
  404af8:	4770      	bx	lr
  404afa:	bf00      	nop
  404afc:	204016e4 	.word	0x204016e4
  404b00:	20401710 	.word	0x20401710

00404b04 <check_led_brd_side_lifetimes>:

/* Aggregate the information */
void check_led_brd_side_lifetimes(void);
void check_led_brd_side_lifetimes(void)
{
  404b04:	b580      	push	{r7, lr}
  404b06:	b082      	sub	sp, #8
  404b08:	af00      	add	r7, sp, #0
	unsigned char brdIdx;
	
	for (int i=0; i<NUM_LED_BOARD_SIDES; i++)
  404b0a:	2300      	movs	r3, #0
  404b0c:	607b      	str	r3, [r7, #4]
  404b0e:	e029      	b.n	404b64 <check_led_brd_side_lifetimes+0x60>
	{
		brdIdx = ledBrdSide[i].boardIdx;
  404b10:	4917      	ldr	r1, [pc, #92]	; (404b70 <check_led_brd_side_lifetimes+0x6c>)
  404b12:	687a      	ldr	r2, [r7, #4]
  404b14:	4613      	mov	r3, r2
  404b16:	009b      	lsls	r3, r3, #2
  404b18:	4413      	add	r3, r2
  404b1a:	440b      	add	r3, r1
  404b1c:	791b      	ldrb	r3, [r3, #4]
  404b1e:	70fb      	strb	r3, [r7, #3]
		
		if (ledBrd[brdIdx].present)
  404b20:	78fa      	ldrb	r2, [r7, #3]
  404b22:	4914      	ldr	r1, [pc, #80]	; (404b74 <check_led_brd_side_lifetimes+0x70>)
  404b24:	4613      	mov	r3, r2
  404b26:	00db      	lsls	r3, r3, #3
  404b28:	1a9b      	subs	r3, r3, r2
  404b2a:	005b      	lsls	r3, r3, #1
  404b2c:	440b      	add	r3, r1
  404b2e:	3308      	adds	r3, #8
  404b30:	781b      	ldrb	r3, [r3, #0]
  404b32:	2b00      	cmp	r3, #0
  404b34:	d013      	beq.n	404b5e <check_led_brd_side_lifetimes+0x5a>
		{
			ledBrdSide[i].maxUsageReached = !check_led_brd_side_lifetime(i);	
  404b36:	687b      	ldr	r3, [r7, #4]
  404b38:	b2db      	uxtb	r3, r3
  404b3a:	4618      	mov	r0, r3
  404b3c:	4b0e      	ldr	r3, [pc, #56]	; (404b78 <check_led_brd_side_lifetimes+0x74>)
  404b3e:	4798      	blx	r3
  404b40:	4603      	mov	r3, r0
  404b42:	2b00      	cmp	r3, #0
  404b44:	bf0c      	ite	eq
  404b46:	2301      	moveq	r3, #1
  404b48:	2300      	movne	r3, #0
  404b4a:	b2db      	uxtb	r3, r3
  404b4c:	4618      	mov	r0, r3
  404b4e:	4908      	ldr	r1, [pc, #32]	; (404b70 <check_led_brd_side_lifetimes+0x6c>)
  404b50:	687a      	ldr	r2, [r7, #4]
  404b52:	4613      	mov	r3, r2
  404b54:	009b      	lsls	r3, r3, #2
  404b56:	4413      	add	r3, r2
  404b58:	440b      	add	r3, r1
  404b5a:	4602      	mov	r2, r0
  404b5c:	709a      	strb	r2, [r3, #2]
void check_led_brd_side_lifetimes(void);
void check_led_brd_side_lifetimes(void)
{
	unsigned char brdIdx;
	
	for (int i=0; i<NUM_LED_BOARD_SIDES; i++)
  404b5e:	687b      	ldr	r3, [r7, #4]
  404b60:	3301      	adds	r3, #1
  404b62:	607b      	str	r3, [r7, #4]
  404b64:	687b      	ldr	r3, [r7, #4]
  404b66:	2b07      	cmp	r3, #7
  404b68:	ddd2      	ble.n	404b10 <check_led_brd_side_lifetimes+0xc>
		if (ledBrd[brdIdx].present)
		{
			ledBrdSide[i].maxUsageReached = !check_led_brd_side_lifetime(i);	
		}	
	}
}
  404b6a:	3708      	adds	r7, #8
  404b6c:	46bd      	mov	sp, r7
  404b6e:	bd80      	pop	{r7, pc}
  404b70:	204016e4 	.word	0x204016e4
  404b74:	20401660 	.word	0x20401660
  404b78:	00404aa1 	.word	0x00404aa1

00404b7c <adc_process_task>:
extern uint32_t g_afec1_sample_data;


int16_t adc_process_task(unsigned char shelfIdx);
int16_t adc_process_task(unsigned char shelfIdx)
{
  404b7c:	b580      	push	{r7, lr}
  404b7e:	b082      	sub	sp, #8
  404b80:	af00      	add	r7, sp, #0
  404b82:	4603      	mov	r3, r0
  404b84:	71fb      	strb	r3, [r7, #7]
	
	switch(shelfIdx)
  404b86:	79fb      	ldrb	r3, [r7, #7]
  404b88:	2b03      	cmp	r3, #3
  404b8a:	f200 8083 	bhi.w	404c94 <adc_process_task+0x118>
  404b8e:	a201      	add	r2, pc, #4	; (adr r2, 404b94 <adc_process_task+0x18>)
  404b90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  404b94:	00404ba5 	.word	0x00404ba5
  404b98:	00404be1 	.word	0x00404be1
  404b9c:	00404c1d 	.word	0x00404c1d
  404ba0:	00404c59 	.word	0x00404c59
	{
		case 0:
			afec_channel_enable(AFEC1, AFEC_CHANNEL_9);
  404ba4:	4840      	ldr	r0, [pc, #256]	; (404ca8 <adc_process_task+0x12c>)
  404ba6:	2109      	movs	r1, #9
  404ba8:	4b40      	ldr	r3, [pc, #256]	; (404cac <adc_process_task+0x130>)
  404baa:	4798      	blx	r3
			afec_start_software_conversion(AFEC1);
  404bac:	483e      	ldr	r0, [pc, #248]	; (404ca8 <adc_process_task+0x12c>)
  404bae:	4b40      	ldr	r3, [pc, #256]	; (404cb0 <adc_process_task+0x134>)
  404bb0:	4798      	blx	r3
			is_conversion_done = false;
  404bb2:	4b40      	ldr	r3, [pc, #256]	; (404cb4 <adc_process_task+0x138>)
  404bb4:	2200      	movs	r2, #0
  404bb6:	701a      	strb	r2, [r3, #0]
			while (is_conversion_done == false);
  404bb8:	bf00      	nop
  404bba:	4b3e      	ldr	r3, [pc, #248]	; (404cb4 <adc_process_task+0x138>)
  404bbc:	781b      	ldrb	r3, [r3, #0]
  404bbe:	f083 0301 	eor.w	r3, r3, #1
  404bc2:	b2db      	uxtb	r3, r3
  404bc4:	2b00      	cmp	r3, #0
  404bc6:	d1f8      	bne.n	404bba <adc_process_task+0x3e>
			bluesense_buf[shelfIdx] = g_afec1_sample_data;
  404bc8:	79fb      	ldrb	r3, [r7, #7]
  404bca:	4a3b      	ldr	r2, [pc, #236]	; (404cb8 <adc_process_task+0x13c>)
  404bcc:	6812      	ldr	r2, [r2, #0]
  404bce:	b291      	uxth	r1, r2
  404bd0:	4a3a      	ldr	r2, [pc, #232]	; (404cbc <adc_process_task+0x140>)
  404bd2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			afec_channel_disable(AFEC1, AFEC_CHANNEL_9);
  404bd6:	4834      	ldr	r0, [pc, #208]	; (404ca8 <adc_process_task+0x12c>)
  404bd8:	2109      	movs	r1, #9
  404bda:	4b39      	ldr	r3, [pc, #228]	; (404cc0 <adc_process_task+0x144>)
  404bdc:	4798      	blx	r3
			break;
  404bde:	e059      	b.n	404c94 <adc_process_task+0x118>
		case 1:
			afec_channel_enable(AFEC0, AFEC_CHANNEL_4);
  404be0:	4838      	ldr	r0, [pc, #224]	; (404cc4 <adc_process_task+0x148>)
  404be2:	2104      	movs	r1, #4
  404be4:	4b31      	ldr	r3, [pc, #196]	; (404cac <adc_process_task+0x130>)
  404be6:	4798      	blx	r3
			afec_start_software_conversion(AFEC0);
  404be8:	4836      	ldr	r0, [pc, #216]	; (404cc4 <adc_process_task+0x148>)
  404bea:	4b31      	ldr	r3, [pc, #196]	; (404cb0 <adc_process_task+0x134>)
  404bec:	4798      	blx	r3
			is_conversion_done = false;
  404bee:	4b31      	ldr	r3, [pc, #196]	; (404cb4 <adc_process_task+0x138>)
  404bf0:	2200      	movs	r2, #0
  404bf2:	701a      	strb	r2, [r3, #0]
			while (is_conversion_done == false);
  404bf4:	bf00      	nop
  404bf6:	4b2f      	ldr	r3, [pc, #188]	; (404cb4 <adc_process_task+0x138>)
  404bf8:	781b      	ldrb	r3, [r3, #0]
  404bfa:	f083 0301 	eor.w	r3, r3, #1
  404bfe:	b2db      	uxtb	r3, r3
  404c00:	2b00      	cmp	r3, #0
  404c02:	d1f8      	bne.n	404bf6 <adc_process_task+0x7a>
			bluesense_buf[shelfIdx] = g_afec0_sample_data;
  404c04:	79fb      	ldrb	r3, [r7, #7]
  404c06:	4a30      	ldr	r2, [pc, #192]	; (404cc8 <adc_process_task+0x14c>)
  404c08:	6812      	ldr	r2, [r2, #0]
  404c0a:	b291      	uxth	r1, r2
  404c0c:	4a2b      	ldr	r2, [pc, #172]	; (404cbc <adc_process_task+0x140>)
  404c0e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			afec_channel_disable(AFEC0, AFEC_CHANNEL_4);
  404c12:	482c      	ldr	r0, [pc, #176]	; (404cc4 <adc_process_task+0x148>)
  404c14:	2104      	movs	r1, #4
  404c16:	4b2a      	ldr	r3, [pc, #168]	; (404cc0 <adc_process_task+0x144>)
  404c18:	4798      	blx	r3
			break;
  404c1a:	e03b      	b.n	404c94 <adc_process_task+0x118>
		case 2:
			afec_channel_enable(AFEC1, AFEC_CHANNEL_4);
  404c1c:	4822      	ldr	r0, [pc, #136]	; (404ca8 <adc_process_task+0x12c>)
  404c1e:	2104      	movs	r1, #4
  404c20:	4b22      	ldr	r3, [pc, #136]	; (404cac <adc_process_task+0x130>)
  404c22:	4798      	blx	r3
			afec_start_software_conversion(AFEC1);
  404c24:	4820      	ldr	r0, [pc, #128]	; (404ca8 <adc_process_task+0x12c>)
  404c26:	4b22      	ldr	r3, [pc, #136]	; (404cb0 <adc_process_task+0x134>)
  404c28:	4798      	blx	r3
			is_conversion_done = false;
  404c2a:	4b22      	ldr	r3, [pc, #136]	; (404cb4 <adc_process_task+0x138>)
  404c2c:	2200      	movs	r2, #0
  404c2e:	701a      	strb	r2, [r3, #0]
			while (is_conversion_done == false);
  404c30:	bf00      	nop
  404c32:	4b20      	ldr	r3, [pc, #128]	; (404cb4 <adc_process_task+0x138>)
  404c34:	781b      	ldrb	r3, [r3, #0]
  404c36:	f083 0301 	eor.w	r3, r3, #1
  404c3a:	b2db      	uxtb	r3, r3
  404c3c:	2b00      	cmp	r3, #0
  404c3e:	d1f8      	bne.n	404c32 <adc_process_task+0xb6>
			bluesense_buf[shelfIdx] = g_afec1_sample_data;
  404c40:	79fb      	ldrb	r3, [r7, #7]
  404c42:	4a1d      	ldr	r2, [pc, #116]	; (404cb8 <adc_process_task+0x13c>)
  404c44:	6812      	ldr	r2, [r2, #0]
  404c46:	b291      	uxth	r1, r2
  404c48:	4a1c      	ldr	r2, [pc, #112]	; (404cbc <adc_process_task+0x140>)
  404c4a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			afec_channel_disable(AFEC1, AFEC_CHANNEL_4);
  404c4e:	4816      	ldr	r0, [pc, #88]	; (404ca8 <adc_process_task+0x12c>)
  404c50:	2104      	movs	r1, #4
  404c52:	4b1b      	ldr	r3, [pc, #108]	; (404cc0 <adc_process_task+0x144>)
  404c54:	4798      	blx	r3
			break;
  404c56:	e01d      	b.n	404c94 <adc_process_task+0x118>
		case 3:
			afec_channel_enable(AFEC1, AFEC_CHANNEL_5);
  404c58:	4813      	ldr	r0, [pc, #76]	; (404ca8 <adc_process_task+0x12c>)
  404c5a:	2105      	movs	r1, #5
  404c5c:	4b13      	ldr	r3, [pc, #76]	; (404cac <adc_process_task+0x130>)
  404c5e:	4798      	blx	r3
			afec_start_software_conversion(AFEC1);
  404c60:	4811      	ldr	r0, [pc, #68]	; (404ca8 <adc_process_task+0x12c>)
  404c62:	4b13      	ldr	r3, [pc, #76]	; (404cb0 <adc_process_task+0x134>)
  404c64:	4798      	blx	r3
			is_conversion_done = false;
  404c66:	4b13      	ldr	r3, [pc, #76]	; (404cb4 <adc_process_task+0x138>)
  404c68:	2200      	movs	r2, #0
  404c6a:	701a      	strb	r2, [r3, #0]
			while (is_conversion_done == false);
  404c6c:	bf00      	nop
  404c6e:	4b11      	ldr	r3, [pc, #68]	; (404cb4 <adc_process_task+0x138>)
  404c70:	781b      	ldrb	r3, [r3, #0]
  404c72:	f083 0301 	eor.w	r3, r3, #1
  404c76:	b2db      	uxtb	r3, r3
  404c78:	2b00      	cmp	r3, #0
  404c7a:	d1f8      	bne.n	404c6e <adc_process_task+0xf2>
			bluesense_buf[shelfIdx] = g_afec1_sample_data;
  404c7c:	79fb      	ldrb	r3, [r7, #7]
  404c7e:	4a0e      	ldr	r2, [pc, #56]	; (404cb8 <adc_process_task+0x13c>)
  404c80:	6812      	ldr	r2, [r2, #0]
  404c82:	b291      	uxth	r1, r2
  404c84:	4a0d      	ldr	r2, [pc, #52]	; (404cbc <adc_process_task+0x140>)
  404c86:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			afec_channel_disable(AFEC1, AFEC_CHANNEL_5);
  404c8a:	4807      	ldr	r0, [pc, #28]	; (404ca8 <adc_process_task+0x12c>)
  404c8c:	2105      	movs	r1, #5
  404c8e:	4b0c      	ldr	r3, [pc, #48]	; (404cc0 <adc_process_task+0x144>)
  404c90:	4798      	blx	r3
			break;		
  404c92:	bf00      	nop
	}
	
	return bluesense_buf[shelfIdx];
  404c94:	79fb      	ldrb	r3, [r7, #7]
  404c96:	4a09      	ldr	r2, [pc, #36]	; (404cbc <adc_process_task+0x140>)
  404c98:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
  404c9c:	b21b      	sxth	r3, r3
}
  404c9e:	4618      	mov	r0, r3
  404ca0:	3708      	adds	r7, #8
  404ca2:	46bd      	mov	sp, r7
  404ca4:	bd80      	pop	{r7, pc}
  404ca6:	bf00      	nop
  404ca8:	40064000 	.word	0x40064000
  404cac:	004040e1 	.word	0x004040e1
  404cb0:	004040c9 	.word	0x004040c9
  404cb4:	204009b8 	.word	0x204009b8
  404cb8:	20400b14 	.word	0x20400b14
  404cbc:	20401358 	.word	0x20401358
  404cc0:	00404129 	.word	0x00404129
  404cc4:	4003c000 	.word	0x4003c000
  404cc8:	20401350 	.word	0x20401350

00404ccc <check_shelf_for_devices>:
	DEVICES_PRESENT
};

unsigned char check_shelf_for_devices(unsigned char shelfPosition);
unsigned char check_shelf_for_devices(unsigned char shelfPosition)
{
  404ccc:	b590      	push	{r4, r7, lr}
  404cce:	b0a1      	sub	sp, #132	; 0x84
  404cd0:	af02      	add	r7, sp, #8
  404cd2:	4603      	mov	r3, r0
  404cd4:	71fb      	strb	r3, [r7, #7]
	uint16_t bluesense[8] = {0,0,0,0,0,0,0,0};
  404cd6:	2300      	movs	r3, #0
  404cd8:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
  404cdc:	2300      	movs	r3, #0
  404cde:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
  404ce2:	2300      	movs	r3, #0
  404ce4:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
  404ce8:	2300      	movs	r3, #0
  404cea:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
  404cee:	2300      	movs	r3, #0
  404cf0:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
  404cf4:	2300      	movs	r3, #0
  404cf6:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
  404cfa:	2300      	movs	r3, #0
  404cfc:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
  404d00:	2300      	movs	r3, #0
  404d02:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
	unsigned long bluesenseAccumulated = 0;
  404d06:	2300      	movs	r3, #0
  404d08:	677b      	str	r3, [r7, #116]	; 0x74
	unsigned int bluesenseAvg = 0;
  404d0a:	2300      	movs	r3, #0
  404d0c:	66bb      	str	r3, [r7, #104]	; 0x68
	
	char str[80];
	
	led_shelf(shelfPosition, LED_ON); //TODO: do we finish this task fast enough to not check the door latch in here? Can't have LEDs on if the door opens
  404d0e:	79fb      	ldrb	r3, [r7, #7]
  404d10:	4618      	mov	r0, r3
  404d12:	2101      	movs	r1, #1
  404d14:	4b37      	ldr	r3, [pc, #220]	; (404df4 <check_shelf_for_devices+0x128>)
  404d16:	4798      	blx	r3
	
	mdelay(100); //30may15 was 50ms, trying 100 to see if we can get more consistent
  404d18:	2064      	movs	r0, #100	; 0x64
  404d1a:	4b37      	ldr	r3, [pc, #220]	; (404df8 <check_shelf_for_devices+0x12c>)
  404d1c:	4798      	blx	r3
		
	//Read bluesense for this shelf

	for (int i=0; i<8; i++)
  404d1e:	2300      	movs	r3, #0
  404d20:	673b      	str	r3, [r7, #112]	; 0x70
  404d22:	e025      	b.n	404d70 <check_shelf_for_devices+0xa4>
	{
		bluesense[i] = adc_process_task(shelfPosition);
  404d24:	79fb      	ldrb	r3, [r7, #7]
  404d26:	4618      	mov	r0, r3
  404d28:	4b34      	ldr	r3, [pc, #208]	; (404dfc <check_shelf_for_devices+0x130>)
  404d2a:	4798      	blx	r3
  404d2c:	4603      	mov	r3, r0
  404d2e:	b29a      	uxth	r2, r3
  404d30:	6f3b      	ldr	r3, [r7, #112]	; 0x70
  404d32:	005b      	lsls	r3, r3, #1
  404d34:	f107 0178 	add.w	r1, r7, #120	; 0x78
  404d38:	440b      	add	r3, r1
  404d3a:	f823 2c20 	strh.w	r2, [r3, #-32]
		
		if (bluesense[i] & 0x8000) //don't try to average negative numbers
  404d3e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
  404d40:	005b      	lsls	r3, r3, #1
  404d42:	f107 0278 	add.w	r2, r7, #120	; 0x78
  404d46:	4413      	add	r3, r2
  404d48:	f833 3c20 	ldrh.w	r3, [r3, #-32]
  404d4c:	b29b      	uxth	r3, r3
  404d4e:	b21b      	sxth	r3, r3
  404d50:	2b00      	cmp	r3, #0
  404d52:	db0a      	blt.n	404d6a <check_shelf_for_devices+0x9e>
		{
			bluesenseAccumulated += 0;
		}
		else
		{
			bluesenseAccumulated += bluesense[i];
  404d54:	6f3b      	ldr	r3, [r7, #112]	; 0x70
  404d56:	005b      	lsls	r3, r3, #1
  404d58:	f107 0278 	add.w	r2, r7, #120	; 0x78
  404d5c:	4413      	add	r3, r2
  404d5e:	f833 3c20 	ldrh.w	r3, [r3, #-32]
  404d62:	461a      	mov	r2, r3
  404d64:	6f7b      	ldr	r3, [r7, #116]	; 0x74
  404d66:	4413      	add	r3, r2
  404d68:	677b      	str	r3, [r7, #116]	; 0x74
	
	mdelay(100); //30may15 was 50ms, trying 100 to see if we can get more consistent
		
	//Read bluesense for this shelf

	for (int i=0; i<8; i++)
  404d6a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
  404d6c:	3301      	adds	r3, #1
  404d6e:	673b      	str	r3, [r7, #112]	; 0x70
  404d70:	6f3b      	ldr	r3, [r7, #112]	; 0x70
  404d72:	2b07      	cmp	r3, #7
  404d74:	ddd6      	ble.n	404d24 <check_shelf_for_devices+0x58>
		{
			bluesenseAccumulated += bluesense[i];
		}
	}
	
	bluesenseAvg = bluesenseAccumulated/8;
  404d76:	6f7b      	ldr	r3, [r7, #116]	; 0x74
  404d78:	08db      	lsrs	r3, r3, #3
  404d7a:	66bb      	str	r3, [r7, #104]	; 0x68
	
	led_shelf(shelfPosition, LED_OFF);
  404d7c:	79fb      	ldrb	r3, [r7, #7]
  404d7e:	4618      	mov	r0, r3
  404d80:	2100      	movs	r1, #0
  404d82:	4b1c      	ldr	r3, [pc, #112]	; (404df4 <check_shelf_for_devices+0x128>)
  404d84:	4798      	blx	r3
	
	memset(str,0x00, 80);
  404d86:	f107 0308 	add.w	r3, r7, #8
  404d8a:	4618      	mov	r0, r3
  404d8c:	2100      	movs	r1, #0
  404d8e:	2250      	movs	r2, #80	; 0x50
  404d90:	4b1b      	ldr	r3, [pc, #108]	; (404e00 <check_shelf_for_devices+0x134>)
  404d92:	4798      	blx	r3

	for (int i=0; i<8; i++)
  404d94:	2300      	movs	r3, #0
  404d96:	66fb      	str	r3, [r7, #108]	; 0x6c
  404d98:	e018      	b.n	404dcc <check_shelf_for_devices+0x100>
	{
		sprintf(str, "shelf %d: bluesense[%d]=0x%X\r\n", shelfPosition, i, bluesense[i]);
  404d9a:	79fa      	ldrb	r2, [r7, #7]
  404d9c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
  404d9e:	005b      	lsls	r3, r3, #1
  404da0:	f107 0178 	add.w	r1, r7, #120	; 0x78
  404da4:	440b      	add	r3, r1
  404da6:	f833 3c20 	ldrh.w	r3, [r3, #-32]
  404daa:	4619      	mov	r1, r3
  404dac:	f107 0308 	add.w	r3, r7, #8
  404db0:	9100      	str	r1, [sp, #0]
  404db2:	4618      	mov	r0, r3
  404db4:	4913      	ldr	r1, [pc, #76]	; (404e04 <check_shelf_for_devices+0x138>)
  404db6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
  404db8:	4c13      	ldr	r4, [pc, #76]	; (404e08 <check_shelf_for_devices+0x13c>)
  404dba:	47a0      	blx	r4
		print_ecdbg(str);
  404dbc:	f107 0308 	add.w	r3, r7, #8
  404dc0:	4618      	mov	r0, r3
  404dc2:	4b12      	ldr	r3, [pc, #72]	; (404e0c <check_shelf_for_devices+0x140>)
  404dc4:	4798      	blx	r3
	
	led_shelf(shelfPosition, LED_OFF);
	
	memset(str,0x00, 80);

	for (int i=0; i<8; i++)
  404dc6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
  404dc8:	3301      	adds	r3, #1
  404dca:	66fb      	str	r3, [r7, #108]	; 0x6c
  404dcc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
  404dce:	2b07      	cmp	r3, #7
  404dd0:	dde3      	ble.n	404d9a <check_shelf_for_devices+0xce>
	{
		sprintf(str, "shelf %d: bluesense[%d]=0x%X\r\n", shelfPosition, i, bluesense[i]);
		print_ecdbg(str);
	}

	if ((bluesenseAvg < 0xC00) ||  (bluesenseAvg & 0x8000))//full range for 12 bit number is 0xFFF, but this number is 2's complement meaning it can (and it does) go negative
  404dd2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
  404dd4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
  404dd8:	d304      	bcc.n	404de4 <check_shelf_for_devices+0x118>
  404dda:	6ebb      	ldr	r3, [r7, #104]	; 0x68
  404ddc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  404de0:	2b00      	cmp	r3, #0
  404de2:	d001      	beq.n	404de8 <check_shelf_for_devices+0x11c>
	{
		return DEVICES_PRESENT;
  404de4:	2301      	movs	r3, #1
  404de6:	e000      	b.n	404dea <check_shelf_for_devices+0x11e>
	}
	else
	{
		return NO_DEVICES_PRESENT;
  404de8:	2300      	movs	r3, #0
	}
}
  404dea:	4618      	mov	r0, r3
  404dec:	377c      	adds	r7, #124	; 0x7c
  404dee:	46bd      	mov	sp, r7
  404df0:	bd90      	pop	{r4, r7, pc}
  404df2:	bf00      	nop
  404df4:	00402a45 	.word	0x00402a45
  404df8:	00403a49 	.word	0x00403a49
  404dfc:	00404b7d 	.word	0x00404b7d
  404e00:	0040717d 	.word	0x0040717d
  404e04:	0040cb98 	.word	0x0040cb98
  404e08:	00407399 	.word	0x00407399
  404e0c:	004026b1 	.word	0x004026b1

00404e10 <check_shelves_for_devices>:

void check_shelves_for_devices(void);
void check_shelves_for_devices(void)
{
  404e10:	b580      	push	{r7, lr}
  404e12:	b082      	sub	sp, #8
  404e14:	af00      	add	r7, sp, #0
	for (int i=0; i<NUM_SHELVES; i++)
  404e16:	2300      	movs	r3, #0
  404e18:	607b      	str	r3, [r7, #4]
  404e1a:	e02d      	b.n	404e78 <check_shelves_for_devices+0x68>
	{
		if (shelf[i].present)
  404e1c:	4919      	ldr	r1, [pc, #100]	; (404e84 <check_shelves_for_devices+0x74>)
  404e1e:	687a      	ldr	r2, [r7, #4]
  404e20:	4613      	mov	r3, r2
  404e22:	009b      	lsls	r3, r3, #2
  404e24:	4413      	add	r3, r2
  404e26:	440b      	add	r3, r1
  404e28:	791b      	ldrb	r3, [r3, #4]
  404e2a:	2b00      	cmp	r3, #0
  404e2c:	d021      	beq.n	404e72 <check_shelves_for_devices+0x62>
		{
			shelf[i].devicesPresent = check_shelf_for_devices(i);
  404e2e:	687b      	ldr	r3, [r7, #4]
  404e30:	b2db      	uxtb	r3, r3
  404e32:	4618      	mov	r0, r3
  404e34:	4b14      	ldr	r3, [pc, #80]	; (404e88 <check_shelves_for_devices+0x78>)
  404e36:	4798      	blx	r3
  404e38:	4603      	mov	r3, r0
  404e3a:	4618      	mov	r0, r3
  404e3c:	4911      	ldr	r1, [pc, #68]	; (404e84 <check_shelves_for_devices+0x74>)
  404e3e:	687a      	ldr	r2, [r7, #4]
  404e40:	4613      	mov	r3, r2
  404e42:	009b      	lsls	r3, r3, #2
  404e44:	4413      	add	r3, r2
  404e46:	440b      	add	r3, r1
  404e48:	4602      	mov	r2, r0
  404e4a:	70da      	strb	r2, [r3, #3]
			
			if (shelf[i].devicesPresent)
  404e4c:	490d      	ldr	r1, [pc, #52]	; (404e84 <check_shelves_for_devices+0x74>)
  404e4e:	687a      	ldr	r2, [r7, #4]
  404e50:	4613      	mov	r3, r2
  404e52:	009b      	lsls	r3, r3, #2
  404e54:	4413      	add	r3, r2
  404e56:	440b      	add	r3, r1
  404e58:	78db      	ldrb	r3, [r3, #3]
  404e5a:	2b00      	cmp	r3, #0
  404e5c:	d009      	beq.n	404e72 <check_shelves_for_devices+0x62>
			{
				print_ecdbg("Devices detected on shelf ");
  404e5e:	480b      	ldr	r0, [pc, #44]	; (404e8c <check_shelves_for_devices+0x7c>)
  404e60:	4b0b      	ldr	r3, [pc, #44]	; (404e90 <check_shelves_for_devices+0x80>)
  404e62:	4798      	blx	r3
				print_ecdbg_num(i);
  404e64:	687b      	ldr	r3, [r7, #4]
  404e66:	4618      	mov	r0, r3
  404e68:	4b0a      	ldr	r3, [pc, #40]	; (404e94 <check_shelves_for_devices+0x84>)
  404e6a:	4798      	blx	r3
				print_ecdbg("\r\n");
  404e6c:	480a      	ldr	r0, [pc, #40]	; (404e98 <check_shelves_for_devices+0x88>)
  404e6e:	4b08      	ldr	r3, [pc, #32]	; (404e90 <check_shelves_for_devices+0x80>)
  404e70:	4798      	blx	r3
}

void check_shelves_for_devices(void);
void check_shelves_for_devices(void)
{
	for (int i=0; i<NUM_SHELVES; i++)
  404e72:	687b      	ldr	r3, [r7, #4]
  404e74:	3301      	adds	r3, #1
  404e76:	607b      	str	r3, [r7, #4]
  404e78:	687b      	ldr	r3, [r7, #4]
  404e7a:	2b03      	cmp	r3, #3
  404e7c:	ddce      	ble.n	404e1c <check_shelves_for_devices+0xc>
				print_ecdbg_num(i);
				print_ecdbg("\r\n");
			}
		}
	}
}
  404e7e:	3708      	adds	r7, #8
  404e80:	46bd      	mov	sp, r7
  404e82:	bd80      	pop	{r7, pc}
  404e84:	204016a8 	.word	0x204016a8
  404e88:	00404ccd 	.word	0x00404ccd
  404e8c:	0040cbb8 	.word	0x0040cbb8
  404e90:	004026b1 	.word	0x004026b1
  404e94:	004047ed 	.word	0x004047ed
  404e98:	0040ca68 	.word	0x0040ca68

00404e9c <print_pca9952_errors>:


void print_pca9952_errors(unsigned char sideSel, unsigned char eflag0, unsigned char eflag1);
void print_pca9952_errors(unsigned char sideSel, unsigned char eflag0, unsigned char eflag1)
{
  404e9c:	b580      	push	{r7, lr}
  404e9e:	b086      	sub	sp, #24
  404ea0:	af00      	add	r7, sp, #0
  404ea2:	4603      	mov	r3, r0
  404ea4:	71fb      	strb	r3, [r7, #7]
  404ea6:	460b      	mov	r3, r1
  404ea8:	71bb      	strb	r3, [r7, #6]
  404eaa:	4613      	mov	r3, r2
  404eac:	717b      	strb	r3, [r7, #5]
	unsigned char bit;
	
	switch (sideSel)
  404eae:	79fb      	ldrb	r3, [r7, #7]
  404eb0:	2b00      	cmp	r3, #0
  404eb2:	d03c      	beq.n	404f2e <print_pca9952_errors+0x92>
  404eb4:	2b01      	cmp	r3, #1
  404eb6:	f040 8096 	bne.w	404fe6 <print_pca9952_errors+0x14a>
	{
		case TOP:
			print_ecdbg("PCA9952 Error(s) on TOPDRIVE ");
  404eba:	484c      	ldr	r0, [pc, #304]	; (404fec <print_pca9952_errors+0x150>)
  404ebc:	4b4c      	ldr	r3, [pc, #304]	; (404ff0 <print_pca9952_errors+0x154>)
  404ebe:	4798      	blx	r3
			
			for (int i=0; i<8; i++)
  404ec0:	2300      	movs	r3, #0
  404ec2:	617b      	str	r3, [r7, #20]
  404ec4:	e022      	b.n	404f0c <print_pca9952_errors+0x70>
			{
				bit = (1 << i);
  404ec6:	2201      	movs	r2, #1
  404ec8:	697b      	ldr	r3, [r7, #20]
  404eca:	fa02 f303 	lsl.w	r3, r2, r3
  404ece:	72fb      	strb	r3, [r7, #11]
				if (bit & eflag0)
  404ed0:	7afa      	ldrb	r2, [r7, #11]
  404ed2:	79bb      	ldrb	r3, [r7, #6]
  404ed4:	4013      	ands	r3, r2
  404ed6:	b2db      	uxtb	r3, r3
  404ed8:	2b00      	cmp	r3, #0
  404eda:	d014      	beq.n	404f06 <print_pca9952_errors+0x6a>
				{
					print_ecdbg_num(i);
  404edc:	697b      	ldr	r3, [r7, #20]
  404ede:	4618      	mov	r0, r3
  404ee0:	4b44      	ldr	r3, [pc, #272]	; (404ff4 <print_pca9952_errors+0x158>)
  404ee2:	4798      	blx	r3
					print_ecdbg(" ");
  404ee4:	4844      	ldr	r0, [pc, #272]	; (404ff8 <print_pca9952_errors+0x15c>)
  404ee6:	4b42      	ldr	r3, [pc, #264]	; (404ff0 <print_pca9952_errors+0x154>)
  404ee8:	4798      	blx	r3
					sysErr.topdrive |= BIT(i); //SE_FAIL
  404eea:	4b44      	ldr	r3, [pc, #272]	; (404ffc <print_pca9952_errors+0x160>)
  404eec:	781b      	ldrb	r3, [r3, #0]
  404eee:	b2d9      	uxtb	r1, r3
  404ef0:	2201      	movs	r2, #1
  404ef2:	697b      	ldr	r3, [r7, #20]
  404ef4:	fa02 f303 	lsl.w	r3, r2, r3
  404ef8:	b2db      	uxtb	r3, r3
  404efa:	460a      	mov	r2, r1
  404efc:	4313      	orrs	r3, r2
  404efe:	b2db      	uxtb	r3, r3
  404f00:	b2da      	uxtb	r2, r3
  404f02:	4b3e      	ldr	r3, [pc, #248]	; (404ffc <print_pca9952_errors+0x160>)
  404f04:	701a      	strb	r2, [r3, #0]
	switch (sideSel)
	{
		case TOP:
			print_ecdbg("PCA9952 Error(s) on TOPDRIVE ");
			
			for (int i=0; i<8; i++)
  404f06:	697b      	ldr	r3, [r7, #20]
  404f08:	3301      	adds	r3, #1
  404f0a:	617b      	str	r3, [r7, #20]
  404f0c:	697b      	ldr	r3, [r7, #20]
  404f0e:	2b07      	cmp	r3, #7
  404f10:	ddd9      	ble.n	404ec6 <print_pca9952_errors+0x2a>
					sysErr.topdrive |= BIT(i); //SE_FAIL
//DEBUG 24jun15 need to function even with these errors for demo purposes					electroclaveState = STATE_CHASSIS_ERROR;
				}
			}
			
			print_ecdbg("\r\n");
  404f12:	483b      	ldr	r0, [pc, #236]	; (405000 <print_pca9952_errors+0x164>)
  404f14:	4b36      	ldr	r3, [pc, #216]	; (404ff0 <print_pca9952_errors+0x154>)
  404f16:	4798      	blx	r3
			
			if (eflag1 != 0)
  404f18:	797b      	ldrb	r3, [r7, #5]
  404f1a:	2b00      	cmp	r3, #0
  404f1c:	d006      	beq.n	404f2c <print_pca9952_errors+0x90>
			{
				print_ecdbg("ERROR on unused channels: PCA9952 - Controller board U7\r\n");
  404f1e:	4839      	ldr	r0, [pc, #228]	; (405004 <print_pca9952_errors+0x168>)
  404f20:	4b33      	ldr	r3, [pc, #204]	; (404ff0 <print_pca9952_errors+0x154>)
  404f22:	4798      	blx	r3
				electroclaveState = STATE_CHASSIS_ERROR;
  404f24:	4b38      	ldr	r3, [pc, #224]	; (405008 <print_pca9952_errors+0x16c>)
  404f26:	2208      	movs	r2, #8
  404f28:	701a      	strb	r2, [r3, #0]
			}
			
			break;
  404f2a:	e05c      	b.n	404fe6 <print_pca9952_errors+0x14a>
  404f2c:	e05b      	b.n	404fe6 <print_pca9952_errors+0x14a>

		case BOTTOM:
			print_ecdbg("PCA9952 Error(s) on BOTDRIVE ");
  404f2e:	4837      	ldr	r0, [pc, #220]	; (40500c <print_pca9952_errors+0x170>)
  404f30:	4b2f      	ldr	r3, [pc, #188]	; (404ff0 <print_pca9952_errors+0x154>)
  404f32:	4798      	blx	r3
			
			for (int i=0; i<8; i++)
  404f34:	2300      	movs	r3, #0
  404f36:	613b      	str	r3, [r7, #16]
  404f38:	e01d      	b.n	404f76 <print_pca9952_errors+0xda>
			{
				bit = (1 << i);
  404f3a:	2201      	movs	r2, #1
  404f3c:	693b      	ldr	r3, [r7, #16]
  404f3e:	fa02 f303 	lsl.w	r3, r2, r3
  404f42:	72fb      	strb	r3, [r7, #11]
				if (bit & eflag0)
  404f44:	7afa      	ldrb	r2, [r7, #11]
  404f46:	79bb      	ldrb	r3, [r7, #6]
  404f48:	4013      	ands	r3, r2
  404f4a:	b2db      	uxtb	r3, r3
  404f4c:	2b00      	cmp	r3, #0
  404f4e:	d00f      	beq.n	404f70 <print_pca9952_errors+0xd4>
				{
					print_ecdbg_num(i);
  404f50:	693b      	ldr	r3, [r7, #16]
  404f52:	4618      	mov	r0, r3
  404f54:	4b27      	ldr	r3, [pc, #156]	; (404ff4 <print_pca9952_errors+0x158>)
  404f56:	4798      	blx	r3
					print_ecdbg(" ");
  404f58:	4827      	ldr	r0, [pc, #156]	; (404ff8 <print_pca9952_errors+0x15c>)
  404f5a:	4b25      	ldr	r3, [pc, #148]	; (404ff0 <print_pca9952_errors+0x154>)
  404f5c:	4798      	blx	r3
					sysErr.botdrive |= BIT(i); //SE_FAIL;
  404f5e:	4b27      	ldr	r3, [pc, #156]	; (404ffc <print_pca9952_errors+0x160>)
  404f60:	685b      	ldr	r3, [r3, #4]
  404f62:	2101      	movs	r1, #1
  404f64:	693a      	ldr	r2, [r7, #16]
  404f66:	fa01 f202 	lsl.w	r2, r1, r2
  404f6a:	4313      	orrs	r3, r2
  404f6c:	4a23      	ldr	r2, [pc, #140]	; (404ffc <print_pca9952_errors+0x160>)
  404f6e:	6053      	str	r3, [r2, #4]
			break;

		case BOTTOM:
			print_ecdbg("PCA9952 Error(s) on BOTDRIVE ");
			
			for (int i=0; i<8; i++)
  404f70:	693b      	ldr	r3, [r7, #16]
  404f72:	3301      	adds	r3, #1
  404f74:	613b      	str	r3, [r7, #16]
  404f76:	693b      	ldr	r3, [r7, #16]
  404f78:	2b07      	cmp	r3, #7
  404f7a:	ddde      	ble.n	404f3a <print_pca9952_errors+0x9e>
					sysErr.botdrive |= BIT(i); //SE_FAIL;
//DEBUG 24jun15 need to function even with these errors for demo purposes					electroclaveState = STATE_CHASSIS_ERROR;
				}
			}
			
			for (int i=0; i<4; i++)
  404f7c:	2300      	movs	r3, #0
  404f7e:	60fb      	str	r3, [r7, #12]
  404f80:	e01f      	b.n	404fc2 <print_pca9952_errors+0x126>
			{
				bit = (1 << i);
  404f82:	2201      	movs	r2, #1
  404f84:	68fb      	ldr	r3, [r7, #12]
  404f86:	fa02 f303 	lsl.w	r3, r2, r3
  404f8a:	72fb      	strb	r3, [r7, #11]
				if (bit & eflag1)
  404f8c:	7afa      	ldrb	r2, [r7, #11]
  404f8e:	797b      	ldrb	r3, [r7, #5]
  404f90:	4013      	ands	r3, r2
  404f92:	b2db      	uxtb	r3, r3
  404f94:	2b00      	cmp	r3, #0
  404f96:	d011      	beq.n	404fbc <print_pca9952_errors+0x120>
				{
					print_ecdbg_num((i+8));
  404f98:	68fb      	ldr	r3, [r7, #12]
  404f9a:	3308      	adds	r3, #8
  404f9c:	4618      	mov	r0, r3
  404f9e:	4b15      	ldr	r3, [pc, #84]	; (404ff4 <print_pca9952_errors+0x158>)
  404fa0:	4798      	blx	r3
					print_ecdbg(" ");
  404fa2:	4815      	ldr	r0, [pc, #84]	; (404ff8 <print_pca9952_errors+0x15c>)
  404fa4:	4b12      	ldr	r3, [pc, #72]	; (404ff0 <print_pca9952_errors+0x154>)
  404fa6:	4798      	blx	r3
					sysErr.botdrive |= BIT(i+8); //SE_FAIL;
  404fa8:	4b14      	ldr	r3, [pc, #80]	; (404ffc <print_pca9952_errors+0x160>)
  404faa:	685b      	ldr	r3, [r3, #4]
  404fac:	68fa      	ldr	r2, [r7, #12]
  404fae:	3208      	adds	r2, #8
  404fb0:	2101      	movs	r1, #1
  404fb2:	fa01 f202 	lsl.w	r2, r1, r2
  404fb6:	4313      	orrs	r3, r2
  404fb8:	4a10      	ldr	r2, [pc, #64]	; (404ffc <print_pca9952_errors+0x160>)
  404fba:	6053      	str	r3, [r2, #4]
					sysErr.botdrive |= BIT(i); //SE_FAIL;
//DEBUG 24jun15 need to function even with these errors for demo purposes					electroclaveState = STATE_CHASSIS_ERROR;
				}
			}
			
			for (int i=0; i<4; i++)
  404fbc:	68fb      	ldr	r3, [r7, #12]
  404fbe:	3301      	adds	r3, #1
  404fc0:	60fb      	str	r3, [r7, #12]
  404fc2:	68fb      	ldr	r3, [r7, #12]
  404fc4:	2b03      	cmp	r3, #3
  404fc6:	dddc      	ble.n	404f82 <print_pca9952_errors+0xe6>
					sysErr.botdrive |= BIT(i+8); //SE_FAIL;
//DEBUG 24jun15 need to function even with these errors for demo purposes					electroclaveState = STATE_CHASSIS_ERROR;
				}
			}
			
			print_ecdbg("\r\n");
  404fc8:	480d      	ldr	r0, [pc, #52]	; (405000 <print_pca9952_errors+0x164>)
  404fca:	4b09      	ldr	r3, [pc, #36]	; (404ff0 <print_pca9952_errors+0x154>)
  404fcc:	4798      	blx	r3
			
			if ((eflag1 & 0xF0) != 0)
  404fce:	797b      	ldrb	r3, [r7, #5]
  404fd0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  404fd4:	2b00      	cmp	r3, #0
  404fd6:	d005      	beq.n	404fe4 <print_pca9952_errors+0x148>
			{
				print_ecdbg("ERROR on unused channels: PCA9952 - Controller board U8\r\n");
  404fd8:	480d      	ldr	r0, [pc, #52]	; (405010 <print_pca9952_errors+0x174>)
  404fda:	4b05      	ldr	r3, [pc, #20]	; (404ff0 <print_pca9952_errors+0x154>)
  404fdc:	4798      	blx	r3
				electroclaveState = STATE_CHASSIS_ERROR;
  404fde:	4b0a      	ldr	r3, [pc, #40]	; (405008 <print_pca9952_errors+0x16c>)
  404fe0:	2208      	movs	r2, #8
  404fe2:	701a      	strb	r2, [r3, #0]
			}
			break;
  404fe4:	bf00      	nop
	}
}
  404fe6:	3718      	adds	r7, #24
  404fe8:	46bd      	mov	sp, r7
  404fea:	bd80      	pop	{r7, pc}
  404fec:	0040cbd4 	.word	0x0040cbd4
  404ff0:	004026b1 	.word	0x004026b1
  404ff4:	004047ed 	.word	0x004047ed
  404ff8:	0040cbf4 	.word	0x0040cbf4
  404ffc:	204016d0 	.word	0x204016d0
  405000:	0040ca68 	.word	0x0040ca68
  405004:	0040cbf8 	.word	0x0040cbf8
  405008:	204009c2 	.word	0x204009c2
  40500c:	0040cc34 	.word	0x0040cc34
  405010:	0040cc54 	.word	0x0040cc54

00405014 <test_led_driver_channels>:

unsigned char topEflag0 = 0, topEflag1 = 0, botEflag0 = 0, botEflag1 = 0;

void test_led_driver_channels(void);
void test_led_driver_channels(void)
{
  405014:	b580      	push	{r7, lr}
  405016:	b086      	sub	sp, #24
  405018:	af00      	add	r7, sp, #0
	unsigned char tmp1, tmp2, numShelvesPresent = 0;
  40501a:	2300      	movs	r3, #0
  40501c:	75fb      	strb	r3, [r7, #23]
	
	
	for (int i=0; i<NUM_SHELVES; i++)
  40501e:	2300      	movs	r3, #0
  405020:	613b      	str	r3, [r7, #16]
  405022:	e00e      	b.n	405042 <test_led_driver_channels+0x2e>
	{
		if (shelf[i].present)
  405024:	496a      	ldr	r1, [pc, #424]	; (4051d0 <test_led_driver_channels+0x1bc>)
  405026:	693a      	ldr	r2, [r7, #16]
  405028:	4613      	mov	r3, r2
  40502a:	009b      	lsls	r3, r3, #2
  40502c:	4413      	add	r3, r2
  40502e:	440b      	add	r3, r1
  405030:	791b      	ldrb	r3, [r3, #4]
  405032:	2b00      	cmp	r3, #0
  405034:	d002      	beq.n	40503c <test_led_driver_channels+0x28>
		{
			numShelvesPresent++;
  405036:	7dfb      	ldrb	r3, [r7, #23]
  405038:	3301      	adds	r3, #1
  40503a:	75fb      	strb	r3, [r7, #23]
void test_led_driver_channels(void)
{
	unsigned char tmp1, tmp2, numShelvesPresent = 0;
	
	
	for (int i=0; i<NUM_SHELVES; i++)
  40503c:	693b      	ldr	r3, [r7, #16]
  40503e:	3301      	adds	r3, #1
  405040:	613b      	str	r3, [r7, #16]
  405042:	693b      	ldr	r3, [r7, #16]
  405044:	2b03      	cmp	r3, #3
  405046:	dded      	ble.n	405024 <test_led_driver_channels+0x10>
		{
			numShelvesPresent++;
		}
	}
	
	if (numShelvesPresent !=0)
  405048:	7dfb      	ldrb	r3, [r7, #23]
  40504a:	2b00      	cmp	r3, #0
  40504c:	f000 80ad 	beq.w	4051aa <test_led_driver_channels+0x196>
	{
		//Tone down the current so all shelves can be turned on at once
		PCA9952_write_reg(LED_TOP, PCA9952_IREFALL, LED_TEST_DRIVER_CURRENT);
  405050:	2000      	movs	r0, #0
  405052:	2143      	movs	r1, #67	; 0x43
  405054:	22c8      	movs	r2, #200	; 0xc8
  405056:	4b5f      	ldr	r3, [pc, #380]	; (4051d4 <test_led_driver_channels+0x1c0>)
  405058:	4798      	blx	r3
		PCA9952_write_reg(LED_BOTTOM, PCA9952_IREFALL, LED_TEST_DRIVER_CURRENT);
  40505a:	2001      	movs	r0, #1
  40505c:	2143      	movs	r1, #67	; 0x43
  40505e:	22c8      	movs	r2, #200	; 0xc8
  405060:	4b5c      	ldr	r3, [pc, #368]	; (4051d4 <test_led_driver_channels+0x1c0>)
  405062:	4798      	blx	r3

		for (int i=0; i<NUM_SHELVES; i++)
  405064:	2300      	movs	r3, #0
  405066:	60fb      	str	r3, [r7, #12]
  405068:	e011      	b.n	40508e <test_led_driver_channels+0x7a>
		{
			if (shelf[i].present)
  40506a:	4959      	ldr	r1, [pc, #356]	; (4051d0 <test_led_driver_channels+0x1bc>)
  40506c:	68fa      	ldr	r2, [r7, #12]
  40506e:	4613      	mov	r3, r2
  405070:	009b      	lsls	r3, r3, #2
  405072:	4413      	add	r3, r2
  405074:	440b      	add	r3, r1
  405076:	791b      	ldrb	r3, [r3, #4]
  405078:	2b00      	cmp	r3, #0
  40507a:	d005      	beq.n	405088 <test_led_driver_channels+0x74>
			{
				led_shelf(i, LED_ON);
  40507c:	68fb      	ldr	r3, [r7, #12]
  40507e:	b2db      	uxtb	r3, r3
  405080:	4618      	mov	r0, r3
  405082:	2101      	movs	r1, #1
  405084:	4b54      	ldr	r3, [pc, #336]	; (4051d8 <test_led_driver_channels+0x1c4>)
  405086:	4798      	blx	r3
	{
		//Tone down the current so all shelves can be turned on at once
		PCA9952_write_reg(LED_TOP, PCA9952_IREFALL, LED_TEST_DRIVER_CURRENT);
		PCA9952_write_reg(LED_BOTTOM, PCA9952_IREFALL, LED_TEST_DRIVER_CURRENT);

		for (int i=0; i<NUM_SHELVES; i++)
  405088:	68fb      	ldr	r3, [r7, #12]
  40508a:	3301      	adds	r3, #1
  40508c:	60fb      	str	r3, [r7, #12]
  40508e:	68fb      	ldr	r3, [r7, #12]
  405090:	2b03      	cmp	r3, #3
  405092:	ddea      	ble.n	40506a <test_led_driver_channels+0x56>
			{
				led_shelf(i, LED_ON);
			}
		}
		
		udelay(100); //maybe need this while testing LED boards with resistors in place of real LEDs 31july2015
  405094:	2064      	movs	r0, #100	; 0x64
  405096:	4b51      	ldr	r3, [pc, #324]	; (4051dc <test_led_driver_channels+0x1c8>)
  405098:	4798      	blx	r3

		PCA9952_write_reg(LED_TOP, PCA9952_MODE2, 0x40); //starts fault test
  40509a:	2000      	movs	r0, #0
  40509c:	2101      	movs	r1, #1
  40509e:	2240      	movs	r2, #64	; 0x40
  4050a0:	4b4c      	ldr	r3, [pc, #304]	; (4051d4 <test_led_driver_channels+0x1c0>)
  4050a2:	4798      	blx	r3
		PCA9952_write_reg(LED_BOTTOM, PCA9952_MODE2, 0x40); //starts fault test
  4050a4:	2001      	movs	r0, #1
  4050a6:	2101      	movs	r1, #1
  4050a8:	2240      	movs	r2, #64	; 0x40
  4050aa:	4b4a      	ldr	r3, [pc, #296]	; (4051d4 <test_led_driver_channels+0x1c0>)
  4050ac:	4798      	blx	r3
		
		while (1)
		{
			tmp1 = PCA9952_read_reg(LED_TOP, PCA9952_MODE2);
  4050ae:	2000      	movs	r0, #0
  4050b0:	2101      	movs	r1, #1
  4050b2:	4b4b      	ldr	r3, [pc, #300]	; (4051e0 <test_led_driver_channels+0x1cc>)
  4050b4:	4798      	blx	r3
  4050b6:	4603      	mov	r3, r0
  4050b8:	71fb      	strb	r3, [r7, #7]
			
			if ((tmp1 & 0x40) == 0)
  4050ba:	79fb      	ldrb	r3, [r7, #7]
  4050bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
  4050c0:	2b00      	cmp	r3, #0
  4050c2:	d125      	bne.n	405110 <test_led_driver_channels+0xfc>
			{
				topEflag0 = PCA9952_read_reg(LED_TOP, PCA9952_EFLAG0);
  4050c4:	2000      	movs	r0, #0
  4050c6:	2144      	movs	r1, #68	; 0x44
  4050c8:	4b45      	ldr	r3, [pc, #276]	; (4051e0 <test_led_driver_channels+0x1cc>)
  4050ca:	4798      	blx	r3
  4050cc:	4603      	mov	r3, r0
  4050ce:	461a      	mov	r2, r3
  4050d0:	4b44      	ldr	r3, [pc, #272]	; (4051e4 <test_led_driver_channels+0x1d0>)
  4050d2:	701a      	strb	r2, [r3, #0]
				topEflag1 = PCA9952_read_reg(LED_TOP, PCA9952_EFLAG1);
  4050d4:	2000      	movs	r0, #0
  4050d6:	2145      	movs	r1, #69	; 0x45
  4050d8:	4b41      	ldr	r3, [pc, #260]	; (4051e0 <test_led_driver_channels+0x1cc>)
  4050da:	4798      	blx	r3
  4050dc:	4603      	mov	r3, r0
  4050de:	461a      	mov	r2, r3
  4050e0:	4b41      	ldr	r3, [pc, #260]	; (4051e8 <test_led_driver_channels+0x1d4>)
  4050e2:	701a      	strb	r2, [r3, #0]
				
				if ((topEflag0 != 0) || (topEflag1 != 0))
  4050e4:	4b3f      	ldr	r3, [pc, #252]	; (4051e4 <test_led_driver_channels+0x1d0>)
  4050e6:	781b      	ldrb	r3, [r3, #0]
  4050e8:	2b00      	cmp	r3, #0
  4050ea:	d103      	bne.n	4050f4 <test_led_driver_channels+0xe0>
  4050ec:	4b3e      	ldr	r3, [pc, #248]	; (4051e8 <test_led_driver_channels+0x1d4>)
  4050ee:	781b      	ldrb	r3, [r3, #0]
  4050f0:	2b00      	cmp	r3, #0
  4050f2:	d00c      	beq.n	40510e <test_led_driver_channels+0xfa>
				{
					if (!firstTimeThroughPCA9952)
  4050f4:	4b3d      	ldr	r3, [pc, #244]	; (4051ec <test_led_driver_channels+0x1d8>)
  4050f6:	781b      	ldrb	r3, [r3, #0]
  4050f8:	2b00      	cmp	r3, #0
  4050fa:	d108      	bne.n	40510e <test_led_driver_channels+0xfa>
					{
						print_pca9952_errors(TOP, topEflag0, topEflag1);
  4050fc:	4b39      	ldr	r3, [pc, #228]	; (4051e4 <test_led_driver_channels+0x1d0>)
  4050fe:	781a      	ldrb	r2, [r3, #0]
  405100:	4b39      	ldr	r3, [pc, #228]	; (4051e8 <test_led_driver_channels+0x1d4>)
  405102:	781b      	ldrb	r3, [r3, #0]
  405104:	2001      	movs	r0, #1
  405106:	4611      	mov	r1, r2
  405108:	461a      	mov	r2, r3
  40510a:	4b39      	ldr	r3, [pc, #228]	; (4051f0 <test_led_driver_channels+0x1dc>)
  40510c:	4798      	blx	r3
					}
				}
				
				break; //fault test for LED_TOP strings is complete
  40510e:	e000      	b.n	405112 <test_led_driver_channels+0xfe>
			}
			
		}
  405110:	e7cd      	b.n	4050ae <test_led_driver_channels+0x9a>
		
		while (1)
		{
			tmp2 = PCA9952_read_reg(LED_BOTTOM, PCA9952_MODE2);
  405112:	2001      	movs	r0, #1
  405114:	2101      	movs	r1, #1
  405116:	4b32      	ldr	r3, [pc, #200]	; (4051e0 <test_led_driver_channels+0x1cc>)
  405118:	4798      	blx	r3
  40511a:	4603      	mov	r3, r0
  40511c:	71bb      	strb	r3, [r7, #6]
			
			if ((tmp2 & 0x40) == 0)
  40511e:	79bb      	ldrb	r3, [r7, #6]
  405120:	f003 0340 	and.w	r3, r3, #64	; 0x40
  405124:	2b00      	cmp	r3, #0
  405126:	d126      	bne.n	405176 <test_led_driver_channels+0x162>
			{
				botEflag0 = PCA9952_read_reg(LED_BOTTOM, PCA9952_EFLAG0);
  405128:	2001      	movs	r0, #1
  40512a:	2144      	movs	r1, #68	; 0x44
  40512c:	4b2c      	ldr	r3, [pc, #176]	; (4051e0 <test_led_driver_channels+0x1cc>)
  40512e:	4798      	blx	r3
  405130:	4603      	mov	r3, r0
  405132:	461a      	mov	r2, r3
  405134:	4b2f      	ldr	r3, [pc, #188]	; (4051f4 <test_led_driver_channels+0x1e0>)
  405136:	701a      	strb	r2, [r3, #0]
				botEflag1 = PCA9952_read_reg(LED_BOTTOM, PCA9952_EFLAG1);
  405138:	2001      	movs	r0, #1
  40513a:	2145      	movs	r1, #69	; 0x45
  40513c:	4b28      	ldr	r3, [pc, #160]	; (4051e0 <test_led_driver_channels+0x1cc>)
  40513e:	4798      	blx	r3
  405140:	4603      	mov	r3, r0
  405142:	461a      	mov	r2, r3
  405144:	4b2c      	ldr	r3, [pc, #176]	; (4051f8 <test_led_driver_channels+0x1e4>)
  405146:	701a      	strb	r2, [r3, #0]
				
				if ((botEflag0 != 0) || (botEflag1 != 0))
  405148:	4b2a      	ldr	r3, [pc, #168]	; (4051f4 <test_led_driver_channels+0x1e0>)
  40514a:	781b      	ldrb	r3, [r3, #0]
  40514c:	2b00      	cmp	r3, #0
  40514e:	d103      	bne.n	405158 <test_led_driver_channels+0x144>
  405150:	4b29      	ldr	r3, [pc, #164]	; (4051f8 <test_led_driver_channels+0x1e4>)
  405152:	781b      	ldrb	r3, [r3, #0]
  405154:	2b00      	cmp	r3, #0
  405156:	d00d      	beq.n	405174 <test_led_driver_channels+0x160>
				{
					if (!firstTimeThroughPCA9952)
  405158:	4b24      	ldr	r3, [pc, #144]	; (4051ec <test_led_driver_channels+0x1d8>)
  40515a:	781b      	ldrb	r3, [r3, #0]
  40515c:	2b00      	cmp	r3, #0
  40515e:	d109      	bne.n	405174 <test_led_driver_channels+0x160>
					{
						print_pca9952_errors(BOTTOM, botEflag0, botEflag1);
  405160:	4b24      	ldr	r3, [pc, #144]	; (4051f4 <test_led_driver_channels+0x1e0>)
  405162:	781a      	ldrb	r2, [r3, #0]
  405164:	4b24      	ldr	r3, [pc, #144]	; (4051f8 <test_led_driver_channels+0x1e4>)
  405166:	781b      	ldrb	r3, [r3, #0]
  405168:	2000      	movs	r0, #0
  40516a:	4611      	mov	r1, r2
  40516c:	461a      	mov	r2, r3
  40516e:	4b20      	ldr	r3, [pc, #128]	; (4051f0 <test_led_driver_channels+0x1dc>)
  405170:	4798      	blx	r3
					}
				}
				
				break; //fault test for LED_BOTTOM strings is complete
  405172:	e001      	b.n	405178 <test_led_driver_channels+0x164>
  405174:	e000      	b.n	405178 <test_led_driver_channels+0x164>
			}
			
		}
  405176:	e7cc      	b.n	405112 <test_led_driver_channels+0xfe>
		
		for (int i=0; i<NUM_SHELVES; i++)
  405178:	2300      	movs	r3, #0
  40517a:	60bb      	str	r3, [r7, #8]
  40517c:	e008      	b.n	405190 <test_led_driver_channels+0x17c>
		{
			led_shelf(i, LED_OFF);
  40517e:	68bb      	ldr	r3, [r7, #8]
  405180:	b2db      	uxtb	r3, r3
  405182:	4618      	mov	r0, r3
  405184:	2100      	movs	r1, #0
  405186:	4b14      	ldr	r3, [pc, #80]	; (4051d8 <test_led_driver_channels+0x1c4>)
  405188:	4798      	blx	r3
				break; //fault test for LED_BOTTOM strings is complete
			}
			
		}
		
		for (int i=0; i<NUM_SHELVES; i++)
  40518a:	68bb      	ldr	r3, [r7, #8]
  40518c:	3301      	adds	r3, #1
  40518e:	60bb      	str	r3, [r7, #8]
  405190:	68bb      	ldr	r3, [r7, #8]
  405192:	2b03      	cmp	r3, #3
  405194:	ddf3      	ble.n	40517e <test_led_driver_channels+0x16a>
		{
			led_shelf(i, LED_OFF);
		}
		
		//Put driver current back to full power
		PCA9952_write_reg(LED_TOP, PCA9952_IREFALL, LED_DRIVER_CURRENT);
  405196:	2000      	movs	r0, #0
  405198:	2143      	movs	r1, #67	; 0x43
  40519a:	22c8      	movs	r2, #200	; 0xc8
  40519c:	4b0d      	ldr	r3, [pc, #52]	; (4051d4 <test_led_driver_channels+0x1c0>)
  40519e:	4798      	blx	r3
		PCA9952_write_reg(LED_BOTTOM, PCA9952_IREFALL, LED_DRIVER_CURRENT);
  4051a0:	2001      	movs	r0, #1
  4051a2:	2143      	movs	r1, #67	; 0x43
  4051a4:	22c8      	movs	r2, #200	; 0xc8
  4051a6:	4b0b      	ldr	r3, [pc, #44]	; (4051d4 <test_led_driver_channels+0x1c0>)
  4051a8:	4798      	blx	r3
	}
	
	sysErr.topdrive = topEflag0;
  4051aa:	4b0e      	ldr	r3, [pc, #56]	; (4051e4 <test_led_driver_channels+0x1d0>)
  4051ac:	781a      	ldrb	r2, [r3, #0]
  4051ae:	4b13      	ldr	r3, [pc, #76]	; (4051fc <test_led_driver_channels+0x1e8>)
  4051b0:	701a      	strb	r2, [r3, #0]
	sysErr.botdrive = (botEflag1 << 8) | botEflag0;
  4051b2:	4b11      	ldr	r3, [pc, #68]	; (4051f8 <test_led_driver_channels+0x1e4>)
  4051b4:	781b      	ldrb	r3, [r3, #0]
  4051b6:	021b      	lsls	r3, r3, #8
  4051b8:	4a0e      	ldr	r2, [pc, #56]	; (4051f4 <test_led_driver_channels+0x1e0>)
  4051ba:	7812      	ldrb	r2, [r2, #0]
  4051bc:	4313      	orrs	r3, r2
  4051be:	461a      	mov	r2, r3
  4051c0:	4b0e      	ldr	r3, [pc, #56]	; (4051fc <test_led_driver_channels+0x1e8>)
  4051c2:	605a      	str	r2, [r3, #4]
	firstTimeThroughPCA9952 = 0;
  4051c4:	4b09      	ldr	r3, [pc, #36]	; (4051ec <test_led_driver_channels+0x1d8>)
  4051c6:	2200      	movs	r2, #0
  4051c8:	701a      	strb	r2, [r3, #0]
}
  4051ca:	3718      	adds	r7, #24
  4051cc:	46bd      	mov	sp, r7
  4051ce:	bd80      	pop	{r7, pc}
  4051d0:	204016a8 	.word	0x204016a8
  4051d4:	004026d9 	.word	0x004026d9
  4051d8:	00402a45 	.word	0x00402a45
  4051dc:	00402cbd 	.word	0x00402cbd
  4051e0:	00402749 	.word	0x00402749
  4051e4:	204009da 	.word	0x204009da
  4051e8:	204009db 	.word	0x204009db
  4051ec:	20400014 	.word	0x20400014
  4051f0:	00404e9d 	.word	0x00404e9d
  4051f4:	204009dc 	.word	0x204009dc
  4051f8:	204009dd 	.word	0x204009dd
  4051fc:	204016d0 	.word	0x204016d0

00405200 <set_shelves_active_inactive>:

void set_shelves_active_inactive(void);
void set_shelves_active_inactive(void)
{
  405200:	b580      	push	{r7, lr}
  405202:	b082      	sub	sp, #8
  405204:	af00      	add	r7, sp, #0

	test_led_driver_channels();
  405206:	4b53      	ldr	r3, [pc, #332]	; (405354 <set_shelves_active_inactive+0x154>)
  405208:	4798      	blx	r3
	
	numActiveShelves = 0;
  40520a:	4b53      	ldr	r3, [pc, #332]	; (405358 <set_shelves_active_inactive+0x158>)
  40520c:	2200      	movs	r2, #0
  40520e:	701a      	strb	r2, [r3, #0]
	numPresentShelves = 0;
  405210:	4b52      	ldr	r3, [pc, #328]	; (40535c <set_shelves_active_inactive+0x15c>)
  405212:	2200      	movs	r2, #0
  405214:	701a      	strb	r2, [r3, #0]
	
	for (int i=0; i<NUM_SHELVES; i++)
  405216:	2300      	movs	r3, #0
  405218:	607b      	str	r3, [r7, #4]
  40521a:	e00a      	b.n	405232 <set_shelves_active_inactive+0x32>
	{
		shelf[i].active = SHELF_INACTIVE;
  40521c:	4950      	ldr	r1, [pc, #320]	; (405360 <set_shelves_active_inactive+0x160>)
  40521e:	687a      	ldr	r2, [r7, #4]
  405220:	4613      	mov	r3, r2
  405222:	009b      	lsls	r3, r3, #2
  405224:	4413      	add	r3, r2
  405226:	440b      	add	r3, r1
  405228:	2200      	movs	r2, #0
  40522a:	701a      	strb	r2, [r3, #0]
	test_led_driver_channels();
	
	numActiveShelves = 0;
	numPresentShelves = 0;
	
	for (int i=0; i<NUM_SHELVES; i++)
  40522c:	687b      	ldr	r3, [r7, #4]
  40522e:	3301      	adds	r3, #1
  405230:	607b      	str	r3, [r7, #4]
  405232:	687b      	ldr	r3, [r7, #4]
  405234:	2b03      	cmp	r3, #3
  405236:	ddf1      	ble.n	40521c <set_shelves_active_inactive+0x1c>
		shelf[i].active = SHELF_INACTIVE;
		
	}
	
	/* check shelf 0 */
	if (shelf[0].present &&
  405238:	4b49      	ldr	r3, [pc, #292]	; (405360 <set_shelves_active_inactive+0x160>)
  40523a:	791b      	ldrb	r3, [r3, #4]
  40523c:	2b00      	cmp	r3, #0
  40523e:	d01d      	beq.n	40527c <set_shelves_active_inactive+0x7c>
		(!ledBrdSide[LED_BRD_0_BOT].maxUsageReached) &&
  405240:	4b48      	ldr	r3, [pc, #288]	; (405364 <set_shelves_active_inactive+0x164>)
  405242:	789b      	ldrb	r3, [r3, #2]
		shelf[i].active = SHELF_INACTIVE;
		
	}
	
	/* check shelf 0 */
	if (shelf[0].present &&
  405244:	2b00      	cmp	r3, #0
  405246:	d119      	bne.n	40527c <set_shelves_active_inactive+0x7c>
		(!ledBrdSide[LED_BRD_0_BOT].maxUsageReached) &&
		(!ledBrdSide[LED_BRD_1_TOP].maxUsageReached) )
  405248:	4b46      	ldr	r3, [pc, #280]	; (405364 <set_shelves_active_inactive+0x164>)
  40524a:	79db      	ldrb	r3, [r3, #7]
		
	}
	
	/* check shelf 0 */
	if (shelf[0].present &&
		(!ledBrdSide[LED_BRD_0_BOT].maxUsageReached) &&
  40524c:	2b00      	cmp	r3, #0
  40524e:	d115      	bne.n	40527c <set_shelves_active_inactive+0x7c>
		(!ledBrdSide[LED_BRD_1_TOP].maxUsageReached) )
	{
		numPresentShelves++;
  405250:	4b42      	ldr	r3, [pc, #264]	; (40535c <set_shelves_active_inactive+0x15c>)
  405252:	781b      	ldrb	r3, [r3, #0]
  405254:	3301      	adds	r3, #1
  405256:	b2da      	uxtb	r2, r3
  405258:	4b40      	ldr	r3, [pc, #256]	; (40535c <set_shelves_active_inactive+0x15c>)
  40525a:	701a      	strb	r2, [r3, #0]
		
		if (shelf[0].devicesPresent)
  40525c:	4b40      	ldr	r3, [pc, #256]	; (405360 <set_shelves_active_inactive+0x160>)
  40525e:	78db      	ldrb	r3, [r3, #3]
  405260:	2b00      	cmp	r3, #0
  405262:	d00b      	beq.n	40527c <set_shelves_active_inactive+0x7c>
		{
			shelf[0].active = SHELF_ACTIVE;
  405264:	4b3e      	ldr	r3, [pc, #248]	; (405360 <set_shelves_active_inactive+0x160>)
  405266:	2201      	movs	r2, #1
  405268:	701a      	strb	r2, [r3, #0]
			numActiveShelves++;
  40526a:	4b3b      	ldr	r3, [pc, #236]	; (405358 <set_shelves_active_inactive+0x158>)
  40526c:	781b      	ldrb	r3, [r3, #0]
  40526e:	3301      	adds	r3, #1
  405270:	b2da      	uxtb	r2, r3
  405272:	4b39      	ldr	r3, [pc, #228]	; (405358 <set_shelves_active_inactive+0x158>)
  405274:	701a      	strb	r2, [r3, #0]
			print_ecdbg("Shelf 0 active\r\n");
  405276:	483c      	ldr	r0, [pc, #240]	; (405368 <set_shelves_active_inactive+0x168>)
  405278:	4b3c      	ldr	r3, [pc, #240]	; (40536c <set_shelves_active_inactive+0x16c>)
  40527a:	4798      	blx	r3
		}
	}
	
	/* check shelf 1 */
	
	if (shelf[1].present &&
  40527c:	4b38      	ldr	r3, [pc, #224]	; (405360 <set_shelves_active_inactive+0x160>)
  40527e:	7a5b      	ldrb	r3, [r3, #9]
  405280:	2b00      	cmp	r3, #0
  405282:	d01d      	beq.n	4052c0 <set_shelves_active_inactive+0xc0>
	(!ledBrdSide[LED_BRD_1_BOT].maxUsageReached) &&
  405284:	4b37      	ldr	r3, [pc, #220]	; (405364 <set_shelves_active_inactive+0x164>)
  405286:	7b1b      	ldrb	r3, [r3, #12]
		}
	}
	
	/* check shelf 1 */
	
	if (shelf[1].present &&
  405288:	2b00      	cmp	r3, #0
  40528a:	d119      	bne.n	4052c0 <set_shelves_active_inactive+0xc0>
	(!ledBrdSide[LED_BRD_1_BOT].maxUsageReached) &&
	(!ledBrdSide[LED_BRD_2_TOP].maxUsageReached) )
  40528c:	4b35      	ldr	r3, [pc, #212]	; (405364 <set_shelves_active_inactive+0x164>)
  40528e:	7c5b      	ldrb	r3, [r3, #17]
	}
	
	/* check shelf 1 */
	
	if (shelf[1].present &&
	(!ledBrdSide[LED_BRD_1_BOT].maxUsageReached) &&
  405290:	2b00      	cmp	r3, #0
  405292:	d115      	bne.n	4052c0 <set_shelves_active_inactive+0xc0>
	(!ledBrdSide[LED_BRD_2_TOP].maxUsageReached) )
	{
		numPresentShelves++;
  405294:	4b31      	ldr	r3, [pc, #196]	; (40535c <set_shelves_active_inactive+0x15c>)
  405296:	781b      	ldrb	r3, [r3, #0]
  405298:	3301      	adds	r3, #1
  40529a:	b2da      	uxtb	r2, r3
  40529c:	4b2f      	ldr	r3, [pc, #188]	; (40535c <set_shelves_active_inactive+0x15c>)
  40529e:	701a      	strb	r2, [r3, #0]
		
		if (shelf[1].devicesPresent)
  4052a0:	4b2f      	ldr	r3, [pc, #188]	; (405360 <set_shelves_active_inactive+0x160>)
  4052a2:	7a1b      	ldrb	r3, [r3, #8]
  4052a4:	2b00      	cmp	r3, #0
  4052a6:	d00b      	beq.n	4052c0 <set_shelves_active_inactive+0xc0>
		{
			shelf[1].active = SHELF_ACTIVE;
  4052a8:	4b2d      	ldr	r3, [pc, #180]	; (405360 <set_shelves_active_inactive+0x160>)
  4052aa:	2201      	movs	r2, #1
  4052ac:	715a      	strb	r2, [r3, #5]
			numActiveShelves++;
  4052ae:	4b2a      	ldr	r3, [pc, #168]	; (405358 <set_shelves_active_inactive+0x158>)
  4052b0:	781b      	ldrb	r3, [r3, #0]
  4052b2:	3301      	adds	r3, #1
  4052b4:	b2da      	uxtb	r2, r3
  4052b6:	4b28      	ldr	r3, [pc, #160]	; (405358 <set_shelves_active_inactive+0x158>)
  4052b8:	701a      	strb	r2, [r3, #0]
			print_ecdbg("Shelf 1 active\r\n");
  4052ba:	482d      	ldr	r0, [pc, #180]	; (405370 <set_shelves_active_inactive+0x170>)
  4052bc:	4b2b      	ldr	r3, [pc, #172]	; (40536c <set_shelves_active_inactive+0x16c>)
  4052be:	4798      	blx	r3
		}
	}
	
	/* check shelf 2 */
	
	if (shelf[2].present &&
  4052c0:	4b27      	ldr	r3, [pc, #156]	; (405360 <set_shelves_active_inactive+0x160>)
  4052c2:	7b9b      	ldrb	r3, [r3, #14]
  4052c4:	2b00      	cmp	r3, #0
  4052c6:	d01d      	beq.n	405304 <set_shelves_active_inactive+0x104>
	(!ledBrdSide[LED_BRD_2_BOT].maxUsageReached) &&
  4052c8:	4b26      	ldr	r3, [pc, #152]	; (405364 <set_shelves_active_inactive+0x164>)
  4052ca:	7d9b      	ldrb	r3, [r3, #22]
		}
	}
	
	/* check shelf 2 */
	
	if (shelf[2].present &&
  4052cc:	2b00      	cmp	r3, #0
  4052ce:	d119      	bne.n	405304 <set_shelves_active_inactive+0x104>
	(!ledBrdSide[LED_BRD_2_BOT].maxUsageReached) &&
	(!ledBrdSide[LED_BRD_3_TOP].maxUsageReached) )
  4052d0:	4b24      	ldr	r3, [pc, #144]	; (405364 <set_shelves_active_inactive+0x164>)
  4052d2:	7edb      	ldrb	r3, [r3, #27]
	}
	
	/* check shelf 2 */
	
	if (shelf[2].present &&
	(!ledBrdSide[LED_BRD_2_BOT].maxUsageReached) &&
  4052d4:	2b00      	cmp	r3, #0
  4052d6:	d115      	bne.n	405304 <set_shelves_active_inactive+0x104>
	(!ledBrdSide[LED_BRD_3_TOP].maxUsageReached) )
	{
		numPresentShelves++;
  4052d8:	4b20      	ldr	r3, [pc, #128]	; (40535c <set_shelves_active_inactive+0x15c>)
  4052da:	781b      	ldrb	r3, [r3, #0]
  4052dc:	3301      	adds	r3, #1
  4052de:	b2da      	uxtb	r2, r3
  4052e0:	4b1e      	ldr	r3, [pc, #120]	; (40535c <set_shelves_active_inactive+0x15c>)
  4052e2:	701a      	strb	r2, [r3, #0]
		
		if (shelf[2].devicesPresent)
  4052e4:	4b1e      	ldr	r3, [pc, #120]	; (405360 <set_shelves_active_inactive+0x160>)
  4052e6:	7b5b      	ldrb	r3, [r3, #13]
  4052e8:	2b00      	cmp	r3, #0
  4052ea:	d00b      	beq.n	405304 <set_shelves_active_inactive+0x104>
		{
			shelf[2].active = SHELF_ACTIVE;
  4052ec:	4b1c      	ldr	r3, [pc, #112]	; (405360 <set_shelves_active_inactive+0x160>)
  4052ee:	2201      	movs	r2, #1
  4052f0:	729a      	strb	r2, [r3, #10]
			numActiveShelves++;
  4052f2:	4b19      	ldr	r3, [pc, #100]	; (405358 <set_shelves_active_inactive+0x158>)
  4052f4:	781b      	ldrb	r3, [r3, #0]
  4052f6:	3301      	adds	r3, #1
  4052f8:	b2da      	uxtb	r2, r3
  4052fa:	4b17      	ldr	r3, [pc, #92]	; (405358 <set_shelves_active_inactive+0x158>)
  4052fc:	701a      	strb	r2, [r3, #0]
			print_ecdbg("Shelf 2 active\r\n");
  4052fe:	481d      	ldr	r0, [pc, #116]	; (405374 <set_shelves_active_inactive+0x174>)
  405300:	4b1a      	ldr	r3, [pc, #104]	; (40536c <set_shelves_active_inactive+0x16c>)
  405302:	4798      	blx	r3
		}
	}
	
	/* check shelf 3 */
	
	if (shelf[3].present &&
  405304:	4b16      	ldr	r3, [pc, #88]	; (405360 <set_shelves_active_inactive+0x160>)
  405306:	7cdb      	ldrb	r3, [r3, #19]
  405308:	2b00      	cmp	r3, #0
  40530a:	d01f      	beq.n	40534c <set_shelves_active_inactive+0x14c>
	(!ledBrdSide[LED_BRD_3_BOT].maxUsageReached) &&
  40530c:	4b15      	ldr	r3, [pc, #84]	; (405364 <set_shelves_active_inactive+0x164>)
  40530e:	f893 3020 	ldrb.w	r3, [r3, #32]
		}
	}
	
	/* check shelf 3 */
	
	if (shelf[3].present &&
  405312:	2b00      	cmp	r3, #0
  405314:	d11a      	bne.n	40534c <set_shelves_active_inactive+0x14c>
	(!ledBrdSide[LED_BRD_3_BOT].maxUsageReached) &&
	(!ledBrdSide[LED_BRD_4_TOP].maxUsageReached) )
  405316:	4b13      	ldr	r3, [pc, #76]	; (405364 <set_shelves_active_inactive+0x164>)
  405318:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
	}
	
	/* check shelf 3 */
	
	if (shelf[3].present &&
	(!ledBrdSide[LED_BRD_3_BOT].maxUsageReached) &&
  40531c:	2b00      	cmp	r3, #0
  40531e:	d115      	bne.n	40534c <set_shelves_active_inactive+0x14c>
	(!ledBrdSide[LED_BRD_4_TOP].maxUsageReached) )
	{
		numPresentShelves++;
  405320:	4b0e      	ldr	r3, [pc, #56]	; (40535c <set_shelves_active_inactive+0x15c>)
  405322:	781b      	ldrb	r3, [r3, #0]
  405324:	3301      	adds	r3, #1
  405326:	b2da      	uxtb	r2, r3
  405328:	4b0c      	ldr	r3, [pc, #48]	; (40535c <set_shelves_active_inactive+0x15c>)
  40532a:	701a      	strb	r2, [r3, #0]
		
		if (shelf[3].devicesPresent)
  40532c:	4b0c      	ldr	r3, [pc, #48]	; (405360 <set_shelves_active_inactive+0x160>)
  40532e:	7c9b      	ldrb	r3, [r3, #18]
  405330:	2b00      	cmp	r3, #0
  405332:	d00b      	beq.n	40534c <set_shelves_active_inactive+0x14c>
		{
			shelf[3].active = SHELF_ACTIVE;
  405334:	4b0a      	ldr	r3, [pc, #40]	; (405360 <set_shelves_active_inactive+0x160>)
  405336:	2201      	movs	r2, #1
  405338:	73da      	strb	r2, [r3, #15]
			numActiveShelves++;
  40533a:	4b07      	ldr	r3, [pc, #28]	; (405358 <set_shelves_active_inactive+0x158>)
  40533c:	781b      	ldrb	r3, [r3, #0]
  40533e:	3301      	adds	r3, #1
  405340:	b2da      	uxtb	r2, r3
  405342:	4b05      	ldr	r3, [pc, #20]	; (405358 <set_shelves_active_inactive+0x158>)
  405344:	701a      	strb	r2, [r3, #0]
			print_ecdbg("Shelf 3 active\r\n");
  405346:	480c      	ldr	r0, [pc, #48]	; (405378 <set_shelves_active_inactive+0x178>)
  405348:	4b08      	ldr	r3, [pc, #32]	; (40536c <set_shelves_active_inactive+0x16c>)
  40534a:	4798      	blx	r3
		}
	}
}
  40534c:	3708      	adds	r7, #8
  40534e:	46bd      	mov	sp, r7
  405350:	bd80      	pop	{r7, pc}
  405352:	bf00      	nop
  405354:	00405015 	.word	0x00405015
  405358:	204017d2 	.word	0x204017d2
  40535c:	204016a6 	.word	0x204016a6
  405360:	204016a8 	.word	0x204016a8
  405364:	204016e4 	.word	0x204016e4
  405368:	0040cc90 	.word	0x0040cc90
  40536c:	004026b1 	.word	0x004026b1
  405370:	0040cca4 	.word	0x0040cca4
  405374:	0040ccb8 	.word	0x0040ccb8
  405378:	0040cccc 	.word	0x0040cccc

0040537c <num_active_shelves>:

unsigned char num_active_shelves(void);
unsigned char num_active_shelves(void)
{
  40537c:	b480      	push	{r7}
  40537e:	af00      	add	r7, sp, #0
	return numActiveShelves;
  405380:	4b03      	ldr	r3, [pc, #12]	; (405390 <num_active_shelves+0x14>)
  405382:	781b      	ldrb	r3, [r3, #0]
}
  405384:	4618      	mov	r0, r3
  405386:	46bd      	mov	sp, r7
  405388:	f85d 7b04 	ldr.w	r7, [sp], #4
  40538c:	4770      	bx	lr
  40538e:	bf00      	nop
  405390:	204017d2 	.word	0x204017d2

00405394 <num_present_shelves>:

unsigned char num_present_shelves(void);
unsigned char num_present_shelves(void)
{
  405394:	b480      	push	{r7}
  405396:	af00      	add	r7, sp, #0
	return numPresentShelves;
  405398:	4b03      	ldr	r3, [pc, #12]	; (4053a8 <num_present_shelves+0x14>)
  40539a:	781b      	ldrb	r3, [r3, #0]
}
  40539c:	4618      	mov	r0, r3
  40539e:	46bd      	mov	sp, r7
  4053a0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4053a4:	4770      	bx	lr
  4053a6:	bf00      	nop
  4053a8:	204016a6 	.word	0x204016a6

004053ac <calc_sanitize_time>:
volatile int32_t zoom_view_id;


unsigned char calc_sanitize_time(unsigned char shelfIdx);
unsigned char calc_sanitize_time(unsigned char shelfIdx)
{
  4053ac:	b480      	push	{r7}
  4053ae:	b085      	sub	sp, #20
  4053b0:	af00      	add	r7, sp, #0
  4053b2:	4603      	mov	r3, r0
  4053b4:	71fb      	strb	r3, [r7, #7]
	unsigned char uSideMinutes, lSideMinutes, minutes, boardIdx, sideIdx;
	
	boardIdx = shelf[shelfIdx].tLedIdx;							//top board in the shelf
  4053b6:	79fa      	ldrb	r2, [r7, #7]
  4053b8:	491f      	ldr	r1, [pc, #124]	; (405438 <calc_sanitize_time+0x8c>)
  4053ba:	4613      	mov	r3, r2
  4053bc:	009b      	lsls	r3, r3, #2
  4053be:	4413      	add	r3, r2
  4053c0:	440b      	add	r3, r1
  4053c2:	785b      	ldrb	r3, [r3, #1]
  4053c4:	73fb      	strb	r3, [r7, #15]
	sideIdx = ledBrd[boardIdx].lSideIdx;						//lower side of the top board
  4053c6:	7bfa      	ldrb	r2, [r7, #15]
  4053c8:	491c      	ldr	r1, [pc, #112]	; (40543c <calc_sanitize_time+0x90>)
  4053ca:	4613      	mov	r3, r2
  4053cc:	00db      	lsls	r3, r3, #3
  4053ce:	1a9b      	subs	r3, r3, r2
  4053d0:	005b      	lsls	r3, r3, #1
  4053d2:	440b      	add	r3, r1
  4053d4:	3308      	adds	r3, #8
  4053d6:	78db      	ldrb	r3, [r3, #3]
  4053d8:	73bb      	strb	r3, [r7, #14]
	lSideMinutes = ledBrdSide[sideIdx].sanitizeMinutes;
  4053da:	7bba      	ldrb	r2, [r7, #14]
  4053dc:	4918      	ldr	r1, [pc, #96]	; (405440 <calc_sanitize_time+0x94>)
  4053de:	4613      	mov	r3, r2
  4053e0:	009b      	lsls	r3, r3, #2
  4053e2:	4413      	add	r3, r2
  4053e4:	440b      	add	r3, r1
  4053e6:	781b      	ldrb	r3, [r3, #0]
  4053e8:	737b      	strb	r3, [r7, #13]
	

	boardIdx = shelf[shelfIdx].bLedIdx;							//bottom board in the shelf					
  4053ea:	79fa      	ldrb	r2, [r7, #7]
  4053ec:	4912      	ldr	r1, [pc, #72]	; (405438 <calc_sanitize_time+0x8c>)
  4053ee:	4613      	mov	r3, r2
  4053f0:	009b      	lsls	r3, r3, #2
  4053f2:	4413      	add	r3, r2
  4053f4:	440b      	add	r3, r1
  4053f6:	789b      	ldrb	r3, [r3, #2]
  4053f8:	73fb      	strb	r3, [r7, #15]
	sideIdx = ledBrd[boardIdx].uSideIdx;						//upper side of the bottom board
  4053fa:	7bfa      	ldrb	r2, [r7, #15]
  4053fc:	490f      	ldr	r1, [pc, #60]	; (40543c <calc_sanitize_time+0x90>)
  4053fe:	4613      	mov	r3, r2
  405400:	00db      	lsls	r3, r3, #3
  405402:	1a9b      	subs	r3, r3, r2
  405404:	005b      	lsls	r3, r3, #1
  405406:	440b      	add	r3, r1
  405408:	3308      	adds	r3, #8
  40540a:	789b      	ldrb	r3, [r3, #2]
  40540c:	73bb      	strb	r3, [r7, #14]
	uSideMinutes = ledBrdSide[sideIdx].sanitizeMinutes;
  40540e:	7bba      	ldrb	r2, [r7, #14]
  405410:	490b      	ldr	r1, [pc, #44]	; (405440 <calc_sanitize_time+0x94>)
  405412:	4613      	mov	r3, r2
  405414:	009b      	lsls	r3, r3, #2
  405416:	4413      	add	r3, r2
  405418:	440b      	add	r3, r1
  40541a:	781b      	ldrb	r3, [r3, #0]
  40541c:	733b      	strb	r3, [r7, #12]

	minutes = (uSideMinutes >= lSideMinutes) ? uSideMinutes : lSideMinutes; //choose the sanitize time for the more worn-out leds
  40541e:	7b3a      	ldrb	r2, [r7, #12]
  405420:	7b7b      	ldrb	r3, [r7, #13]
  405422:	4293      	cmp	r3, r2
  405424:	bf38      	it	cc
  405426:	4613      	movcc	r3, r2
  405428:	72fb      	strb	r3, [r7, #11]
	
	return (minutes);
  40542a:	7afb      	ldrb	r3, [r7, #11]
	
}
  40542c:	4618      	mov	r0, r3
  40542e:	3714      	adds	r7, #20
  405430:	46bd      	mov	sp, r7
  405432:	f85d 7b04 	ldr.w	r7, [sp], #4
  405436:	4770      	bx	lr
  405438:	204016a8 	.word	0x204016a8
  40543c:	20401660 	.word	0x20401660
  405440:	204016e4 	.word	0x204016e4

00405444 <calc_region_checksum>:
}
#endif //22feb16 ignore for now

unsigned char calc_region_checksum(unsigned char sel);
unsigned char calc_region_checksum(unsigned char sel)
{
  405444:	b480      	push	{r7}
  405446:	b087      	sub	sp, #28
  405448:	af00      	add	r7, sp, #0
  40544a:	4603      	mov	r3, r0
  40544c:	71fb      	strb	r3, [r7, #7]
	unsigned char csum = 0;
  40544e:	2300      	movs	r3, #0
  405450:	75fb      	strb	r3, [r7, #23]

	switch(sel)
  405452:	79fb      	ldrb	r3, [r7, #7]
  405454:	2b04      	cmp	r3, #4
  405456:	f200 80b5 	bhi.w	4055c4 <calc_region_checksum+0x180>
  40545a:	a201      	add	r2, pc, #4	; (adr r2, 405460 <calc_region_checksum+0x1c>)
  40545c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  405460:	00405475 	.word	0x00405475
  405464:	00405539 	.word	0x00405539
  405468:	00405549 	.word	0x00405549
  40546c:	00405577 	.word	0x00405577
  405470:	004055af 	.word	0x004055af
	{
		case 0: //serial ID and flags
			csum = 0;
  405474:	2300      	movs	r3, #0
  405476:	75fb      	strb	r3, [r7, #23]
			for (int i=0; i<(NUM_SETS_LED_BOARD_SIDES * NUM_LED_BOARD_SIDES); i++)
  405478:	2300      	movs	r3, #0
  40547a:	613b      	str	r3, [r7, #16]
  40547c:	e055      	b.n	40552a <calc_region_checksum+0xe6>
			{
				csum += sf[i].id[0];
  40547e:	4a55      	ldr	r2, [pc, #340]	; (4055d4 <calc_region_checksum+0x190>)
  405480:	693b      	ldr	r3, [r7, #16]
  405482:	f812 2033 	ldrb.w	r2, [r2, r3, lsl #3]
  405486:	7dfb      	ldrb	r3, [r7, #23]
  405488:	4413      	add	r3, r2
  40548a:	75fb      	strb	r3, [r7, #23]
				csum += sf[i].id[1];
  40548c:	4a51      	ldr	r2, [pc, #324]	; (4055d4 <calc_region_checksum+0x190>)
  40548e:	693b      	ldr	r3, [r7, #16]
  405490:	00db      	lsls	r3, r3, #3
  405492:	4413      	add	r3, r2
  405494:	785a      	ldrb	r2, [r3, #1]
  405496:	7dfb      	ldrb	r3, [r7, #23]
  405498:	4413      	add	r3, r2
  40549a:	75fb      	strb	r3, [r7, #23]
				csum += sf[i].id[2];
  40549c:	4a4d      	ldr	r2, [pc, #308]	; (4055d4 <calc_region_checksum+0x190>)
  40549e:	693b      	ldr	r3, [r7, #16]
  4054a0:	00db      	lsls	r3, r3, #3
  4054a2:	4413      	add	r3, r2
  4054a4:	789a      	ldrb	r2, [r3, #2]
  4054a6:	7dfb      	ldrb	r3, [r7, #23]
  4054a8:	4413      	add	r3, r2
  4054aa:	75fb      	strb	r3, [r7, #23]
				csum += sf[i].id[3];
  4054ac:	4a49      	ldr	r2, [pc, #292]	; (4055d4 <calc_region_checksum+0x190>)
  4054ae:	693b      	ldr	r3, [r7, #16]
  4054b0:	00db      	lsls	r3, r3, #3
  4054b2:	4413      	add	r3, r2
  4054b4:	78da      	ldrb	r2, [r3, #3]
  4054b6:	7dfb      	ldrb	r3, [r7, #23]
  4054b8:	4413      	add	r3, r2
  4054ba:	75fb      	strb	r3, [r7, #23]
				csum += sf[i].id[4];
  4054bc:	4a45      	ldr	r2, [pc, #276]	; (4055d4 <calc_region_checksum+0x190>)
  4054be:	693b      	ldr	r3, [r7, #16]
  4054c0:	00db      	lsls	r3, r3, #3
  4054c2:	4413      	add	r3, r2
  4054c4:	791a      	ldrb	r2, [r3, #4]
  4054c6:	7dfb      	ldrb	r3, [r7, #23]
  4054c8:	4413      	add	r3, r2
  4054ca:	75fb      	strb	r3, [r7, #23]
				csum += sf[i].id[5];
  4054cc:	4a41      	ldr	r2, [pc, #260]	; (4055d4 <calc_region_checksum+0x190>)
  4054ce:	693b      	ldr	r3, [r7, #16]
  4054d0:	00db      	lsls	r3, r3, #3
  4054d2:	4413      	add	r3, r2
  4054d4:	795a      	ldrb	r2, [r3, #5]
  4054d6:	7dfb      	ldrb	r3, [r7, #23]
  4054d8:	4413      	add	r3, r2
  4054da:	75fb      	strb	r3, [r7, #23]
				csum += sf[i].maxUsageReached;
  4054dc:	4a3d      	ldr	r2, [pc, #244]	; (4055d4 <calc_region_checksum+0x190>)
  4054de:	693b      	ldr	r3, [r7, #16]
  4054e0:	00db      	lsls	r3, r3, #3
  4054e2:	4413      	add	r3, r2
  4054e4:	799b      	ldrb	r3, [r3, #6]
  4054e6:	f3c3 0340 	ubfx	r3, r3, #1, #1
  4054ea:	b2db      	uxtb	r3, r3
  4054ec:	461a      	mov	r2, r3
  4054ee:	7dfb      	ldrb	r3, [r7, #23]
  4054f0:	4413      	add	r3, r2
  4054f2:	75fb      	strb	r3, [r7, #23]
				csum += sf[i].slotFilled;
  4054f4:	4a37      	ldr	r2, [pc, #220]	; (4055d4 <calc_region_checksum+0x190>)
  4054f6:	693b      	ldr	r3, [r7, #16]
  4054f8:	00db      	lsls	r3, r3, #3
  4054fa:	4413      	add	r3, r2
  4054fc:	799b      	ldrb	r3, [r3, #6]
  4054fe:	f3c3 0380 	ubfx	r3, r3, #2, #1
  405502:	b2db      	uxtb	r3, r3
  405504:	461a      	mov	r2, r3
  405506:	7dfb      	ldrb	r3, [r7, #23]
  405508:	4413      	add	r3, r2
  40550a:	75fb      	strb	r3, [r7, #23]
				csum += sf[i].top_botn;
  40550c:	4a31      	ldr	r2, [pc, #196]	; (4055d4 <calc_region_checksum+0x190>)
  40550e:	693b      	ldr	r3, [r7, #16]
  405510:	00db      	lsls	r3, r3, #3
  405512:	4413      	add	r3, r2
  405514:	799b      	ldrb	r3, [r3, #6]
  405516:	f3c3 0300 	ubfx	r3, r3, #0, #1
  40551a:	b2db      	uxtb	r3, r3
  40551c:	461a      	mov	r2, r3
  40551e:	7dfb      	ldrb	r3, [r7, #23]
  405520:	4413      	add	r3, r2
  405522:	75fb      	strb	r3, [r7, #23]

	switch(sel)
	{
		case 0: //serial ID and flags
			csum = 0;
			for (int i=0; i<(NUM_SETS_LED_BOARD_SIDES * NUM_LED_BOARD_SIDES); i++)
  405524:	693b      	ldr	r3, [r7, #16]
  405526:	3301      	adds	r3, #1
  405528:	613b      	str	r3, [r7, #16]
  40552a:	693b      	ldr	r3, [r7, #16]
  40552c:	2b5f      	cmp	r3, #95	; 0x5f
  40552e:	dda6      	ble.n	40547e <calc_region_checksum+0x3a>
				csum += sf[i].id[5];
				csum += sf[i].maxUsageReached;
				csum += sf[i].slotFilled;
				csum += sf[i].top_botn;
			}
			csum = ((csum ^ 0xFF) & 0xFF);
  405530:	7dfb      	ldrb	r3, [r7, #23]
  405532:	43db      	mvns	r3, r3
  405534:	75fb      	strb	r3, [r7, #23]
			break;
  405536:	e045      	b.n	4055c4 <calc_region_checksum+0x180>

		case 1: //san cycles
			csum = ((sanc.cycles ^ 0xFF) & 0xFF);
  405538:	4b27      	ldr	r3, [pc, #156]	; (4055d8 <calc_region_checksum+0x194>)
  40553a:	681b      	ldr	r3, [r3, #0]
  40553c:	f3c3 0313 	ubfx	r3, r3, #0, #20
  405540:	b2db      	uxtb	r3, r3
  405542:	43db      	mvns	r3, r3
  405544:	75fb      	strb	r3, [r7, #23]
			break;
  405546:	e03d      	b.n	4055c4 <calc_region_checksum+0x180>

		case 2: //usage hours
			csum = 0;
  405548:	2300      	movs	r3, #0
  40554a:	75fb      	strb	r3, [r7, #23]
			for (int i=0; i<(NUM_SETS_LED_BOARD_SIDES * NUM_LED_BOARD_SIDES); i++)
  40554c:	2300      	movs	r3, #0
  40554e:	60fb      	str	r3, [r7, #12]
  405550:	e00a      	b.n	405568 <calc_region_checksum+0x124>
			{
				csum += h.hrs[i];
  405552:	4a22      	ldr	r2, [pc, #136]	; (4055dc <calc_region_checksum+0x198>)
  405554:	68fb      	ldr	r3, [r7, #12]
  405556:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
  40555a:	b2da      	uxtb	r2, r3
  40555c:	7dfb      	ldrb	r3, [r7, #23]
  40555e:	4413      	add	r3, r2
  405560:	75fb      	strb	r3, [r7, #23]
			csum = ((sanc.cycles ^ 0xFF) & 0xFF);
			break;

		case 2: //usage hours
			csum = 0;
			for (int i=0; i<(NUM_SETS_LED_BOARD_SIDES * NUM_LED_BOARD_SIDES); i++)
  405562:	68fb      	ldr	r3, [r7, #12]
  405564:	3301      	adds	r3, #1
  405566:	60fb      	str	r3, [r7, #12]
  405568:	68fb      	ldr	r3, [r7, #12]
  40556a:	2b5f      	cmp	r3, #95	; 0x5f
  40556c:	ddf1      	ble.n	405552 <calc_region_checksum+0x10e>
			{
				csum += h.hrs[i];
			}
			csum = ((csum ^ 0xFF) & 0xFF);
  40556e:	7dfb      	ldrb	r3, [r7, #23]
  405570:	43db      	mvns	r3, r3
  405572:	75fb      	strb	r3, [r7, #23]
			break;
  405574:	e026      	b.n	4055c4 <calc_region_checksum+0x180>

		case 3: //usage mins
			csum = 0;
  405576:	2300      	movs	r3, #0
  405578:	75fb      	strb	r3, [r7, #23]
			for (int i=0; i<(NUM_SETS_LED_BOARD_SIDES * NUM_LED_BOARD_SIDES); i++)
  40557a:	2300      	movs	r3, #0
  40557c:	60bb      	str	r3, [r7, #8]
  40557e:	e009      	b.n	405594 <calc_region_checksum+0x150>
			{
				csum += m.mins[i];
  405580:	4a17      	ldr	r2, [pc, #92]	; (4055e0 <calc_region_checksum+0x19c>)
  405582:	68bb      	ldr	r3, [r7, #8]
  405584:	4413      	add	r3, r2
  405586:	781a      	ldrb	r2, [r3, #0]
  405588:	7dfb      	ldrb	r3, [r7, #23]
  40558a:	4413      	add	r3, r2
  40558c:	75fb      	strb	r3, [r7, #23]
			csum = ((csum ^ 0xFF) & 0xFF);
			break;

		case 3: //usage mins
			csum = 0;
			for (int i=0; i<(NUM_SETS_LED_BOARD_SIDES * NUM_LED_BOARD_SIDES); i++)
  40558e:	68bb      	ldr	r3, [r7, #8]
  405590:	3301      	adds	r3, #1
  405592:	60bb      	str	r3, [r7, #8]
  405594:	68bb      	ldr	r3, [r7, #8]
  405596:	2b5f      	cmp	r3, #95	; 0x5f
  405598:	ddf2      	ble.n	405580 <calc_region_checksum+0x13c>
			{
				csum += m.mins[i];
			}
			csum += m.sanMins;
  40559a:	4b11      	ldr	r3, [pc, #68]	; (4055e0 <calc_region_checksum+0x19c>)
  40559c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
  40559e:	b2da      	uxtb	r2, r3
  4055a0:	7dfb      	ldrb	r3, [r7, #23]
  4055a2:	4413      	add	r3, r2
  4055a4:	75fb      	strb	r3, [r7, #23]
			csum = ((csum ^ 0xFF) & 0xFF);
  4055a6:	7dfb      	ldrb	r3, [r7, #23]
  4055a8:	43db      	mvns	r3, r3
  4055aa:	75fb      	strb	r3, [r7, #23]
			break;
  4055ac:	e00a      	b.n	4055c4 <calc_region_checksum+0x180>
		case 4: //configuration
			csum = 0;
  4055ae:	2300      	movs	r3, #0
  4055b0:	75fb      	strb	r3, [r7, #23]
			csum += c.initialDTE;
  4055b2:	4b0c      	ldr	r3, [pc, #48]	; (4055e4 <calc_region_checksum+0x1a0>)
  4055b4:	781a      	ldrb	r2, [r3, #0]
  4055b6:	7dfb      	ldrb	r3, [r7, #23]
  4055b8:	4413      	add	r3, r2
  4055ba:	75fb      	strb	r3, [r7, #23]
			csum = ((csum ^ 0xFF) & 0xFF);
  4055bc:	7dfb      	ldrb	r3, [r7, #23]
  4055be:	43db      	mvns	r3, r3
  4055c0:	75fb      	strb	r3, [r7, #23]
			break;
  4055c2:	bf00      	nop
	}
	
	return csum;	
  4055c4:	7dfb      	ldrb	r3, [r7, #23]
}
  4055c6:	4618      	mov	r0, r3
  4055c8:	371c      	adds	r7, #28
  4055ca:	46bd      	mov	sp, r7
  4055cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4055d0:	4770      	bx	lr
  4055d2:	bf00      	nop
  4055d4:	20401360 	.word	0x20401360
  4055d8:	2040170c 	.word	0x2040170c
  4055dc:	20401710 	.word	0x20401710
  4055e0:	204017d4 	.word	0x204017d4
  4055e4:	204016e0 	.word	0x204016e0

004055e8 <find_first_open_usage_slot>:

#define USAGE_FULL 0xFF

unsigned char find_first_open_usage_slot(void);
unsigned char find_first_open_usage_slot(void)
{
  4055e8:	b580      	push	{r7, lr}
  4055ea:	b082      	sub	sp, #8
  4055ec:	af00      	add	r7, sp, #0
	for (unsigned int i=0; i<(NUM_SETS_LED_BOARD_SIDES * NUM_LED_BOARD_SIDES); i++)
  4055ee:	2300      	movs	r3, #0
  4055f0:	607b      	str	r3, [r7, #4]
  4055f2:	e00f      	b.n	405614 <find_first_open_usage_slot+0x2c>
	{
		
		if (!sf[i].slotFilled)
  4055f4:	4a10      	ldr	r2, [pc, #64]	; (405638 <find_first_open_usage_slot+0x50>)
  4055f6:	687b      	ldr	r3, [r7, #4]
  4055f8:	00db      	lsls	r3, r3, #3
  4055fa:	4413      	add	r3, r2
  4055fc:	799b      	ldrb	r3, [r3, #6]
  4055fe:	f3c3 0380 	ubfx	r3, r3, #2, #1
  405602:	b2db      	uxtb	r3, r3
  405604:	2b00      	cmp	r3, #0
  405606:	d102      	bne.n	40560e <find_first_open_usage_slot+0x26>
		{
			return i;
  405608:	687b      	ldr	r3, [r7, #4]
  40560a:	b2db      	uxtb	r3, r3
  40560c:	e00f      	b.n	40562e <find_first_open_usage_slot+0x46>
#define USAGE_FULL 0xFF

unsigned char find_first_open_usage_slot(void);
unsigned char find_first_open_usage_slot(void)
{
	for (unsigned int i=0; i<(NUM_SETS_LED_BOARD_SIDES * NUM_LED_BOARD_SIDES); i++)
  40560e:	687b      	ldr	r3, [r7, #4]
  405610:	3301      	adds	r3, #1
  405612:	607b      	str	r3, [r7, #4]
  405614:	687b      	ldr	r3, [r7, #4]
  405616:	2b5f      	cmp	r3, #95	; 0x5f
  405618:	d9ec      	bls.n	4055f4 <find_first_open_usage_slot+0xc>
		{
			return i;
		}
	}
	
	print_ecdbg("No more room for LED board info. Cannot track minute usage for additional boards.\r\n");
  40561a:	4808      	ldr	r0, [pc, #32]	; (40563c <find_first_open_usage_slot+0x54>)
  40561c:	4b08      	ldr	r3, [pc, #32]	; (405640 <find_first_open_usage_slot+0x58>)
  40561e:	4798      	blx	r3
	
	sysErr.usageStructsFull = FAIL;
  405620:	4b08      	ldr	r3, [pc, #32]	; (405644 <find_first_open_usage_slot+0x5c>)
  405622:	2201      	movs	r2, #1
  405624:	739a      	strb	r2, [r3, #14]
	electroclaveState = STATE_CHASSIS_ERROR;
  405626:	4b08      	ldr	r3, [pc, #32]	; (405648 <find_first_open_usage_slot+0x60>)
  405628:	2208      	movs	r2, #8
  40562a:	701a      	strb	r2, [r3, #0]

	
	return USAGE_FULL; //Error, no open slots
  40562c:	23ff      	movs	r3, #255	; 0xff
}
  40562e:	4618      	mov	r0, r3
  405630:	3708      	adds	r7, #8
  405632:	46bd      	mov	sp, r7
  405634:	bd80      	pop	{r7, pc}
  405636:	bf00      	nop
  405638:	20401360 	.word	0x20401360
  40563c:	0040cd14 	.word	0x0040cd14
  405640:	004026b1 	.word	0x004026b1
  405644:	204016d0 	.word	0x204016d0
  405648:	204009c2 	.word	0x204009c2

0040564c <add_new_led_board_sides_to_usage>:

void add_new_led_board_sides_to_usage(void)

{
  40564c:	b580      	push	{r7, lr}
  40564e:	b082      	sub	sp, #8
  405650:	af00      	add	r7, sp, #0
	
	//NOTE that load_usage_indeces() must have been run already for this function to work. 
	// i.e., usageIdx[][] must be populated.
	

	firstOpenSlot = find_first_open_usage_slot();
  405652:	4b2f      	ldr	r3, [pc, #188]	; (405710 <add_new_led_board_sides_to_usage+0xc4>)
  405654:	4798      	blx	r3
  405656:	4603      	mov	r3, r0
  405658:	717b      	strb	r3, [r7, #5]
	
	slotAssignment = firstOpenSlot;
  40565a:	797b      	ldrb	r3, [r7, #5]
  40565c:	71fb      	strb	r3, [r7, #7]
	
	for (unsigned char i=0; i<NUM_LED_BOARD_SIDES; i++)
  40565e:	2300      	movs	r3, #0
  405660:	71bb      	strb	r3, [r7, #6]
  405662:	e04f      	b.n	405704 <add_new_led_board_sides_to_usage+0xb8>
	{
		brdIdx = ledBrdSide[i].boardIdx;
  405664:	79ba      	ldrb	r2, [r7, #6]
  405666:	492b      	ldr	r1, [pc, #172]	; (405714 <add_new_led_board_sides_to_usage+0xc8>)
  405668:	4613      	mov	r3, r2
  40566a:	009b      	lsls	r3, r3, #2
  40566c:	4413      	add	r3, r2
  40566e:	440b      	add	r3, r1
  405670:	791b      	ldrb	r3, [r3, #4]
  405672:	713b      	strb	r3, [r7, #4]
		
		top_botn = (i%2) ? TOP : BOTTOM; //odd sides are top, even sides are bottom
  405674:	79bb      	ldrb	r3, [r7, #6]
  405676:	f003 0301 	and.w	r3, r3, #1
  40567a:	b2db      	uxtb	r3, r3
  40567c:	2b00      	cmp	r3, #0
  40567e:	bf14      	ite	ne
  405680:	2301      	movne	r3, #1
  405682:	2300      	moveq	r3, #0
  405684:	b2db      	uxtb	r3, r3
  405686:	70fb      	strb	r3, [r7, #3]
		
		if ((ledBrd[brdIdx].present) && (usageIdx[i] == NO_LED_BOARD_PRESENT)) //TODO: do I need the NO_LED_BOARD_PRESENT check? this should always be open at this point
  405688:	793a      	ldrb	r2, [r7, #4]
  40568a:	4923      	ldr	r1, [pc, #140]	; (405718 <add_new_led_board_sides_to_usage+0xcc>)
  40568c:	4613      	mov	r3, r2
  40568e:	00db      	lsls	r3, r3, #3
  405690:	1a9b      	subs	r3, r3, r2
  405692:	005b      	lsls	r3, r3, #1
  405694:	440b      	add	r3, r1
  405696:	3308      	adds	r3, #8
  405698:	781b      	ldrb	r3, [r3, #0]
  40569a:	2b00      	cmp	r3, #0
  40569c:	d02f      	beq.n	4056fe <add_new_led_board_sides_to_usage+0xb2>
  40569e:	79bb      	ldrb	r3, [r7, #6]
  4056a0:	4a1e      	ldr	r2, [pc, #120]	; (40571c <add_new_led_board_sides_to_usage+0xd0>)
  4056a2:	5cd3      	ldrb	r3, [r2, r3]
  4056a4:	2bff      	cmp	r3, #255	; 0xff
  4056a6:	d12a      	bne.n	4056fe <add_new_led_board_sides_to_usage+0xb2>
		{
			strncpy((char*)&sf[slotAssignment].id[0], (char*)&ledBrd[brdIdx].id[0],6);
  4056a8:	79fb      	ldrb	r3, [r7, #7]
  4056aa:	00db      	lsls	r3, r3, #3
  4056ac:	4a1c      	ldr	r2, [pc, #112]	; (405720 <add_new_led_board_sides_to_usage+0xd4>)
  4056ae:	1899      	adds	r1, r3, r2
  4056b0:	793a      	ldrb	r2, [r7, #4]
  4056b2:	4613      	mov	r3, r2
  4056b4:	00db      	lsls	r3, r3, #3
  4056b6:	1a9b      	subs	r3, r3, r2
  4056b8:	005b      	lsls	r3, r3, #1
  4056ba:	4a17      	ldr	r2, [pc, #92]	; (405718 <add_new_led_board_sides_to_usage+0xcc>)
  4056bc:	4413      	add	r3, r2
  4056be:	3301      	adds	r3, #1
  4056c0:	4608      	mov	r0, r1
  4056c2:	4619      	mov	r1, r3
  4056c4:	2206      	movs	r2, #6
  4056c6:	4b17      	ldr	r3, [pc, #92]	; (405724 <add_new_led_board_sides_to_usage+0xd8>)
  4056c8:	4798      	blx	r3
			
			sf[slotAssignment].top_botn = top_botn;
  4056ca:	79fb      	ldrb	r3, [r7, #7]
  4056cc:	78fa      	ldrb	r2, [r7, #3]
  4056ce:	f002 0201 	and.w	r2, r2, #1
  4056d2:	b2d1      	uxtb	r1, r2
  4056d4:	4a12      	ldr	r2, [pc, #72]	; (405720 <add_new_led_board_sides_to_usage+0xd4>)
  4056d6:	00db      	lsls	r3, r3, #3
  4056d8:	4413      	add	r3, r2
  4056da:	799a      	ldrb	r2, [r3, #6]
  4056dc:	f361 0200 	bfi	r2, r1, #0, #1
  4056e0:	719a      	strb	r2, [r3, #6]
			
			sf[slotAssignment].slotFilled = 1;
  4056e2:	79fb      	ldrb	r3, [r7, #7]
  4056e4:	4a0e      	ldr	r2, [pc, #56]	; (405720 <add_new_led_board_sides_to_usage+0xd4>)
  4056e6:	00db      	lsls	r3, r3, #3
  4056e8:	4413      	add	r3, r2
  4056ea:	799a      	ldrb	r2, [r3, #6]
  4056ec:	f042 0204 	orr.w	r2, r2, #4
  4056f0:	719a      	strb	r2, [r3, #6]

			usageIdx[i] = slotAssignment++;
  4056f2:	79ba      	ldrb	r2, [r7, #6]
  4056f4:	79fb      	ldrb	r3, [r7, #7]
  4056f6:	1c59      	adds	r1, r3, #1
  4056f8:	71f9      	strb	r1, [r7, #7]
  4056fa:	4908      	ldr	r1, [pc, #32]	; (40571c <add_new_led_board_sides_to_usage+0xd0>)
  4056fc:	548b      	strb	r3, [r1, r2]

	firstOpenSlot = find_first_open_usage_slot();
	
	slotAssignment = firstOpenSlot;
	
	for (unsigned char i=0; i<NUM_LED_BOARD_SIDES; i++)
  4056fe:	79bb      	ldrb	r3, [r7, #6]
  405700:	3301      	adds	r3, #1
  405702:	71bb      	strb	r3, [r7, #6]
  405704:	79bb      	ldrb	r3, [r7, #6]
  405706:	2b07      	cmp	r3, #7
  405708:	d9ac      	bls.n	405664 <add_new_led_board_sides_to_usage+0x18>

			usageIdx[i] = slotAssignment++;

		}
	}
}
  40570a:	3708      	adds	r7, #8
  40570c:	46bd      	mov	sp, r7
  40570e:	bd80      	pop	{r7, pc}
  405710:	004055e9 	.word	0x004055e9
  405714:	204016e4 	.word	0x204016e4
  405718:	20401660 	.word	0x20401660
  40571c:	204016c8 	.word	0x204016c8
  405720:	20401360 	.word	0x20401360
  405724:	00407441 	.word	0x00407441

00405728 <inc_sanMins>:
void increment_ledBoard_usage_min(void);


void inc_sanMins(void);
void inc_sanMins(void)
{
  405728:	b480      	push	{r7}
  40572a:	af00      	add	r7, sp, #0
	m.sanMins++;
  40572c:	4b04      	ldr	r3, [pc, #16]	; (405740 <inc_sanMins+0x18>)
  40572e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
  405730:	3301      	adds	r3, #1
  405732:	4a03      	ldr	r2, [pc, #12]	; (405740 <inc_sanMins+0x18>)
  405734:	6613      	str	r3, [r2, #96]	; 0x60
	
	//the rest of the update of the struct, calc'ing the csum, writing to flash etc will happen when the usage minutes get updated
}
  405736:	46bd      	mov	sp, r7
  405738:	f85d 7b04 	ldr.w	r7, [sp], #4
  40573c:	4770      	bx	lr
  40573e:	bf00      	nop
  405740:	204017d4 	.word	0x204017d4

00405744 <inc_sanCycles>:

void inc_sanCycles(void);
void inc_sanCycles(void)
{
  405744:	b580      	push	{r7, lr}
  405746:	af00      	add	r7, sp, #0
	sanc.cycles++;
  405748:	4b11      	ldr	r3, [pc, #68]	; (405790 <inc_sanCycles+0x4c>)
  40574a:	681b      	ldr	r3, [r3, #0]
  40574c:	f3c3 0313 	ubfx	r3, r3, #0, #20
  405750:	1c5a      	adds	r2, r3, #1
  405752:	f3c2 0213 	ubfx	r2, r2, #0, #20
  405756:	490e      	ldr	r1, [pc, #56]	; (405790 <inc_sanCycles+0x4c>)
  405758:	680b      	ldr	r3, [r1, #0]
  40575a:	f362 0313 	bfi	r3, r2, #0, #20
  40575e:	600b      	str	r3, [r1, #0]
	sanCycleFlashIdx++;
  405760:	4b0c      	ldr	r3, [pc, #48]	; (405794 <inc_sanCycles+0x50>)
  405762:	681b      	ldr	r3, [r3, #0]
  405764:	3301      	adds	r3, #1
  405766:	4a0b      	ldr	r2, [pc, #44]	; (405794 <inc_sanCycles+0x50>)
  405768:	6013      	str	r3, [r2, #0]
	if (sanCycleFlashIdx >= (NUM_SAN_CYCLE_BUFS_PER_SECTOR * NUM_SAN_CYCLE_BUFS_SECTORS))
  40576a:	4b0a      	ldr	r3, [pc, #40]	; (405794 <inc_sanCycles+0x50>)
  40576c:	681b      	ldr	r3, [r3, #0]
  40576e:	2b05      	cmp	r3, #5
  405770:	d902      	bls.n	405778 <inc_sanCycles+0x34>
	{
		sanCycleFlashIdx = 0;
  405772:	4b08      	ldr	r3, [pc, #32]	; (405794 <inc_sanCycles+0x50>)
  405774:	2200      	movs	r2, #0
  405776:	601a      	str	r2, [r3, #0]
	}
	sanc.csum = calc_region_checksum(1);
  405778:	2001      	movs	r0, #1
  40577a:	4b07      	ldr	r3, [pc, #28]	; (405798 <inc_sanCycles+0x54>)
  40577c:	4798      	blx	r3
  40577e:	4603      	mov	r3, r0
  405780:	4619      	mov	r1, r3
  405782:	4a03      	ldr	r2, [pc, #12]	; (405790 <inc_sanCycles+0x4c>)
  405784:	8853      	ldrh	r3, [r2, #2]
  405786:	f361 130b 	bfi	r3, r1, #4, #8
  40578a:	8053      	strh	r3, [r2, #2]
//skip for now 22feb16	write_region_to_flash(1, 0xFF, sanc.csum);
}
  40578c:	bd80      	pop	{r7, pc}
  40578e:	bf00      	nop
  405790:	2040170c 	.word	0x2040170c
  405794:	204009c8 	.word	0x204009c8
  405798:	00405445 	.word	0x00405445

0040579c <store_config>:

void store_config(void);
void store_config(void)
{
  40579c:	b580      	push	{r7, lr}
  40579e:	af00      	add	r7, sp, #0
	/* initialDTE set in the serial user interface */
	configFlashIdx++;
  4057a0:	4b09      	ldr	r3, [pc, #36]	; (4057c8 <store_config+0x2c>)
  4057a2:	681b      	ldr	r3, [r3, #0]
  4057a4:	3301      	adds	r3, #1
  4057a6:	4a08      	ldr	r2, [pc, #32]	; (4057c8 <store_config+0x2c>)
  4057a8:	6013      	str	r3, [r2, #0]
	if (configFlashIdx >= (NUM_CONFIG_BUFS_PER_SECTOR * NUM_CONFIG_BUFS_SECTORS))
  4057aa:	4b07      	ldr	r3, [pc, #28]	; (4057c8 <store_config+0x2c>)
  4057ac:	681b      	ldr	r3, [r3, #0]
  4057ae:	2b01      	cmp	r3, #1
  4057b0:	d902      	bls.n	4057b8 <store_config+0x1c>
	{
		configFlashIdx = 0;
  4057b2:	4b05      	ldr	r3, [pc, #20]	; (4057c8 <store_config+0x2c>)
  4057b4:	2200      	movs	r2, #0
  4057b6:	601a      	str	r2, [r3, #0]
	}
	c.csum = calc_region_checksum(4);
  4057b8:	2004      	movs	r0, #4
  4057ba:	4b04      	ldr	r3, [pc, #16]	; (4057cc <store_config+0x30>)
  4057bc:	4798      	blx	r3
  4057be:	4603      	mov	r3, r0
  4057c0:	461a      	mov	r2, r3
  4057c2:	4b03      	ldr	r3, [pc, #12]	; (4057d0 <store_config+0x34>)
  4057c4:	705a      	strb	r2, [r3, #1]
//skip for now 22feb16	write_region_to_flash(4, 0xFF, c.csum);
}
  4057c6:	bd80      	pop	{r7, pc}
  4057c8:	204009d4 	.word	0x204009d4
  4057cc:	00405445 	.word	0x00405445
  4057d0:	204016e0 	.word	0x204016e0

004057d4 <increment_ledBoard_usage_min>:

void increment_ledBoard_usage_min(void)
{
  4057d4:	b580      	push	{r7, lr}
  4057d6:	b082      	sub	sp, #8
  4057d8:	af00      	add	r7, sp, #0
	unsigned char idx;
	unsigned char topLEDboardLowerSideIdx;
	unsigned char bottomLEDboardUpperSideIdx;
	unsigned char topUIdx;
	unsigned char bottomUIdx;
	unsigned char hourRollover = 0;
  4057da:	2300      	movs	r3, #0
  4057dc:	71bb      	strb	r3, [r7, #6]
	
	inc_sanMins();
  4057de:	4b5c      	ldr	r3, [pc, #368]	; (405950 <increment_ledBoard_usage_min+0x17c>)
  4057e0:	4798      	blx	r3

	for (unsigned char i=0; i<NUM_SHELVES; i++) //check every active shelf
  4057e2:	2300      	movs	r3, #0
  4057e4:	717b      	strb	r3, [r7, #5]
  4057e6:	e07f      	b.n	4058e8 <increment_ledBoard_usage_min+0x114>
	{
		if (shelf[i].active == SHELF_ACTIVE)
  4057e8:	797a      	ldrb	r2, [r7, #5]
  4057ea:	495a      	ldr	r1, [pc, #360]	; (405954 <increment_ledBoard_usage_min+0x180>)
  4057ec:	4613      	mov	r3, r2
  4057ee:	009b      	lsls	r3, r3, #2
  4057f0:	4413      	add	r3, r2
  4057f2:	440b      	add	r3, r1
  4057f4:	781b      	ldrb	r3, [r3, #0]
  4057f6:	2b01      	cmp	r3, #1
  4057f8:	d173      	bne.n	4058e2 <increment_ledBoard_usage_min+0x10e>
		{
			topLEDboardLowerSideIdx = ledBrd[shelf[i].tLedIdx].lSideIdx;
  4057fa:	797a      	ldrb	r2, [r7, #5]
  4057fc:	4955      	ldr	r1, [pc, #340]	; (405954 <increment_ledBoard_usage_min+0x180>)
  4057fe:	4613      	mov	r3, r2
  405800:	009b      	lsls	r3, r3, #2
  405802:	4413      	add	r3, r2
  405804:	440b      	add	r3, r1
  405806:	785b      	ldrb	r3, [r3, #1]
  405808:	4619      	mov	r1, r3
  40580a:	4a53      	ldr	r2, [pc, #332]	; (405958 <increment_ledBoard_usage_min+0x184>)
  40580c:	460b      	mov	r3, r1
  40580e:	00db      	lsls	r3, r3, #3
  405810:	1a5b      	subs	r3, r3, r1
  405812:	005b      	lsls	r3, r3, #1
  405814:	4413      	add	r3, r2
  405816:	3308      	adds	r3, #8
  405818:	78db      	ldrb	r3, [r3, #3]
  40581a:	70fb      	strb	r3, [r7, #3]
			bottomLEDboardUpperSideIdx = ledBrd[shelf[i].bLedIdx].uSideIdx;
  40581c:	797a      	ldrb	r2, [r7, #5]
  40581e:	494d      	ldr	r1, [pc, #308]	; (405954 <increment_ledBoard_usage_min+0x180>)
  405820:	4613      	mov	r3, r2
  405822:	009b      	lsls	r3, r3, #2
  405824:	4413      	add	r3, r2
  405826:	440b      	add	r3, r1
  405828:	789b      	ldrb	r3, [r3, #2]
  40582a:	4619      	mov	r1, r3
  40582c:	4a4a      	ldr	r2, [pc, #296]	; (405958 <increment_ledBoard_usage_min+0x184>)
  40582e:	460b      	mov	r3, r1
  405830:	00db      	lsls	r3, r3, #3
  405832:	1a5b      	subs	r3, r3, r1
  405834:	005b      	lsls	r3, r3, #1
  405836:	4413      	add	r3, r2
  405838:	3308      	adds	r3, #8
  40583a:	789b      	ldrb	r3, [r3, #2]
  40583c:	70bb      	strb	r3, [r7, #2]
			
			topUIdx = ledBrdSide[topLEDboardLowerSideIdx].ushdwIdx;
  40583e:	78fa      	ldrb	r2, [r7, #3]
  405840:	4946      	ldr	r1, [pc, #280]	; (40595c <increment_ledBoard_usage_min+0x188>)
  405842:	4613      	mov	r3, r2
  405844:	009b      	lsls	r3, r3, #2
  405846:	4413      	add	r3, r2
  405848:	440b      	add	r3, r1
  40584a:	785b      	ldrb	r3, [r3, #1]
  40584c:	707b      	strb	r3, [r7, #1]
			bottomUIdx = ledBrdSide[bottomLEDboardUpperSideIdx].ushdwIdx;
  40584e:	78ba      	ldrb	r2, [r7, #2]
  405850:	4942      	ldr	r1, [pc, #264]	; (40595c <increment_ledBoard_usage_min+0x188>)
  405852:	4613      	mov	r3, r2
  405854:	009b      	lsls	r3, r3, #2
  405856:	4413      	add	r3, r2
  405858:	440b      	add	r3, r1
  40585a:	785b      	ldrb	r3, [r3, #1]
  40585c:	703b      	strb	r3, [r7, #0]
			
			for (unsigned char k=0; k<2; k++) //for each board side in the shelf
  40585e:	2300      	movs	r3, #0
  405860:	713b      	strb	r3, [r7, #4]
  405862:	e03b      	b.n	4058dc <increment_ledBoard_usage_min+0x108>
			{
				switch (k)
  405864:	793b      	ldrb	r3, [r7, #4]
  405866:	2b00      	cmp	r3, #0
  405868:	d002      	beq.n	405870 <increment_ledBoard_usage_min+0x9c>
  40586a:	2b01      	cmp	r3, #1
  40586c:	d003      	beq.n	405876 <increment_ledBoard_usage_min+0xa2>
  40586e:	e005      	b.n	40587c <increment_ledBoard_usage_min+0xa8>
				{
					case 0:
						idx = topUIdx;
  405870:	787b      	ldrb	r3, [r7, #1]
  405872:	71fb      	strb	r3, [r7, #7]
						break;
  405874:	e002      	b.n	40587c <increment_ledBoard_usage_min+0xa8>
					case 1:
						idx = bottomUIdx;
  405876:	783b      	ldrb	r3, [r7, #0]
  405878:	71fb      	strb	r3, [r7, #7]
						break;
  40587a:	bf00      	nop

				}

				m.mins[idx] = m.mins[idx] + 1;
  40587c:	79fb      	ldrb	r3, [r7, #7]
  40587e:	79fa      	ldrb	r2, [r7, #7]
  405880:	4937      	ldr	r1, [pc, #220]	; (405960 <increment_ledBoard_usage_min+0x18c>)
  405882:	5c8a      	ldrb	r2, [r1, r2]
  405884:	3201      	adds	r2, #1
  405886:	b2d1      	uxtb	r1, r2
  405888:	4a35      	ldr	r2, [pc, #212]	; (405960 <increment_ledBoard_usage_min+0x18c>)
  40588a:	54d1      	strb	r1, [r2, r3]
				if (m.mins[idx] > 59)
  40588c:	79fb      	ldrb	r3, [r7, #7]
  40588e:	4a34      	ldr	r2, [pc, #208]	; (405960 <increment_ledBoard_usage_min+0x18c>)
  405890:	5cd3      	ldrb	r3, [r2, r3]
  405892:	2b3b      	cmp	r3, #59	; 0x3b
  405894:	d91f      	bls.n	4058d6 <increment_ledBoard_usage_min+0x102>
				{
					m.mins[idx] = 0;
  405896:	79fb      	ldrb	r3, [r7, #7]
  405898:	4a31      	ldr	r2, [pc, #196]	; (405960 <increment_ledBoard_usage_min+0x18c>)
  40589a:	2100      	movs	r1, #0
  40589c:	54d1      	strb	r1, [r2, r3]
					hourRollover++; //count number of board sides that had hours rollover this pass for the current hourPingPong selection
  40589e:	79bb      	ldrb	r3, [r7, #6]
  4058a0:	3301      	adds	r3, #1
  4058a2:	71bb      	strb	r3, [r7, #6]
					h.hrs[idx] = h.hrs[idx] + 1;
  4058a4:	79fb      	ldrb	r3, [r7, #7]
  4058a6:	79fa      	ldrb	r2, [r7, #7]
  4058a8:	492e      	ldr	r1, [pc, #184]	; (405964 <increment_ledBoard_usage_min+0x190>)
  4058aa:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
  4058ae:	3201      	adds	r2, #1
  4058b0:	b291      	uxth	r1, r2
  4058b2:	4a2c      	ldr	r2, [pc, #176]	; (405964 <increment_ledBoard_usage_min+0x190>)
  4058b4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						
					if ((h.hrs[idx]) >= 2000) //2000 hours * 60 minutes per hour
  4058b8:	79fb      	ldrb	r3, [r7, #7]
  4058ba:	4a2a      	ldr	r2, [pc, #168]	; (405964 <increment_ledBoard_usage_min+0x190>)
  4058bc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
  4058c0:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
  4058c4:	d307      	bcc.n	4058d6 <increment_ledBoard_usage_min+0x102>
					{
						sf[idx].maxUsageReached = 1; //And...we're done. Reached 2000 hours.
  4058c6:	79fb      	ldrb	r3, [r7, #7]
  4058c8:	4a27      	ldr	r2, [pc, #156]	; (405968 <increment_ledBoard_usage_min+0x194>)
  4058ca:	00db      	lsls	r3, r3, #3
  4058cc:	4413      	add	r3, r2
  4058ce:	799a      	ldrb	r2, [r3, #6]
  4058d0:	f042 0202 	orr.w	r2, r2, #2
  4058d4:	719a      	strb	r2, [r3, #6]
			bottomLEDboardUpperSideIdx = ledBrd[shelf[i].bLedIdx].uSideIdx;
			
			topUIdx = ledBrdSide[topLEDboardLowerSideIdx].ushdwIdx;
			bottomUIdx = ledBrdSide[bottomLEDboardUpperSideIdx].ushdwIdx;
			
			for (unsigned char k=0; k<2; k++) //for each board side in the shelf
  4058d6:	793b      	ldrb	r3, [r7, #4]
  4058d8:	3301      	adds	r3, #1
  4058da:	713b      	strb	r3, [r7, #4]
  4058dc:	793b      	ldrb	r3, [r7, #4]
  4058de:	2b01      	cmp	r3, #1
  4058e0:	d9c0      	bls.n	405864 <increment_ledBoard_usage_min+0x90>
	unsigned char bottomUIdx;
	unsigned char hourRollover = 0;
	
	inc_sanMins();

	for (unsigned char i=0; i<NUM_SHELVES; i++) //check every active shelf
  4058e2:	797b      	ldrb	r3, [r7, #5]
  4058e4:	3301      	adds	r3, #1
  4058e6:	717b      	strb	r3, [r7, #5]
  4058e8:	797b      	ldrb	r3, [r7, #5]
  4058ea:	2b03      	cmp	r3, #3
  4058ec:	f67f af7c 	bls.w	4057e8 <increment_ledBoard_usage_min+0x14>
				}//if ((minutes %60) == 0)
			} //for each board side in the shelf (k)
		} //if (shelf[i].active)
	} //for (i=0; i<NUM_SHELVES; i++)
	
	mFlashIdx++;
  4058f0:	4b1e      	ldr	r3, [pc, #120]	; (40596c <increment_ledBoard_usage_min+0x198>)
  4058f2:	681b      	ldr	r3, [r3, #0]
  4058f4:	3301      	adds	r3, #1
  4058f6:	4a1d      	ldr	r2, [pc, #116]	; (40596c <increment_ledBoard_usage_min+0x198>)
  4058f8:	6013      	str	r3, [r2, #0]
	if (mFlashIdx >= NUM_USAGE_MINS_BUFS_SECTORS)
  4058fa:	4b1c      	ldr	r3, [pc, #112]	; (40596c <increment_ledBoard_usage_min+0x198>)
  4058fc:	681b      	ldr	r3, [r3, #0]
  4058fe:	2b73      	cmp	r3, #115	; 0x73
  405900:	d902      	bls.n	405908 <increment_ledBoard_usage_min+0x134>
	{
		mFlashIdx = 0;
  405902:	4b1a      	ldr	r3, [pc, #104]	; (40596c <increment_ledBoard_usage_min+0x198>)
  405904:	2200      	movs	r2, #0
  405906:	601a      	str	r2, [r3, #0]
	}
	m.csum = calc_region_checksum(3);
  405908:	2003      	movs	r0, #3
  40590a:	4b19      	ldr	r3, [pc, #100]	; (405970 <increment_ledBoard_usage_min+0x19c>)
  40590c:	4798      	blx	r3
  40590e:	4603      	mov	r3, r0
  405910:	461a      	mov	r2, r3
  405912:	4b13      	ldr	r3, [pc, #76]	; (405960 <increment_ledBoard_usage_min+0x18c>)
  405914:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
//skip for now 22feb16	write_region_to_flash(3, 0xFF, m.csum);
//skip for now 22feb16	copy_region_to_another_sector(3);
//skip for now 22feb16	disrupt_prior_m_sector();

	if (hourRollover)
  405918:	79bb      	ldrb	r3, [r7, #6]
  40591a:	2b00      	cmp	r3, #0
  40591c:	d015      	beq.n	40594a <increment_ledBoard_usage_min+0x176>
	{
		hFlashIdx++;
  40591e:	4b15      	ldr	r3, [pc, #84]	; (405974 <increment_ledBoard_usage_min+0x1a0>)
  405920:	681b      	ldr	r3, [r3, #0]
  405922:	3301      	adds	r3, #1
  405924:	4a13      	ldr	r2, [pc, #76]	; (405974 <increment_ledBoard_usage_min+0x1a0>)
  405926:	6013      	str	r3, [r2, #0]
		if (hFlashIdx >= (NUM_USAGE_HOURS_BUFS_SECTORS/NUM_USAGE_HOURS_SECTORS_PER_BUF))
  405928:	4b12      	ldr	r3, [pc, #72]	; (405974 <increment_ledBoard_usage_min+0x1a0>)
  40592a:	681b      	ldr	r3, [r3, #0]
  40592c:	2b01      	cmp	r3, #1
  40592e:	d902      	bls.n	405936 <increment_ledBoard_usage_min+0x162>
		{
			hFlashIdx = 0;
  405930:	4b10      	ldr	r3, [pc, #64]	; (405974 <increment_ledBoard_usage_min+0x1a0>)
  405932:	2200      	movs	r2, #0
  405934:	601a      	str	r2, [r3, #0]
		}
		h.csum = calc_region_checksum(2);
  405936:	2002      	movs	r0, #2
  405938:	4b0d      	ldr	r3, [pc, #52]	; (405970 <increment_ledBoard_usage_min+0x19c>)
  40593a:	4798      	blx	r3
  40593c:	4603      	mov	r3, r0
  40593e:	461a      	mov	r2, r3
  405940:	4b08      	ldr	r3, [pc, #32]	; (405964 <increment_ledBoard_usage_min+0x190>)
  405942:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0
//skip for now 22feb16		write_region_to_flash(2, 0xFF, h.csum);

		hourRollover = 0; //reset for next pass
  405946:	2300      	movs	r3, #0
  405948:	71bb      	strb	r3, [r7, #6]
	}
}
  40594a:	3708      	adds	r7, #8
  40594c:	46bd      	mov	sp, r7
  40594e:	bd80      	pop	{r7, pc}
  405950:	00405729 	.word	0x00405729
  405954:	204016a8 	.word	0x204016a8
  405958:	20401660 	.word	0x20401660
  40595c:	204016e4 	.word	0x204016e4
  405960:	204017d4 	.word	0x204017d4
  405964:	20401710 	.word	0x20401710
  405968:	20401360 	.word	0x20401360
  40596c:	204009d0 	.word	0x204009d0
  405970:	00405445 	.word	0x00405445
  405974:	204009cc 	.word	0x204009cc

00405978 <init_shelf_n_ledBrd_structs>:



void init_shelf_n_ledBrd_structs(void);
void init_shelf_n_ledBrd_structs(void)
{
  405978:	b480      	push	{r7}
  40597a:	b085      	sub	sp, #20
  40597c:	af00      	add	r7, sp, #0
	
	for (int i=0; i<NUM_SHELVES; i++)
  40597e:	2300      	movs	r3, #0
  405980:	60fb      	str	r3, [r7, #12]
  405982:	e01a      	b.n	4059ba <init_shelf_n_ledBrd_structs+0x42>
	{
		shelf[i].present = 0;
  405984:	497c      	ldr	r1, [pc, #496]	; (405b78 <init_shelf_n_ledBrd_structs+0x200>)
  405986:	68fa      	ldr	r2, [r7, #12]
  405988:	4613      	mov	r3, r2
  40598a:	009b      	lsls	r3, r3, #2
  40598c:	4413      	add	r3, r2
  40598e:	440b      	add	r3, r1
  405990:	2200      	movs	r2, #0
  405992:	711a      	strb	r2, [r3, #4]
		shelf[i].devicesPresent = 0;
  405994:	4978      	ldr	r1, [pc, #480]	; (405b78 <init_shelf_n_ledBrd_structs+0x200>)
  405996:	68fa      	ldr	r2, [r7, #12]
  405998:	4613      	mov	r3, r2
  40599a:	009b      	lsls	r3, r3, #2
  40599c:	4413      	add	r3, r2
  40599e:	440b      	add	r3, r1
  4059a0:	2200      	movs	r2, #0
  4059a2:	70da      	strb	r2, [r3, #3]
		shelf[i].active = 0;
  4059a4:	4974      	ldr	r1, [pc, #464]	; (405b78 <init_shelf_n_ledBrd_structs+0x200>)
  4059a6:	68fa      	ldr	r2, [r7, #12]
  4059a8:	4613      	mov	r3, r2
  4059aa:	009b      	lsls	r3, r3, #2
  4059ac:	4413      	add	r3, r2
  4059ae:	440b      	add	r3, r1
  4059b0:	2200      	movs	r2, #0
  4059b2:	701a      	strb	r2, [r3, #0]

void init_shelf_n_ledBrd_structs(void);
void init_shelf_n_ledBrd_structs(void)
{
	
	for (int i=0; i<NUM_SHELVES; i++)
  4059b4:	68fb      	ldr	r3, [r7, #12]
  4059b6:	3301      	adds	r3, #1
  4059b8:	60fb      	str	r3, [r7, #12]
  4059ba:	68fb      	ldr	r3, [r7, #12]
  4059bc:	2b03      	cmp	r3, #3
  4059be:	dde1      	ble.n	405984 <init_shelf_n_ledBrd_structs+0xc>
		shelf[i].present = 0;
		shelf[i].devicesPresent = 0;
		shelf[i].active = 0;
	}
	
	shelf[0].tLedIdx = 0;
  4059c0:	4b6d      	ldr	r3, [pc, #436]	; (405b78 <init_shelf_n_ledBrd_structs+0x200>)
  4059c2:	2200      	movs	r2, #0
  4059c4:	705a      	strb	r2, [r3, #1]
	shelf[0].bLedIdx = 1;
  4059c6:	4b6c      	ldr	r3, [pc, #432]	; (405b78 <init_shelf_n_ledBrd_structs+0x200>)
  4059c8:	2201      	movs	r2, #1
  4059ca:	709a      	strb	r2, [r3, #2]
	shelf[1].tLedIdx = 1;
  4059cc:	4b6a      	ldr	r3, [pc, #424]	; (405b78 <init_shelf_n_ledBrd_structs+0x200>)
  4059ce:	2201      	movs	r2, #1
  4059d0:	719a      	strb	r2, [r3, #6]
	shelf[1].bLedIdx = 2;
  4059d2:	4b69      	ldr	r3, [pc, #420]	; (405b78 <init_shelf_n_ledBrd_structs+0x200>)
  4059d4:	2202      	movs	r2, #2
  4059d6:	71da      	strb	r2, [r3, #7]
	shelf[2].tLedIdx = 2;
  4059d8:	4b67      	ldr	r3, [pc, #412]	; (405b78 <init_shelf_n_ledBrd_structs+0x200>)
  4059da:	2202      	movs	r2, #2
  4059dc:	72da      	strb	r2, [r3, #11]
	shelf[2].bLedIdx = 3;
  4059de:	4b66      	ldr	r3, [pc, #408]	; (405b78 <init_shelf_n_ledBrd_structs+0x200>)
  4059e0:	2203      	movs	r2, #3
  4059e2:	731a      	strb	r2, [r3, #12]
	shelf[3].tLedIdx = 3;
  4059e4:	4b64      	ldr	r3, [pc, #400]	; (405b78 <init_shelf_n_ledBrd_structs+0x200>)
  4059e6:	2203      	movs	r2, #3
  4059e8:	741a      	strb	r2, [r3, #16]
	shelf[3].bLedIdx = 4;
  4059ea:	4b63      	ldr	r3, [pc, #396]	; (405b78 <init_shelf_n_ledBrd_structs+0x200>)
  4059ec:	2204      	movs	r2, #4
  4059ee:	745a      	strb	r2, [r3, #17]
	
	for (int i=0; i<NUM_LED_BOARDS; i++)
  4059f0:	2300      	movs	r3, #0
  4059f2:	60bb      	str	r3, [r7, #8]
  4059f4:	e00c      	b.n	405a10 <init_shelf_n_ledBrd_structs+0x98>
	{
		ledBrd[i].present = 0;
  4059f6:	4961      	ldr	r1, [pc, #388]	; (405b7c <init_shelf_n_ledBrd_structs+0x204>)
  4059f8:	68ba      	ldr	r2, [r7, #8]
  4059fa:	4613      	mov	r3, r2
  4059fc:	00db      	lsls	r3, r3, #3
  4059fe:	1a9b      	subs	r3, r3, r2
  405a00:	005b      	lsls	r3, r3, #1
  405a02:	440b      	add	r3, r1
  405a04:	3308      	adds	r3, #8
  405a06:	2200      	movs	r2, #0
  405a08:	701a      	strb	r2, [r3, #0]
	shelf[2].tLedIdx = 2;
	shelf[2].bLedIdx = 3;
	shelf[3].tLedIdx = 3;
	shelf[3].bLedIdx = 4;
	
	for (int i=0; i<NUM_LED_BOARDS; i++)
  405a0a:	68bb      	ldr	r3, [r7, #8]
  405a0c:	3301      	adds	r3, #1
  405a0e:	60bb      	str	r3, [r7, #8]
  405a10:	68bb      	ldr	r3, [r7, #8]
  405a12:	2b04      	cmp	r3, #4
  405a14:	ddef      	ble.n	4059f6 <init_shelf_n_ledBrd_structs+0x7e>
	{
		ledBrd[i].present = 0;
	}
	
	ledBrd[0].uSideIdx = 0xFF;
  405a16:	4b59      	ldr	r3, [pc, #356]	; (405b7c <init_shelf_n_ledBrd_structs+0x204>)
  405a18:	22ff      	movs	r2, #255	; 0xff
  405a1a:	729a      	strb	r2, [r3, #10]
	ledBrd[0].lSideIdx = 0;
  405a1c:	4b57      	ldr	r3, [pc, #348]	; (405b7c <init_shelf_n_ledBrd_structs+0x204>)
  405a1e:	2200      	movs	r2, #0
  405a20:	72da      	strb	r2, [r3, #11]
	ledBrd[1].uSideIdx = 1;
  405a22:	4b56      	ldr	r3, [pc, #344]	; (405b7c <init_shelf_n_ledBrd_structs+0x204>)
  405a24:	2201      	movs	r2, #1
  405a26:	761a      	strb	r2, [r3, #24]
	ledBrd[1].lSideIdx = 2;
  405a28:	4b54      	ldr	r3, [pc, #336]	; (405b7c <init_shelf_n_ledBrd_structs+0x204>)
  405a2a:	2202      	movs	r2, #2
  405a2c:	765a      	strb	r2, [r3, #25]
	ledBrd[2].uSideIdx = 3;
  405a2e:	4b53      	ldr	r3, [pc, #332]	; (405b7c <init_shelf_n_ledBrd_structs+0x204>)
  405a30:	2203      	movs	r2, #3
  405a32:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	ledBrd[2].lSideIdx = 4;
  405a36:	4b51      	ldr	r3, [pc, #324]	; (405b7c <init_shelf_n_ledBrd_structs+0x204>)
  405a38:	2204      	movs	r2, #4
  405a3a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	ledBrd[3].uSideIdx = 5;
  405a3e:	4b4f      	ldr	r3, [pc, #316]	; (405b7c <init_shelf_n_ledBrd_structs+0x204>)
  405a40:	2205      	movs	r2, #5
  405a42:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	ledBrd[3].lSideIdx = 6;
  405a46:	4b4d      	ldr	r3, [pc, #308]	; (405b7c <init_shelf_n_ledBrd_structs+0x204>)
  405a48:	2206      	movs	r2, #6
  405a4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	ledBrd[4].uSideIdx = 7;
  405a4e:	4b4b      	ldr	r3, [pc, #300]	; (405b7c <init_shelf_n_ledBrd_structs+0x204>)
  405a50:	2207      	movs	r2, #7
  405a52:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
	ledBrd[4].lSideIdx = 0xFF;
  405a56:	4b49      	ldr	r3, [pc, #292]	; (405b7c <init_shelf_n_ledBrd_structs+0x204>)
  405a58:	22ff      	movs	r2, #255	; 0xff
  405a5a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	ledBrd[0].uSideShelfIdx = 0xFF;
  405a5e:	4b47      	ldr	r3, [pc, #284]	; (405b7c <init_shelf_n_ledBrd_structs+0x204>)
  405a60:	22ff      	movs	r2, #255	; 0xff
  405a62:	731a      	strb	r2, [r3, #12]
	ledBrd[1].uSideShelfIdx = 0;
  405a64:	4b45      	ldr	r3, [pc, #276]	; (405b7c <init_shelf_n_ledBrd_structs+0x204>)
  405a66:	2200      	movs	r2, #0
  405a68:	769a      	strb	r2, [r3, #26]
	ledBrd[2].uSideShelfIdx = 1;
  405a6a:	4b44      	ldr	r3, [pc, #272]	; (405b7c <init_shelf_n_ledBrd_structs+0x204>)
  405a6c:	2201      	movs	r2, #1
  405a6e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	ledBrd[3].uSideShelfIdx = 2;
  405a72:	4b42      	ldr	r3, [pc, #264]	; (405b7c <init_shelf_n_ledBrd_structs+0x204>)
  405a74:	2202      	movs	r2, #2
  405a76:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	ledBrd[4].uSideShelfIdx = 3;
  405a7a:	4b40      	ldr	r3, [pc, #256]	; (405b7c <init_shelf_n_ledBrd_structs+0x204>)
  405a7c:	2203      	movs	r2, #3
  405a7e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 
	ledBrd[0].lSideShelfIdx = 0;
  405a82:	4b3e      	ldr	r3, [pc, #248]	; (405b7c <init_shelf_n_ledBrd_structs+0x204>)
  405a84:	2200      	movs	r2, #0
  405a86:	735a      	strb	r2, [r3, #13]
	ledBrd[1].lSideShelfIdx = 1;
  405a88:	4b3c      	ldr	r3, [pc, #240]	; (405b7c <init_shelf_n_ledBrd_structs+0x204>)
  405a8a:	2201      	movs	r2, #1
  405a8c:	76da      	strb	r2, [r3, #27]
	ledBrd[2].lSideShelfIdx = 2;
  405a8e:	4b3b      	ldr	r3, [pc, #236]	; (405b7c <init_shelf_n_ledBrd_structs+0x204>)
  405a90:	2202      	movs	r2, #2
  405a92:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	ledBrd[3].lSideShelfIdx = 3;
  405a96:	4b39      	ldr	r3, [pc, #228]	; (405b7c <init_shelf_n_ledBrd_structs+0x204>)
  405a98:	2203      	movs	r2, #3
  405a9a:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
	ledBrd[4].lSideShelfIdx = 0xFF;
  405a9e:	4b37      	ldr	r3, [pc, #220]	; (405b7c <init_shelf_n_ledBrd_structs+0x204>)
  405aa0:	22ff      	movs	r2, #255	; 0xff
  405aa2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	

	for (int i=0; i<NUM_LED_BOARD_SIDES; i++)
  405aa6:	2300      	movs	r3, #0
  405aa8:	607b      	str	r3, [r7, #4]
  405aaa:	e01a      	b.n	405ae2 <init_shelf_n_ledBrd_structs+0x16a>
	{
		ledBrdSide[i].maxUsageReached = 0;
  405aac:	4934      	ldr	r1, [pc, #208]	; (405b80 <init_shelf_n_ledBrd_structs+0x208>)
  405aae:	687a      	ldr	r2, [r7, #4]
  405ab0:	4613      	mov	r3, r2
  405ab2:	009b      	lsls	r3, r3, #2
  405ab4:	4413      	add	r3, r2
  405ab6:	440b      	add	r3, r1
  405ab8:	2200      	movs	r2, #0
  405aba:	709a      	strb	r2, [r3, #2]
		ledBrdSide[i].sanitizeMinutes = 0;
  405abc:	4930      	ldr	r1, [pc, #192]	; (405b80 <init_shelf_n_ledBrd_structs+0x208>)
  405abe:	687a      	ldr	r2, [r7, #4]
  405ac0:	4613      	mov	r3, r2
  405ac2:	009b      	lsls	r3, r3, #2
  405ac4:	4413      	add	r3, r2
  405ac6:	440b      	add	r3, r1
  405ac8:	2200      	movs	r2, #0
  405aca:	701a      	strb	r2, [r3, #0]
		ledBrdSide[i].ushdwIdx = 0xFF;
  405acc:	492c      	ldr	r1, [pc, #176]	; (405b80 <init_shelf_n_ledBrd_structs+0x208>)
  405ace:	687a      	ldr	r2, [r7, #4]
  405ad0:	4613      	mov	r3, r2
  405ad2:	009b      	lsls	r3, r3, #2
  405ad4:	4413      	add	r3, r2
  405ad6:	440b      	add	r3, r1
  405ad8:	22ff      	movs	r2, #255	; 0xff
  405ada:	705a      	strb	r2, [r3, #1]
	ledBrd[2].lSideShelfIdx = 2;
	ledBrd[3].lSideShelfIdx = 3;
	ledBrd[4].lSideShelfIdx = 0xFF;
	

	for (int i=0; i<NUM_LED_BOARD_SIDES; i++)
  405adc:	687b      	ldr	r3, [r7, #4]
  405ade:	3301      	adds	r3, #1
  405ae0:	607b      	str	r3, [r7, #4]
  405ae2:	687b      	ldr	r3, [r7, #4]
  405ae4:	2b07      	cmp	r3, #7
  405ae6:	dde1      	ble.n	405aac <init_shelf_n_ledBrd_structs+0x134>
		ledBrdSide[i].maxUsageReached = 0;
		ledBrdSide[i].sanitizeMinutes = 0;
		ledBrdSide[i].ushdwIdx = 0xFF;
	}
	
	ledBrdSide[0].boardIdx = 0;
  405ae8:	4b25      	ldr	r3, [pc, #148]	; (405b80 <init_shelf_n_ledBrd_structs+0x208>)
  405aea:	2200      	movs	r2, #0
  405aec:	711a      	strb	r2, [r3, #4]
	ledBrdSide[1].boardIdx = 1;
  405aee:	4b24      	ldr	r3, [pc, #144]	; (405b80 <init_shelf_n_ledBrd_structs+0x208>)
  405af0:	2201      	movs	r2, #1
  405af2:	725a      	strb	r2, [r3, #9]
	ledBrdSide[2].boardIdx = 1;
  405af4:	4b22      	ldr	r3, [pc, #136]	; (405b80 <init_shelf_n_ledBrd_structs+0x208>)
  405af6:	2201      	movs	r2, #1
  405af8:	739a      	strb	r2, [r3, #14]
	ledBrdSide[3].boardIdx = 2;
  405afa:	4b21      	ldr	r3, [pc, #132]	; (405b80 <init_shelf_n_ledBrd_structs+0x208>)
  405afc:	2202      	movs	r2, #2
  405afe:	74da      	strb	r2, [r3, #19]
	ledBrdSide[4].boardIdx = 2;
  405b00:	4b1f      	ldr	r3, [pc, #124]	; (405b80 <init_shelf_n_ledBrd_structs+0x208>)
  405b02:	2202      	movs	r2, #2
  405b04:	761a      	strb	r2, [r3, #24]
	ledBrdSide[5].boardIdx = 3;
  405b06:	4b1e      	ldr	r3, [pc, #120]	; (405b80 <init_shelf_n_ledBrd_structs+0x208>)
  405b08:	2203      	movs	r2, #3
  405b0a:	775a      	strb	r2, [r3, #29]
	ledBrdSide[6].boardIdx = 3;
  405b0c:	4b1c      	ldr	r3, [pc, #112]	; (405b80 <init_shelf_n_ledBrd_structs+0x208>)
  405b0e:	2203      	movs	r2, #3
  405b10:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	ledBrdSide[7].boardIdx = 4;
  405b14:	4b1a      	ldr	r3, [pc, #104]	; (405b80 <init_shelf_n_ledBrd_structs+0x208>)
  405b16:	2204      	movs	r2, #4
  405b18:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	

	ledBrdSide[0].shelfIdx = 0;
  405b1c:	4b18      	ldr	r3, [pc, #96]	; (405b80 <init_shelf_n_ledBrd_structs+0x208>)
  405b1e:	2200      	movs	r2, #0
  405b20:	70da      	strb	r2, [r3, #3]
	ledBrdSide[1].shelfIdx = 0;
  405b22:	4b17      	ldr	r3, [pc, #92]	; (405b80 <init_shelf_n_ledBrd_structs+0x208>)
  405b24:	2200      	movs	r2, #0
  405b26:	721a      	strb	r2, [r3, #8]
	ledBrdSide[2].shelfIdx = 1;
  405b28:	4b15      	ldr	r3, [pc, #84]	; (405b80 <init_shelf_n_ledBrd_structs+0x208>)
  405b2a:	2201      	movs	r2, #1
  405b2c:	735a      	strb	r2, [r3, #13]
	ledBrdSide[3].shelfIdx = 1;
  405b2e:	4b14      	ldr	r3, [pc, #80]	; (405b80 <init_shelf_n_ledBrd_structs+0x208>)
  405b30:	2201      	movs	r2, #1
  405b32:	749a      	strb	r2, [r3, #18]
	ledBrdSide[4].shelfIdx = 2;
  405b34:	4b12      	ldr	r3, [pc, #72]	; (405b80 <init_shelf_n_ledBrd_structs+0x208>)
  405b36:	2202      	movs	r2, #2
  405b38:	75da      	strb	r2, [r3, #23]
	ledBrdSide[5].shelfIdx = 2;
  405b3a:	4b11      	ldr	r3, [pc, #68]	; (405b80 <init_shelf_n_ledBrd_structs+0x208>)
  405b3c:	2202      	movs	r2, #2
  405b3e:	771a      	strb	r2, [r3, #28]
	ledBrdSide[6].shelfIdx = 3;
  405b40:	4b0f      	ldr	r3, [pc, #60]	; (405b80 <init_shelf_n_ledBrd_structs+0x208>)
  405b42:	2203      	movs	r2, #3
  405b44:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	ledBrdSide[7].shelfIdx = 3;
  405b48:	4b0d      	ldr	r3, [pc, #52]	; (405b80 <init_shelf_n_ledBrd_structs+0x208>)
  405b4a:	2203      	movs	r2, #3
  405b4c:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	
	for (int j=0; j<NUM_LED_BOARD_SIDES; j++)
  405b50:	2300      	movs	r3, #0
  405b52:	603b      	str	r3, [r7, #0]
  405b54:	e007      	b.n	405b66 <init_shelf_n_ledBrd_structs+0x1ee>
	{
		usageIdx[j] = NO_LED_BOARD_PRESENT;
  405b56:	4a0b      	ldr	r2, [pc, #44]	; (405b84 <init_shelf_n_ledBrd_structs+0x20c>)
  405b58:	683b      	ldr	r3, [r7, #0]
  405b5a:	4413      	add	r3, r2
  405b5c:	22ff      	movs	r2, #255	; 0xff
  405b5e:	701a      	strb	r2, [r3, #0]
	ledBrdSide[4].shelfIdx = 2;
	ledBrdSide[5].shelfIdx = 2;
	ledBrdSide[6].shelfIdx = 3;
	ledBrdSide[7].shelfIdx = 3;
	
	for (int j=0; j<NUM_LED_BOARD_SIDES; j++)
  405b60:	683b      	ldr	r3, [r7, #0]
  405b62:	3301      	adds	r3, #1
  405b64:	603b      	str	r3, [r7, #0]
  405b66:	683b      	ldr	r3, [r7, #0]
  405b68:	2b07      	cmp	r3, #7
  405b6a:	ddf4      	ble.n	405b56 <init_shelf_n_ledBrd_structs+0x1de>
	{
		usageIdx[j] = NO_LED_BOARD_PRESENT;
	}

}
  405b6c:	3714      	adds	r7, #20
  405b6e:	46bd      	mov	sp, r7
  405b70:	f85d 7b04 	ldr.w	r7, [sp], #4
  405b74:	4770      	bx	lr
  405b76:	bf00      	nop
  405b78:	204016a8 	.word	0x204016a8
  405b7c:	20401660 	.word	0x20401660
  405b80:	204016e4 	.word	0x204016e4
  405b84:	204016c8 	.word	0x204016c8

00405b88 <load_usageIdx_to_ledBrdSide>:


void load_usageIdx_to_ledBrdSide(void);
void load_usageIdx_to_ledBrdSide(void)
{
  405b88:	b480      	push	{r7}
  405b8a:	b083      	sub	sp, #12
  405b8c:	af00      	add	r7, sp, #0
	for (int i=0; i<NUM_LED_BOARD_SIDES; i++)
  405b8e:	2300      	movs	r3, #0
  405b90:	607b      	str	r3, [r7, #4]
  405b92:	e00e      	b.n	405bb2 <load_usageIdx_to_ledBrdSide+0x2a>
	{
		ledBrdSide[i].ushdwIdx = usageIdx[i];
  405b94:	4a0b      	ldr	r2, [pc, #44]	; (405bc4 <load_usageIdx_to_ledBrdSide+0x3c>)
  405b96:	687b      	ldr	r3, [r7, #4]
  405b98:	4413      	add	r3, r2
  405b9a:	7818      	ldrb	r0, [r3, #0]
  405b9c:	490a      	ldr	r1, [pc, #40]	; (405bc8 <load_usageIdx_to_ledBrdSide+0x40>)
  405b9e:	687a      	ldr	r2, [r7, #4]
  405ba0:	4613      	mov	r3, r2
  405ba2:	009b      	lsls	r3, r3, #2
  405ba4:	4413      	add	r3, r2
  405ba6:	440b      	add	r3, r1
  405ba8:	4602      	mov	r2, r0
  405baa:	705a      	strb	r2, [r3, #1]


void load_usageIdx_to_ledBrdSide(void);
void load_usageIdx_to_ledBrdSide(void)
{
	for (int i=0; i<NUM_LED_BOARD_SIDES; i++)
  405bac:	687b      	ldr	r3, [r7, #4]
  405bae:	3301      	adds	r3, #1
  405bb0:	607b      	str	r3, [r7, #4]
  405bb2:	687b      	ldr	r3, [r7, #4]
  405bb4:	2b07      	cmp	r3, #7
  405bb6:	dded      	ble.n	405b94 <load_usageIdx_to_ledBrdSide+0xc>
	{
		ledBrdSide[i].ushdwIdx = usageIdx[i];
	}
}
  405bb8:	370c      	adds	r7, #12
  405bba:	46bd      	mov	sp, r7
  405bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
  405bc0:	4770      	bx	lr
  405bc2:	bf00      	nop
  405bc4:	204016c8 	.word	0x204016c8
  405bc8:	204016e4 	.word	0x204016e4

00405bcc <init_led_board_info>:


void init_led_board_info(void);
void init_led_board_info(void)
{
  405bcc:	b580      	push	{r7, lr}
  405bce:	b084      	sub	sp, #16
  405bd0:	af00      	add	r7, sp, #0

	}
	else
	{
#endif //23feb16 force this flash region eval to be bad, we want the defaults loaded in the structures, put this back in later
		memset(&sf, 0x00, sizeof(sf));		//serial id's and flags
  405bd2:	481e      	ldr	r0, [pc, #120]	; (405c4c <init_led_board_info+0x80>)
  405bd4:	2100      	movs	r1, #0
  405bd6:	f44f 7240 	mov.w	r2, #768	; 0x300
  405bda:	4b1d      	ldr	r3, [pc, #116]	; (405c50 <init_led_board_info+0x84>)
  405bdc:	4798      	blx	r3
		memset(&sanc, 0x00, sizeof(sanc));	//total chassis sanitation cycles
  405bde:	481d      	ldr	r0, [pc, #116]	; (405c54 <init_led_board_info+0x88>)
  405be0:	2100      	movs	r1, #0
  405be2:	2204      	movs	r2, #4
  405be4:	4b1a      	ldr	r3, [pc, #104]	; (405c50 <init_led_board_info+0x84>)
  405be6:	4798      	blx	r3
		memset(&h, 0x00, sizeof(h));		//usage hours
  405be8:	481b      	ldr	r0, [pc, #108]	; (405c58 <init_led_board_info+0x8c>)
  405bea:	2100      	movs	r1, #0
  405bec:	22c2      	movs	r2, #194	; 0xc2
  405bee:	4b18      	ldr	r3, [pc, #96]	; (405c50 <init_led_board_info+0x84>)
  405bf0:	4798      	blx	r3
		memset(&m, 0x00, sizeof(m));		//usage minutes
  405bf2:	481a      	ldr	r0, [pc, #104]	; (405c5c <init_led_board_info+0x90>)
  405bf4:	2100      	movs	r1, #0
  405bf6:	2268      	movs	r2, #104	; 0x68
  405bf8:	4b15      	ldr	r3, [pc, #84]	; (405c50 <init_led_board_info+0x84>)
  405bfa:	4798      	blx	r3
		memset(&c, 0x00, sizeof(c));		//configuration
  405bfc:	4818      	ldr	r0, [pc, #96]	; (405c60 <init_led_board_info+0x94>)
  405bfe:	2100      	movs	r1, #0
  405c00:	2202      	movs	r2, #2
  405c02:	4b13      	ldr	r3, [pc, #76]	; (405c50 <init_led_board_info+0x84>)
  405c04:	4798      	blx	r3
		c.initialDTE = 30; //changed to 30 minutes for a sanitation test for new LEDs 16jan16
  405c06:	4b16      	ldr	r3, [pc, #88]	; (405c60 <init_led_board_info+0x94>)
  405c08:	221e      	movs	r2, #30
  405c0a:	701a      	strb	r2, [r3, #0]

		for (int i=0; i<5; i++)
  405c0c:	2300      	movs	r3, #0
  405c0e:	60fb      	str	r3, [r7, #12]
  405c10:	e002      	b.n	405c18 <init_led_board_info+0x4c>
  405c12:	68fb      	ldr	r3, [r7, #12]
  405c14:	3301      	adds	r3, #1
  405c16:	60fb      	str	r3, [r7, #12]
  405c18:	68fb      	ldr	r3, [r7, #12]
  405c1a:	2b04      	cmp	r3, #4
  405c1c:	ddf9      	ble.n	405c12 <init_led_board_info+0x46>
				sysErr.flashArea |= BIT(i); //SE_FAIL;
				chassis_error();
			}
#endif
		}
		add_new_led_board_sides_to_usage();
  405c1e:	4b11      	ldr	r3, [pc, #68]	; (405c64 <init_led_board_info+0x98>)
  405c20:	4798      	blx	r3
		load_usageIdx_to_ledBrdSide();
  405c22:	4b11      	ldr	r3, [pc, #68]	; (405c68 <init_led_board_info+0x9c>)
  405c24:	4798      	blx	r3

		for (int i=0; i<5; i++)
  405c26:	2300      	movs	r3, #0
  405c28:	60bb      	str	r3, [r7, #8]
  405c2a:	e009      	b.n	405c40 <init_led_board_info+0x74>
		{
			unsigned char csum;
			csum = calc_region_checksum(i);
  405c2c:	68bb      	ldr	r3, [r7, #8]
  405c2e:	b2db      	uxtb	r3, r3
  405c30:	4618      	mov	r0, r3
  405c32:	4b0e      	ldr	r3, [pc, #56]	; (405c6c <init_led_board_info+0xa0>)
  405c34:	4798      	blx	r3
  405c36:	4603      	mov	r3, r0
  405c38:	71fb      	strb	r3, [r7, #7]
#endif
		}
		add_new_led_board_sides_to_usage();
		load_usageIdx_to_ledBrdSide();

		for (int i=0; i<5; i++)
  405c3a:	68bb      	ldr	r3, [r7, #8]
  405c3c:	3301      	adds	r3, #1
  405c3e:	60bb      	str	r3, [r7, #8]
  405c40:	68bb      	ldr	r3, [r7, #8]
  405c42:	2b04      	cmp	r3, #4
  405c44:	ddf2      	ble.n	405c2c <init_led_board_info+0x60>
//skip for now 22feb16			copy_region_to_another_sector(i);
		}
#if 0 //23feb16 force this flash region eval to be bad, we want the defaults loaded in the structures, put this back in later
	} //if-else
#endif //23feb16 force this flash region eval to be bad, we want the defaults loaded in the structures, put this back in later	
}
  405c46:	3710      	adds	r7, #16
  405c48:	46bd      	mov	sp, r7
  405c4a:	bd80      	pop	{r7, pc}
  405c4c:	20401360 	.word	0x20401360
  405c50:	0040717d 	.word	0x0040717d
  405c54:	2040170c 	.word	0x2040170c
  405c58:	20401710 	.word	0x20401710
  405c5c:	204017d4 	.word	0x204017d4
  405c60:	204016e0 	.word	0x204016e0
  405c64:	0040564d 	.word	0x0040564d
  405c68:	00405b89 	.word	0x00405b89
  405c6c:	00405445 	.word	0x00405445

00405c70 <show_sw_version>:


void show_sw_version(void);
void show_sw_version(void)
{
  405c70:	b580      	push	{r7, lr}
  405c72:	af00      	add	r7, sp, #0
	print_ecdbg("\r\n*---------------------------------------------------*\r\n");
  405c74:	4804      	ldr	r0, [pc, #16]	; (405c88 <show_sw_version+0x18>)
  405c76:	4b05      	ldr	r3, [pc, #20]	; (405c8c <show_sw_version+0x1c>)
  405c78:	4798      	blx	r3
	print_ecdbg(    "ELECTROCLAVE\r\nCopyright (c) 2016 Seal Shield, Inc. \r\n");
  405c7a:	4805      	ldr	r0, [pc, #20]	; (405c90 <show_sw_version+0x20>)
  405c7c:	4b03      	ldr	r3, [pc, #12]	; (405c8c <show_sw_version+0x1c>)
  405c7e:	4798      	blx	r3
	print_ecdbg(    "Hardware Version: Classic +++ Software Version: 0.078\r\n");
  405c80:	4804      	ldr	r0, [pc, #16]	; (405c94 <show_sw_version+0x24>)
  405c82:	4b02      	ldr	r3, [pc, #8]	; (405c8c <show_sw_version+0x1c>)
  405c84:	4798      	blx	r3

}
  405c86:	bd80      	pop	{r7, pc}
  405c88:	0040cd68 	.word	0x0040cd68
  405c8c:	004026b1 	.word	0x004026b1
  405c90:	0040cda4 	.word	0x0040cda4
  405c94:	0040cddc 	.word	0x0040cddc

00405c98 <show_chassis_status_info>:

void show_chassis_status_info(void);
void show_chassis_status_info(void)
{
  405c98:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  405c9c:	b0a7      	sub	sp, #156	; 0x9c
  405c9e:	af0c      	add	r7, sp, #48	; 0x30
	char pStr[80];
	unsigned char uSideIdx, lSideIdx, uSideUsageIdx, lSideUsageIdx;
	unsigned char sanMinutesMax = 0, sanMinutesMin = 0xFF, sanMinutesUpper, sanMinutesLower, uMins, lMins;
  405ca0:	2300      	movs	r3, #0
  405ca2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  405ca6:	23ff      	movs	r3, #255	; 0xff
  405ca8:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
	unsigned int uHrs, lHrs;
	
	print_ecdbg("\r\n***INSTALLED LED BOARDS***\r\n\r\n");
  405cac:	4856      	ldr	r0, [pc, #344]	; (405e08 <show_chassis_status_info+0x170>)
  405cae:	4b57      	ldr	r3, [pc, #348]	; (405e0c <show_chassis_status_info+0x174>)
  405cb0:	4798      	blx	r3
	
	print_ecdbg(" LED | LED BOARD    |   UPPER SIDE     |   LOWER SIDE    \r\n");
  405cb2:	4857      	ldr	r0, [pc, #348]	; (405e10 <show_chassis_status_info+0x178>)
  405cb4:	4b55      	ldr	r3, [pc, #340]	; (405e0c <show_chassis_status_info+0x174>)
  405cb6:	4798      	blx	r3
	print_ecdbg("SLOT |    ID        | HRS:MIN    DTE   | HRS:MIN    DTE   \r\n");
  405cb8:	4856      	ldr	r0, [pc, #344]	; (405e14 <show_chassis_status_info+0x17c>)
  405cba:	4b54      	ldr	r3, [pc, #336]	; (405e0c <show_chassis_status_info+0x174>)
  405cbc:	4798      	blx	r3
	print_ecdbg("----------------------------------------------------------\r\n");
  405cbe:	4856      	ldr	r0, [pc, #344]	; (405e18 <show_chassis_status_info+0x180>)
  405cc0:	4b52      	ldr	r3, [pc, #328]	; (405e0c <show_chassis_status_info+0x174>)
  405cc2:	4798      	blx	r3
	
	for (int i=0; i<NUM_LED_BOARDS; i++)
  405cc4:	2300      	movs	r3, #0
  405cc6:	657b      	str	r3, [r7, #84]	; 0x54
  405cc8:	e153      	b.n	405f72 <show_chassis_status_info+0x2da>
	{
		if (ledBrd[i].present)
  405cca:	4954      	ldr	r1, [pc, #336]	; (405e1c <show_chassis_status_info+0x184>)
  405ccc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
  405cce:	4613      	mov	r3, r2
  405cd0:	00db      	lsls	r3, r3, #3
  405cd2:	1a9b      	subs	r3, r3, r2
  405cd4:	005b      	lsls	r3, r3, #1
  405cd6:	440b      	add	r3, r1
  405cd8:	3308      	adds	r3, #8
  405cda:	781b      	ldrb	r3, [r3, #0]
  405cdc:	2b00      	cmp	r3, #0
  405cde:	f000 8145 	beq.w	405f6c <show_chassis_status_info+0x2d4>
		{
			uSideIdx = ledBrd[i].uSideIdx;
  405ce2:	494e      	ldr	r1, [pc, #312]	; (405e1c <show_chassis_status_info+0x184>)
  405ce4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
  405ce6:	4613      	mov	r3, r2
  405ce8:	00db      	lsls	r3, r3, #3
  405cea:	1a9b      	subs	r3, r3, r2
  405cec:	005b      	lsls	r3, r3, #1
  405cee:	440b      	add	r3, r1
  405cf0:	3308      	adds	r3, #8
  405cf2:	789b      	ldrb	r3, [r3, #2]
  405cf4:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
			lSideIdx = ledBrd[i].lSideIdx;
  405cf8:	4948      	ldr	r1, [pc, #288]	; (405e1c <show_chassis_status_info+0x184>)
  405cfa:	6d7a      	ldr	r2, [r7, #84]	; 0x54
  405cfc:	4613      	mov	r3, r2
  405cfe:	00db      	lsls	r3, r3, #3
  405d00:	1a9b      	subs	r3, r3, r2
  405d02:	005b      	lsls	r3, r3, #1
  405d04:	440b      	add	r3, r1
  405d06:	3308      	adds	r3, #8
  405d08:	78db      	ldrb	r3, [r3, #3]
  405d0a:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
			
			if (uSideIdx != NO_LED_BOARD_PRESENT)
  405d0e:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
  405d12:	2bff      	cmp	r3, #255	; 0xff
  405d14:	d035      	beq.n	405d82 <show_chassis_status_info+0xea>
			{
				uSideUsageIdx = ledBrdSide[uSideIdx].ushdwIdx;	
  405d16:	f897 2053 	ldrb.w	r2, [r7, #83]	; 0x53
  405d1a:	4941      	ldr	r1, [pc, #260]	; (405e20 <show_chassis_status_info+0x188>)
  405d1c:	4613      	mov	r3, r2
  405d1e:	009b      	lsls	r3, r3, #2
  405d20:	4413      	add	r3, r2
  405d22:	440b      	add	r3, r1
  405d24:	785b      	ldrb	r3, [r3, #1]
  405d26:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
				ledBrdSide[uSideIdx].maxUsageReached = !check_led_brd_side_lifetime(uSideIdx);
  405d2a:	f897 4053 	ldrb.w	r4, [r7, #83]	; 0x53
  405d2e:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
  405d32:	4618      	mov	r0, r3
  405d34:	4b3b      	ldr	r3, [pc, #236]	; (405e24 <show_chassis_status_info+0x18c>)
  405d36:	4798      	blx	r3
  405d38:	4603      	mov	r3, r0
  405d3a:	2b00      	cmp	r3, #0
  405d3c:	bf0c      	ite	eq
  405d3e:	2301      	moveq	r3, #1
  405d40:	2300      	movne	r3, #0
  405d42:	b2db      	uxtb	r3, r3
  405d44:	4619      	mov	r1, r3
  405d46:	4a36      	ldr	r2, [pc, #216]	; (405e20 <show_chassis_status_info+0x188>)
  405d48:	4623      	mov	r3, r4
  405d4a:	009b      	lsls	r3, r3, #2
  405d4c:	4423      	add	r3, r4
  405d4e:	4413      	add	r3, r2
  405d50:	460a      	mov	r2, r1
  405d52:	709a      	strb	r2, [r3, #2]
				sanMinutesUpper = ledBrdSide[uSideIdx].sanitizeMinutes;
  405d54:	f897 2053 	ldrb.w	r2, [r7, #83]	; 0x53
  405d58:	4931      	ldr	r1, [pc, #196]	; (405e20 <show_chassis_status_info+0x188>)
  405d5a:	4613      	mov	r3, r2
  405d5c:	009b      	lsls	r3, r3, #2
  405d5e:	4413      	add	r3, r2
  405d60:	440b      	add	r3, r1
  405d62:	781b      	ldrb	r3, [r3, #0]
  405d64:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
				uHrs = h.hrs[uSideUsageIdx];
  405d68:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
  405d6c:	4a2e      	ldr	r2, [pc, #184]	; (405e28 <show_chassis_status_info+0x190>)
  405d6e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
  405d72:	65fb      	str	r3, [r7, #92]	; 0x5c
				uMins = m.mins[uSideUsageIdx];
  405d74:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
  405d78:	4a2c      	ldr	r2, [pc, #176]	; (405e2c <show_chassis_status_info+0x194>)
  405d7a:	5cd3      	ldrb	r3, [r2, r3]
  405d7c:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
  405d80:	e007      	b.n	405d92 <show_chassis_status_info+0xfa>
			}
			else
			{
				uHrs = 0;
  405d82:	2300      	movs	r3, #0
  405d84:	65fb      	str	r3, [r7, #92]	; 0x5c
				uMins = 0;
  405d86:	2300      	movs	r3, #0
  405d88:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
				sanMinutesUpper = 0;
  405d8c:	2300      	movs	r3, #0
  405d8e:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
			}
			
			if (lSideIdx != NO_LED_BOARD_PRESENT)
  405d92:	f897 3052 	ldrb.w	r3, [r7, #82]	; 0x52
  405d96:	2bff      	cmp	r3, #255	; 0xff
  405d98:	d04a      	beq.n	405e30 <show_chassis_status_info+0x198>
			{
				lSideUsageIdx = ledBrdSide[lSideIdx].ushdwIdx;	
  405d9a:	f897 2052 	ldrb.w	r2, [r7, #82]	; 0x52
  405d9e:	4920      	ldr	r1, [pc, #128]	; (405e20 <show_chassis_status_info+0x188>)
  405da0:	4613      	mov	r3, r2
  405da2:	009b      	lsls	r3, r3, #2
  405da4:	4413      	add	r3, r2
  405da6:	440b      	add	r3, r1
  405da8:	785b      	ldrb	r3, [r3, #1]
  405daa:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
				ledBrdSide[lSideIdx].maxUsageReached = !check_led_brd_side_lifetime(lSideIdx);
  405dae:	f897 4052 	ldrb.w	r4, [r7, #82]	; 0x52
  405db2:	f897 3052 	ldrb.w	r3, [r7, #82]	; 0x52
  405db6:	4618      	mov	r0, r3
  405db8:	4b1a      	ldr	r3, [pc, #104]	; (405e24 <show_chassis_status_info+0x18c>)
  405dba:	4798      	blx	r3
  405dbc:	4603      	mov	r3, r0
  405dbe:	2b00      	cmp	r3, #0
  405dc0:	bf0c      	ite	eq
  405dc2:	2301      	moveq	r3, #1
  405dc4:	2300      	movne	r3, #0
  405dc6:	b2db      	uxtb	r3, r3
  405dc8:	4619      	mov	r1, r3
  405dca:	4a15      	ldr	r2, [pc, #84]	; (405e20 <show_chassis_status_info+0x188>)
  405dcc:	4623      	mov	r3, r4
  405dce:	009b      	lsls	r3, r3, #2
  405dd0:	4423      	add	r3, r4
  405dd2:	4413      	add	r3, r2
  405dd4:	460a      	mov	r2, r1
  405dd6:	709a      	strb	r2, [r3, #2]
				sanMinutesLower = ledBrdSide[lSideIdx].sanitizeMinutes;
  405dd8:	f897 2052 	ldrb.w	r2, [r7, #82]	; 0x52
  405ddc:	4910      	ldr	r1, [pc, #64]	; (405e20 <show_chassis_status_info+0x188>)
  405dde:	4613      	mov	r3, r2
  405de0:	009b      	lsls	r3, r3, #2
  405de2:	4413      	add	r3, r2
  405de4:	440b      	add	r3, r1
  405de6:	781b      	ldrb	r3, [r3, #0]
  405de8:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
				lHrs = h.hrs[lSideUsageIdx];
  405dec:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
  405df0:	4a0d      	ldr	r2, [pc, #52]	; (405e28 <show_chassis_status_info+0x190>)
  405df2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
  405df6:	65bb      	str	r3, [r7, #88]	; 0x58
				lMins = m.mins[lSideUsageIdx];
  405df8:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
  405dfc:	4a0b      	ldr	r2, [pc, #44]	; (405e2c <show_chassis_status_info+0x194>)
  405dfe:	5cd3      	ldrb	r3, [r2, r3]
  405e00:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62
  405e04:	e01c      	b.n	405e40 <show_chassis_status_info+0x1a8>
  405e06:	bf00      	nop
  405e08:	0040ce14 	.word	0x0040ce14
  405e0c:	004026b1 	.word	0x004026b1
  405e10:	0040ce38 	.word	0x0040ce38
  405e14:	0040ce74 	.word	0x0040ce74
  405e18:	0040ceb4 	.word	0x0040ceb4
  405e1c:	20401660 	.word	0x20401660
  405e20:	204016e4 	.word	0x204016e4
  405e24:	00404aa1 	.word	0x00404aa1
  405e28:	20401710 	.word	0x20401710
  405e2c:	204017d4 	.word	0x204017d4
			}
			else
			{
				lHrs = 0;
  405e30:	2300      	movs	r3, #0
  405e32:	65bb      	str	r3, [r7, #88]	; 0x58
				lMins = 0;
  405e34:	2300      	movs	r3, #0
  405e36:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62
				sanMinutesLower = 0;
  405e3a:	2300      	movs	r3, #0
  405e3c:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
			} 
			
			
			sprintf(pStr, "%2d     %02X%02X%02X%02X%02X%02X  %04d:%02d     %02d     %04d:%02d     %02d\r\n", 
				i, 
				ledBrd[i].id[0], ledBrd[i].id[1], ledBrd[i].id[2], ledBrd[i].id[3], ledBrd[i].id[4], ledBrd[i].id[5],
  405e40:	497a      	ldr	r1, [pc, #488]	; (40602c <show_chassis_status_info+0x394>)
  405e42:	6d7a      	ldr	r2, [r7, #84]	; 0x54
  405e44:	4613      	mov	r3, r2
  405e46:	00db      	lsls	r3, r3, #3
  405e48:	1a9b      	subs	r3, r3, r2
  405e4a:	005b      	lsls	r3, r3, #1
  405e4c:	440b      	add	r3, r1
  405e4e:	785b      	ldrb	r3, [r3, #1]
				lMins = 0;
				sanMinutesLower = 0;
			} 
			
			
			sprintf(pStr, "%2d     %02X%02X%02X%02X%02X%02X  %04d:%02d     %02d     %04d:%02d     %02d\r\n", 
  405e50:	4699      	mov	r9, r3
				i, 
				ledBrd[i].id[0], ledBrd[i].id[1], ledBrd[i].id[2], ledBrd[i].id[3], ledBrd[i].id[4], ledBrd[i].id[5],
  405e52:	4976      	ldr	r1, [pc, #472]	; (40602c <show_chassis_status_info+0x394>)
  405e54:	6d7a      	ldr	r2, [r7, #84]	; 0x54
  405e56:	4613      	mov	r3, r2
  405e58:	00db      	lsls	r3, r3, #3
  405e5a:	1a9b      	subs	r3, r3, r2
  405e5c:	005b      	lsls	r3, r3, #1
  405e5e:	440b      	add	r3, r1
  405e60:	3301      	adds	r3, #1
  405e62:	785b      	ldrb	r3, [r3, #1]
				lMins = 0;
				sanMinutesLower = 0;
			} 
			
			
			sprintf(pStr, "%2d     %02X%02X%02X%02X%02X%02X  %04d:%02d     %02d     %04d:%02d     %02d\r\n", 
  405e64:	4698      	mov	r8, r3
				i, 
				ledBrd[i].id[0], ledBrd[i].id[1], ledBrd[i].id[2], ledBrd[i].id[3], ledBrd[i].id[4], ledBrd[i].id[5],
  405e66:	4971      	ldr	r1, [pc, #452]	; (40602c <show_chassis_status_info+0x394>)
  405e68:	6d7a      	ldr	r2, [r7, #84]	; 0x54
  405e6a:	4613      	mov	r3, r2
  405e6c:	00db      	lsls	r3, r3, #3
  405e6e:	1a9b      	subs	r3, r3, r2
  405e70:	005b      	lsls	r3, r3, #1
  405e72:	440b      	add	r3, r1
  405e74:	3302      	adds	r3, #2
  405e76:	785b      	ldrb	r3, [r3, #1]
				lMins = 0;
				sanMinutesLower = 0;
			} 
			
			
			sprintf(pStr, "%2d     %02X%02X%02X%02X%02X%02X  %04d:%02d     %02d     %04d:%02d     %02d\r\n", 
  405e78:	469c      	mov	ip, r3
				i, 
				ledBrd[i].id[0], ledBrd[i].id[1], ledBrd[i].id[2], ledBrd[i].id[3], ledBrd[i].id[4], ledBrd[i].id[5],
  405e7a:	496c      	ldr	r1, [pc, #432]	; (40602c <show_chassis_status_info+0x394>)
  405e7c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
  405e7e:	4613      	mov	r3, r2
  405e80:	00db      	lsls	r3, r3, #3
  405e82:	1a9b      	subs	r3, r3, r2
  405e84:	005b      	lsls	r3, r3, #1
  405e86:	440b      	add	r3, r1
  405e88:	3303      	adds	r3, #3
  405e8a:	785b      	ldrb	r3, [r3, #1]
				lMins = 0;
				sanMinutesLower = 0;
			} 
			
			
			sprintf(pStr, "%2d     %02X%02X%02X%02X%02X%02X  %04d:%02d     %02d     %04d:%02d     %02d\r\n", 
  405e8c:	469e      	mov	lr, r3
				i, 
				ledBrd[i].id[0], ledBrd[i].id[1], ledBrd[i].id[2], ledBrd[i].id[3], ledBrd[i].id[4], ledBrd[i].id[5],
  405e8e:	4967      	ldr	r1, [pc, #412]	; (40602c <show_chassis_status_info+0x394>)
  405e90:	6d7a      	ldr	r2, [r7, #84]	; 0x54
  405e92:	4613      	mov	r3, r2
  405e94:	00db      	lsls	r3, r3, #3
  405e96:	1a9b      	subs	r3, r3, r2
  405e98:	005b      	lsls	r3, r3, #1
  405e9a:	440b      	add	r3, r1
  405e9c:	3304      	adds	r3, #4
  405e9e:	785b      	ldrb	r3, [r3, #1]
				lMins = 0;
				sanMinutesLower = 0;
			} 
			
			
			sprintf(pStr, "%2d     %02X%02X%02X%02X%02X%02X  %04d:%02d     %02d     %04d:%02d     %02d\r\n", 
  405ea0:	461e      	mov	r6, r3
				i, 
				ledBrd[i].id[0], ledBrd[i].id[1], ledBrd[i].id[2], ledBrd[i].id[3], ledBrd[i].id[4], ledBrd[i].id[5],
  405ea2:	4962      	ldr	r1, [pc, #392]	; (40602c <show_chassis_status_info+0x394>)
  405ea4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
  405ea6:	4613      	mov	r3, r2
  405ea8:	00db      	lsls	r3, r3, #3
  405eaa:	1a9b      	subs	r3, r3, r2
  405eac:	005b      	lsls	r3, r3, #1
  405eae:	440b      	add	r3, r1
  405eb0:	3305      	adds	r3, #5
  405eb2:	785b      	ldrb	r3, [r3, #1]
				lMins = 0;
				sanMinutesLower = 0;
			} 
			
			
			sprintf(pStr, "%2d     %02X%02X%02X%02X%02X%02X  %04d:%02d     %02d     %04d:%02d     %02d\r\n", 
  405eb4:	461c      	mov	r4, r3
  405eb6:	f897 0063 	ldrb.w	r0, [r7, #99]	; 0x63
  405eba:	f897 1065 	ldrb.w	r1, [r7, #101]	; 0x65
  405ebe:	f897 2062 	ldrb.w	r2, [r7, #98]	; 0x62
  405ec2:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
  405ec6:	463d      	mov	r5, r7
  405ec8:	f8cd 8000 	str.w	r8, [sp]
  405ecc:	f8cd c004 	str.w	ip, [sp, #4]
  405ed0:	f8cd e008 	str.w	lr, [sp, #8]
  405ed4:	9603      	str	r6, [sp, #12]
  405ed6:	9404      	str	r4, [sp, #16]
  405ed8:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
  405eda:	9405      	str	r4, [sp, #20]
  405edc:	9006      	str	r0, [sp, #24]
  405ede:	9107      	str	r1, [sp, #28]
  405ee0:	6db9      	ldr	r1, [r7, #88]	; 0x58
  405ee2:	9108      	str	r1, [sp, #32]
  405ee4:	9209      	str	r2, [sp, #36]	; 0x24
  405ee6:	930a      	str	r3, [sp, #40]	; 0x28
  405ee8:	4628      	mov	r0, r5
  405eea:	4951      	ldr	r1, [pc, #324]	; (406030 <show_chassis_status_info+0x398>)
  405eec:	6d7a      	ldr	r2, [r7, #84]	; 0x54
  405eee:	464b      	mov	r3, r9
  405ef0:	4c50      	ldr	r4, [pc, #320]	; (406034 <show_chassis_status_info+0x39c>)
  405ef2:	47a0      	blx	r4
				ledBrd[i].id[0], ledBrd[i].id[1], ledBrd[i].id[2], ledBrd[i].id[3], ledBrd[i].id[4], ledBrd[i].id[5],
				uHrs, uMins,
				sanMinutesUpper,
				lHrs, lMins,
				sanMinutesLower);
			print_ecdbg(pStr);
  405ef4:	463b      	mov	r3, r7
  405ef6:	4618      	mov	r0, r3
  405ef8:	4b4f      	ldr	r3, [pc, #316]	; (406038 <show_chassis_status_info+0x3a0>)
  405efa:	4798      	blx	r3
			

			/* 
			 * Determine the min and max sanitize times for the LED boards that are currently installed
			 */
			if ((sanMinutesMax < sanMinutesUpper) && (sanMinutesUpper != 0))
  405efc:	f897 2067 	ldrb.w	r2, [r7, #103]	; 0x67
  405f00:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
  405f04:	429a      	cmp	r2, r3
  405f06:	d207      	bcs.n	405f18 <show_chassis_status_info+0x280>
  405f08:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
  405f0c:	2b00      	cmp	r3, #0
  405f0e:	d003      	beq.n	405f18 <show_chassis_status_info+0x280>
			{
				sanMinutesMax = sanMinutesUpper;
  405f10:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
  405f14:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
			if ((sanMinutesMax < sanMinutesLower) && (sanMinutesLower != 0))
  405f18:	f897 2067 	ldrb.w	r2, [r7, #103]	; 0x67
  405f1c:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
  405f20:	429a      	cmp	r2, r3
  405f22:	d207      	bcs.n	405f34 <show_chassis_status_info+0x29c>
  405f24:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
  405f28:	2b00      	cmp	r3, #0
  405f2a:	d003      	beq.n	405f34 <show_chassis_status_info+0x29c>
			{
				sanMinutesMax = sanMinutesLower;
  405f2c:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
  405f30:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
			if ((sanMinutesMin > sanMinutesUpper) && (sanMinutesUpper != 0))
  405f34:	f897 2066 	ldrb.w	r2, [r7, #102]	; 0x66
  405f38:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
  405f3c:	429a      	cmp	r2, r3
  405f3e:	d907      	bls.n	405f50 <show_chassis_status_info+0x2b8>
  405f40:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
  405f44:	2b00      	cmp	r3, #0
  405f46:	d003      	beq.n	405f50 <show_chassis_status_info+0x2b8>
			{
				sanMinutesMin = sanMinutesUpper;
  405f48:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
  405f4c:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
			}
			if ((sanMinutesMin > sanMinutesLower) && (sanMinutesLower != 0))
  405f50:	f897 2066 	ldrb.w	r2, [r7, #102]	; 0x66
  405f54:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
  405f58:	429a      	cmp	r2, r3
  405f5a:	d907      	bls.n	405f6c <show_chassis_status_info+0x2d4>
  405f5c:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
  405f60:	2b00      	cmp	r3, #0
  405f62:	d003      	beq.n	405f6c <show_chassis_status_info+0x2d4>
			{
				sanMinutesMin = sanMinutesLower;
  405f64:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
  405f68:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
	
	print_ecdbg(" LED | LED BOARD    |   UPPER SIDE     |   LOWER SIDE    \r\n");
	print_ecdbg("SLOT |    ID        | HRS:MIN    DTE   | HRS:MIN    DTE   \r\n");
	print_ecdbg("----------------------------------------------------------\r\n");
	
	for (int i=0; i<NUM_LED_BOARDS; i++)
  405f6c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
  405f6e:	3301      	adds	r3, #1
  405f70:	657b      	str	r3, [r7, #84]	; 0x54
  405f72:	6d7b      	ldr	r3, [r7, #84]	; 0x54
  405f74:	2b04      	cmp	r3, #4
  405f76:	f77f aea8 	ble.w	405cca <show_chassis_status_info+0x32>
				sanMinutesMin = sanMinutesLower;
			}
		}
	}
	
	print_ecdbg("MAX DTE: ");
  405f7a:	4830      	ldr	r0, [pc, #192]	; (40603c <show_chassis_status_info+0x3a4>)
  405f7c:	4b2e      	ldr	r3, [pc, #184]	; (406038 <show_chassis_status_info+0x3a0>)
  405f7e:	4798      	blx	r3
	print_ecdbg_num(sanMinutesMax);
  405f80:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
  405f84:	4618      	mov	r0, r3
  405f86:	4b2e      	ldr	r3, [pc, #184]	; (406040 <show_chassis_status_info+0x3a8>)
  405f88:	4798      	blx	r3
	print_ecdbg(" MIN DTE: ");
  405f8a:	482e      	ldr	r0, [pc, #184]	; (406044 <show_chassis_status_info+0x3ac>)
  405f8c:	4b2a      	ldr	r3, [pc, #168]	; (406038 <show_chassis_status_info+0x3a0>)
  405f8e:	4798      	blx	r3
	print_ecdbg_num(sanMinutesMin);
  405f90:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
  405f94:	4618      	mov	r0, r3
  405f96:	4b2a      	ldr	r3, [pc, #168]	; (406040 <show_chassis_status_info+0x3a8>)
  405f98:	4798      	blx	r3
	print_ecdbg("\r\n");
  405f9a:	482b      	ldr	r0, [pc, #172]	; (406048 <show_chassis_status_info+0x3b0>)
  405f9c:	4b26      	ldr	r3, [pc, #152]	; (406038 <show_chassis_status_info+0x3a0>)
  405f9e:	4798      	blx	r3
	
	print_ecdbg("TOTAL SANITIZE TIME: ");
  405fa0:	482a      	ldr	r0, [pc, #168]	; (40604c <show_chassis_status_info+0x3b4>)
  405fa2:	4b25      	ldr	r3, [pc, #148]	; (406038 <show_chassis_status_info+0x3a0>)
  405fa4:	4798      	blx	r3
	if ((m.sanMins/60) < 10)
  405fa6:	4b2a      	ldr	r3, [pc, #168]	; (406050 <show_chassis_status_info+0x3b8>)
  405fa8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
  405faa:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
  405fae:	d202      	bcs.n	405fb6 <show_chassis_status_info+0x31e>
	{
		print_ecdbg("0"); //print leading 0 if we need it
  405fb0:	4828      	ldr	r0, [pc, #160]	; (406054 <show_chassis_status_info+0x3bc>)
  405fb2:	4b21      	ldr	r3, [pc, #132]	; (406038 <show_chassis_status_info+0x3a0>)
  405fb4:	4798      	blx	r3
	}
	print_ecdbg_num((m.sanMins/60));
  405fb6:	4b26      	ldr	r3, [pc, #152]	; (406050 <show_chassis_status_info+0x3b8>)
  405fb8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
  405fba:	4a27      	ldr	r2, [pc, #156]	; (406058 <show_chassis_status_info+0x3c0>)
  405fbc:	fba2 2303 	umull	r2, r3, r2, r3
  405fc0:	095b      	lsrs	r3, r3, #5
  405fc2:	4618      	mov	r0, r3
  405fc4:	4b1e      	ldr	r3, [pc, #120]	; (406040 <show_chassis_status_info+0x3a8>)
  405fc6:	4798      	blx	r3
	print_ecdbg(":");
  405fc8:	4824      	ldr	r0, [pc, #144]	; (40605c <show_chassis_status_info+0x3c4>)
  405fca:	4b1b      	ldr	r3, [pc, #108]	; (406038 <show_chassis_status_info+0x3a0>)
  405fcc:	4798      	blx	r3

	if ((m.sanMins%60) < 10)
  405fce:	4b20      	ldr	r3, [pc, #128]	; (406050 <show_chassis_status_info+0x3b8>)
  405fd0:	6e19      	ldr	r1, [r3, #96]	; 0x60
  405fd2:	4b21      	ldr	r3, [pc, #132]	; (406058 <show_chassis_status_info+0x3c0>)
  405fd4:	fba3 2301 	umull	r2, r3, r3, r1
  405fd8:	095a      	lsrs	r2, r3, #5
  405fda:	4613      	mov	r3, r2
  405fdc:	011b      	lsls	r3, r3, #4
  405fde:	1a9b      	subs	r3, r3, r2
  405fe0:	009b      	lsls	r3, r3, #2
  405fe2:	1aca      	subs	r2, r1, r3
  405fe4:	2a09      	cmp	r2, #9
  405fe6:	d802      	bhi.n	405fee <show_chassis_status_info+0x356>
	{
		print_ecdbg("0"); //print leading 0 if we need it
  405fe8:	481a      	ldr	r0, [pc, #104]	; (406054 <show_chassis_status_info+0x3bc>)
  405fea:	4b13      	ldr	r3, [pc, #76]	; (406038 <show_chassis_status_info+0x3a0>)
  405fec:	4798      	blx	r3
	}
	print_ecdbg_num((m.sanMins%60));
  405fee:	4b18      	ldr	r3, [pc, #96]	; (406050 <show_chassis_status_info+0x3b8>)
  405ff0:	6e19      	ldr	r1, [r3, #96]	; 0x60
  405ff2:	4b19      	ldr	r3, [pc, #100]	; (406058 <show_chassis_status_info+0x3c0>)
  405ff4:	fba3 2301 	umull	r2, r3, r3, r1
  405ff8:	095a      	lsrs	r2, r3, #5
  405ffa:	4613      	mov	r3, r2
  405ffc:	011b      	lsls	r3, r3, #4
  405ffe:	1a9b      	subs	r3, r3, r2
  406000:	009b      	lsls	r3, r3, #2
  406002:	1aca      	subs	r2, r1, r3
  406004:	4610      	mov	r0, r2
  406006:	4b0e      	ldr	r3, [pc, #56]	; (406040 <show_chassis_status_info+0x3a8>)
  406008:	4798      	blx	r3

	print_ecdbg("  TOTAL SANITIZE CYCLES: ");
  40600a:	4815      	ldr	r0, [pc, #84]	; (406060 <show_chassis_status_info+0x3c8>)
  40600c:	4b0a      	ldr	r3, [pc, #40]	; (406038 <show_chassis_status_info+0x3a0>)
  40600e:	4798      	blx	r3
	print_ecdbg_num(sanc.cycles);
  406010:	4b14      	ldr	r3, [pc, #80]	; (406064 <show_chassis_status_info+0x3cc>)
  406012:	681b      	ldr	r3, [r3, #0]
  406014:	f3c3 0313 	ubfx	r3, r3, #0, #20
  406018:	4618      	mov	r0, r3
  40601a:	4b09      	ldr	r3, [pc, #36]	; (406040 <show_chassis_status_info+0x3a8>)
  40601c:	4798      	blx	r3

	print_ecdbg("\r\n");
  40601e:	480a      	ldr	r0, [pc, #40]	; (406048 <show_chassis_status_info+0x3b0>)
  406020:	4b05      	ldr	r3, [pc, #20]	; (406038 <show_chassis_status_info+0x3a0>)
  406022:	4798      	blx	r3
	
}
  406024:	376c      	adds	r7, #108	; 0x6c
  406026:	46bd      	mov	sp, r7
  406028:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40602c:	20401660 	.word	0x20401660
  406030:	0040cef4 	.word	0x0040cef4
  406034:	00407399 	.word	0x00407399
  406038:	004026b1 	.word	0x004026b1
  40603c:	0040cf44 	.word	0x0040cf44
  406040:	004047ed 	.word	0x004047ed
  406044:	0040cf50 	.word	0x0040cf50
  406048:	0040ca68 	.word	0x0040ca68
  40604c:	0040cf5c 	.word	0x0040cf5c
  406050:	204017d4 	.word	0x204017d4
  406054:	0040cf74 	.word	0x0040cf74
  406058:	88888889 	.word	0x88888889
  40605c:	0040cf78 	.word	0x0040cf78
  406060:	0040cf7c 	.word	0x0040cf7c
  406064:	2040170c 	.word	0x2040170c

00406068 <show_chassis_sysErr>:


void show_chassis_sysErr(void);
void show_chassis_sysErr(void)
{
  406068:	b5b0      	push	{r4, r5, r7, lr}
  40606a:	b09a      	sub	sp, #104	; 0x68
  40606c:	af00      	add	r7, sp, #0
	char str[80];
	

	print_ecdbg("\r\n***SYSTEM TESTS***\r\n\r\n");
  40606e:	4898      	ldr	r0, [pc, #608]	; (4062d0 <show_chassis_sysErr+0x268>)
  406070:	4b98      	ldr	r3, [pc, #608]	; (4062d4 <show_chassis_sysErr+0x26c>)
  406072:	4798      	blx	r3


/*
 *	LED Driver: Top
 */
	sprintf(str, "LED Driver: TOP (0..7)                 ");
  406074:	1d3b      	adds	r3, r7, #4
  406076:	4a98      	ldr	r2, [pc, #608]	; (4062d8 <show_chassis_sysErr+0x270>)
  406078:	461c      	mov	r4, r3
  40607a:	4615      	mov	r5, r2
  40607c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  40607e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  406080:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  406082:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  406084:	e895 0003 	ldmia.w	r5, {r0, r1}
  406088:	e884 0003 	stmia.w	r4, {r0, r1}
	
	for (int i=0; i<8; i++)
  40608c:	2300      	movs	r3, #0
  40608e:	667b      	str	r3, [r7, #100]	; 0x64
  406090:	e027      	b.n	4060e2 <show_chassis_sysErr+0x7a>
	{
		if ((sysErr.topdrive & BIT(i)))
  406092:	4b92      	ldr	r3, [pc, #584]	; (4062dc <show_chassis_sysErr+0x274>)
  406094:	781b      	ldrb	r3, [r3, #0]
  406096:	461a      	mov	r2, r3
  406098:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  40609a:	fa42 f303 	asr.w	r3, r2, r3
  40609e:	f003 0301 	and.w	r3, r3, #1
  4060a2:	2b00      	cmp	r3, #0
  4060a4:	d00d      	beq.n	4060c2 <show_chassis_sysErr+0x5a>
		{
			strcat(str,"F ");			
  4060a6:	1d3b      	adds	r3, r7, #4
  4060a8:	4618      	mov	r0, r3
  4060aa:	4b8d      	ldr	r3, [pc, #564]	; (4062e0 <show_chassis_sysErr+0x278>)
  4060ac:	4798      	blx	r3
  4060ae:	4603      	mov	r3, r0
  4060b0:	461a      	mov	r2, r3
  4060b2:	1d3b      	adds	r3, r7, #4
  4060b4:	4413      	add	r3, r2
  4060b6:	4a8b      	ldr	r2, [pc, #556]	; (4062e4 <show_chassis_sysErr+0x27c>)
  4060b8:	8811      	ldrh	r1, [r2, #0]
  4060ba:	7892      	ldrb	r2, [r2, #2]
  4060bc:	8019      	strh	r1, [r3, #0]
  4060be:	709a      	strb	r2, [r3, #2]
  4060c0:	e00c      	b.n	4060dc <show_chassis_sysErr+0x74>
//DEBUG 24jun15 need to function even with these errors for demo purposes			electroclaveState = STATE_CHASSIS_ERROR;
		}
		else
		{
			strcat(str,"P ");
  4060c2:	1d3b      	adds	r3, r7, #4
  4060c4:	4618      	mov	r0, r3
  4060c6:	4b86      	ldr	r3, [pc, #536]	; (4062e0 <show_chassis_sysErr+0x278>)
  4060c8:	4798      	blx	r3
  4060ca:	4603      	mov	r3, r0
  4060cc:	461a      	mov	r2, r3
  4060ce:	1d3b      	adds	r3, r7, #4
  4060d0:	4413      	add	r3, r2
  4060d2:	4a85      	ldr	r2, [pc, #532]	; (4062e8 <show_chassis_sysErr+0x280>)
  4060d4:	8811      	ldrh	r1, [r2, #0]
  4060d6:	7892      	ldrb	r2, [r2, #2]
  4060d8:	8019      	strh	r1, [r3, #0]
  4060da:	709a      	strb	r2, [r3, #2]
/*
 *	LED Driver: Top
 */
	sprintf(str, "LED Driver: TOP (0..7)                 ");
	
	for (int i=0; i<8; i++)
  4060dc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  4060de:	3301      	adds	r3, #1
  4060e0:	667b      	str	r3, [r7, #100]	; 0x64
  4060e2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  4060e4:	2b07      	cmp	r3, #7
  4060e6:	ddd4      	ble.n	406092 <show_chassis_sysErr+0x2a>
		{
			strcat(str,"P ");
		}
	}
	
	print_ecdbg(str);
  4060e8:	1d3b      	adds	r3, r7, #4
  4060ea:	4618      	mov	r0, r3
  4060ec:	4b79      	ldr	r3, [pc, #484]	; (4062d4 <show_chassis_sysErr+0x26c>)
  4060ee:	4798      	blx	r3
	print_ecdbg("\r\n");
  4060f0:	487e      	ldr	r0, [pc, #504]	; (4062ec <show_chassis_sysErr+0x284>)
  4060f2:	4b78      	ldr	r3, [pc, #480]	; (4062d4 <show_chassis_sysErr+0x26c>)
  4060f4:	4798      	blx	r3
	
/*
 *	LED Driver: Bottom
 */
	sprintf(str, "LED Driver: BOTTOM (0..11)             ");
  4060f6:	1d3b      	adds	r3, r7, #4
  4060f8:	4a7d      	ldr	r2, [pc, #500]	; (4062f0 <show_chassis_sysErr+0x288>)
  4060fa:	461c      	mov	r4, r3
  4060fc:	4615      	mov	r5, r2
  4060fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  406100:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  406102:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  406104:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  406106:	e895 0003 	ldmia.w	r5, {r0, r1}
  40610a:	e884 0003 	stmia.w	r4, {r0, r1}
	
	for (int i=0; i<12; i++)
  40610e:	2300      	movs	r3, #0
  406110:	663b      	str	r3, [r7, #96]	; 0x60
  406112:	e026      	b.n	406162 <show_chassis_sysErr+0xfa>
	{
		if ((sysErr.botdrive & BIT(i)))
  406114:	4b71      	ldr	r3, [pc, #452]	; (4062dc <show_chassis_sysErr+0x274>)
  406116:	685b      	ldr	r3, [r3, #4]
  406118:	2101      	movs	r1, #1
  40611a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
  40611c:	fa01 f202 	lsl.w	r2, r1, r2
  406120:	4013      	ands	r3, r2
  406122:	2b00      	cmp	r3, #0
  406124:	d00d      	beq.n	406142 <show_chassis_sysErr+0xda>
		{
			strcat(str,"F ");			
  406126:	1d3b      	adds	r3, r7, #4
  406128:	4618      	mov	r0, r3
  40612a:	4b6d      	ldr	r3, [pc, #436]	; (4062e0 <show_chassis_sysErr+0x278>)
  40612c:	4798      	blx	r3
  40612e:	4603      	mov	r3, r0
  406130:	461a      	mov	r2, r3
  406132:	1d3b      	adds	r3, r7, #4
  406134:	4413      	add	r3, r2
  406136:	4a6b      	ldr	r2, [pc, #428]	; (4062e4 <show_chassis_sysErr+0x27c>)
  406138:	8811      	ldrh	r1, [r2, #0]
  40613a:	7892      	ldrb	r2, [r2, #2]
  40613c:	8019      	strh	r1, [r3, #0]
  40613e:	709a      	strb	r2, [r3, #2]
  406140:	e00c      	b.n	40615c <show_chassis_sysErr+0xf4>
//DEBUG 24jun15 need to function even with these errors for demo purposes			electroclaveState = STATE_CHASSIS_ERROR;
		}
		else
		{
			strcat(str,"P ");
  406142:	1d3b      	adds	r3, r7, #4
  406144:	4618      	mov	r0, r3
  406146:	4b66      	ldr	r3, [pc, #408]	; (4062e0 <show_chassis_sysErr+0x278>)
  406148:	4798      	blx	r3
  40614a:	4603      	mov	r3, r0
  40614c:	461a      	mov	r2, r3
  40614e:	1d3b      	adds	r3, r7, #4
  406150:	4413      	add	r3, r2
  406152:	4a65      	ldr	r2, [pc, #404]	; (4062e8 <show_chassis_sysErr+0x280>)
  406154:	8811      	ldrh	r1, [r2, #0]
  406156:	7892      	ldrb	r2, [r2, #2]
  406158:	8019      	strh	r1, [r3, #0]
  40615a:	709a      	strb	r2, [r3, #2]
/*
 *	LED Driver: Bottom
 */
	sprintf(str, "LED Driver: BOTTOM (0..11)             ");
	
	for (int i=0; i<12; i++)
  40615c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
  40615e:	3301      	adds	r3, #1
  406160:	663b      	str	r3, [r7, #96]	; 0x60
  406162:	6e3b      	ldr	r3, [r7, #96]	; 0x60
  406164:	2b0b      	cmp	r3, #11
  406166:	ddd5      	ble.n	406114 <show_chassis_sysErr+0xac>
		{
			strcat(str,"P ");
		}
	}
	
	print_ecdbg(str);
  406168:	1d3b      	adds	r3, r7, #4
  40616a:	4618      	mov	r0, r3
  40616c:	4b59      	ldr	r3, [pc, #356]	; (4062d4 <show_chassis_sysErr+0x26c>)
  40616e:	4798      	blx	r3
	print_ecdbg("\r\n");
  406170:	485e      	ldr	r0, [pc, #376]	; (4062ec <show_chassis_sysErr+0x284>)
  406172:	4b58      	ldr	r3, [pc, #352]	; (4062d4 <show_chassis_sysErr+0x26c>)
  406174:	4798      	blx	r3
	
/*
 *	Flash
 */

	sprintf(str, "Flash (0..4)                           ");
  406176:	1d3b      	adds	r3, r7, #4
  406178:	4a5e      	ldr	r2, [pc, #376]	; (4062f4 <show_chassis_sysErr+0x28c>)
  40617a:	461c      	mov	r4, r3
  40617c:	4615      	mov	r5, r2
  40617e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  406180:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  406182:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  406184:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  406186:	e895 0003 	ldmia.w	r5, {r0, r1}
  40618a:	e884 0003 	stmia.w	r4, {r0, r1}
	
	for (int i=0; i<5; i++)
  40618e:	2300      	movs	r3, #0
  406190:	65fb      	str	r3, [r7, #92]	; 0x5c
  406192:	e029      	b.n	4061e8 <show_chassis_sysErr+0x180>
	{
		if ((sysErr.flashArea & BIT(i)) == SE_FAIL)
  406194:	4b51      	ldr	r3, [pc, #324]	; (4062dc <show_chassis_sysErr+0x274>)
  406196:	689b      	ldr	r3, [r3, #8]
  406198:	2101      	movs	r1, #1
  40619a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
  40619c:	fa01 f202 	lsl.w	r2, r1, r2
  4061a0:	4013      	ands	r3, r2
  4061a2:	2b01      	cmp	r3, #1
  4061a4:	d110      	bne.n	4061c8 <show_chassis_sysErr+0x160>
		{
			strcat(str, "F ");
  4061a6:	1d3b      	adds	r3, r7, #4
  4061a8:	4618      	mov	r0, r3
  4061aa:	4b4d      	ldr	r3, [pc, #308]	; (4062e0 <show_chassis_sysErr+0x278>)
  4061ac:	4798      	blx	r3
  4061ae:	4603      	mov	r3, r0
  4061b0:	461a      	mov	r2, r3
  4061b2:	1d3b      	adds	r3, r7, #4
  4061b4:	4413      	add	r3, r2
  4061b6:	4a4b      	ldr	r2, [pc, #300]	; (4062e4 <show_chassis_sysErr+0x27c>)
  4061b8:	8811      	ldrh	r1, [r2, #0]
  4061ba:	7892      	ldrb	r2, [r2, #2]
  4061bc:	8019      	strh	r1, [r3, #0]
  4061be:	709a      	strb	r2, [r3, #2]
			electroclaveState = STATE_CHASSIS_ERROR;
  4061c0:	4b4d      	ldr	r3, [pc, #308]	; (4062f8 <show_chassis_sysErr+0x290>)
  4061c2:	2208      	movs	r2, #8
  4061c4:	701a      	strb	r2, [r3, #0]
  4061c6:	e00c      	b.n	4061e2 <show_chassis_sysErr+0x17a>
		}
		else
		{
			strcat(str, "P ");
  4061c8:	1d3b      	adds	r3, r7, #4
  4061ca:	4618      	mov	r0, r3
  4061cc:	4b44      	ldr	r3, [pc, #272]	; (4062e0 <show_chassis_sysErr+0x278>)
  4061ce:	4798      	blx	r3
  4061d0:	4603      	mov	r3, r0
  4061d2:	461a      	mov	r2, r3
  4061d4:	1d3b      	adds	r3, r7, #4
  4061d6:	4413      	add	r3, r2
  4061d8:	4a43      	ldr	r2, [pc, #268]	; (4062e8 <show_chassis_sysErr+0x280>)
  4061da:	8811      	ldrh	r1, [r2, #0]
  4061dc:	7892      	ldrb	r2, [r2, #2]
  4061de:	8019      	strh	r1, [r3, #0]
  4061e0:	709a      	strb	r2, [r3, #2]
 *	Flash
 */

	sprintf(str, "Flash (0..4)                           ");
	
	for (int i=0; i<5; i++)
  4061e2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  4061e4:	3301      	adds	r3, #1
  4061e6:	65fb      	str	r3, [r7, #92]	; 0x5c
  4061e8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  4061ea:	2b04      	cmp	r3, #4
  4061ec:	ddd2      	ble.n	406194 <show_chassis_sysErr+0x12c>
		{
			strcat(str, "P ");
		}
	}
	
	print_ecdbg(str);
  4061ee:	1d3b      	adds	r3, r7, #4
  4061f0:	4618      	mov	r0, r3
  4061f2:	4b38      	ldr	r3, [pc, #224]	; (4062d4 <show_chassis_sysErr+0x26c>)
  4061f4:	4798      	blx	r3
	print_ecdbg("\r\n");
  4061f6:	483d      	ldr	r0, [pc, #244]	; (4062ec <show_chassis_sysErr+0x284>)
  4061f8:	4b36      	ldr	r3, [pc, #216]	; (4062d4 <show_chassis_sysErr+0x26c>)
  4061fa:	4798      	blx	r3
	
/*
 * LED board serial ID checksums
 */	
	sprintf(str, "LED Board Serial ID Checksums (0..4)   ");
  4061fc:	1d3b      	adds	r3, r7, #4
  4061fe:	4a3f      	ldr	r2, [pc, #252]	; (4062fc <show_chassis_sysErr+0x294>)
  406200:	461c      	mov	r4, r3
  406202:	4615      	mov	r5, r2
  406204:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  406206:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  406208:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  40620a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  40620c:	e895 0003 	ldmia.w	r5, {r0, r1}
  406210:	e884 0003 	stmia.w	r4, {r0, r1}
	
	for (int i=0; i<NUM_LED_BOARDS; i++)
  406214:	2300      	movs	r3, #0
  406216:	65bb      	str	r3, [r7, #88]	; 0x58
  406218:	e02a      	b.n	406270 <show_chassis_sysErr+0x208>
	{
		if ((sysErr.ledBrdSerialIdCsum & BIT(i)) == SE_FAIL)
  40621a:	4b30      	ldr	r3, [pc, #192]	; (4062dc <show_chassis_sysErr+0x274>)
  40621c:	7b1b      	ldrb	r3, [r3, #12]
  40621e:	4619      	mov	r1, r3
  406220:	2201      	movs	r2, #1
  406222:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  406224:	fa02 f303 	lsl.w	r3, r2, r3
  406228:	400b      	ands	r3, r1
  40622a:	2b01      	cmp	r3, #1
  40622c:	d110      	bne.n	406250 <show_chassis_sysErr+0x1e8>
		{
			strcat(str, "F ");
  40622e:	1d3b      	adds	r3, r7, #4
  406230:	4618      	mov	r0, r3
  406232:	4b2b      	ldr	r3, [pc, #172]	; (4062e0 <show_chassis_sysErr+0x278>)
  406234:	4798      	blx	r3
  406236:	4603      	mov	r3, r0
  406238:	461a      	mov	r2, r3
  40623a:	1d3b      	adds	r3, r7, #4
  40623c:	4413      	add	r3, r2
  40623e:	4a29      	ldr	r2, [pc, #164]	; (4062e4 <show_chassis_sysErr+0x27c>)
  406240:	8811      	ldrh	r1, [r2, #0]
  406242:	7892      	ldrb	r2, [r2, #2]
  406244:	8019      	strh	r1, [r3, #0]
  406246:	709a      	strb	r2, [r3, #2]
			electroclaveState = STATE_CHASSIS_ERROR;
  406248:	4b2b      	ldr	r3, [pc, #172]	; (4062f8 <show_chassis_sysErr+0x290>)
  40624a:	2208      	movs	r2, #8
  40624c:	701a      	strb	r2, [r3, #0]
  40624e:	e00c      	b.n	40626a <show_chassis_sysErr+0x202>
		}
		else
		{
			strcat(str, "P ");
  406250:	1d3b      	adds	r3, r7, #4
  406252:	4618      	mov	r0, r3
  406254:	4b22      	ldr	r3, [pc, #136]	; (4062e0 <show_chassis_sysErr+0x278>)
  406256:	4798      	blx	r3
  406258:	4603      	mov	r3, r0
  40625a:	461a      	mov	r2, r3
  40625c:	1d3b      	adds	r3, r7, #4
  40625e:	4413      	add	r3, r2
  406260:	4a21      	ldr	r2, [pc, #132]	; (4062e8 <show_chassis_sysErr+0x280>)
  406262:	8811      	ldrh	r1, [r2, #0]
  406264:	7892      	ldrb	r2, [r2, #2]
  406266:	8019      	strh	r1, [r3, #0]
  406268:	709a      	strb	r2, [r3, #2]
/*
 * LED board serial ID checksums
 */	
	sprintf(str, "LED Board Serial ID Checksums (0..4)   ");
	
	for (int i=0; i<NUM_LED_BOARDS; i++)
  40626a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  40626c:	3301      	adds	r3, #1
  40626e:	65bb      	str	r3, [r7, #88]	; 0x58
  406270:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  406272:	2b04      	cmp	r3, #4
  406274:	ddd1      	ble.n	40621a <show_chassis_sysErr+0x1b2>
		{
			strcat(str, "P ");
		}
	}

	print_ecdbg(str);
  406276:	1d3b      	adds	r3, r7, #4
  406278:	4618      	mov	r0, r3
  40627a:	4b16      	ldr	r3, [pc, #88]	; (4062d4 <show_chassis_sysErr+0x26c>)
  40627c:	4798      	blx	r3
	print_ecdbg("\r\n");
  40627e:	481b      	ldr	r0, [pc, #108]	; (4062ec <show_chassis_sysErr+0x284>)
  406280:	4b14      	ldr	r3, [pc, #80]	; (4062d4 <show_chassis_sysErr+0x26c>)
  406282:	4798      	blx	r3
	

/*
 * LED Board Side Max Usage Reached
 */
	sprintf(str, "LED Board Side Max Usage (0..7)        ");
  406284:	1d3b      	adds	r3, r7, #4
  406286:	4a1e      	ldr	r2, [pc, #120]	; (406300 <show_chassis_sysErr+0x298>)
  406288:	461c      	mov	r4, r3
  40628a:	4615      	mov	r5, r2
  40628c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  40628e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  406290:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  406292:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  406294:	e895 0003 	ldmia.w	r5, {r0, r1}
  406298:	e884 0003 	stmia.w	r4, {r0, r1}
	
	for (int i=0; i<NUM_LED_BOARD_SIDES; i++)
  40629c:	2300      	movs	r3, #0
  40629e:	657b      	str	r3, [r7, #84]	; 0x54
  4062a0:	e042      	b.n	406328 <show_chassis_sysErr+0x2c0>
	{
		if (ledBrdSide[i].maxUsageReached)
  4062a2:	4918      	ldr	r1, [pc, #96]	; (406304 <show_chassis_sysErr+0x29c>)
  4062a4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
  4062a6:	4613      	mov	r3, r2
  4062a8:	009b      	lsls	r3, r3, #2
  4062aa:	4413      	add	r3, r2
  4062ac:	440b      	add	r3, r1
  4062ae:	789b      	ldrb	r3, [r3, #2]
  4062b0:	2b00      	cmp	r3, #0
  4062b2:	d029      	beq.n	406308 <show_chassis_sysErr+0x2a0>
		{
			strcat(str, "F ");
  4062b4:	1d3b      	adds	r3, r7, #4
  4062b6:	4618      	mov	r0, r3
  4062b8:	4b09      	ldr	r3, [pc, #36]	; (4062e0 <show_chassis_sysErr+0x278>)
  4062ba:	4798      	blx	r3
  4062bc:	4603      	mov	r3, r0
  4062be:	461a      	mov	r2, r3
  4062c0:	1d3b      	adds	r3, r7, #4
  4062c2:	4413      	add	r3, r2
  4062c4:	4a07      	ldr	r2, [pc, #28]	; (4062e4 <show_chassis_sysErr+0x27c>)
  4062c6:	8811      	ldrh	r1, [r2, #0]
  4062c8:	7892      	ldrb	r2, [r2, #2]
  4062ca:	8019      	strh	r1, [r3, #0]
  4062cc:	709a      	strb	r2, [r3, #2]
  4062ce:	e028      	b.n	406322 <show_chassis_sysErr+0x2ba>
  4062d0:	0040cf98 	.word	0x0040cf98
  4062d4:	004026b1 	.word	0x004026b1
  4062d8:	0040cfb4 	.word	0x0040cfb4
  4062dc:	204016d0 	.word	0x204016d0
  4062e0:	004073e5 	.word	0x004073e5
  4062e4:	0040cfdc 	.word	0x0040cfdc
  4062e8:	0040cfe0 	.word	0x0040cfe0
  4062ec:	0040ca68 	.word	0x0040ca68
  4062f0:	0040cfe4 	.word	0x0040cfe4
  4062f4:	0040d00c 	.word	0x0040d00c
  4062f8:	204009c2 	.word	0x204009c2
  4062fc:	0040d034 	.word	0x0040d034
  406300:	0040d05c 	.word	0x0040d05c
  406304:	204016e4 	.word	0x204016e4
//DEBUG 24jun15 need to function even with these errors for demo purposes			electroclaveState = STATE_CHASSIS_ERROR;
		}
		else
		{
			strcat(str, "P ");
  406308:	1d3b      	adds	r3, r7, #4
  40630a:	4618      	mov	r0, r3
  40630c:	4b27      	ldr	r3, [pc, #156]	; (4063ac <show_chassis_sysErr+0x344>)
  40630e:	4798      	blx	r3
  406310:	4603      	mov	r3, r0
  406312:	461a      	mov	r2, r3
  406314:	1d3b      	adds	r3, r7, #4
  406316:	4413      	add	r3, r2
  406318:	4a25      	ldr	r2, [pc, #148]	; (4063b0 <show_chassis_sysErr+0x348>)
  40631a:	8811      	ldrh	r1, [r2, #0]
  40631c:	7892      	ldrb	r2, [r2, #2]
  40631e:	8019      	strh	r1, [r3, #0]
  406320:	709a      	strb	r2, [r3, #2]
/*
 * LED Board Side Max Usage Reached
 */
	sprintf(str, "LED Board Side Max Usage (0..7)        ");
	
	for (int i=0; i<NUM_LED_BOARD_SIDES; i++)
  406322:	6d7b      	ldr	r3, [r7, #84]	; 0x54
  406324:	3301      	adds	r3, #1
  406326:	657b      	str	r3, [r7, #84]	; 0x54
  406328:	6d7b      	ldr	r3, [r7, #84]	; 0x54
  40632a:	2b07      	cmp	r3, #7
  40632c:	ddb9      	ble.n	4062a2 <show_chassis_sysErr+0x23a>
		{
			strcat(str, "P ");
		}
	}

	print_ecdbg(str);
  40632e:	1d3b      	adds	r3, r7, #4
  406330:	4618      	mov	r0, r3
  406332:	4b20      	ldr	r3, [pc, #128]	; (4063b4 <show_chassis_sysErr+0x34c>)
  406334:	4798      	blx	r3
	print_ecdbg("\r\n");
  406336:	4820      	ldr	r0, [pc, #128]	; (4063b8 <show_chassis_sysErr+0x350>)
  406338:	4b1e      	ldr	r3, [pc, #120]	; (4063b4 <show_chassis_sysErr+0x34c>)
  40633a:	4798      	blx	r3

/*
 * Usage Struct Full
 */

	sprintf(str, "Usage Struct Open Slots                ");
  40633c:	1d3b      	adds	r3, r7, #4
  40633e:	4a1f      	ldr	r2, [pc, #124]	; (4063bc <show_chassis_sysErr+0x354>)
  406340:	461c      	mov	r4, r3
  406342:	4615      	mov	r5, r2
  406344:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  406346:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  406348:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  40634a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  40634c:	e895 0003 	ldmia.w	r5, {r0, r1}
  406350:	e884 0003 	stmia.w	r4, {r0, r1}
	if (sysErr.usageStructsFull == SE_FAIL)
  406354:	4b1a      	ldr	r3, [pc, #104]	; (4063c0 <show_chassis_sysErr+0x358>)
  406356:	7b9b      	ldrb	r3, [r3, #14]
  406358:	2b01      	cmp	r3, #1
  40635a:	d110      	bne.n	40637e <show_chassis_sysErr+0x316>
	{
		strcat(str, "F \r\n");
  40635c:	1d3b      	adds	r3, r7, #4
  40635e:	4618      	mov	r0, r3
  406360:	4b12      	ldr	r3, [pc, #72]	; (4063ac <show_chassis_sysErr+0x344>)
  406362:	4798      	blx	r3
  406364:	4603      	mov	r3, r0
  406366:	461a      	mov	r2, r3
  406368:	1d3b      	adds	r3, r7, #4
  40636a:	4413      	add	r3, r2
  40636c:	4a15      	ldr	r2, [pc, #84]	; (4063c4 <show_chassis_sysErr+0x35c>)
  40636e:	6810      	ldr	r0, [r2, #0]
  406370:	6018      	str	r0, [r3, #0]
  406372:	7912      	ldrb	r2, [r2, #4]
  406374:	711a      	strb	r2, [r3, #4]
		electroclaveState = STATE_CHASSIS_ERROR;
  406376:	4b14      	ldr	r3, [pc, #80]	; (4063c8 <show_chassis_sysErr+0x360>)
  406378:	2208      	movs	r2, #8
  40637a:	701a      	strb	r2, [r3, #0]
  40637c:	e00c      	b.n	406398 <show_chassis_sysErr+0x330>
	}
	else
	{
		strcat(str, "P \r\n");
  40637e:	1d3b      	adds	r3, r7, #4
  406380:	4618      	mov	r0, r3
  406382:	4b0a      	ldr	r3, [pc, #40]	; (4063ac <show_chassis_sysErr+0x344>)
  406384:	4798      	blx	r3
  406386:	4603      	mov	r3, r0
  406388:	461a      	mov	r2, r3
  40638a:	1d3b      	adds	r3, r7, #4
  40638c:	4413      	add	r3, r2
  40638e:	4a0f      	ldr	r2, [pc, #60]	; (4063cc <show_chassis_sysErr+0x364>)
  406390:	6810      	ldr	r0, [r2, #0]
  406392:	6018      	str	r0, [r3, #0]
  406394:	7912      	ldrb	r2, [r2, #4]
  406396:	711a      	strb	r2, [r3, #4]
	}
	
	print_ecdbg(str);
  406398:	1d3b      	adds	r3, r7, #4
  40639a:	4618      	mov	r0, r3
  40639c:	4b05      	ldr	r3, [pc, #20]	; (4063b4 <show_chassis_sysErr+0x34c>)
  40639e:	4798      	blx	r3
	print_ecdbg("\r\n");
  4063a0:	4805      	ldr	r0, [pc, #20]	; (4063b8 <show_chassis_sysErr+0x350>)
  4063a2:	4b04      	ldr	r3, [pc, #16]	; (4063b4 <show_chassis_sysErr+0x34c>)
  4063a4:	4798      	blx	r3

}
  4063a6:	3768      	adds	r7, #104	; 0x68
  4063a8:	46bd      	mov	sp, r7
  4063aa:	bdb0      	pop	{r4, r5, r7, pc}
  4063ac:	004073e5 	.word	0x004073e5
  4063b0:	0040cfe0 	.word	0x0040cfe0
  4063b4:	004026b1 	.word	0x004026b1
  4063b8:	0040ca68 	.word	0x0040ca68
  4063bc:	0040d084 	.word	0x0040d084
  4063c0:	204016d0 	.word	0x204016d0
  4063c4:	0040d0ac 	.word	0x0040d0ac
  4063c8:	204009c2 	.word	0x204009c2
  4063cc:	0040d0b4 	.word	0x0040d0b4

004063d0 <show_chassis_all_LED_boards>:

void show_chassis_all_LED_boards(void);
void show_chassis_all_LED_boards(void)
{
  4063d0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4063d2:	b09d      	sub	sp, #116	; 0x74
  4063d4:	af06      	add	r7, sp, #24
	char str[80];
	int i = 0;
  4063d6:	2300      	movs	r3, #0
  4063d8:	657b      	str	r3, [r7, #84]	; 0x54

	print_ecdbg("\r\n***LED BOARDS MASTER LIST***\r\n\r\n");
  4063da:	483a      	ldr	r0, [pc, #232]	; (4064c4 <show_chassis_all_LED_boards+0xf4>)
  4063dc:	4b3a      	ldr	r3, [pc, #232]	; (4064c8 <show_chassis_all_LED_boards+0xf8>)
  4063de:	4798      	blx	r3
	
	while(1)
	{
		if (sf[i].slotFilled)
  4063e0:	4a3a      	ldr	r2, [pc, #232]	; (4064cc <show_chassis_all_LED_boards+0xfc>)
  4063e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
  4063e4:	00db      	lsls	r3, r3, #3
  4063e6:	4413      	add	r3, r2
  4063e8:	799b      	ldrb	r3, [r3, #6]
  4063ea:	f3c3 0380 	ubfx	r3, r3, #2, #1
  4063ee:	b2db      	uxtb	r3, r3
  4063f0:	2b00      	cmp	r3, #0
  4063f2:	d05c      	beq.n	4064ae <show_chassis_all_LED_boards+0xde>
		{
			sprintf(str, "%2d) %02X%02X%02X%02X%02X%02X ", i,
			sf[i].id[0],sf[i].id[1],sf[i].id[2],sf[i].id[3],sf[i].id[4],sf[i].id[5]);
  4063f4:	4a35      	ldr	r2, [pc, #212]	; (4064cc <show_chassis_all_LED_boards+0xfc>)
  4063f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
  4063f8:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
	
	while(1)
	{
		if (sf[i].slotFilled)
		{
			sprintf(str, "%2d) %02X%02X%02X%02X%02X%02X ", i,
  4063fc:	461e      	mov	r6, r3
			sf[i].id[0],sf[i].id[1],sf[i].id[2],sf[i].id[3],sf[i].id[4],sf[i].id[5]);
  4063fe:	4a33      	ldr	r2, [pc, #204]	; (4064cc <show_chassis_all_LED_boards+0xfc>)
  406400:	6d7b      	ldr	r3, [r7, #84]	; 0x54
  406402:	00db      	lsls	r3, r3, #3
  406404:	4413      	add	r3, r2
  406406:	785b      	ldrb	r3, [r3, #1]
	
	while(1)
	{
		if (sf[i].slotFilled)
		{
			sprintf(str, "%2d) %02X%02X%02X%02X%02X%02X ", i,
  406408:	461d      	mov	r5, r3
			sf[i].id[0],sf[i].id[1],sf[i].id[2],sf[i].id[3],sf[i].id[4],sf[i].id[5]);
  40640a:	4a30      	ldr	r2, [pc, #192]	; (4064cc <show_chassis_all_LED_boards+0xfc>)
  40640c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
  40640e:	00db      	lsls	r3, r3, #3
  406410:	4413      	add	r3, r2
  406412:	789b      	ldrb	r3, [r3, #2]
	
	while(1)
	{
		if (sf[i].slotFilled)
		{
			sprintf(str, "%2d) %02X%02X%02X%02X%02X%02X ", i,
  406414:	461c      	mov	r4, r3
			sf[i].id[0],sf[i].id[1],sf[i].id[2],sf[i].id[3],sf[i].id[4],sf[i].id[5]);
  406416:	4a2d      	ldr	r2, [pc, #180]	; (4064cc <show_chassis_all_LED_boards+0xfc>)
  406418:	6d7b      	ldr	r3, [r7, #84]	; 0x54
  40641a:	00db      	lsls	r3, r3, #3
  40641c:	4413      	add	r3, r2
  40641e:	78db      	ldrb	r3, [r3, #3]
	
	while(1)
	{
		if (sf[i].slotFilled)
		{
			sprintf(str, "%2d) %02X%02X%02X%02X%02X%02X ", i,
  406420:	4618      	mov	r0, r3
			sf[i].id[0],sf[i].id[1],sf[i].id[2],sf[i].id[3],sf[i].id[4],sf[i].id[5]);
  406422:	4a2a      	ldr	r2, [pc, #168]	; (4064cc <show_chassis_all_LED_boards+0xfc>)
  406424:	6d7b      	ldr	r3, [r7, #84]	; 0x54
  406426:	00db      	lsls	r3, r3, #3
  406428:	4413      	add	r3, r2
  40642a:	791b      	ldrb	r3, [r3, #4]
	
	while(1)
	{
		if (sf[i].slotFilled)
		{
			sprintf(str, "%2d) %02X%02X%02X%02X%02X%02X ", i,
  40642c:	4619      	mov	r1, r3
			sf[i].id[0],sf[i].id[1],sf[i].id[2],sf[i].id[3],sf[i].id[4],sf[i].id[5]);
  40642e:	4a27      	ldr	r2, [pc, #156]	; (4064cc <show_chassis_all_LED_boards+0xfc>)
  406430:	6d7b      	ldr	r3, [r7, #84]	; 0x54
  406432:	00db      	lsls	r3, r3, #3
  406434:	4413      	add	r3, r2
  406436:	795b      	ldrb	r3, [r3, #5]
	
	while(1)
	{
		if (sf[i].slotFilled)
		{
			sprintf(str, "%2d) %02X%02X%02X%02X%02X%02X ", i,
  406438:	461a      	mov	r2, r3
  40643a:	1d3b      	adds	r3, r7, #4
  40643c:	9500      	str	r5, [sp, #0]
  40643e:	9401      	str	r4, [sp, #4]
  406440:	9002      	str	r0, [sp, #8]
  406442:	9103      	str	r1, [sp, #12]
  406444:	9204      	str	r2, [sp, #16]
  406446:	4618      	mov	r0, r3
  406448:	4921      	ldr	r1, [pc, #132]	; (4064d0 <show_chassis_all_LED_boards+0x100>)
  40644a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
  40644c:	4633      	mov	r3, r6
  40644e:	4c21      	ldr	r4, [pc, #132]	; (4064d4 <show_chassis_all_LED_boards+0x104>)
  406450:	47a0      	blx	r4
			sf[i].id[0],sf[i].id[1],sf[i].id[2],sf[i].id[3],sf[i].id[4],sf[i].id[5]);
			
			if (sf[i].top_botn)
  406452:	4a1e      	ldr	r2, [pc, #120]	; (4064cc <show_chassis_all_LED_boards+0xfc>)
  406454:	6d7b      	ldr	r3, [r7, #84]	; 0x54
  406456:	00db      	lsls	r3, r3, #3
  406458:	4413      	add	r3, r2
  40645a:	799b      	ldrb	r3, [r3, #6]
  40645c:	f3c3 0300 	ubfx	r3, r3, #0, #1
  406460:	b2db      	uxtb	r3, r3
  406462:	2b00      	cmp	r3, #0
  406464:	d00f      	beq.n	406486 <show_chassis_all_LED_boards+0xb6>
			{
				strcat(str, " TOP\r\n");
  406466:	1d3b      	adds	r3, r7, #4
  406468:	4618      	mov	r0, r3
  40646a:	4b1b      	ldr	r3, [pc, #108]	; (4064d8 <show_chassis_all_LED_boards+0x108>)
  40646c:	4798      	blx	r3
  40646e:	4603      	mov	r3, r0
  406470:	461a      	mov	r2, r3
  406472:	1d3b      	adds	r3, r7, #4
  406474:	4413      	add	r3, r2
  406476:	4a19      	ldr	r2, [pc, #100]	; (4064dc <show_chassis_all_LED_boards+0x10c>)
  406478:	6810      	ldr	r0, [r2, #0]
  40647a:	6018      	str	r0, [r3, #0]
  40647c:	8891      	ldrh	r1, [r2, #4]
  40647e:	7992      	ldrb	r2, [r2, #6]
  406480:	8099      	strh	r1, [r3, #4]
  406482:	719a      	strb	r2, [r3, #6]
  406484:	e00e      	b.n	4064a4 <show_chassis_all_LED_boards+0xd4>
			}
			else
			{
				strcat(str, " BOT\r\n");
  406486:	1d3b      	adds	r3, r7, #4
  406488:	4618      	mov	r0, r3
  40648a:	4b13      	ldr	r3, [pc, #76]	; (4064d8 <show_chassis_all_LED_boards+0x108>)
  40648c:	4798      	blx	r3
  40648e:	4603      	mov	r3, r0
  406490:	461a      	mov	r2, r3
  406492:	1d3b      	adds	r3, r7, #4
  406494:	4413      	add	r3, r2
  406496:	4a12      	ldr	r2, [pc, #72]	; (4064e0 <show_chassis_all_LED_boards+0x110>)
  406498:	6810      	ldr	r0, [r2, #0]
  40649a:	6018      	str	r0, [r3, #0]
  40649c:	8891      	ldrh	r1, [r2, #4]
  40649e:	7992      	ldrb	r2, [r2, #6]
  4064a0:	8099      	strh	r1, [r3, #4]
  4064a2:	719a      	strb	r2, [r3, #6]
			}
			
			print_ecdbg(str);
  4064a4:	1d3b      	adds	r3, r7, #4
  4064a6:	4618      	mov	r0, r3
  4064a8:	4b07      	ldr	r3, [pc, #28]	; (4064c8 <show_chassis_all_LED_boards+0xf8>)
  4064aa:	4798      	blx	r3
  4064ac:	e000      	b.n	4064b0 <show_chassis_all_LED_boards+0xe0>
		}
		else
		{
			break; //LED boards are stored contiguously, so if we hit a blank spot we are done with the entries in the list
  4064ae:	e003      	b.n	4064b8 <show_chassis_all_LED_boards+0xe8>
		}
		i++;
  4064b0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
  4064b2:	3301      	adds	r3, #1
  4064b4:	657b      	str	r3, [r7, #84]	; 0x54
		
	}
  4064b6:	e793      	b.n	4063e0 <show_chassis_all_LED_boards+0x10>
	
	print_ecdbg("\r\n\r\n");
  4064b8:	480a      	ldr	r0, [pc, #40]	; (4064e4 <show_chassis_all_LED_boards+0x114>)
  4064ba:	4b03      	ldr	r3, [pc, #12]	; (4064c8 <show_chassis_all_LED_boards+0xf8>)
  4064bc:	4798      	blx	r3

}
  4064be:	375c      	adds	r7, #92	; 0x5c
  4064c0:	46bd      	mov	sp, r7
  4064c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4064c4:	0040d0bc 	.word	0x0040d0bc
  4064c8:	004026b1 	.word	0x004026b1
  4064cc:	20401360 	.word	0x20401360
  4064d0:	0040d0e0 	.word	0x0040d0e0
  4064d4:	00407399 	.word	0x00407399
  4064d8:	004073e5 	.word	0x004073e5
  4064dc:	0040d100 	.word	0x0040d100
  4064e0:	0040d108 	.word	0x0040d108
  4064e4:	0040d110 	.word	0x0040d110

004064e8 <show_help_and_prompt>:

void show_help_and_prompt(void);
void show_help_and_prompt(void)
{
  4064e8:	b580      	push	{r7, lr}
  4064ea:	af00      	add	r7, sp, #0
	print_ecdbg("Type 'H' for help.\r\n\r\n");
  4064ec:	4801      	ldr	r0, [pc, #4]	; (4064f4 <show_help_and_prompt+0xc>)
  4064ee:	4b02      	ldr	r3, [pc, #8]	; (4064f8 <show_help_and_prompt+0x10>)
  4064f0:	4798      	blx	r3
}
  4064f2:	bd80      	pop	{r7, pc}
  4064f4:	0040d118 	.word	0x0040d118
  4064f8:	004026b1 	.word	0x004026b1

004064fc <service_ecdbg_input>:
char cmd[20];
unsigned char cmdIdx = 0;

void service_ecdbg_input(void);
void service_ecdbg_input(void)
{
  4064fc:	b580      	push	{r7, lr}
  4064fe:	b084      	sub	sp, #16
  406500:	af00      	add	r7, sp, #0
	int rx_char;
	unsigned int tmpNewDte;
	unsigned char tryToChangeDte = 0;
  406502:	2300      	movs	r3, #0
  406504:	72fb      	strb	r3, [r7, #11]
	
	
	if (usart_is_rx_ready(BOARD_USART)) {
  406506:	4894      	ldr	r0, [pc, #592]	; (406758 <service_ecdbg_input+0x25c>)
  406508:	4b94      	ldr	r3, [pc, #592]	; (40675c <service_ecdbg_input+0x260>)
  40650a:	4798      	blx	r3
  40650c:	4603      	mov	r3, r0
  40650e:	2b00      	cmp	r3, #0
  406510:	d009      	beq.n	406526 <service_ecdbg_input+0x2a>
		usart_read(BOARD_USART, (uint32_t *)&rx_char);
  406512:	1d3b      	adds	r3, r7, #4
  406514:	4890      	ldr	r0, [pc, #576]	; (406758 <service_ecdbg_input+0x25c>)
  406516:	4619      	mov	r1, r3
  406518:	4b91      	ldr	r3, [pc, #580]	; (406760 <service_ecdbg_input+0x264>)
  40651a:	4798      	blx	r3
	{
		return;
	}


	if (rx_char == USART_FAILURE)
  40651c:	687b      	ldr	r3, [r7, #4]
  40651e:	f1b3 3fff 	cmp.w	r3, #4294967295
  406522:	d102      	bne.n	40652a <service_ecdbg_input+0x2e>
  406524:	e000      	b.n	406528 <service_ecdbg_input+0x2c>
	if (usart_is_rx_ready(BOARD_USART)) {
		usart_read(BOARD_USART, (uint32_t *)&rx_char);
	}
	else
	{
		return;
  406526:	e1a3      	b.n	406870 <service_ecdbg_input+0x374>


	if (rx_char == USART_FAILURE)
	{
//26may15 why are we getting this? ignore for now		usart_write_line(ECDBG_USART, "UART error\r\n");
		return;
  406528:	e1a2      	b.n	406870 <service_ecdbg_input+0x374>
	}
	if (rx_char == '\x03')
  40652a:	687b      	ldr	r3, [r7, #4]
  40652c:	2b03      	cmp	r3, #3
  40652e:	d100      	bne.n	406532 <service_ecdbg_input+0x36>
	{
		return;
  406530:	e19e      	b.n	406870 <service_ecdbg_input+0x374>
	}
	
	if ((rx_char < 0x0a) || (rx_char > 0x7a))
  406532:	687b      	ldr	r3, [r7, #4]
  406534:	2b09      	cmp	r3, #9
  406536:	dd02      	ble.n	40653e <service_ecdbg_input+0x42>
  406538:	687b      	ldr	r3, [r7, #4]
  40653a:	2b7a      	cmp	r3, #122	; 0x7a
  40653c:	dd00      	ble.n	406540 <service_ecdbg_input+0x44>
	{
		return; //completely out of range, ignore
  40653e:	e197      	b.n	406870 <service_ecdbg_input+0x374>
	}
	
	
	if ((rx_char == 0x0d) ||							//carriage return
  406540:	687b      	ldr	r3, [r7, #4]
  406542:	2b0d      	cmp	r3, #13
  406544:	d017      	beq.n	406576 <service_ecdbg_input+0x7a>
		(rx_char == 0x0a) ||							//line feed
  406546:	687b      	ldr	r3, [r7, #4]
	{
		return; //completely out of range, ignore
	}
	
	
	if ((rx_char == 0x0d) ||							//carriage return
  406548:	2b0a      	cmp	r3, #10
  40654a:	d014      	beq.n	406576 <service_ecdbg_input+0x7a>
		(rx_char == 0x0a) ||							//line feed
		(rx_char == 0x20) ||							//space
  40654c:	687b      	ldr	r3, [r7, #4]
		return; //completely out of range, ignore
	}
	
	
	if ((rx_char == 0x0d) ||							//carriage return
		(rx_char == 0x0a) ||							//line feed
  40654e:	2b20      	cmp	r3, #32
  406550:	d011      	beq.n	406576 <service_ecdbg_input+0x7a>
		(rx_char == 0x20) ||							//space
		((rx_char >= 0x30) && (rx_char <= 0x39)) ||		//decimal number
  406552:	687b      	ldr	r3, [r7, #4]
	}
	
	
	if ((rx_char == 0x0d) ||							//carriage return
		(rx_char == 0x0a) ||							//line feed
		(rx_char == 0x20) ||							//space
  406554:	2b2f      	cmp	r3, #47	; 0x2f
  406556:	dd02      	ble.n	40655e <service_ecdbg_input+0x62>
		((rx_char >= 0x30) && (rx_char <= 0x39)) ||		//decimal number
  406558:	687b      	ldr	r3, [r7, #4]
  40655a:	2b39      	cmp	r3, #57	; 0x39
  40655c:	dd0b      	ble.n	406576 <service_ecdbg_input+0x7a>
		((rx_char >= 0x41) && (rx_char <= 0x5a)) ||		//upper case alpha
  40655e:	687b      	ldr	r3, [r7, #4]
	
	
	if ((rx_char == 0x0d) ||							//carriage return
		(rx_char == 0x0a) ||							//line feed
		(rx_char == 0x20) ||							//space
		((rx_char >= 0x30) && (rx_char <= 0x39)) ||		//decimal number
  406560:	2b40      	cmp	r3, #64	; 0x40
  406562:	dd02      	ble.n	40656a <service_ecdbg_input+0x6e>
		((rx_char >= 0x41) && (rx_char <= 0x5a)) ||		//upper case alpha
  406564:	687b      	ldr	r3, [r7, #4]
  406566:	2b5a      	cmp	r3, #90	; 0x5a
  406568:	dd05      	ble.n	406576 <service_ecdbg_input+0x7a>
		((rx_char >= 0x61) && (rx_char <= 0x7a)))		//lower case alpha
  40656a:	687b      	ldr	r3, [r7, #4]
	
	if ((rx_char == 0x0d) ||							//carriage return
		(rx_char == 0x0a) ||							//line feed
		(rx_char == 0x20) ||							//space
		((rx_char >= 0x30) && (rx_char <= 0x39)) ||		//decimal number
		((rx_char >= 0x41) && (rx_char <= 0x5a)) ||		//upper case alpha
  40656c:	2b60      	cmp	r3, #96	; 0x60
  40656e:	dd1b      	ble.n	4065a8 <service_ecdbg_input+0xac>
		((rx_char >= 0x61) && (rx_char <= 0x7a)))		//lower case alpha
  406570:	687b      	ldr	r3, [r7, #4]
  406572:	2b7a      	cmp	r3, #122	; 0x7a
  406574:	dc18      	bgt.n	4065a8 <service_ecdbg_input+0xac>
	{
		if (rx_char == 0x50)
  406576:	687b      	ldr	r3, [r7, #4]
  406578:	2b50      	cmp	r3, #80	; 0x50
  40657a:	d100      	bne.n	40657e <service_ecdbg_input+0x82>
		{
			return; //TODO: this is kludgey...whenever we print to the debug port we rx a 'P' (0x50), just ignore them for now.
  40657c:	e178      	b.n	406870 <service_ecdbg_input+0x374>
		(rx_char == 0x20) ||							//space
		((rx_char >= 0x30) && (rx_char <= 0x39)) ||		//decimal number
		((rx_char >= 0x41) && (rx_char <= 0x5a)) ||		//upper case alpha
		((rx_char >= 0x61) && (rx_char <= 0x7a)))		//lower case alpha
	{
		if (rx_char == 0x50)
  40657e:	bf00      	nop
	{
		return;
	}


	cmd[cmdIdx++] = rx_char;
  406580:	4b78      	ldr	r3, [pc, #480]	; (406764 <service_ecdbg_input+0x268>)
  406582:	781b      	ldrb	r3, [r3, #0]
  406584:	1c5a      	adds	r2, r3, #1
  406586:	b2d1      	uxtb	r1, r2
  406588:	4a76      	ldr	r2, [pc, #472]	; (406764 <service_ecdbg_input+0x268>)
  40658a:	7011      	strb	r1, [r2, #0]
  40658c:	461a      	mov	r2, r3
  40658e:	687b      	ldr	r3, [r7, #4]
  406590:	b2d9      	uxtb	r1, r3
  406592:	4b75      	ldr	r3, [pc, #468]	; (406768 <service_ecdbg_input+0x26c>)
  406594:	5499      	strb	r1, [r3, r2]
	
	print_ecdbg(&rx_char);
  406596:	1d3b      	adds	r3, r7, #4
  406598:	4618      	mov	r0, r3
  40659a:	4b74      	ldr	r3, [pc, #464]	; (40676c <service_ecdbg_input+0x270>)
  40659c:	4798      	blx	r3
	if (rx_char == '\r')
  40659e:	687b      	ldr	r3, [r7, #4]
  4065a0:	2b0d      	cmp	r3, #13
  4065a2:	f040 8165 	bne.w	406870 <service_ecdbg_input+0x374>
  4065a6:	e000      	b.n	4065aa <service_ecdbg_input+0xae>
			return; //TODO: this is kludgey...whenever we print to the debug port we rx a 'P' (0x50), just ignore them for now.
		}
	}
	else
	{
		return;
  4065a8:	e162      	b.n	406870 <service_ecdbg_input+0x374>
	cmd[cmdIdx++] = rx_char;
	
	print_ecdbg(&rx_char);
	if (rx_char == '\r')
	{ 
		if (cmdIdx == 2)
  4065aa:	4b6e      	ldr	r3, [pc, #440]	; (406764 <service_ecdbg_input+0x268>)
  4065ac:	781b      	ldrb	r3, [r3, #0]
  4065ae:	2b02      	cmp	r3, #2
  4065b0:	f040 80ae 	bne.w	406710 <service_ecdbg_input+0x214>
		{
			switch(cmd[0])
  4065b4:	4b6c      	ldr	r3, [pc, #432]	; (406768 <service_ecdbg_input+0x26c>)
  4065b6:	781b      	ldrb	r3, [r3, #0]
  4065b8:	3b44      	subs	r3, #68	; 0x44
  4065ba:	2b30      	cmp	r3, #48	; 0x30
  4065bc:	f200 8151 	bhi.w	406862 <service_ecdbg_input+0x366>
  4065c0:	a201      	add	r2, pc, #4	; (adr r2, 4065c8 <service_ecdbg_input+0xcc>)
  4065c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4065c6:	bf00      	nop
  4065c8:	004066c5 	.word	0x004066c5
  4065cc:	00406863 	.word	0x00406863
  4065d0:	00406863 	.word	0x00406863
  4065d4:	00406863 	.word	0x00406863
  4065d8:	0040668d 	.word	0x0040668d
  4065dc:	00406863 	.word	0x00406863
  4065e0:	00406863 	.word	0x00406863
  4065e4:	004066f3 	.word	0x004066f3
  4065e8:	00406863 	.word	0x00406863
  4065ec:	00406863 	.word	0x00406863
  4065f0:	00406863 	.word	0x00406863
  4065f4:	00406863 	.word	0x00406863
  4065f8:	00406863 	.word	0x00406863
  4065fc:	00406863 	.word	0x00406863
  406600:	00406863 	.word	0x00406863
  406604:	004066dd 	.word	0x004066dd
  406608:	00406701 	.word	0x00406701
  40660c:	00406863 	.word	0x00406863
  406610:	00406863 	.word	0x00406863
  406614:	00406863 	.word	0x00406863
  406618:	00406863 	.word	0x00406863
  40661c:	00406863 	.word	0x00406863
  406620:	00406863 	.word	0x00406863
  406624:	00406863 	.word	0x00406863
  406628:	00406863 	.word	0x00406863
  40662c:	00406863 	.word	0x00406863
  406630:	00406863 	.word	0x00406863
  406634:	00406863 	.word	0x00406863
  406638:	00406863 	.word	0x00406863
  40663c:	00406863 	.word	0x00406863
  406640:	00406863 	.word	0x00406863
  406644:	00406863 	.word	0x00406863
  406648:	004066c5 	.word	0x004066c5
  40664c:	00406863 	.word	0x00406863
  406650:	00406863 	.word	0x00406863
  406654:	00406863 	.word	0x00406863
  406658:	0040668d 	.word	0x0040668d
  40665c:	00406863 	.word	0x00406863
  406660:	00406863 	.word	0x00406863
  406664:	004066f3 	.word	0x004066f3
  406668:	00406863 	.word	0x00406863
  40666c:	00406863 	.word	0x00406863
  406670:	00406863 	.word	0x00406863
  406674:	00406863 	.word	0x00406863
  406678:	00406863 	.word	0x00406863
  40667c:	00406863 	.word	0x00406863
  406680:	00406863 	.word	0x00406863
  406684:	004066dd 	.word	0x004066dd
  406688:	00406701 	.word	0x00406701
			{
				case 'H':
				case 'h':
					print_ecdbg("\r\n**-----------------**\r\n");
  40668c:	4838      	ldr	r0, [pc, #224]	; (406770 <service_ecdbg_input+0x274>)
  40668e:	4b37      	ldr	r3, [pc, #220]	; (40676c <service_ecdbg_input+0x270>)
  406690:	4798      	blx	r3
					print_ecdbg("  Electroclave HELP\r\n");
  406692:	4838      	ldr	r0, [pc, #224]	; (406774 <service_ecdbg_input+0x278>)
  406694:	4b35      	ldr	r3, [pc, #212]	; (40676c <service_ecdbg_input+0x270>)
  406696:	4798      	blx	r3
					print_ecdbg("**-----------------**\r\n");
  406698:	4837      	ldr	r0, [pc, #220]	; (406778 <service_ecdbg_input+0x27c>)
  40669a:	4b34      	ldr	r3, [pc, #208]	; (40676c <service_ecdbg_input+0x270>)
  40669c:	4798      	blx	r3
					print_ecdbg("    H        - This help menu\r\n");
  40669e:	4837      	ldr	r0, [pc, #220]	; (40677c <service_ecdbg_input+0x280>)
  4066a0:	4b32      	ldr	r3, [pc, #200]	; (40676c <service_ecdbg_input+0x270>)
  4066a2:	4798      	blx	r3
					print_ecdbg("    D        - Show current DTE setting\r\n");
  4066a4:	4836      	ldr	r0, [pc, #216]	; (406780 <service_ecdbg_input+0x284>)
  4066a6:	4b31      	ldr	r3, [pc, #196]	; (40676c <service_ecdbg_input+0x270>)
  4066a8:	4798      	blx	r3
					print_ecdbg("    D  xx    - Change initial DTE to xx minutes where 2 >= xx >= 59.\r\n");
  4066aa:	4836      	ldr	r0, [pc, #216]	; (406784 <service_ecdbg_input+0x288>)
  4066ac:	4b2f      	ldr	r3, [pc, #188]	; (40676c <service_ecdbg_input+0x270>)
  4066ae:	4798      	blx	r3
					print_ecdbg("    S        - System status\r\n");
  4066b0:	4835      	ldr	r0, [pc, #212]	; (406788 <service_ecdbg_input+0x28c>)
  4066b2:	4b2e      	ldr	r3, [pc, #184]	; (40676c <service_ecdbg_input+0x270>)
  4066b4:	4798      	blx	r3
					print_ecdbg("**-----------------**\r\n");
  4066b6:	4830      	ldr	r0, [pc, #192]	; (406778 <service_ecdbg_input+0x27c>)
  4066b8:	4b2c      	ldr	r3, [pc, #176]	; (40676c <service_ecdbg_input+0x270>)
  4066ba:	4798      	blx	r3
					print_ecdbg(">");
  4066bc:	4833      	ldr	r0, [pc, #204]	; (40678c <service_ecdbg_input+0x290>)
  4066be:	4b2b      	ldr	r3, [pc, #172]	; (40676c <service_ecdbg_input+0x270>)
  4066c0:	4798      	blx	r3
					break;
  4066c2:	e024      	b.n	40670e <service_ecdbg_input+0x212>
				case 'D':
				case 'd':
					print_ecdbg("Initial DTE set to: ");
  4066c4:	4832      	ldr	r0, [pc, #200]	; (406790 <service_ecdbg_input+0x294>)
  4066c6:	4b29      	ldr	r3, [pc, #164]	; (40676c <service_ecdbg_input+0x270>)
  4066c8:	4798      	blx	r3
					print_ecdbg_num(c.initialDTE);
  4066ca:	4b32      	ldr	r3, [pc, #200]	; (406794 <service_ecdbg_input+0x298>)
  4066cc:	781b      	ldrb	r3, [r3, #0]
  4066ce:	4618      	mov	r0, r3
  4066d0:	4b31      	ldr	r3, [pc, #196]	; (406798 <service_ecdbg_input+0x29c>)
  4066d2:	4798      	blx	r3
					print_ecdbg(" minutes.\r\n>");
  4066d4:	4831      	ldr	r0, [pc, #196]	; (40679c <service_ecdbg_input+0x2a0>)
  4066d6:	4b25      	ldr	r3, [pc, #148]	; (40676c <service_ecdbg_input+0x270>)
  4066d8:	4798      	blx	r3
					break;
  4066da:	e018      	b.n	40670e <service_ecdbg_input+0x212>
				case 'S':
				case 's':
					show_sw_version();
  4066dc:	4b30      	ldr	r3, [pc, #192]	; (4067a0 <service_ecdbg_input+0x2a4>)
  4066de:	4798      	blx	r3
					show_chassis_status_info();
  4066e0:	4b30      	ldr	r3, [pc, #192]	; (4067a4 <service_ecdbg_input+0x2a8>)
  4066e2:	4798      	blx	r3
					show_chassis_sysErr();
  4066e4:	4b30      	ldr	r3, [pc, #192]	; (4067a8 <service_ecdbg_input+0x2ac>)
  4066e6:	4798      	blx	r3
					show_chassis_all_LED_boards();
  4066e8:	4b30      	ldr	r3, [pc, #192]	; (4067ac <service_ecdbg_input+0x2b0>)
  4066ea:	4798      	blx	r3
					show_help_and_prompt();
  4066ec:	4b30      	ldr	r3, [pc, #192]	; (4067b0 <service_ecdbg_input+0x2b4>)
  4066ee:	4798      	blx	r3
					break;
  4066f0:	e00d      	b.n	40670e <service_ecdbg_input+0x212>
				case 'K':
				case 'k':
					print_ecdbg("Valid Keypad Code\r\n");
  4066f2:	4830      	ldr	r0, [pc, #192]	; (4067b4 <service_ecdbg_input+0x2b8>)
  4066f4:	4b1d      	ldr	r3, [pc, #116]	; (40676c <service_ecdbg_input+0x270>)
  4066f6:	4798      	blx	r3
					validKeypadCode = 1;
  4066f8:	4b2f      	ldr	r3, [pc, #188]	; (4067b8 <service_ecdbg_input+0x2bc>)
  4066fa:	2201      	movs	r2, #1
  4066fc:	701a      	strb	r2, [r3, #0]
					break;
  4066fe:	e006      	b.n	40670e <service_ecdbg_input+0x212>
				case 'T':
				case 't':
					print_ecdbg("Start button pressed\r\n");
  406700:	482e      	ldr	r0, [pc, #184]	; (4067bc <service_ecdbg_input+0x2c0>)
  406702:	4b1a      	ldr	r3, [pc, #104]	; (40676c <service_ecdbg_input+0x270>)
  406704:	4798      	blx	r3
					startButtonPressed = 1;
  406706:	4b2e      	ldr	r3, [pc, #184]	; (4067c0 <service_ecdbg_input+0x2c4>)
  406708:	2201      	movs	r2, #1
  40670a:	701a      	strb	r2, [r3, #0]
					break;
  40670c:	bf00      	nop
  40670e:	e0a8      	b.n	406862 <service_ecdbg_input+0x366>
			}
		}
		else if (cmd[1] == ' ')
  406710:	4b15      	ldr	r3, [pc, #84]	; (406768 <service_ecdbg_input+0x26c>)
  406712:	785b      	ldrb	r3, [r3, #1]
  406714:	2b20      	cmp	r3, #32
  406716:	f040 80a4 	bne.w	406862 <service_ecdbg_input+0x366>
		{
			if ((cmd[0] == 'D') || (cmd[0] == 'd'))
  40671a:	4b13      	ldr	r3, [pc, #76]	; (406768 <service_ecdbg_input+0x26c>)
  40671c:	781b      	ldrb	r3, [r3, #0]
  40671e:	2b44      	cmp	r3, #68	; 0x44
  406720:	d004      	beq.n	40672c <service_ecdbg_input+0x230>
  406722:	4b11      	ldr	r3, [pc, #68]	; (406768 <service_ecdbg_input+0x26c>)
  406724:	781b      	ldrb	r3, [r3, #0]
  406726:	2b64      	cmp	r3, #100	; 0x64
  406728:	f040 809b 	bne.w	406862 <service_ecdbg_input+0x366>
			{
				if (cmdIdx == 4)
  40672c:	4b0d      	ldr	r3, [pc, #52]	; (406764 <service_ecdbg_input+0x268>)
  40672e:	781b      	ldrb	r3, [r3, #0]
  406730:	2b04      	cmp	r3, #4
  406732:	d149      	bne.n	4067c8 <service_ecdbg_input+0x2cc>
				{
					if (isdigit(cmd[2]))
  406734:	4b23      	ldr	r3, [pc, #140]	; (4067c4 <service_ecdbg_input+0x2c8>)
  406736:	681a      	ldr	r2, [r3, #0]
  406738:	4b0b      	ldr	r3, [pc, #44]	; (406768 <service_ecdbg_input+0x26c>)
  40673a:	789b      	ldrb	r3, [r3, #2]
  40673c:	3301      	adds	r3, #1
  40673e:	4413      	add	r3, r2
  406740:	781b      	ldrb	r3, [r3, #0]
  406742:	f003 0304 	and.w	r3, r3, #4
  406746:	2b00      	cmp	r3, #0
  406748:	d06a      	beq.n	406820 <service_ecdbg_input+0x324>
					{
						tmpNewDte = cmd[2] - 0x30;
  40674a:	4b07      	ldr	r3, [pc, #28]	; (406768 <service_ecdbg_input+0x26c>)
  40674c:	789b      	ldrb	r3, [r3, #2]
  40674e:	3b30      	subs	r3, #48	; 0x30
  406750:	60fb      	str	r3, [r7, #12]
						tryToChangeDte = 1;
  406752:	2301      	movs	r3, #1
  406754:	72fb      	strb	r3, [r7, #11]
  406756:	e063      	b.n	406820 <service_ecdbg_input+0x324>
  406758:	40024000 	.word	0x40024000
  40675c:	004022b5 	.word	0x004022b5
  406760:	00402311 	.word	0x00402311
  406764:	204009de 	.word	0x204009de
  406768:	20401840 	.word	0x20401840
  40676c:	004026b1 	.word	0x004026b1
  406770:	0040d130 	.word	0x0040d130
  406774:	0040d14c 	.word	0x0040d14c
  406778:	0040d164 	.word	0x0040d164
  40677c:	0040d17c 	.word	0x0040d17c
  406780:	0040d19c 	.word	0x0040d19c
  406784:	0040d1c8 	.word	0x0040d1c8
  406788:	0040d210 	.word	0x0040d210
  40678c:	0040d230 	.word	0x0040d230
  406790:	0040d234 	.word	0x0040d234
  406794:	204016e0 	.word	0x204016e0
  406798:	004047ed 	.word	0x004047ed
  40679c:	0040d24c 	.word	0x0040d24c
  4067a0:	00405c71 	.word	0x00405c71
  4067a4:	00405c99 	.word	0x00405c99
  4067a8:	00406069 	.word	0x00406069
  4067ac:	004063d1 	.word	0x004063d1
  4067b0:	004064e9 	.word	0x004064e9
  4067b4:	0040d25c 	.word	0x0040d25c
  4067b8:	204009d8 	.word	0x204009d8
  4067bc:	0040d270 	.word	0x0040d270
  4067c0:	204009d9 	.word	0x204009d9
  4067c4:	20400098 	.word	0x20400098
					}					
				}
				else if (cmdIdx == 5)
  4067c8:	4b2b      	ldr	r3, [pc, #172]	; (406878 <service_ecdbg_input+0x37c>)
  4067ca:	781b      	ldrb	r3, [r3, #0]
  4067cc:	2b05      	cmp	r3, #5
  4067ce:	d127      	bne.n	406820 <service_ecdbg_input+0x324>
				{
					if (isdigit(cmd[2]) && (isdigit(cmd[3])))
  4067d0:	4b2a      	ldr	r3, [pc, #168]	; (40687c <service_ecdbg_input+0x380>)
  4067d2:	681a      	ldr	r2, [r3, #0]
  4067d4:	4b2a      	ldr	r3, [pc, #168]	; (406880 <service_ecdbg_input+0x384>)
  4067d6:	789b      	ldrb	r3, [r3, #2]
  4067d8:	3301      	adds	r3, #1
  4067da:	4413      	add	r3, r2
  4067dc:	781b      	ldrb	r3, [r3, #0]
  4067de:	f003 0304 	and.w	r3, r3, #4
  4067e2:	2b00      	cmp	r3, #0
  4067e4:	d01c      	beq.n	406820 <service_ecdbg_input+0x324>
  4067e6:	4b25      	ldr	r3, [pc, #148]	; (40687c <service_ecdbg_input+0x380>)
  4067e8:	681a      	ldr	r2, [r3, #0]
  4067ea:	4b25      	ldr	r3, [pc, #148]	; (406880 <service_ecdbg_input+0x384>)
  4067ec:	78db      	ldrb	r3, [r3, #3]
  4067ee:	3301      	adds	r3, #1
  4067f0:	4413      	add	r3, r2
  4067f2:	781b      	ldrb	r3, [r3, #0]
  4067f4:	f003 0304 	and.w	r3, r3, #4
  4067f8:	2b00      	cmp	r3, #0
  4067fa:	d011      	beq.n	406820 <service_ecdbg_input+0x324>
					{
						tmpNewDte = (cmd[2]-0x30) * 10;
  4067fc:	4b20      	ldr	r3, [pc, #128]	; (406880 <service_ecdbg_input+0x384>)
  4067fe:	789b      	ldrb	r3, [r3, #2]
  406800:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  406804:	4613      	mov	r3, r2
  406806:	009b      	lsls	r3, r3, #2
  406808:	4413      	add	r3, r2
  40680a:	005b      	lsls	r3, r3, #1
  40680c:	60fb      	str	r3, [r7, #12]
						tmpNewDte += (cmd[3] - 0x30);
  40680e:	4b1c      	ldr	r3, [pc, #112]	; (406880 <service_ecdbg_input+0x384>)
  406810:	78db      	ldrb	r3, [r3, #3]
  406812:	461a      	mov	r2, r3
  406814:	68fb      	ldr	r3, [r7, #12]
  406816:	4413      	add	r3, r2
  406818:	3b30      	subs	r3, #48	; 0x30
  40681a:	60fb      	str	r3, [r7, #12]
						tryToChangeDte = 1;
  40681c:	2301      	movs	r3, #1
  40681e:	72fb      	strb	r3, [r7, #11]
					}
				}
				if (tryToChangeDte)
  406820:	7afb      	ldrb	r3, [r7, #11]
  406822:	2b00      	cmp	r3, #0
  406824:	d01d      	beq.n	406862 <service_ecdbg_input+0x366>
				{
					if ((tmpNewDte < 60) && (tmpNewDte > 1))
  406826:	68fb      	ldr	r3, [r7, #12]
  406828:	2b3b      	cmp	r3, #59	; 0x3b
  40682a:	d814      	bhi.n	406856 <service_ecdbg_input+0x35a>
  40682c:	68fb      	ldr	r3, [r7, #12]
  40682e:	2b01      	cmp	r3, #1
  406830:	d911      	bls.n	406856 <service_ecdbg_input+0x35a>
					{
						print_ecdbg("Initial DTE now set to: ");
  406832:	4814      	ldr	r0, [pc, #80]	; (406884 <service_ecdbg_input+0x388>)
  406834:	4b14      	ldr	r3, [pc, #80]	; (406888 <service_ecdbg_input+0x38c>)
  406836:	4798      	blx	r3
						print_ecdbg_num(tmpNewDte);
  406838:	68f8      	ldr	r0, [r7, #12]
  40683a:	4b14      	ldr	r3, [pc, #80]	; (40688c <service_ecdbg_input+0x390>)
  40683c:	4798      	blx	r3
						print_ecdbg("\r\n>");
  40683e:	4814      	ldr	r0, [pc, #80]	; (406890 <service_ecdbg_input+0x394>)
  406840:	4b11      	ldr	r3, [pc, #68]	; (406888 <service_ecdbg_input+0x38c>)
  406842:	4798      	blx	r3
						
						c.initialDTE = tmpNewDte;
  406844:	68fb      	ldr	r3, [r7, #12]
  406846:	b2da      	uxtb	r2, r3
  406848:	4b12      	ldr	r3, [pc, #72]	; (406894 <service_ecdbg_input+0x398>)
  40684a:	701a      	strb	r2, [r3, #0]
						
						store_config();
  40684c:	4b12      	ldr	r3, [pc, #72]	; (406898 <service_ecdbg_input+0x39c>)
  40684e:	4798      	blx	r3
						store_config(); //do this twice to store it in both buffers to make extra sure we got it
  406850:	4b11      	ldr	r3, [pc, #68]	; (406898 <service_ecdbg_input+0x39c>)
  406852:	4798      	blx	r3
  406854:	e005      	b.n	406862 <service_ecdbg_input+0x366>
						
					}
					else
					{
						print_ecdbg("Error. Initial DTE not modified. \r\n");
  406856:	4811      	ldr	r0, [pc, #68]	; (40689c <service_ecdbg_input+0x3a0>)
  406858:	4b0b      	ldr	r3, [pc, #44]	; (406888 <service_ecdbg_input+0x38c>)
  40685a:	4798      	blx	r3
						print_ecdbg("Must be a value between 2 and 59.\r\n>");
  40685c:	4810      	ldr	r0, [pc, #64]	; (4068a0 <service_ecdbg_input+0x3a4>)
  40685e:	4b0a      	ldr	r3, [pc, #40]	; (406888 <service_ecdbg_input+0x38c>)
  406860:	4798      	blx	r3
				}
			}
		}
		
		// Add a LF and consider this as the end of the line.
		print_ecdbg("\r\n>");
  406862:	480b      	ldr	r0, [pc, #44]	; (406890 <service_ecdbg_input+0x394>)
  406864:	4b08      	ldr	r3, [pc, #32]	; (406888 <service_ecdbg_input+0x38c>)
  406866:	4798      	blx	r3
		cmdIdx = 0;
  406868:	4b03      	ldr	r3, [pc, #12]	; (406878 <service_ecdbg_input+0x37c>)
  40686a:	2200      	movs	r2, #0
  40686c:	701a      	strb	r2, [r3, #0]
		return;
  40686e:	bf00      	nop
	}
}
  406870:	3710      	adds	r7, #16
  406872:	46bd      	mov	sp, r7
  406874:	bd80      	pop	{r7, pc}
  406876:	bf00      	nop
  406878:	204009de 	.word	0x204009de
  40687c:	20400098 	.word	0x20400098
  406880:	20401840 	.word	0x20401840
  406884:	0040d288 	.word	0x0040d288
  406888:	004026b1 	.word	0x004026b1
  40688c:	004047ed 	.word	0x004047ed
  406890:	0040d2a4 	.word	0x0040d2a4
  406894:	204016e0 	.word	0x204016e0
  406898:	0040579d 	.word	0x0040579d
  40689c:	0040d2a8 	.word	0x0040d2a8
  4068a0:	0040d2cc 	.word	0x0040d2cc

004068a4 <main>:


/*! \brief Main File Section:
 *          - Initialization (CPU, TWI, Usart,...)
 */
int main(void){
  4068a4:	b590      	push	{r4, r7, lr}
  4068a6:	b09b      	sub	sp, #108	; 0x6c
  4068a8:	af00      	add	r7, sp, #0
	static unsigned char displayIdx = 0;
	char mainStr[80];
	uint8_t kpbResult;
	
	/* Initialize the SAM system. */
	sysclk_init();
  4068aa:	4b92      	ldr	r3, [pc, #584]	; (406af4 <main+0x250>)
  4068ac:	4798      	blx	r3
	board_init();
  4068ae:	4b92      	ldr	r3, [pc, #584]	; (406af8 <main+0x254>)
  4068b0:	4798      	blx	r3

	init_io();
  4068b2:	4b92      	ldr	r3, [pc, #584]	; (406afc <main+0x258>)
  4068b4:	4798      	blx	r3
	
	/* 1ms tick. */
	configure_systick();
  4068b6:	4b92      	ldr	r3, [pc, #584]	; (406b00 <main+0x25c>)
  4068b8:	4798      	blx	r3

	/* Configure UART for blue scrolling display */
	configure_console();
  4068ba:	4b92      	ldr	r3, [pc, #584]	; (406b04 <main+0x260>)
  4068bc:	4798      	blx	r3

	/* Configure USART. */
	configure_usart();
  4068be:	4b92      	ldr	r3, [pc, #584]	; (406b08 <main+0x264>)
  4068c0:	4798      	blx	r3

	init_sysErr();
  4068c2:	4b92      	ldr	r3, [pc, #584]	; (406b0c <main+0x268>)
  4068c4:	4798      	blx	r3
	
	init_shelf_n_ledBrd_structs();
  4068c6:	4b92      	ldr	r3, [pc, #584]	; (406b10 <main+0x26c>)
  4068c8:	4798      	blx	r3
	read_led_board_serial_ids();
  4068ca:	4b92      	ldr	r3, [pc, #584]	; (406b14 <main+0x270>)
  4068cc:	4798      	blx	r3

	/*
	 * Enable transmitter here, and disable receiver first, to avoid receiving
	 * characters sent by itself. It's necessary for half duplex RS485.
	 */
	usart_enable_tx(BOARD_USART);
  4068ce:	4892      	ldr	r0, [pc, #584]	; (406b18 <main+0x274>)
  4068d0:	4b92      	ldr	r3, [pc, #584]	; (406b1c <main+0x278>)
  4068d2:	4798      	blx	r3
	usart_enable_rx(BOARD_USART);
  4068d4:	4890      	ldr	r0, [pc, #576]	; (406b18 <main+0x274>)
  4068d6:	4b92      	ldr	r3, [pc, #584]	; (406b20 <main+0x27c>)
  4068d8:	4798      	blx	r3

	show_sw_version();
  4068da:	4b92      	ldr	r3, [pc, #584]	; (406b24 <main+0x280>)
  4068dc:	4798      	blx	r3

	ioport_set_pin_level(ECLAVE_LED_OEn, IOPORT_PIN_LEVEL_HIGH); //make sure outputs are disabled at the chip level
  4068de:	2001      	movs	r0, #1
  4068e0:	2101      	movs	r1, #1
  4068e2:	4b91      	ldr	r3, [pc, #580]	; (406b28 <main+0x284>)
  4068e4:	4798      	blx	r3

	
	init_led_board_info();
  4068e6:	4b91      	ldr	r3, [pc, #580]	; (406b2c <main+0x288>)
  4068e8:	4798      	blx	r3

	twi_init();
  4068ea:	4b91      	ldr	r3, [pc, #580]	; (406b30 <main+0x28c>)
  4068ec:	4798      	blx	r3
	PCA9952_init();
  4068ee:	4b91      	ldr	r3, [pc, #580]	; (406b34 <main+0x290>)
  4068f0:	4798      	blx	r3
	test_led_driver_channels();
  4068f2:	4b91      	ldr	r3, [pc, #580]	; (406b38 <main+0x294>)
  4068f4:	4798      	blx	r3


	show_chassis_status_info();
  4068f6:	4b91      	ldr	r3, [pc, #580]	; (406b3c <main+0x298>)
  4068f8:	4798      	blx	r3
	show_chassis_sysErr();
  4068fa:	4b91      	ldr	r3, [pc, #580]	; (406b40 <main+0x29c>)
  4068fc:	4798      	blx	r3
	show_chassis_all_LED_boards();
  4068fe:	4b91      	ldr	r3, [pc, #580]	; (406b44 <main+0x2a0>)
  406900:	4798      	blx	r3
	show_help_and_prompt();
  406902:	4b91      	ldr	r3, [pc, #580]	; (406b48 <main+0x2a4>)
  406904:	4798      	blx	r3
	
	ioport_set_pin_level(ECLAVE_LED_OEn, IOPORT_PIN_LEVEL_LOW); //...and we are live!
  406906:	2001      	movs	r0, #1
  406908:	2100      	movs	r1, #0
  40690a:	4b87      	ldr	r3, [pc, #540]	; (406b28 <main+0x284>)
  40690c:	4798      	blx	r3
	ioport_set_pin_level(ECLAVE_PSUPPLY_ONn, IOPORT_PIN_LEVEL_LOW);
  40690e:	2002      	movs	r0, #2
  406910:	2100      	movs	r1, #0
  406912:	4b85      	ldr	r3, [pc, #532]	; (406b28 <main+0x284>)
  406914:	4798      	blx	r3


	init_pwm();
  406916:	4b8d      	ldr	r3, [pc, #564]	; (406b4c <main+0x2a8>)
  406918:	4798      	blx	r3
	
	init_adc();
  40691a:	4b8d      	ldr	r3, [pc, #564]	; (406b50 <main+0x2ac>)
  40691c:	4798      	blx	r3
	
	controls.buzzer_enable = 0;
  40691e:	4b8d      	ldr	r3, [pc, #564]	; (406b54 <main+0x2b0>)
  406920:	2200      	movs	r2, #0
  406922:	70da      	strb	r2, [r3, #3]
	pwm_channel_disable(PWM0, PIN_PWM_LED0_CHANNEL); //for the love of christ turn this off
  406924:	488c      	ldr	r0, [pc, #560]	; (406b58 <main+0x2b4>)
  406926:	2100      	movs	r1, #0
  406928:	4b8c      	ldr	r3, [pc, #560]	; (406b5c <main+0x2b8>)
  40692a:	4798      	blx	r3


	// Print Startup Message
	display_text(IDX_READY);
  40692c:	2000      	movs	r0, #0
  40692e:	4b8c      	ldr	r3, [pc, #560]	; (406b60 <main+0x2bc>)
  406930:	4798      	blx	r3
	

	start_timer(TMR_DEBUG, ((1*SECONDS)/2));
  406932:	2000      	movs	r0, #0
  406934:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
  406938:	4b8a      	ldr	r3, [pc, #552]	; (406b64 <main+0x2c0>)
  40693a:	4798      	blx	r3


	// Main loop
	while (true) 
	{
		switch(electroclaveState)
  40693c:	4b8a      	ldr	r3, [pc, #552]	; (406b68 <main+0x2c4>)
  40693e:	781b      	ldrb	r3, [r3, #0]
  406940:	2b09      	cmp	r3, #9
  406942:	f200 83c2 	bhi.w	4070ca <main+0x826>
  406946:	a201      	add	r2, pc, #4	; (adr r2, 40694c <main+0xa8>)
  406948:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40694c:	00406975 	.word	0x00406975
  406950:	004069b3 	.word	0x004069b3
  406954:	00406a23 	.word	0x00406a23
  406958:	00406a65 	.word	0x00406a65
  40695c:	00406ae1 	.word	0x00406ae1
  406960:	00406c77 	.word	0x00406c77
  406964:	00406db3 	.word	0x00406db3
  406968:	00406dd1 	.word	0x00406dd1
  40696c:	00406df3 	.word	0x00406df3
  406970:	0040709f 	.word	0x0040709f
					display_text(IDX_READY);
					electroclaveState = STATE_DOOR_LATCHED;
					firstDoorOpenSinceIdle = 1;
				}
#endif //EC1 25feb16
				if ((kpbResult = process_kpb()) == KPB_VALID)
  406974:	4b7d      	ldr	r3, [pc, #500]	; (406b6c <main+0x2c8>)
  406976:	4798      	blx	r3
  406978:	4603      	mov	r3, r0
  40697a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
  40697e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
  406982:	2b01      	cmp	r3, #1
  406984:	d114      	bne.n	4069b0 <main+0x10c>
//jsi debug 25feb16 temporarily leave this out to debug the rest of the state machine				if (validKeypadCode)
				{
					controls.solenoid_enable = true;
  406986:	4b73      	ldr	r3, [pc, #460]	; (406b54 <main+0x2b0>)
  406988:	2201      	movs	r2, #1
  40698a:	721a      	strb	r2, [r3, #8]
					start_timer(TMR_DOOR_OPEN, (15 * SECONDS)); //TODO: change to 2 minutes for real product
  40698c:	2007      	movs	r0, #7
  40698e:	f643 2198 	movw	r1, #15000	; 0x3a98
  406992:	4b74      	ldr	r3, [pc, #464]	; (406b64 <main+0x2c0>)
  406994:	4798      	blx	r3
					electroclaveState = STATE_DOOR_OPEN;
  406996:	4b74      	ldr	r3, [pc, #464]	; (406b68 <main+0x2c4>)
  406998:	2201      	movs	r2, #1
  40699a:	701a      	strb	r2, [r3, #0]
					print_ecdbg("STATE_DOOR_OPEN\r\n");
  40699c:	4874      	ldr	r0, [pc, #464]	; (406b70 <main+0x2cc>)
  40699e:	4b75      	ldr	r3, [pc, #468]	; (406b74 <main+0x2d0>)
  4069a0:	4798      	blx	r3
					validKeypadCode = 0; //jsi 25feb16 debug
  4069a2:	4b75      	ldr	r3, [pc, #468]	; (406b78 <main+0x2d4>)
  4069a4:	2200      	movs	r2, #0
  4069a6:	701a      	strb	r2, [r3, #0]
					firstTimeSinceDoorLatched = 1;
  4069a8:	4b74      	ldr	r3, [pc, #464]	; (406b7c <main+0x2d8>)
  4069aa:	2201      	movs	r2, #1
  4069ac:	701a      	strb	r2, [r3, #0]
				}
				break;
  4069ae:	e38c      	b.n	4070ca <main+0x826>
  4069b0:	e38b      	b.n	4070ca <main+0x826>
				
			case STATE_DOOR_OPEN:
				if (timer_done(TMR_DOOR_OPEN))
  4069b2:	2007      	movs	r0, #7
  4069b4:	4b72      	ldr	r3, [pc, #456]	; (406b80 <main+0x2dc>)
  4069b6:	4798      	blx	r3
  4069b8:	4603      	mov	r3, r0
  4069ba:	2b00      	cmp	r3, #0
  4069bc:	d008      	beq.n	4069d0 <main+0x12c>
				{
					controls.buzzer_enable = true;
  4069be:	4b65      	ldr	r3, [pc, #404]	; (406b54 <main+0x2b0>)
  4069c0:	2201      	movs	r2, #1
  4069c2:	70da      	strb	r2, [r3, #3]
					electroclaveState = STATE_DOOR_AJAR;
  4069c4:	4b68      	ldr	r3, [pc, #416]	; (406b68 <main+0x2c4>)
  4069c6:	2202      	movs	r2, #2
  4069c8:	701a      	strb	r2, [r3, #0]
					print_ecdbg("STATE_DOOR_AJAR\r\n");
  4069ca:	486e      	ldr	r0, [pc, #440]	; (406b84 <main+0x2e0>)
  4069cc:	4b69      	ldr	r3, [pc, #420]	; (406b74 <main+0x2d0>)
  4069ce:	4798      	blx	r3

				}
				if (((kpbResult = scan_keypad()) == KEYPAD_START) && EC_DOOR_LATCHED)
  4069d0:	4b6d      	ldr	r3, [pc, #436]	; (406b88 <main+0x2e4>)
  4069d2:	4798      	blx	r3
  4069d4:	4603      	mov	r3, r0
  4069d6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
  4069da:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
  4069de:	2b1d      	cmp	r3, #29
  4069e0:	d11e      	bne.n	406a20 <main+0x17c>
  4069e2:	204d      	movs	r0, #77	; 0x4d
  4069e4:	4b69      	ldr	r3, [pc, #420]	; (406b8c <main+0x2e8>)
  4069e6:	4798      	blx	r3
  4069e8:	4603      	mov	r3, r0
  4069ea:	f083 0301 	eor.w	r3, r3, #1
  4069ee:	b2db      	uxtb	r3, r3
  4069f0:	2b00      	cmp	r3, #0
  4069f2:	d015      	beq.n	406a20 <main+0x17c>
  4069f4:	204e      	movs	r0, #78	; 0x4e
  4069f6:	4b65      	ldr	r3, [pc, #404]	; (406b8c <main+0x2e8>)
  4069f8:	4798      	blx	r3
  4069fa:	4603      	mov	r3, r0
  4069fc:	f083 0301 	eor.w	r3, r3, #1
  406a00:	b2db      	uxtb	r3, r3
  406a02:	2b00      	cmp	r3, #0
  406a04:	d00c      	beq.n	406a20 <main+0x17c>
//jsi 25feb16 debug				if (startButtonPressed)
				{
					end_timer(TMR_DOOR_OPEN);
  406a06:	2007      	movs	r0, #7
  406a08:	4b61      	ldr	r3, [pc, #388]	; (406b90 <main+0x2ec>)
  406a0a:	4798      	blx	r3
					electroclaveState = STATE_DOOR_LATCHED;
  406a0c:	4b56      	ldr	r3, [pc, #344]	; (406b68 <main+0x2c4>)
  406a0e:	2203      	movs	r2, #3
  406a10:	701a      	strb	r2, [r3, #0]
					print_ecdbg("STATE_DOOR_LATCHED\r\n");
  406a12:	4860      	ldr	r0, [pc, #384]	; (406b94 <main+0x2f0>)
  406a14:	4b57      	ldr	r3, [pc, #348]	; (406b74 <main+0x2d0>)
  406a16:	4798      	blx	r3
					startButtonPressed = 0; //jsi 25feb16 debug
  406a18:	4b5f      	ldr	r3, [pc, #380]	; (406b98 <main+0x2f4>)
  406a1a:	2200      	movs	r2, #0
  406a1c:	701a      	strb	r2, [r3, #0]
				}
				break;
  406a1e:	e354      	b.n	4070ca <main+0x826>
  406a20:	e353      	b.n	4070ca <main+0x826>
			
			case STATE_DOOR_AJAR:
				if (EC_DOOR_LATCHED)
  406a22:	204d      	movs	r0, #77	; 0x4d
  406a24:	4b59      	ldr	r3, [pc, #356]	; (406b8c <main+0x2e8>)
  406a26:	4798      	blx	r3
  406a28:	4603      	mov	r3, r0
  406a2a:	f083 0301 	eor.w	r3, r3, #1
  406a2e:	b2db      	uxtb	r3, r3
  406a30:	2b00      	cmp	r3, #0
  406a32:	d016      	beq.n	406a62 <main+0x1be>
  406a34:	204e      	movs	r0, #78	; 0x4e
  406a36:	4b55      	ldr	r3, [pc, #340]	; (406b8c <main+0x2e8>)
  406a38:	4798      	blx	r3
  406a3a:	4603      	mov	r3, r0
  406a3c:	f083 0301 	eor.w	r3, r3, #1
  406a40:	b2db      	uxtb	r3, r3
  406a42:	2b00      	cmp	r3, #0
  406a44:	d00d      	beq.n	406a62 <main+0x1be>
				{
					controls.buzzer_enable = false;
  406a46:	4b43      	ldr	r3, [pc, #268]	; (406b54 <main+0x2b0>)
  406a48:	2200      	movs	r2, #0
  406a4a:	70da      	strb	r2, [r3, #3]
					pwm_channel_disable(PWM0, PIN_PWM_LED0_CHANNEL);
  406a4c:	4842      	ldr	r0, [pc, #264]	; (406b58 <main+0x2b4>)
  406a4e:	2100      	movs	r1, #0
  406a50:	4b42      	ldr	r3, [pc, #264]	; (406b5c <main+0x2b8>)
  406a52:	4798      	blx	r3
					electroclaveState = STATE_EC_IDLE;
  406a54:	4b44      	ldr	r3, [pc, #272]	; (406b68 <main+0x2c4>)
  406a56:	2200      	movs	r2, #0
  406a58:	701a      	strb	r2, [r3, #0]
					print_ecdbg("STATE_EC_IDLE\r\n");
  406a5a:	4850      	ldr	r0, [pc, #320]	; (406b9c <main+0x2f8>)
  406a5c:	4b45      	ldr	r3, [pc, #276]	; (406b74 <main+0x2d0>)
  406a5e:	4798      	blx	r3
				}
				break;				
  406a60:	e333      	b.n	4070ca <main+0x826>
  406a62:	e332      	b.n	4070ca <main+0x826>
					print_ecdbg("Valid keypad code detected\r\n");
					electroclaveState = STATE_VALID_KEYPAD_CODE;
					validKeypadCode = 0; //reset
				}
#endif //EC1 25feb16
				if (firstTimeSinceDoorLatched)
  406a64:	4b45      	ldr	r3, [pc, #276]	; (406b7c <main+0x2d8>)
  406a66:	781b      	ldrb	r3, [r3, #0]
  406a68:	2b00      	cmp	r3, #0
  406a6a:	d008      	beq.n	406a7e <main+0x1da>
				{
					check_led_brd_side_lifetimes();
  406a6c:	4b4c      	ldr	r3, [pc, #304]	; (406ba0 <main+0x2fc>)
  406a6e:	4798      	blx	r3
					check_shelves_for_devices();
  406a70:	4b4c      	ldr	r3, [pc, #304]	; (406ba4 <main+0x300>)
  406a72:	4798      	blx	r3
					set_shelves_active_inactive();
  406a74:	4b4c      	ldr	r3, [pc, #304]	; (406ba8 <main+0x304>)
  406a76:	4798      	blx	r3
				
					firstTimeSinceDoorLatched = 0;
  406a78:	4b40      	ldr	r3, [pc, #256]	; (406b7c <main+0x2d8>)
  406a7a:	2200      	movs	r2, #0
  406a7c:	701a      	strb	r2, [r3, #0]
				}

				if (num_active_shelves() != 0) {
  406a7e:	4b4b      	ldr	r3, [pc, #300]	; (406bac <main+0x308>)
  406a80:	4798      	blx	r3
  406a82:	4603      	mov	r3, r0
  406a84:	2b00      	cmp	r3, #0
  406a86:	d011      	beq.n	406aac <main+0x208>
					electroclaveState = STATE_START_SANITIZE;
  406a88:	4b37      	ldr	r3, [pc, #220]	; (406b68 <main+0x2c4>)
  406a8a:	2204      	movs	r2, #4
  406a8c:	701a      	strb	r2, [r3, #0]
					print_ecdbg("STATE_START_SANITIZE\r\n");
  406a8e:	4848      	ldr	r0, [pc, #288]	; (406bb0 <main+0x30c>)
  406a90:	4b38      	ldr	r3, [pc, #224]	; (406b74 <main+0x2d0>)
  406a92:	4798      	blx	r3
					print_ecdbg("Sanitizing\r\n");
  406a94:	4847      	ldr	r0, [pc, #284]	; (406bb4 <main+0x310>)
  406a96:	4b37      	ldr	r3, [pc, #220]	; (406b74 <main+0x2d0>)
  406a98:	4798      	blx	r3
					//13jun15					display_text(IDX_CLEAR);
					//13jun15					cpu_delay_ms(500, EC_CPU_CLOCK_FREQ);
					display_text(IDX_CLEANING);
  406a9a:	2002      	movs	r0, #2
  406a9c:	4b30      	ldr	r3, [pc, #192]	; (406b60 <main+0x2bc>)
  406a9e:	4798      	blx	r3
					start_timer(TMR_DISPLAY, (8 * SECONDS));
  406aa0:	2001      	movs	r0, #1
  406aa2:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
  406aa6:	4b2f      	ldr	r3, [pc, #188]	; (406b64 <main+0x2c0>)
  406aa8:	4798      	blx	r3
  406aaa:	e018      	b.n	406ade <main+0x23a>
				}
				else if (num_present_shelves() != 0){
  406aac:	4b42      	ldr	r3, [pc, #264]	; (406bb8 <main+0x314>)
  406aae:	4798      	blx	r3
  406ab0:	4603      	mov	r3, r0
  406ab2:	2b00      	cmp	r3, #0
  406ab4:	d00c      	beq.n	406ad0 <main+0x22c>
					electroclaveState = STATE_EC_IDLE;
  406ab6:	4b2c      	ldr	r3, [pc, #176]	; (406b68 <main+0x2c4>)
  406ab8:	2200      	movs	r2, #0
  406aba:	701a      	strb	r2, [r3, #0]
					print_ecdbg("STATE_EC_IDLE\r\n");
  406abc:	4837      	ldr	r0, [pc, #220]	; (406b9c <main+0x2f8>)
  406abe:	4b2d      	ldr	r3, [pc, #180]	; (406b74 <main+0x2d0>)
  406ac0:	4798      	blx	r3
					print_ecdbg("At least one shelf is present, but no devices to be cleaned.\r\n");
  406ac2:	483e      	ldr	r0, [pc, #248]	; (406bbc <main+0x318>)
  406ac4:	4b2b      	ldr	r3, [pc, #172]	; (406b74 <main+0x2d0>)
  406ac6:	4798      	blx	r3
					display_text(IDX_READY);
  406ac8:	2000      	movs	r0, #0
  406aca:	4b25      	ldr	r3, [pc, #148]	; (406b60 <main+0x2bc>)
  406acc:	4798      	blx	r3
  406ace:	e006      	b.n	406ade <main+0x23a>
				}
				else
				{
					//DEBUG 24jun15 need to function even with these errors for demo purposes					electroclaveState = STATE_CHASSIS_ERROR;
					print_ecdbg("No shelves, or shelves are past lifetime\r\n");
  406ad0:	483b      	ldr	r0, [pc, #236]	; (406bc0 <main+0x31c>)
  406ad2:	4b28      	ldr	r3, [pc, #160]	; (406b74 <main+0x2d0>)
  406ad4:	4798      	blx	r3
					display_text(IDX_ERROR);
  406ad6:	2004      	movs	r0, #4
  406ad8:	4b21      	ldr	r3, [pc, #132]	; (406b60 <main+0x2bc>)
  406ada:	4798      	blx	r3
				}
				break;
  406adc:	e2f5      	b.n	4070ca <main+0x826>
  406ade:	e2f4      	b.n	4070ca <main+0x826>
				
			case STATE_START_SANITIZE:
//13jun15				display_text(IDX_CLEAR);
//13jun15				cpu_delay_ms(500, EC_CPU_CLOCK_FREQ); //half second TODO: figure out why this is here and get rid of it, don't like to just hang for no reason, especially when we need to be monitoring the door latch
				
				displayIdx = 0xFF; //this means not assigned yet
  406ae0:	4b38      	ldr	r3, [pc, #224]	; (406bc4 <main+0x320>)
  406ae2:	22ff      	movs	r2, #255	; 0xff
  406ae4:	701a      	strb	r2, [r3, #0]
				sanitizeMinutes = 0;
  406ae6:	4b38      	ldr	r3, [pc, #224]	; (406bc8 <main+0x324>)
  406ae8:	2200      	movs	r2, #0
  406aea:	601a      	str	r2, [r3, #0]
				for (int i = 0; i<NUM_SHELVES; i++) {
  406aec:	2300      	movs	r3, #0
  406aee:	667b      	str	r3, [r7, #100]	; 0x64
  406af0:	e099      	b.n	406c26 <main+0x382>
  406af2:	bf00      	nop
  406af4:	00400491 	.word	0x00400491
  406af8:	00400a6d 	.word	0x00400a6d
  406afc:	0040478d 	.word	0x0040478d
  406b00:	00403cc9 	.word	0x00403cc9
  406b04:	00403d0d 	.word	0x00403d0d
  406b08:	00403c49 	.word	0x00403c49
  406b0c:	0040468d 	.word	0x0040468d
  406b10:	00405979 	.word	0x00405979
  406b14:	00404821 	.word	0x00404821
  406b18:	40024000 	.word	0x40024000
  406b1c:	00402189 	.word	0x00402189
  406b20:	004021d5 	.word	0x004021d5
  406b24:	00405c71 	.word	0x00405c71
  406b28:	004041f9 	.word	0x004041f9
  406b2c:	00405bcd 	.word	0x00405bcd
  406b30:	00403da9 	.word	0x00403da9
  406b34:	004027dd 	.word	0x004027dd
  406b38:	00405015 	.word	0x00405015
  406b3c:	00405c99 	.word	0x00405c99
  406b40:	00406069 	.word	0x00406069
  406b44:	004063d1 	.word	0x004063d1
  406b48:	004064e9 	.word	0x004064e9
  406b4c:	00403fa9 	.word	0x00403fa9
  406b50:	00403e3d 	.word	0x00403e3d
  406b54:	20400b58 	.word	0x20400b58
  406b58:	40020000 	.word	0x40020000
  406b5c:	00401ba5 	.word	0x00401ba5
  406b60:	004046a5 	.word	0x004046a5
  406b64:	0040320d 	.word	0x0040320d
  406b68:	204009c2 	.word	0x204009c2
  406b6c:	004045a5 	.word	0x004045a5
  406b70:	0040d2f4 	.word	0x0040d2f4
  406b74:	004026b1 	.word	0x004026b1
  406b78:	204009d8 	.word	0x204009d8
  406b7c:	204009c0 	.word	0x204009c0
  406b80:	00403315 	.word	0x00403315
  406b84:	0040d308 	.word	0x0040d308
  406b88:	00404321 	.word	0x00404321
  406b8c:	00404265 	.word	0x00404265
  406b90:	00403351 	.word	0x00403351
  406b94:	0040d31c 	.word	0x0040d31c
  406b98:	204009d9 	.word	0x204009d9
  406b9c:	0040d334 	.word	0x0040d334
  406ba0:	00404b05 	.word	0x00404b05
  406ba4:	00404e11 	.word	0x00404e11
  406ba8:	00405201 	.word	0x00405201
  406bac:	0040537d 	.word	0x0040537d
  406bb0:	0040d344 	.word	0x0040d344
  406bb4:	0040d35c 	.word	0x0040d35c
  406bb8:	00405395 	.word	0x00405395
  406bbc:	0040d36c 	.word	0x0040d36c
  406bc0:	0040d3ac 	.word	0x0040d3ac
  406bc4:	204009e0 	.word	0x204009e0
  406bc8:	204016bc 	.word	0x204016bc
					if (shelf[i].active == SHELF_ACTIVE) {
  406bcc:	499e      	ldr	r1, [pc, #632]	; (406e48 <main+0x5a4>)
  406bce:	6e7a      	ldr	r2, [r7, #100]	; 0x64
  406bd0:	4613      	mov	r3, r2
  406bd2:	009b      	lsls	r3, r3, #2
  406bd4:	4413      	add	r3, r2
  406bd6:	440b      	add	r3, r1
  406bd8:	781b      	ldrb	r3, [r3, #0]
  406bda:	2b01      	cmp	r3, #1
  406bdc:	d120      	bne.n	406c20 <main+0x37c>
						tmpSanitizeMinutes = calc_sanitize_time(i);
  406bde:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  406be0:	b2db      	uxtb	r3, r3
  406be2:	4618      	mov	r0, r3
  406be4:	4b99      	ldr	r3, [pc, #612]	; (406e4c <main+0x5a8>)
  406be6:	4798      	blx	r3
  406be8:	4603      	mov	r3, r0
  406bea:	461a      	mov	r2, r3
  406bec:	4b98      	ldr	r3, [pc, #608]	; (406e50 <main+0x5ac>)
  406bee:	601a      	str	r2, [r3, #0]
						
						if (tmpSanitizeMinutes > sanitizeMinutes)
  406bf0:	4b97      	ldr	r3, [pc, #604]	; (406e50 <main+0x5ac>)
  406bf2:	681a      	ldr	r2, [r3, #0]
  406bf4:	4b97      	ldr	r3, [pc, #604]	; (406e54 <main+0x5b0>)
  406bf6:	681b      	ldr	r3, [r3, #0]
  406bf8:	429a      	cmp	r2, r3
  406bfa:	d903      	bls.n	406c04 <main+0x360>
						{
							sanitizeMinutes = tmpSanitizeMinutes;
  406bfc:	4b94      	ldr	r3, [pc, #592]	; (406e50 <main+0x5ac>)
  406bfe:	681b      	ldr	r3, [r3, #0]
  406c00:	4a94      	ldr	r2, [pc, #592]	; (406e54 <main+0x5b0>)
  406c02:	6013      	str	r3, [r2, #0]
						}
						
						led_shelf(i, LED_ON);
  406c04:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  406c06:	b2db      	uxtb	r3, r3
  406c08:	4618      	mov	r0, r3
  406c0a:	2101      	movs	r1, #1
  406c0c:	4b92      	ldr	r3, [pc, #584]	; (406e58 <main+0x5b4>)
  406c0e:	4798      	blx	r3
						
						if (displayIdx == 0xFF)
  406c10:	4b92      	ldr	r3, [pc, #584]	; (406e5c <main+0x5b8>)
  406c12:	781b      	ldrb	r3, [r3, #0]
  406c14:	2bff      	cmp	r3, #255	; 0xff
  406c16:	d103      	bne.n	406c20 <main+0x37c>
						{
							displayIdx = i; //set this to the first active shelf if this is the first active shelf encountered
  406c18:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  406c1a:	b2da      	uxtb	r2, r3
  406c1c:	4b8f      	ldr	r3, [pc, #572]	; (406e5c <main+0x5b8>)
  406c1e:	701a      	strb	r2, [r3, #0]
//13jun15				display_text(IDX_CLEAR);
//13jun15				cpu_delay_ms(500, EC_CPU_CLOCK_FREQ); //half second TODO: figure out why this is here and get rid of it, don't like to just hang for no reason, especially when we need to be monitoring the door latch
				
				displayIdx = 0xFF; //this means not assigned yet
				sanitizeMinutes = 0;
				for (int i = 0; i<NUM_SHELVES; i++) {
  406c20:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  406c22:	3301      	adds	r3, #1
  406c24:	667b      	str	r3, [r7, #100]	; 0x64
  406c26:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  406c28:	2b03      	cmp	r3, #3
  406c2a:	ddcf      	ble.n	406bcc <main+0x328>
					}
				}
				
				
//16jan16 #if 0 //DEBUG: set this to seconds not minutes so we can debug this logic faster 11may15
				start_timer(TMR_SANITIZE, (sanitizeMinutes*MINUTES));
  406c2c:	4b89      	ldr	r3, [pc, #548]	; (406e54 <main+0x5b0>)
  406c2e:	681b      	ldr	r3, [r3, #0]
  406c30:	f64e 2260 	movw	r2, #60000	; 0xea60
  406c34:	fb02 f303 	mul.w	r3, r2, r3
  406c38:	2002      	movs	r0, #2
  406c3a:	4619      	mov	r1, r3
  406c3c:	4b88      	ldr	r3, [pc, #544]	; (406e60 <main+0x5bc>)
  406c3e:	4798      	blx	r3
//16jan16 #endif
//16jan16 we really want minutes right now				cpu_set_timeout((sanitizeMinutes * cpu_ms_2_cy(1000, EC_CPU_CLOCK_FREQ)), &sanitizeTimer); //DEBUG take this out when done debugging logic, put it back to minutes 11may15
				
				sprintf(mainStr, "sanitizeMinutes: %ld tmpSanitizeMinutes: %ld\r\n", sanitizeMinutes, tmpSanitizeMinutes);
  406c40:	4b84      	ldr	r3, [pc, #528]	; (406e54 <main+0x5b0>)
  406c42:	681a      	ldr	r2, [r3, #0]
  406c44:	4b82      	ldr	r3, [pc, #520]	; (406e50 <main+0x5ac>)
  406c46:	681b      	ldr	r3, [r3, #0]
  406c48:	1d39      	adds	r1, r7, #4
  406c4a:	4608      	mov	r0, r1
  406c4c:	4985      	ldr	r1, [pc, #532]	; (406e64 <main+0x5c0>)
  406c4e:	4c86      	ldr	r4, [pc, #536]	; (406e68 <main+0x5c4>)
  406c50:	47a0      	blx	r4
				print_ecdbg(mainStr);
  406c52:	1d3b      	adds	r3, r7, #4
  406c54:	4618      	mov	r0, r3
  406c56:	4b85      	ldr	r3, [pc, #532]	; (406e6c <main+0x5c8>)
  406c58:	4798      	blx	r3


				inc_sanCycles();
  406c5a:	4b85      	ldr	r3, [pc, #532]	; (406e70 <main+0x5cc>)
  406c5c:	4798      	blx	r3

				
//DEBUG 11may15 do this once per second for debug				cpu_set_timeout((60 * cpu_ms_2_cy(1000,EC_CPU_CLOCK_FREQ)), &oneMinuteTimer); //one minute for the usage statistics
				start_timer(TMR_ONE_MINUTE, (1*SECONDS)); //once per second for debug
  406c5e:	2003      	movs	r0, #3
  406c60:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
  406c64:	4b7e      	ldr	r3, [pc, #504]	; (406e60 <main+0x5bc>)
  406c66:	4798      	blx	r3
				electroclaveState = STATE_SANITIZE;
  406c68:	4b82      	ldr	r3, [pc, #520]	; (406e74 <main+0x5d0>)
  406c6a:	2205      	movs	r2, #5
  406c6c:	701a      	strb	r2, [r3, #0]
				print_ecdbg("STATE_SANITIZE\r\n");
  406c6e:	4882      	ldr	r0, [pc, #520]	; (406e78 <main+0x5d4>)
  406c70:	4b7e      	ldr	r3, [pc, #504]	; (406e6c <main+0x5c8>)
  406c72:	4798      	blx	r3

				break;
  406c74:	e229      	b.n	4070ca <main+0x826>
				
			case STATE_SANITIZE:
				/*
    			 * Manage the display
				 */
				if (timer_done(TMR_DISPLAY))
  406c76:	2001      	movs	r0, #1
  406c78:	4b80      	ldr	r3, [pc, #512]	; (406e7c <main+0x5d8>)
  406c7a:	4798      	blx	r3
  406c7c:	4603      	mov	r3, r0
  406c7e:	2b00      	cmp	r3, #0
  406c80:	d047      	beq.n	406d12 <main+0x46e>
				{
					end_timer(TMR_DISPLAY);
  406c82:	2001      	movs	r0, #1
  406c84:	4b7e      	ldr	r3, [pc, #504]	; (406e80 <main+0x5dc>)
  406c86:	4798      	blx	r3
					switch (displayIdx)
  406c88:	4b74      	ldr	r3, [pc, #464]	; (406e5c <main+0x5b8>)
  406c8a:	781b      	ldrb	r3, [r3, #0]
  406c8c:	2b03      	cmp	r3, #3
  406c8e:	d81b      	bhi.n	406cc8 <main+0x424>
  406c90:	a201      	add	r2, pc, #4	; (adr r2, 406c98 <main+0x3f4>)
  406c92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  406c96:	bf00      	nop
  406c98:	00406ca9 	.word	0x00406ca9
  406c9c:	00406cb1 	.word	0x00406cb1
  406ca0:	00406cb9 	.word	0x00406cb9
  406ca4:	00406cc1 	.word	0x00406cc1
					{
						case 0:
							//								display_text(IDX_CLEAR);
							display_text(IDX_SHELF1);
  406ca8:	2005      	movs	r0, #5
  406caa:	4b76      	ldr	r3, [pc, #472]	; (406e84 <main+0x5e0>)
  406cac:	4798      	blx	r3
							break;
  406cae:	e00b      	b.n	406cc8 <main+0x424>
						case 1:
							//								display_text(IDX_CLEAR);
							display_text(IDX_SHELF2);
  406cb0:	2006      	movs	r0, #6
  406cb2:	4b74      	ldr	r3, [pc, #464]	; (406e84 <main+0x5e0>)
  406cb4:	4798      	blx	r3
							break;
  406cb6:	e007      	b.n	406cc8 <main+0x424>
						case 2:
							//								display_text(IDX_CLEAR);
							display_text(IDX_SHELF3);
  406cb8:	2007      	movs	r0, #7
  406cba:	4b72      	ldr	r3, [pc, #456]	; (406e84 <main+0x5e0>)
  406cbc:	4798      	blx	r3
							break;
  406cbe:	e003      	b.n	406cc8 <main+0x424>
						case 3:
							//								display_text(IDX_CLEAR);
							display_text(IDX_SHELF4);
  406cc0:	2008      	movs	r0, #8
  406cc2:	4b70      	ldr	r3, [pc, #448]	; (406e84 <main+0x5e0>)
  406cc4:	4798      	blx	r3
							break;
  406cc6:	bf00      	nop
					}
					
					while (1)
					{
						if (++displayIdx >= NUM_SHELVES)
  406cc8:	4b64      	ldr	r3, [pc, #400]	; (406e5c <main+0x5b8>)
  406cca:	781b      	ldrb	r3, [r3, #0]
  406ccc:	3301      	adds	r3, #1
  406cce:	b2da      	uxtb	r2, r3
  406cd0:	4b62      	ldr	r3, [pc, #392]	; (406e5c <main+0x5b8>)
  406cd2:	701a      	strb	r2, [r3, #0]
  406cd4:	4b61      	ldr	r3, [pc, #388]	; (406e5c <main+0x5b8>)
  406cd6:	781b      	ldrb	r3, [r3, #0]
  406cd8:	2b03      	cmp	r3, #3
  406cda:	d902      	bls.n	406ce2 <main+0x43e>
						{
							displayIdx = 0; //12apr15 wrap around
  406cdc:	4b5f      	ldr	r3, [pc, #380]	; (406e5c <main+0x5b8>)
  406cde:	2200      	movs	r2, #0
  406ce0:	701a      	strb	r2, [r3, #0]
						}
						
						if (shelf[displayIdx].active)
  406ce2:	4b5e      	ldr	r3, [pc, #376]	; (406e5c <main+0x5b8>)
  406ce4:	781b      	ldrb	r3, [r3, #0]
  406ce6:	4619      	mov	r1, r3
  406ce8:	4a57      	ldr	r2, [pc, #348]	; (406e48 <main+0x5a4>)
  406cea:	460b      	mov	r3, r1
  406cec:	009b      	lsls	r3, r3, #2
  406cee:	440b      	add	r3, r1
  406cf0:	4413      	add	r3, r2
  406cf2:	781b      	ldrb	r3, [r3, #0]
  406cf4:	2b00      	cmp	r3, #0
  406cf6:	d00b      	beq.n	406d10 <main+0x46c>
						{
							break; //this shelf is active, we don't need to look for another one
  406cf8:	bf00      	nop
						}
						
					}

					start_timer(TMR_DISPLAY, displayTimerSeconds * SECONDS);
  406cfa:	4b63      	ldr	r3, [pc, #396]	; (406e88 <main+0x5e4>)
  406cfc:	681b      	ldr	r3, [r3, #0]
  406cfe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  406d02:	fb02 f303 	mul.w	r3, r2, r3
  406d06:	2001      	movs	r0, #1
  406d08:	4619      	mov	r1, r3
  406d0a:	4b55      	ldr	r3, [pc, #340]	; (406e60 <main+0x5bc>)
  406d0c:	4798      	blx	r3
  406d0e:	e000      	b.n	406d12 <main+0x46e>
						if (shelf[displayIdx].active)
						{
							break; //this shelf is active, we don't need to look for another one
						}
						
					}
  406d10:	e7da      	b.n	406cc8 <main+0x424>
				}

				/*
    			 * Manage storing usage statistics to flash
				 */
				if (timer_done(TMR_ONE_MINUTE))
  406d12:	2003      	movs	r0, #3
  406d14:	4b59      	ldr	r3, [pc, #356]	; (406e7c <main+0x5d8>)
  406d16:	4798      	blx	r3
  406d18:	4603      	mov	r3, r0
  406d1a:	2b00      	cmp	r3, #0
  406d1c:	d009      	beq.n	406d32 <main+0x48e>
				{
					end_timer(TMR_ONE_MINUTE);
  406d1e:	2003      	movs	r0, #3
  406d20:	4b57      	ldr	r3, [pc, #348]	; (406e80 <main+0x5dc>)
  406d22:	4798      	blx	r3
					
					increment_ledBoard_usage_min(); //increments usage minutes for active shelves only
  406d24:	4b59      	ldr	r3, [pc, #356]	; (406e8c <main+0x5e8>)
  406d26:	4798      	blx	r3
					
//DEBUG 11may15 set to one second for debug					cpu_set_timeout(cpu_ms_2_cy(60000, EC_CPU_CLOCK_FREQ), &oneMinuteTimer); //one minute for the usage statistics
					start_timer(TMR_ONE_MINUTE, (1 * SECONDS));
  406d28:	2003      	movs	r0, #3
  406d2a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
  406d2e:	4b4c      	ldr	r3, [pc, #304]	; (406e60 <main+0x5bc>)
  406d30:	4798      	blx	r3
				}
				/*
    			 * Manage the sanitizer timer
				 */
				if (timer_done(TMR_SANITIZE)) {
  406d32:	2002      	movs	r0, #2
  406d34:	4b51      	ldr	r3, [pc, #324]	; (406e7c <main+0x5d8>)
  406d36:	4798      	blx	r3
  406d38:	4603      	mov	r3, r0
  406d3a:	2b00      	cmp	r3, #0
  406d3c:	d01a      	beq.n	406d74 <main+0x4d0>
					
					for (int i=0; i< NUM_SHELVES; i++)
  406d3e:	2300      	movs	r3, #0
  406d40:	663b      	str	r3, [r7, #96]	; 0x60
  406d42:	e008      	b.n	406d56 <main+0x4b2>
					{
						led_shelf(i, LED_OFF); //turn off every shelf. (doesn't hurt to make sure that even non-active shelves are off.)
  406d44:	6e3b      	ldr	r3, [r7, #96]	; 0x60
  406d46:	b2db      	uxtb	r3, r3
  406d48:	4618      	mov	r0, r3
  406d4a:	2100      	movs	r1, #0
  406d4c:	4b42      	ldr	r3, [pc, #264]	; (406e58 <main+0x5b4>)
  406d4e:	4798      	blx	r3
				/*
    			 * Manage the sanitizer timer
				 */
				if (timer_done(TMR_SANITIZE)) {
					
					for (int i=0; i< NUM_SHELVES; i++)
  406d50:	6e3b      	ldr	r3, [r7, #96]	; 0x60
  406d52:	3301      	adds	r3, #1
  406d54:	663b      	str	r3, [r7, #96]	; 0x60
  406d56:	6e3b      	ldr	r3, [r7, #96]	; 0x60
  406d58:	2b03      	cmp	r3, #3
  406d5a:	ddf3      	ble.n	406d44 <main+0x4a0>
					{
						led_shelf(i, LED_OFF); //turn off every shelf. (doesn't hurt to make sure that even non-active shelves are off.)
					}
					end_timer(TMR_SANITIZE);
  406d5c:	2002      	movs	r0, #2
  406d5e:	4b48      	ldr	r3, [pc, #288]	; (406e80 <main+0x5dc>)
  406d60:	4798      	blx	r3
					print_ecdbg("Shelf clean\r\n");
  406d62:	484b      	ldr	r0, [pc, #300]	; (406e90 <main+0x5ec>)
  406d64:	4b41      	ldr	r3, [pc, #260]	; (406e6c <main+0x5c8>)
  406d66:	4798      	blx	r3
					electroclaveState = STATE_START_CLEAN;
  406d68:	4b42      	ldr	r3, [pc, #264]	; (406e74 <main+0x5d0>)
  406d6a:	2206      	movs	r2, #6
  406d6c:	701a      	strb	r2, [r3, #0]
					print_ecdbg("STATE_START_CLEAN\r\n");
  406d6e:	4849      	ldr	r0, [pc, #292]	; (406e94 <main+0x5f0>)
  406d70:	4b3e      	ldr	r3, [pc, #248]	; (406e6c <main+0x5c8>)
  406d72:	4798      	blx	r3
				}
				
				if ((kpbResult = process_kpb()) == KPB_VALID)
  406d74:	4b48      	ldr	r3, [pc, #288]	; (406e98 <main+0x5f4>)
  406d76:	4798      	blx	r3
  406d78:	4603      	mov	r3, r0
  406d7a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
  406d7e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
  406d82:	2b01      	cmp	r3, #1
  406d84:	d114      	bne.n	406db0 <main+0x50c>
				//jsi debug 25feb16 temporarily leave this out to debug the rest of the state machine				if (validKeypadCode)
				{
					controls.solenoid_enable = true;
  406d86:	4b45      	ldr	r3, [pc, #276]	; (406e9c <main+0x5f8>)
  406d88:	2201      	movs	r2, #1
  406d8a:	721a      	strb	r2, [r3, #8]
					start_timer(TMR_DOOR_OPEN, (15 * SECONDS)); //TODO: change to 2 minutes for real product
  406d8c:	2007      	movs	r0, #7
  406d8e:	f643 2198 	movw	r1, #15000	; 0x3a98
  406d92:	4b33      	ldr	r3, [pc, #204]	; (406e60 <main+0x5bc>)
  406d94:	4798      	blx	r3
					electroclaveState = STATE_DOOR_OPEN;
  406d96:	4b37      	ldr	r3, [pc, #220]	; (406e74 <main+0x5d0>)
  406d98:	2201      	movs	r2, #1
  406d9a:	701a      	strb	r2, [r3, #0]
					print_ecdbg("STATE_DOOR_OPEN\r\n");
  406d9c:	4840      	ldr	r0, [pc, #256]	; (406ea0 <main+0x5fc>)
  406d9e:	4b33      	ldr	r3, [pc, #204]	; (406e6c <main+0x5c8>)
  406da0:	4798      	blx	r3
					validKeypadCode = 0; //jsi 25feb16 debug
  406da2:	4b40      	ldr	r3, [pc, #256]	; (406ea4 <main+0x600>)
  406da4:	2200      	movs	r2, #0
  406da6:	701a      	strb	r2, [r3, #0]
					firstTimeSinceDoorLatched = 1;
  406da8:	4b3f      	ldr	r3, [pc, #252]	; (406ea8 <main+0x604>)
  406daa:	2201      	movs	r2, #1
  406dac:	701a      	strb	r2, [r3, #0]
				}

				
				break;
  406dae:	e18c      	b.n	4070ca <main+0x826>
  406db0:	e18b      	b.n	4070ca <main+0x826>
				
			case STATE_START_CLEAN:
				display_text(IDX_CLEAN);
  406db2:	2001      	movs	r0, #1
  406db4:	4b33      	ldr	r3, [pc, #204]	; (406e84 <main+0x5e0>)
  406db6:	4798      	blx	r3
				electroclaveState = STATE_CLEAN;
  406db8:	4b2e      	ldr	r3, [pc, #184]	; (406e74 <main+0x5d0>)
  406dba:	2207      	movs	r2, #7
  406dbc:	701a      	strb	r2, [r3, #0]
				print_ecdbg("STATE_CLEAN\r\n");
  406dbe:	483b      	ldr	r0, [pc, #236]	; (406eac <main+0x608>)
  406dc0:	4b2a      	ldr	r3, [pc, #168]	; (406e6c <main+0x5c8>)
  406dc2:	4798      	blx	r3
				cpu_set_timeout((20 * 60 * cpu_ms_2_cy(1000, EC_CPU_CLOCK_FREQ)), &cleanTimer);
#endif
//DEBUG 24jun15 change to 60 seconds for demo, put this line back in later				cpu_set_timeout((20 * cpu_ms_2_cy(1000, EC_CPU_CLOCK_FREQ)), &cleanTimer); //DEBUG 11may15 

//				cpu_set_timeout((60 * cpu_ms_2_cy(1000, EC_CPU_CLOCK_FREQ)), &cleanTimer); //DEBUG 24jun15 change to 60 seconds for demo, remove later
				start_timer(TMR_CLEAN, (10 * SECONDS));
  406dc4:	2004      	movs	r0, #4
  406dc6:	f242 7110 	movw	r1, #10000	; 0x2710
  406dca:	4b25      	ldr	r3, [pc, #148]	; (406e60 <main+0x5bc>)
  406dcc:	4798      	blx	r3
				break;	
  406dce:	e17c      	b.n	4070ca <main+0x826>
				
			case STATE_CLEAN:
				if (timer_done(TMR_CLEAN)) {
  406dd0:	2004      	movs	r0, #4
  406dd2:	4b2a      	ldr	r3, [pc, #168]	; (406e7c <main+0x5d8>)
  406dd4:	4798      	blx	r3
  406dd6:	4603      	mov	r3, r0
  406dd8:	2b00      	cmp	r3, #0
  406dda:	d009      	beq.n	406df0 <main+0x54c>
					end_timer(TMR_CLEAN);
  406ddc:	2004      	movs	r0, #4
  406dde:	4b28      	ldr	r3, [pc, #160]	; (406e80 <main+0x5dc>)
  406de0:	4798      	blx	r3
					electroclaveState = STATE_EC_IDLE;	
  406de2:	4b24      	ldr	r3, [pc, #144]	; (406e74 <main+0x5d0>)
  406de4:	2200      	movs	r2, #0
  406de6:	701a      	strb	r2, [r3, #0]
					print_ecdbg("STATE_EC_IDLE\r\n");
  406de8:	4831      	ldr	r0, [pc, #196]	; (406eb0 <main+0x60c>)
  406dea:	4b20      	ldr	r3, [pc, #128]	; (406e6c <main+0x5c8>)
  406dec:	4798      	blx	r3
				}
				break;
  406dee:	e16c      	b.n	4070ca <main+0x826>
  406df0:	e16b      	b.n	4070ca <main+0x826>
				
			
			case STATE_CHASSIS_ERROR:
				//Shutdown all processes that could harm the user or equipment if the door is open
				for (int i=0; i< NUM_SHELVES; i++)
  406df2:	2300      	movs	r3, #0
  406df4:	65fb      	str	r3, [r7, #92]	; 0x5c
  406df6:	e008      	b.n	406e0a <main+0x566>
				{
					led_shelf(i, LED_OFF); //turn off every shelf. (doesn't hurt to make sure that even non-active shelves are off.)
  406df8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  406dfa:	b2db      	uxtb	r3, r3
  406dfc:	4618      	mov	r0, r3
  406dfe:	2100      	movs	r1, #0
  406e00:	4b15      	ldr	r3, [pc, #84]	; (406e58 <main+0x5b4>)
  406e02:	4798      	blx	r3
				break;
				
			
			case STATE_CHASSIS_ERROR:
				//Shutdown all processes that could harm the user or equipment if the door is open
				for (int i=0; i< NUM_SHELVES; i++)
  406e04:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  406e06:	3301      	adds	r3, #1
  406e08:	65fb      	str	r3, [r7, #92]	; 0x5c
  406e0a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  406e0c:	2b03      	cmp	r3, #3
  406e0e:	ddf3      	ble.n	406df8 <main+0x554>
				{
					led_shelf(i, LED_OFF); //turn off every shelf. (doesn't hurt to make sure that even non-active shelves are off.)
				}
				
				
				if (timer_done(TMR_ERROR_DISPLAY))
  406e10:	2005      	movs	r0, #5
  406e12:	4b1a      	ldr	r3, [pc, #104]	; (406e7c <main+0x5d8>)
  406e14:	4798      	blx	r3
  406e16:	4603      	mov	r3, r0
  406e18:	2b00      	cmp	r3, #0
  406e1a:	f000 813f 	beq.w	40709c <main+0x7f8>
				{
					end_timer(TMR_ERROR_DISPLAY);
  406e1e:	2005      	movs	r0, #5
  406e20:	4b17      	ldr	r3, [pc, #92]	; (406e80 <main+0x5dc>)
  406e22:	4798      	blx	r3

					while(1)
					{
						switch(errorDisplayState)
  406e24:	4b23      	ldr	r3, [pc, #140]	; (406eb4 <main+0x610>)
  406e26:	781b      	ldrb	r3, [r3, #0]
  406e28:	2b04      	cmp	r3, #4
  406e2a:	f200 812a 	bhi.w	407082 <main+0x7de>
  406e2e:	a201      	add	r2, pc, #4	; (adr r2, 406e34 <main+0x590>)
  406e30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  406e34:	00406eb9 	.word	0x00406eb9
  406e38:	00406ed7 	.word	0x00406ed7
  406e3c:	00406f41 	.word	0x00406f41
  406e40:	00406fab 	.word	0x00406fab
  406e44:	00407015 	.word	0x00407015
  406e48:	204016a8 	.word	0x204016a8
  406e4c:	004053ad 	.word	0x004053ad
  406e50:	204016c4 	.word	0x204016c4
  406e54:	204016bc 	.word	0x204016bc
  406e58:	00402a45 	.word	0x00402a45
  406e5c:	204009e0 	.word	0x204009e0
  406e60:	0040320d 	.word	0x0040320d
  406e64:	0040d3d8 	.word	0x0040d3d8
  406e68:	00407399 	.word	0x00407399
  406e6c:	004026b1 	.word	0x004026b1
  406e70:	00405745 	.word	0x00405745
  406e74:	204009c2 	.word	0x204009c2
  406e78:	0040d408 	.word	0x0040d408
  406e7c:	00403315 	.word	0x00403315
  406e80:	00403351 	.word	0x00403351
  406e84:	004046a5 	.word	0x004046a5
  406e88:	20400018 	.word	0x20400018
  406e8c:	004057d5 	.word	0x004057d5
  406e90:	0040d41c 	.word	0x0040d41c
  406e94:	0040d42c 	.word	0x0040d42c
  406e98:	004045a5 	.word	0x004045a5
  406e9c:	20400b58 	.word	0x20400b58
  406ea0:	0040d2f4 	.word	0x0040d2f4
  406ea4:	204009d8 	.word	0x204009d8
  406ea8:	204009c0 	.word	0x204009c0
  406eac:	0040d440 	.word	0x0040d440
  406eb0:	0040d334 	.word	0x0040d334
  406eb4:	204009c3 	.word	0x204009c3
						{
							case 0:
								display_text(IDX_ERROR);
  406eb8:	2004      	movs	r0, #4
  406eba:	4b8e      	ldr	r3, [pc, #568]	; (4070f4 <main+0x850>)
  406ebc:	4798      	blx	r3
								displayChanged = 1;
  406ebe:	4b8e      	ldr	r3, [pc, #568]	; (4070f8 <main+0x854>)
  406ec0:	2201      	movs	r2, #1
  406ec2:	701a      	strb	r2, [r3, #0]
								start_timer(TMR_ERROR_DISPLAY, (8 * SECONDS));
  406ec4:	2005      	movs	r0, #5
  406ec6:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
  406eca:	4b8c      	ldr	r3, [pc, #560]	; (4070fc <main+0x858>)
  406ecc:	4798      	blx	r3
								errorDisplayState = 1;
  406ece:	4b8c      	ldr	r3, [pc, #560]	; (407100 <main+0x85c>)
  406ed0:	2201      	movs	r2, #1
  406ed2:	701a      	strb	r2, [r3, #0]
								break;
  406ed4:	e0d9      	b.n	40708a <main+0x7e6>
							case 1:
								if ((ledBrdSide[LED_BRD_0_BOT].maxUsageReached || ledBrdSide[LED_BRD_1_TOP].maxUsageReached) ||
  406ed6:	4b8b      	ldr	r3, [pc, #556]	; (407104 <main+0x860>)
  406ed8:	789b      	ldrb	r3, [r3, #2]
  406eda:	2b00      	cmp	r3, #0
  406edc:	d121      	bne.n	406f22 <main+0x67e>
  406ede:	4b89      	ldr	r3, [pc, #548]	; (407104 <main+0x860>)
  406ee0:	79db      	ldrb	r3, [r3, #7]
  406ee2:	2b00      	cmp	r3, #0
  406ee4:	d11d      	bne.n	406f22 <main+0x67e>
									(sysErr.topdrive & BIT(0)) || (sysErr.topdrive & BIT(1)) ||
  406ee6:	4b88      	ldr	r3, [pc, #544]	; (407108 <main+0x864>)
  406ee8:	781b      	ldrb	r3, [r3, #0]
  406eea:	f003 0301 	and.w	r3, r3, #1
								displayChanged = 1;
								start_timer(TMR_ERROR_DISPLAY, (8 * SECONDS));
								errorDisplayState = 1;
								break;
							case 1:
								if ((ledBrdSide[LED_BRD_0_BOT].maxUsageReached || ledBrdSide[LED_BRD_1_TOP].maxUsageReached) ||
  406eee:	2b00      	cmp	r3, #0
  406ef0:	d117      	bne.n	406f22 <main+0x67e>
									(sysErr.topdrive & BIT(0)) || (sysErr.topdrive & BIT(1)) ||
  406ef2:	4b85      	ldr	r3, [pc, #532]	; (407108 <main+0x864>)
  406ef4:	781b      	ldrb	r3, [r3, #0]
  406ef6:	f003 0302 	and.w	r3, r3, #2
  406efa:	2b00      	cmp	r3, #0
  406efc:	d111      	bne.n	406f22 <main+0x67e>
									(sysErr.botdrive & BIT(0)) || (sysErr.botdrive & BIT(1)) || (sysErr.botdrive & BIT(2)))
  406efe:	4b82      	ldr	r3, [pc, #520]	; (407108 <main+0x864>)
  406f00:	685b      	ldr	r3, [r3, #4]
  406f02:	f003 0301 	and.w	r3, r3, #1
								start_timer(TMR_ERROR_DISPLAY, (8 * SECONDS));
								errorDisplayState = 1;
								break;
							case 1:
								if ((ledBrdSide[LED_BRD_0_BOT].maxUsageReached || ledBrdSide[LED_BRD_1_TOP].maxUsageReached) ||
									(sysErr.topdrive & BIT(0)) || (sysErr.topdrive & BIT(1)) ||
  406f06:	2b00      	cmp	r3, #0
  406f08:	d10b      	bne.n	406f22 <main+0x67e>
									(sysErr.botdrive & BIT(0)) || (sysErr.botdrive & BIT(1)) || (sysErr.botdrive & BIT(2)))
  406f0a:	4b7f      	ldr	r3, [pc, #508]	; (407108 <main+0x864>)
  406f0c:	685b      	ldr	r3, [r3, #4]
  406f0e:	f003 0302 	and.w	r3, r3, #2
  406f12:	2b00      	cmp	r3, #0
  406f14:	d105      	bne.n	406f22 <main+0x67e>
  406f16:	4b7c      	ldr	r3, [pc, #496]	; (407108 <main+0x864>)
  406f18:	685b      	ldr	r3, [r3, #4]
  406f1a:	f003 0304 	and.w	r3, r3, #4
  406f1e:	2b00      	cmp	r3, #0
  406f20:	d00a      	beq.n	406f38 <main+0x694>
								{
									display_text(IDX_SHELF1);
  406f22:	2005      	movs	r0, #5
  406f24:	4b73      	ldr	r3, [pc, #460]	; (4070f4 <main+0x850>)
  406f26:	4798      	blx	r3
									displayChanged = 1;
  406f28:	4b73      	ldr	r3, [pc, #460]	; (4070f8 <main+0x854>)
  406f2a:	2201      	movs	r2, #1
  406f2c:	701a      	strb	r2, [r3, #0]
									start_timer(TMR_ERROR_DISPLAY, (8 * SECONDS));
  406f2e:	2005      	movs	r0, #5
  406f30:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
  406f34:	4b71      	ldr	r3, [pc, #452]	; (4070fc <main+0x858>)
  406f36:	4798      	blx	r3
								}
								errorDisplayState = 2;
  406f38:	4b71      	ldr	r3, [pc, #452]	; (407100 <main+0x85c>)
  406f3a:	2202      	movs	r2, #2
  406f3c:	701a      	strb	r2, [r3, #0]
								break;
  406f3e:	e0a4      	b.n	40708a <main+0x7e6>
							case 2:
								if ((ledBrdSide[LED_BRD_1_BOT].maxUsageReached || ledBrdSide[LED_BRD_2_TOP].maxUsageReached) ||
  406f40:	4b70      	ldr	r3, [pc, #448]	; (407104 <main+0x860>)
  406f42:	7b1b      	ldrb	r3, [r3, #12]
  406f44:	2b00      	cmp	r3, #0
  406f46:	d121      	bne.n	406f8c <main+0x6e8>
  406f48:	4b6e      	ldr	r3, [pc, #440]	; (407104 <main+0x860>)
  406f4a:	7c5b      	ldrb	r3, [r3, #17]
  406f4c:	2b00      	cmp	r3, #0
  406f4e:	d11d      	bne.n	406f8c <main+0x6e8>
									(sysErr.topdrive & BIT(2)) || (sysErr.topdrive & BIT(3)) ||
  406f50:	4b6d      	ldr	r3, [pc, #436]	; (407108 <main+0x864>)
  406f52:	781b      	ldrb	r3, [r3, #0]
  406f54:	f003 0304 	and.w	r3, r3, #4
									start_timer(TMR_ERROR_DISPLAY, (8 * SECONDS));
								}
								errorDisplayState = 2;
								break;
							case 2:
								if ((ledBrdSide[LED_BRD_1_BOT].maxUsageReached || ledBrdSide[LED_BRD_2_TOP].maxUsageReached) ||
  406f58:	2b00      	cmp	r3, #0
  406f5a:	d117      	bne.n	406f8c <main+0x6e8>
									(sysErr.topdrive & BIT(2)) || (sysErr.topdrive & BIT(3)) ||
  406f5c:	4b6a      	ldr	r3, [pc, #424]	; (407108 <main+0x864>)
  406f5e:	781b      	ldrb	r3, [r3, #0]
  406f60:	f003 0308 	and.w	r3, r3, #8
  406f64:	2b00      	cmp	r3, #0
  406f66:	d111      	bne.n	406f8c <main+0x6e8>
									(sysErr.botdrive & BIT(3)) || (sysErr.botdrive & BIT(4)) || (sysErr.botdrive & BIT(5)))
  406f68:	4b67      	ldr	r3, [pc, #412]	; (407108 <main+0x864>)
  406f6a:	685b      	ldr	r3, [r3, #4]
  406f6c:	f003 0308 	and.w	r3, r3, #8
								}
								errorDisplayState = 2;
								break;
							case 2:
								if ((ledBrdSide[LED_BRD_1_BOT].maxUsageReached || ledBrdSide[LED_BRD_2_TOP].maxUsageReached) ||
									(sysErr.topdrive & BIT(2)) || (sysErr.topdrive & BIT(3)) ||
  406f70:	2b00      	cmp	r3, #0
  406f72:	d10b      	bne.n	406f8c <main+0x6e8>
									(sysErr.botdrive & BIT(3)) || (sysErr.botdrive & BIT(4)) || (sysErr.botdrive & BIT(5)))
  406f74:	4b64      	ldr	r3, [pc, #400]	; (407108 <main+0x864>)
  406f76:	685b      	ldr	r3, [r3, #4]
  406f78:	f003 0310 	and.w	r3, r3, #16
  406f7c:	2b00      	cmp	r3, #0
  406f7e:	d105      	bne.n	406f8c <main+0x6e8>
  406f80:	4b61      	ldr	r3, [pc, #388]	; (407108 <main+0x864>)
  406f82:	685b      	ldr	r3, [r3, #4]
  406f84:	f003 0320 	and.w	r3, r3, #32
  406f88:	2b00      	cmp	r3, #0
  406f8a:	d00a      	beq.n	406fa2 <main+0x6fe>
								{
									display_text(IDX_SHELF2);
  406f8c:	2006      	movs	r0, #6
  406f8e:	4b59      	ldr	r3, [pc, #356]	; (4070f4 <main+0x850>)
  406f90:	4798      	blx	r3
									displayChanged = 1;
  406f92:	4b59      	ldr	r3, [pc, #356]	; (4070f8 <main+0x854>)
  406f94:	2201      	movs	r2, #1
  406f96:	701a      	strb	r2, [r3, #0]
									start_timer(TMR_ERROR_DISPLAY, (8 * SECONDS));
  406f98:	2005      	movs	r0, #5
  406f9a:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
  406f9e:	4b57      	ldr	r3, [pc, #348]	; (4070fc <main+0x858>)
  406fa0:	4798      	blx	r3
								}
								errorDisplayState = 3;
  406fa2:	4b57      	ldr	r3, [pc, #348]	; (407100 <main+0x85c>)
  406fa4:	2203      	movs	r2, #3
  406fa6:	701a      	strb	r2, [r3, #0]
								break;
  406fa8:	e06f      	b.n	40708a <main+0x7e6>
							case 3:
								if ((ledBrdSide[LED_BRD_2_BOT].maxUsageReached || ledBrdSide[LED_BRD_3_TOP].maxUsageReached) ||
  406faa:	4b56      	ldr	r3, [pc, #344]	; (407104 <main+0x860>)
  406fac:	7d9b      	ldrb	r3, [r3, #22]
  406fae:	2b00      	cmp	r3, #0
  406fb0:	d121      	bne.n	406ff6 <main+0x752>
  406fb2:	4b54      	ldr	r3, [pc, #336]	; (407104 <main+0x860>)
  406fb4:	7edb      	ldrb	r3, [r3, #27]
  406fb6:	2b00      	cmp	r3, #0
  406fb8:	d11d      	bne.n	406ff6 <main+0x752>
									(sysErr.topdrive & BIT(4)) || (sysErr.topdrive & BIT(5)) ||
  406fba:	4b53      	ldr	r3, [pc, #332]	; (407108 <main+0x864>)
  406fbc:	781b      	ldrb	r3, [r3, #0]
  406fbe:	f003 0310 	and.w	r3, r3, #16
									start_timer(TMR_ERROR_DISPLAY, (8 * SECONDS));
								}
								errorDisplayState = 3;
								break;
							case 3:
								if ((ledBrdSide[LED_BRD_2_BOT].maxUsageReached || ledBrdSide[LED_BRD_3_TOP].maxUsageReached) ||
  406fc2:	2b00      	cmp	r3, #0
  406fc4:	d117      	bne.n	406ff6 <main+0x752>
									(sysErr.topdrive & BIT(4)) || (sysErr.topdrive & BIT(5)) ||
  406fc6:	4b50      	ldr	r3, [pc, #320]	; (407108 <main+0x864>)
  406fc8:	781b      	ldrb	r3, [r3, #0]
  406fca:	f003 0320 	and.w	r3, r3, #32
  406fce:	2b00      	cmp	r3, #0
  406fd0:	d111      	bne.n	406ff6 <main+0x752>
									(sysErr.botdrive & BIT(6)) || (sysErr.botdrive & BIT(7)) || (sysErr.botdrive & BIT(8)))
  406fd2:	4b4d      	ldr	r3, [pc, #308]	; (407108 <main+0x864>)
  406fd4:	685b      	ldr	r3, [r3, #4]
  406fd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
								}
								errorDisplayState = 3;
								break;
							case 3:
								if ((ledBrdSide[LED_BRD_2_BOT].maxUsageReached || ledBrdSide[LED_BRD_3_TOP].maxUsageReached) ||
									(sysErr.topdrive & BIT(4)) || (sysErr.topdrive & BIT(5)) ||
  406fda:	2b00      	cmp	r3, #0
  406fdc:	d10b      	bne.n	406ff6 <main+0x752>
									(sysErr.botdrive & BIT(6)) || (sysErr.botdrive & BIT(7)) || (sysErr.botdrive & BIT(8)))
  406fde:	4b4a      	ldr	r3, [pc, #296]	; (407108 <main+0x864>)
  406fe0:	685b      	ldr	r3, [r3, #4]
  406fe2:	f003 0380 	and.w	r3, r3, #128	; 0x80
  406fe6:	2b00      	cmp	r3, #0
  406fe8:	d105      	bne.n	406ff6 <main+0x752>
  406fea:	4b47      	ldr	r3, [pc, #284]	; (407108 <main+0x864>)
  406fec:	685b      	ldr	r3, [r3, #4]
  406fee:	f403 7380 	and.w	r3, r3, #256	; 0x100
  406ff2:	2b00      	cmp	r3, #0
  406ff4:	d00a      	beq.n	40700c <main+0x768>
								{
									display_text(IDX_SHELF3);
  406ff6:	2007      	movs	r0, #7
  406ff8:	4b3e      	ldr	r3, [pc, #248]	; (4070f4 <main+0x850>)
  406ffa:	4798      	blx	r3
									displayChanged = 1;
  406ffc:	4b3e      	ldr	r3, [pc, #248]	; (4070f8 <main+0x854>)
  406ffe:	2201      	movs	r2, #1
  407000:	701a      	strb	r2, [r3, #0]
									start_timer(TMR_ERROR_DISPLAY, (8 * SECONDS));
  407002:	2005      	movs	r0, #5
  407004:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
  407008:	4b3c      	ldr	r3, [pc, #240]	; (4070fc <main+0x858>)
  40700a:	4798      	blx	r3
								}
								errorDisplayState = 4;
  40700c:	4b3c      	ldr	r3, [pc, #240]	; (407100 <main+0x85c>)
  40700e:	2204      	movs	r2, #4
  407010:	701a      	strb	r2, [r3, #0]
								break;
  407012:	e03a      	b.n	40708a <main+0x7e6>
							case 4:
								if ((ledBrdSide[LED_BRD_3_BOT].maxUsageReached || ledBrdSide[LED_BRD_4_TOP].maxUsageReached) ||
  407014:	4b3b      	ldr	r3, [pc, #236]	; (407104 <main+0x860>)
  407016:	f893 3020 	ldrb.w	r3, [r3, #32]
  40701a:	2b00      	cmp	r3, #0
  40701c:	d122      	bne.n	407064 <main+0x7c0>
  40701e:	4b39      	ldr	r3, [pc, #228]	; (407104 <main+0x860>)
  407020:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
  407024:	2b00      	cmp	r3, #0
  407026:	d11d      	bne.n	407064 <main+0x7c0>
									(sysErr.topdrive & BIT(6)) || (sysErr.topdrive & BIT(7)) ||
  407028:	4b37      	ldr	r3, [pc, #220]	; (407108 <main+0x864>)
  40702a:	781b      	ldrb	r3, [r3, #0]
  40702c:	f003 0340 	and.w	r3, r3, #64	; 0x40
									start_timer(TMR_ERROR_DISPLAY, (8 * SECONDS));
								}
								errorDisplayState = 4;
								break;
							case 4:
								if ((ledBrdSide[LED_BRD_3_BOT].maxUsageReached || ledBrdSide[LED_BRD_4_TOP].maxUsageReached) ||
  407030:	2b00      	cmp	r3, #0
  407032:	d117      	bne.n	407064 <main+0x7c0>
									(sysErr.topdrive & BIT(6)) || (sysErr.topdrive & BIT(7)) ||
  407034:	4b34      	ldr	r3, [pc, #208]	; (407108 <main+0x864>)
  407036:	781b      	ldrb	r3, [r3, #0]
  407038:	b2db      	uxtb	r3, r3
  40703a:	b25b      	sxtb	r3, r3
  40703c:	2b00      	cmp	r3, #0
  40703e:	db11      	blt.n	407064 <main+0x7c0>
									(sysErr.botdrive & BIT(9)) || (sysErr.botdrive & BIT(10)) || (sysErr.botdrive & BIT(11)))
  407040:	4b31      	ldr	r3, [pc, #196]	; (407108 <main+0x864>)
  407042:	685b      	ldr	r3, [r3, #4]
  407044:	f403 7300 	and.w	r3, r3, #512	; 0x200
								}
								errorDisplayState = 4;
								break;
							case 4:
								if ((ledBrdSide[LED_BRD_3_BOT].maxUsageReached || ledBrdSide[LED_BRD_4_TOP].maxUsageReached) ||
									(sysErr.topdrive & BIT(6)) || (sysErr.topdrive & BIT(7)) ||
  407048:	2b00      	cmp	r3, #0
  40704a:	d10b      	bne.n	407064 <main+0x7c0>
									(sysErr.botdrive & BIT(9)) || (sysErr.botdrive & BIT(10)) || (sysErr.botdrive & BIT(11)))
  40704c:	4b2e      	ldr	r3, [pc, #184]	; (407108 <main+0x864>)
  40704e:	685b      	ldr	r3, [r3, #4]
  407050:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  407054:	2b00      	cmp	r3, #0
  407056:	d105      	bne.n	407064 <main+0x7c0>
  407058:	4b2b      	ldr	r3, [pc, #172]	; (407108 <main+0x864>)
  40705a:	685b      	ldr	r3, [r3, #4]
  40705c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  407060:	2b00      	cmp	r3, #0
  407062:	d00a      	beq.n	40707a <main+0x7d6>
								{
									display_text(IDX_SHELF4);
  407064:	2008      	movs	r0, #8
  407066:	4b23      	ldr	r3, [pc, #140]	; (4070f4 <main+0x850>)
  407068:	4798      	blx	r3
									displayChanged = 1;
  40706a:	4b23      	ldr	r3, [pc, #140]	; (4070f8 <main+0x854>)
  40706c:	2201      	movs	r2, #1
  40706e:	701a      	strb	r2, [r3, #0]
									start_timer(TMR_ERROR_DISPLAY, (8 * SECONDS));
  407070:	2005      	movs	r0, #5
  407072:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
  407076:	4b21      	ldr	r3, [pc, #132]	; (4070fc <main+0x858>)
  407078:	4798      	blx	r3
								}
								errorDisplayState = 0;
  40707a:	4b21      	ldr	r3, [pc, #132]	; (407100 <main+0x85c>)
  40707c:	2200      	movs	r2, #0
  40707e:	701a      	strb	r2, [r3, #0]
								break;
  407080:	e003      	b.n	40708a <main+0x7e6>
							default:
								errorDisplayState = 0;
  407082:	4b1f      	ldr	r3, [pc, #124]	; (407100 <main+0x85c>)
  407084:	2200      	movs	r2, #0
  407086:	701a      	strb	r2, [r3, #0]
								break;
  407088:	bf00      	nop
						} //switch(errorDisplayState)
						
						if (displayChanged)
  40708a:	4b1b      	ldr	r3, [pc, #108]	; (4070f8 <main+0x854>)
  40708c:	781b      	ldrb	r3, [r3, #0]
  40708e:	2b00      	cmp	r3, #0
  407090:	d003      	beq.n	40709a <main+0x7f6>
						{
							displayChanged = 0;
  407092:	4b19      	ldr	r3, [pc, #100]	; (4070f8 <main+0x854>)
  407094:	2200      	movs	r2, #0
  407096:	701a      	strb	r2, [r3, #0]
							break; //get out of while loop and wait until we need to update the display again
  407098:	e000      	b.n	40709c <main+0x7f8>
						}
						
					} //while(1)
  40709a:	e6c3      	b.n	406e24 <main+0x580>

				} //if (timer_done(TMR_ERROR_DISPLAY))
				break;
  40709c:	e015      	b.n	4070ca <main+0x826>
				
			case STATE_SHUTDOWN_PROCESSES:
				//Shutdown all processes that could harm the user or equipment if the door is open
				for (int i=0; i< NUM_SHELVES; i++)
  40709e:	2300      	movs	r3, #0
  4070a0:	65bb      	str	r3, [r7, #88]	; 0x58
  4070a2:	e008      	b.n	4070b6 <main+0x812>
				{
					led_shelf(i, LED_OFF); //turn off every shelf. (doesn't hurt to make sure that even non-active shelves are off.)
  4070a4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  4070a6:	b2db      	uxtb	r3, r3
  4070a8:	4618      	mov	r0, r3
  4070aa:	2100      	movs	r1, #0
  4070ac:	4b17      	ldr	r3, [pc, #92]	; (40710c <main+0x868>)
  4070ae:	4798      	blx	r3
				} //if (timer_done(TMR_ERROR_DISPLAY))
				break;
				
			case STATE_SHUTDOWN_PROCESSES:
				//Shutdown all processes that could harm the user or equipment if the door is open
				for (int i=0; i< NUM_SHELVES; i++)
  4070b0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  4070b2:	3301      	adds	r3, #1
  4070b4:	65bb      	str	r3, [r7, #88]	; 0x58
  4070b6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  4070b8:	2b03      	cmp	r3, #3
  4070ba:	ddf3      	ble.n	4070a4 <main+0x800>
				{
					led_shelf(i, LED_OFF); //turn off every shelf. (doesn't hurt to make sure that even non-active shelves are off.)
				}
				electroclaveState = STATE_EC_IDLE;
  4070bc:	4b14      	ldr	r3, [pc, #80]	; (407110 <main+0x86c>)
  4070be:	2200      	movs	r2, #0
  4070c0:	701a      	strb	r2, [r3, #0]
				print_ecdbg("STATE_EC_IDLE\r\n");
  4070c2:	4814      	ldr	r0, [pc, #80]	; (407114 <main+0x870>)
  4070c4:	4b14      	ldr	r3, [pc, #80]	; (407118 <main+0x874>)
  4070c6:	4798      	blx	r3
				break;
  4070c8:	bf00      	nop
				
			}
		} //if (!EC_DOOR_LATCHED)
#endif //jsi 25feb16 maybe we don't want this any more
		
		if (timer_done(TMR_DEBUG))
  4070ca:	2000      	movs	r0, #0
  4070cc:	4b13      	ldr	r3, [pc, #76]	; (40711c <main+0x878>)
  4070ce:	4798      	blx	r3
  4070d0:	4603      	mov	r3, r0
  4070d2:	2b00      	cmp	r3, #0
  4070d4:	d00a      	beq.n	4070ec <main+0x848>
		{
			end_timer(TMR_DEBUG);
  4070d6:	2000      	movs	r0, #0
  4070d8:	4b11      	ldr	r3, [pc, #68]	; (407120 <main+0x87c>)
  4070da:	4798      	blx	r3
			start_timer(TMR_DEBUG, ((1 * SECONDS)/2));
  4070dc:	2000      	movs	r0, #0
  4070de:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
  4070e2:	4b06      	ldr	r3, [pc, #24]	; (4070fc <main+0x858>)
  4070e4:	4798      	blx	r3
			ioport_toggle_pin_level(EXAMPLE_LED_GPIO);
  4070e6:	2050      	movs	r0, #80	; 0x50
  4070e8:	4b0e      	ldr	r3, [pc, #56]	; (407124 <main+0x880>)
  4070ea:	4798      	blx	r3
		}
		
		service_ecdbg_input();
  4070ec:	4b0e      	ldr	r3, [pc, #56]	; (407128 <main+0x884>)
  4070ee:	4798      	blx	r3

	} //while(true)
  4070f0:	e424      	b.n	40693c <main+0x98>
  4070f2:	bf00      	nop
  4070f4:	004046a5 	.word	0x004046a5
  4070f8:	204009c4 	.word	0x204009c4
  4070fc:	0040320d 	.word	0x0040320d
  407100:	204009c3 	.word	0x204009c3
  407104:	204016e4 	.word	0x204016e4
  407108:	204016d0 	.word	0x204016d0
  40710c:	00402a45 	.word	0x00402a45
  407110:	204009c2 	.word	0x204009c2
  407114:	0040d334 	.word	0x0040d334
  407118:	004026b1 	.word	0x004026b1
  40711c:	00403315 	.word	0x00403315
  407120:	00403351 	.word	0x00403351
  407124:	004042b5 	.word	0x004042b5
  407128:	004064fd 	.word	0x004064fd

0040712c <__libc_init_array>:
  40712c:	b570      	push	{r4, r5, r6, lr}
  40712e:	4e0f      	ldr	r6, [pc, #60]	; (40716c <__libc_init_array+0x40>)
  407130:	4d0f      	ldr	r5, [pc, #60]	; (407170 <__libc_init_array+0x44>)
  407132:	1b76      	subs	r6, r6, r5
  407134:	10b6      	asrs	r6, r6, #2
  407136:	bf18      	it	ne
  407138:	2400      	movne	r4, #0
  40713a:	d005      	beq.n	407148 <__libc_init_array+0x1c>
  40713c:	3401      	adds	r4, #1
  40713e:	f855 3b04 	ldr.w	r3, [r5], #4
  407142:	4798      	blx	r3
  407144:	42a6      	cmp	r6, r4
  407146:	d1f9      	bne.n	40713c <__libc_init_array+0x10>
  407148:	4e0a      	ldr	r6, [pc, #40]	; (407174 <__libc_init_array+0x48>)
  40714a:	f006 fac9 	bl	40d6e0 <_init>
  40714e:	4d0a      	ldr	r5, [pc, #40]	; (407178 <__libc_init_array+0x4c>)
  407150:	1b76      	subs	r6, r6, r5
  407152:	10b6      	asrs	r6, r6, #2
  407154:	bf18      	it	ne
  407156:	2400      	movne	r4, #0
  407158:	d006      	beq.n	407168 <__libc_init_array+0x3c>
  40715a:	3401      	adds	r4, #1
  40715c:	f855 3b04 	ldr.w	r3, [r5], #4
  407160:	4798      	blx	r3
  407162:	42a6      	cmp	r6, r4
  407164:	d1f9      	bne.n	40715a <__libc_init_array+0x2e>
  407166:	bd70      	pop	{r4, r5, r6, pc}
  407168:	bd70      	pop	{r4, r5, r6, pc}
  40716a:	bf00      	nop
  40716c:	0040d6ec 	.word	0x0040d6ec
  407170:	0040d6ec 	.word	0x0040d6ec
  407174:	0040d6f4 	.word	0x0040d6f4
  407178:	0040d6ec 	.word	0x0040d6ec

0040717c <memset>:
  40717c:	0783      	lsls	r3, r0, #30
  40717e:	b470      	push	{r4, r5, r6}
  407180:	d049      	beq.n	407216 <memset+0x9a>
  407182:	1e54      	subs	r4, r2, #1
  407184:	2a00      	cmp	r2, #0
  407186:	d044      	beq.n	407212 <memset+0x96>
  407188:	b2cd      	uxtb	r5, r1
  40718a:	4603      	mov	r3, r0
  40718c:	e002      	b.n	407194 <memset+0x18>
  40718e:	2c00      	cmp	r4, #0
  407190:	d03f      	beq.n	407212 <memset+0x96>
  407192:	4614      	mov	r4, r2
  407194:	f803 5b01 	strb.w	r5, [r3], #1
  407198:	f013 0f03 	tst.w	r3, #3
  40719c:	f104 32ff 	add.w	r2, r4, #4294967295
  4071a0:	d1f5      	bne.n	40718e <memset+0x12>
  4071a2:	2c03      	cmp	r4, #3
  4071a4:	d92e      	bls.n	407204 <memset+0x88>
  4071a6:	b2cd      	uxtb	r5, r1
  4071a8:	2c0f      	cmp	r4, #15
  4071aa:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4071ae:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4071b2:	d919      	bls.n	4071e8 <memset+0x6c>
  4071b4:	f103 0210 	add.w	r2, r3, #16
  4071b8:	4626      	mov	r6, r4
  4071ba:	3e10      	subs	r6, #16
  4071bc:	f842 5c10 	str.w	r5, [r2, #-16]
  4071c0:	f842 5c0c 	str.w	r5, [r2, #-12]
  4071c4:	3210      	adds	r2, #16
  4071c6:	2e0f      	cmp	r6, #15
  4071c8:	f842 5c18 	str.w	r5, [r2, #-24]
  4071cc:	f842 5c14 	str.w	r5, [r2, #-20]
  4071d0:	d8f3      	bhi.n	4071ba <memset+0x3e>
  4071d2:	f1a4 0210 	sub.w	r2, r4, #16
  4071d6:	f004 040f 	and.w	r4, r4, #15
  4071da:	f022 020f 	bic.w	r2, r2, #15
  4071de:	2c03      	cmp	r4, #3
  4071e0:	f102 0210 	add.w	r2, r2, #16
  4071e4:	4413      	add	r3, r2
  4071e6:	d90d      	bls.n	407204 <memset+0x88>
  4071e8:	461e      	mov	r6, r3
  4071ea:	4622      	mov	r2, r4
  4071ec:	3a04      	subs	r2, #4
  4071ee:	f846 5b04 	str.w	r5, [r6], #4
  4071f2:	2a03      	cmp	r2, #3
  4071f4:	d8fa      	bhi.n	4071ec <memset+0x70>
  4071f6:	1f22      	subs	r2, r4, #4
  4071f8:	f004 0403 	and.w	r4, r4, #3
  4071fc:	f022 0203 	bic.w	r2, r2, #3
  407200:	3204      	adds	r2, #4
  407202:	4413      	add	r3, r2
  407204:	b12c      	cbz	r4, 407212 <memset+0x96>
  407206:	b2c9      	uxtb	r1, r1
  407208:	441c      	add	r4, r3
  40720a:	f803 1b01 	strb.w	r1, [r3], #1
  40720e:	42a3      	cmp	r3, r4
  407210:	d1fb      	bne.n	40720a <memset+0x8e>
  407212:	bc70      	pop	{r4, r5, r6}
  407214:	4770      	bx	lr
  407216:	4614      	mov	r4, r2
  407218:	4603      	mov	r3, r0
  40721a:	e7c2      	b.n	4071a2 <memset+0x26>

0040721c <_puts_r>:
  40721c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40721e:	4604      	mov	r4, r0
  407220:	b089      	sub	sp, #36	; 0x24
  407222:	4608      	mov	r0, r1
  407224:	460d      	mov	r5, r1
  407226:	f000 f8dd 	bl	4073e4 <strlen>
  40722a:	68a3      	ldr	r3, [r4, #8]
  40722c:	2701      	movs	r7, #1
  40722e:	2102      	movs	r1, #2
  407230:	899a      	ldrh	r2, [r3, #12]
  407232:	ae04      	add	r6, sp, #16
  407234:	eb00 0c07 	add.w	ip, r0, r7
  407238:	f8df e03c 	ldr.w	lr, [pc, #60]	; 407278 <_puts_r+0x5c>
  40723c:	9102      	str	r1, [sp, #8]
  40723e:	0491      	lsls	r1, r2, #18
  407240:	9504      	str	r5, [sp, #16]
  407242:	9005      	str	r0, [sp, #20]
  407244:	f8cd c00c 	str.w	ip, [sp, #12]
  407248:	f8cd e018 	str.w	lr, [sp, #24]
  40724c:	9707      	str	r7, [sp, #28]
  40724e:	9601      	str	r6, [sp, #4]
  407250:	d406      	bmi.n	407260 <_puts_r+0x44>
  407252:	6e59      	ldr	r1, [r3, #100]	; 0x64
  407254:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  407258:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40725c:	819a      	strh	r2, [r3, #12]
  40725e:	6659      	str	r1, [r3, #100]	; 0x64
  407260:	4620      	mov	r0, r4
  407262:	4619      	mov	r1, r3
  407264:	aa01      	add	r2, sp, #4
  407266:	f002 ff07 	bl	40a078 <__sfvwrite_r>
  40726a:	2800      	cmp	r0, #0
  40726c:	bf14      	ite	ne
  40726e:	f04f 30ff 	movne.w	r0, #4294967295
  407272:	200a      	moveq	r0, #10
  407274:	b009      	add	sp, #36	; 0x24
  407276:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407278:	0040d55c 	.word	0x0040d55c

0040727c <puts>:
  40727c:	4b02      	ldr	r3, [pc, #8]	; (407288 <puts+0xc>)
  40727e:	4601      	mov	r1, r0
  407280:	6818      	ldr	r0, [r3, #0]
  407282:	f7ff bfcb 	b.w	40721c <_puts_r>
  407286:	bf00      	nop
  407288:	204004c8 	.word	0x204004c8

0040728c <setbuf>:
  40728c:	2900      	cmp	r1, #0
  40728e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  407292:	bf0c      	ite	eq
  407294:	2202      	moveq	r2, #2
  407296:	2200      	movne	r2, #0
  407298:	f000 b800 	b.w	40729c <setvbuf>

0040729c <setvbuf>:
  40729c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4072a0:	4e3b      	ldr	r6, [pc, #236]	; (407390 <setvbuf+0xf4>)
  4072a2:	4604      	mov	r4, r0
  4072a4:	460d      	mov	r5, r1
  4072a6:	4690      	mov	r8, r2
  4072a8:	6837      	ldr	r7, [r6, #0]
  4072aa:	461e      	mov	r6, r3
  4072ac:	b117      	cbz	r7, 4072b4 <setvbuf+0x18>
  4072ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  4072b0:	2b00      	cmp	r3, #0
  4072b2:	d03f      	beq.n	407334 <setvbuf+0x98>
  4072b4:	f1b8 0f02 	cmp.w	r8, #2
  4072b8:	d832      	bhi.n	407320 <setvbuf+0x84>
  4072ba:	ea5f 79d6 	movs.w	r9, r6, lsr #31
  4072be:	d12f      	bne.n	407320 <setvbuf+0x84>
  4072c0:	4621      	mov	r1, r4
  4072c2:	4638      	mov	r0, r7
  4072c4:	f002 fcf8 	bl	409cb8 <_fflush_r>
  4072c8:	89a1      	ldrh	r1, [r4, #12]
  4072ca:	f8c4 9004 	str.w	r9, [r4, #4]
  4072ce:	060b      	lsls	r3, r1, #24
  4072d0:	f8c4 9018 	str.w	r9, [r4, #24]
  4072d4:	d428      	bmi.n	407328 <setvbuf+0x8c>
  4072d6:	f021 0183 	bic.w	r1, r1, #131	; 0x83
  4072da:	f1b8 0f02 	cmp.w	r8, #2
  4072de:	b289      	uxth	r1, r1
  4072e0:	81a1      	strh	r1, [r4, #12]
  4072e2:	d02b      	beq.n	40733c <setvbuf+0xa0>
  4072e4:	2d00      	cmp	r5, #0
  4072e6:	d037      	beq.n	407358 <setvbuf+0xbc>
  4072e8:	f1b8 0f01 	cmp.w	r8, #1
  4072ec:	d012      	beq.n	407314 <setvbuf+0x78>
  4072ee:	b289      	uxth	r1, r1
  4072f0:	4b28      	ldr	r3, [pc, #160]	; (407394 <setvbuf+0xf8>)
  4072f2:	f001 0008 	and.w	r0, r1, #8
  4072f6:	63fb      	str	r3, [r7, #60]	; 0x3c
  4072f8:	6025      	str	r5, [r4, #0]
  4072fa:	b280      	uxth	r0, r0
  4072fc:	6125      	str	r5, [r4, #16]
  4072fe:	6166      	str	r6, [r4, #20]
  407300:	b180      	cbz	r0, 407324 <setvbuf+0x88>
  407302:	f011 0f03 	tst.w	r1, #3
  407306:	f04f 0000 	mov.w	r0, #0
  40730a:	bf18      	it	ne
  40730c:	4606      	movne	r6, r0
  40730e:	60a6      	str	r6, [r4, #8]
  407310:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407314:	f041 0101 	orr.w	r1, r1, #1
  407318:	4273      	negs	r3, r6
  40731a:	81a1      	strh	r1, [r4, #12]
  40731c:	61a3      	str	r3, [r4, #24]
  40731e:	e7e6      	b.n	4072ee <setvbuf+0x52>
  407320:	f04f 30ff 	mov.w	r0, #4294967295
  407324:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407328:	6921      	ldr	r1, [r4, #16]
  40732a:	4638      	mov	r0, r7
  40732c:	f002 fdcc 	bl	409ec8 <_free_r>
  407330:	89a1      	ldrh	r1, [r4, #12]
  407332:	e7d0      	b.n	4072d6 <setvbuf+0x3a>
  407334:	4638      	mov	r0, r7
  407336:	f002 fd59 	bl	409dec <__sinit>
  40733a:	e7bb      	b.n	4072b4 <setvbuf+0x18>
  40733c:	2000      	movs	r0, #0
  40733e:	f104 0343 	add.w	r3, r4, #67	; 0x43
  407342:	f041 0102 	orr.w	r1, r1, #2
  407346:	2500      	movs	r5, #0
  407348:	2201      	movs	r2, #1
  40734a:	81a1      	strh	r1, [r4, #12]
  40734c:	60a5      	str	r5, [r4, #8]
  40734e:	6023      	str	r3, [r4, #0]
  407350:	6123      	str	r3, [r4, #16]
  407352:	6162      	str	r2, [r4, #20]
  407354:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407358:	2e00      	cmp	r6, #0
  40735a:	bf08      	it	eq
  40735c:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  407360:	4630      	mov	r0, r6
  407362:	f003 f8b9 	bl	40a4d8 <malloc>
  407366:	4605      	mov	r5, r0
  407368:	b128      	cbz	r0, 407376 <setvbuf+0xda>
  40736a:	89a1      	ldrh	r1, [r4, #12]
  40736c:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  407370:	b289      	uxth	r1, r1
  407372:	81a1      	strh	r1, [r4, #12]
  407374:	e7b8      	b.n	4072e8 <setvbuf+0x4c>
  407376:	f44f 6080 	mov.w	r0, #1024	; 0x400
  40737a:	f003 f8ad 	bl	40a4d8 <malloc>
  40737e:	4605      	mov	r5, r0
  407380:	b918      	cbnz	r0, 40738a <setvbuf+0xee>
  407382:	89a1      	ldrh	r1, [r4, #12]
  407384:	f04f 30ff 	mov.w	r0, #4294967295
  407388:	e7d9      	b.n	40733e <setvbuf+0xa2>
  40738a:	f44f 6680 	mov.w	r6, #1024	; 0x400
  40738e:	e7ec      	b.n	40736a <setvbuf+0xce>
  407390:	204004c8 	.word	0x204004c8
  407394:	00409ce5 	.word	0x00409ce5

00407398 <sprintf>:
  407398:	b40e      	push	{r1, r2, r3}
  40739a:	b5f0      	push	{r4, r5, r6, r7, lr}
  40739c:	b09c      	sub	sp, #112	; 0x70
  40739e:	4b10      	ldr	r3, [pc, #64]	; (4073e0 <sprintf+0x48>)
  4073a0:	4606      	mov	r6, r0
  4073a2:	f44f 7e02 	mov.w	lr, #520	; 0x208
  4073a6:	ac21      	add	r4, sp, #132	; 0x84
  4073a8:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
  4073ac:	f64f 77ff 	movw	r7, #65535	; 0xffff
  4073b0:	6818      	ldr	r0, [r3, #0]
  4073b2:	f854 2b04 	ldr.w	r2, [r4], #4
  4073b6:	a902      	add	r1, sp, #8
  4073b8:	9602      	str	r6, [sp, #8]
  4073ba:	4623      	mov	r3, r4
  4073bc:	9606      	str	r6, [sp, #24]
  4073be:	9401      	str	r4, [sp, #4]
  4073c0:	f8ad e014 	strh.w	lr, [sp, #20]
  4073c4:	9504      	str	r5, [sp, #16]
  4073c6:	9507      	str	r5, [sp, #28]
  4073c8:	f8ad 7016 	strh.w	r7, [sp, #22]
  4073cc:	f000 f86c 	bl	4074a8 <_svfprintf_r>
  4073d0:	9b02      	ldr	r3, [sp, #8]
  4073d2:	2200      	movs	r2, #0
  4073d4:	701a      	strb	r2, [r3, #0]
  4073d6:	b01c      	add	sp, #112	; 0x70
  4073d8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  4073dc:	b003      	add	sp, #12
  4073de:	4770      	bx	lr
  4073e0:	204004c8 	.word	0x204004c8

004073e4 <strlen>:
  4073e4:	f020 0103 	bic.w	r1, r0, #3
  4073e8:	f010 0003 	ands.w	r0, r0, #3
  4073ec:	f1c0 0000 	rsb	r0, r0, #0
  4073f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4073f4:	f100 0c04 	add.w	ip, r0, #4
  4073f8:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  4073fc:	f06f 0200 	mvn.w	r2, #0
  407400:	bf1c      	itt	ne
  407402:	fa22 f20c 	lsrne.w	r2, r2, ip
  407406:	4313      	orrne	r3, r2
  407408:	f04f 0c01 	mov.w	ip, #1
  40740c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  407410:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  407414:	eba3 020c 	sub.w	r2, r3, ip
  407418:	ea22 0203 	bic.w	r2, r2, r3
  40741c:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  407420:	bf04      	itt	eq
  407422:	f851 3b04 	ldreq.w	r3, [r1], #4
  407426:	3004      	addeq	r0, #4
  407428:	d0f4      	beq.n	407414 <strlen+0x30>
  40742a:	f1c2 0100 	rsb	r1, r2, #0
  40742e:	ea02 0201 	and.w	r2, r2, r1
  407432:	fab2 f282 	clz	r2, r2
  407436:	f1c2 021f 	rsb	r2, r2, #31
  40743a:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40743e:	4770      	bx	lr

00407440 <strncpy>:
  407440:	ea40 0301 	orr.w	r3, r0, r1
  407444:	079b      	lsls	r3, r3, #30
  407446:	b470      	push	{r4, r5, r6}
  407448:	d12b      	bne.n	4074a2 <strncpy+0x62>
  40744a:	2a03      	cmp	r2, #3
  40744c:	d929      	bls.n	4074a2 <strncpy+0x62>
  40744e:	460b      	mov	r3, r1
  407450:	4606      	mov	r6, r0
  407452:	4619      	mov	r1, r3
  407454:	f853 5b04 	ldr.w	r5, [r3], #4
  407458:	f1a5 3401 	sub.w	r4, r5, #16843009	; 0x1010101
  40745c:	ea24 0405 	bic.w	r4, r4, r5
  407460:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
  407464:	d105      	bne.n	407472 <strncpy+0x32>
  407466:	3a04      	subs	r2, #4
  407468:	f846 5b04 	str.w	r5, [r6], #4
  40746c:	4619      	mov	r1, r3
  40746e:	2a03      	cmp	r2, #3
  407470:	d8ef      	bhi.n	407452 <strncpy+0x12>
  407472:	b1a2      	cbz	r2, 40749e <strncpy+0x5e>
  407474:	780c      	ldrb	r4, [r1, #0]
  407476:	3a01      	subs	r2, #1
  407478:	1c73      	adds	r3, r6, #1
  40747a:	3101      	adds	r1, #1
  40747c:	7034      	strb	r4, [r6, #0]
  40747e:	b13c      	cbz	r4, 407490 <strncpy+0x50>
  407480:	b16a      	cbz	r2, 40749e <strncpy+0x5e>
  407482:	f811 4b01 	ldrb.w	r4, [r1], #1
  407486:	3a01      	subs	r2, #1
  407488:	f803 4b01 	strb.w	r4, [r3], #1
  40748c:	2c00      	cmp	r4, #0
  40748e:	d1f7      	bne.n	407480 <strncpy+0x40>
  407490:	b12a      	cbz	r2, 40749e <strncpy+0x5e>
  407492:	441a      	add	r2, r3
  407494:	2100      	movs	r1, #0
  407496:	f803 1b01 	strb.w	r1, [r3], #1
  40749a:	4293      	cmp	r3, r2
  40749c:	d1fb      	bne.n	407496 <strncpy+0x56>
  40749e:	bc70      	pop	{r4, r5, r6}
  4074a0:	4770      	bx	lr
  4074a2:	4606      	mov	r6, r0
  4074a4:	e7e5      	b.n	407472 <strncpy+0x32>
  4074a6:	bf00      	nop

004074a8 <_svfprintf_r>:
  4074a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4074ac:	b0c1      	sub	sp, #260	; 0x104
  4074ae:	4689      	mov	r9, r1
  4074b0:	9208      	str	r2, [sp, #32]
  4074b2:	930c      	str	r3, [sp, #48]	; 0x30
  4074b4:	9009      	str	r0, [sp, #36]	; 0x24
  4074b6:	f002 ff99 	bl	40a3ec <_localeconv_r>
  4074ba:	6803      	ldr	r3, [r0, #0]
  4074bc:	4618      	mov	r0, r3
  4074be:	9316      	str	r3, [sp, #88]	; 0x58
  4074c0:	f7ff ff90 	bl	4073e4 <strlen>
  4074c4:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  4074c8:	9017      	str	r0, [sp, #92]	; 0x5c
  4074ca:	061d      	lsls	r5, r3, #24
  4074cc:	d504      	bpl.n	4074d8 <_svfprintf_r+0x30>
  4074ce:	f8d9 3010 	ldr.w	r3, [r9, #16]
  4074d2:	2b00      	cmp	r3, #0
  4074d4:	f001 8080 	beq.w	4085d8 <_svfprintf_r+0x1130>
  4074d8:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4074dc:	2300      	movs	r3, #0
  4074de:	46c3      	mov	fp, r8
  4074e0:	9313      	str	r3, [sp, #76]	; 0x4c
  4074e2:	9314      	str	r3, [sp, #80]	; 0x50
  4074e4:	9312      	str	r3, [sp, #72]	; 0x48
  4074e6:	9315      	str	r3, [sp, #84]	; 0x54
  4074e8:	9319      	str	r3, [sp, #100]	; 0x64
  4074ea:	930a      	str	r3, [sp, #40]	; 0x28
  4074ec:	9325      	str	r3, [sp, #148]	; 0x94
  4074ee:	9324      	str	r3, [sp, #144]	; 0x90
  4074f0:	f8cd 808c 	str.w	r8, [sp, #140]	; 0x8c
  4074f4:	9a08      	ldr	r2, [sp, #32]
  4074f6:	7813      	ldrb	r3, [r2, #0]
  4074f8:	2b25      	cmp	r3, #37	; 0x25
  4074fa:	f000 80a6 	beq.w	40764a <_svfprintf_r+0x1a2>
  4074fe:	b90b      	cbnz	r3, 407504 <_svfprintf_r+0x5c>
  407500:	e0a3      	b.n	40764a <_svfprintf_r+0x1a2>
  407502:	b11b      	cbz	r3, 40750c <_svfprintf_r+0x64>
  407504:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  407508:	2b25      	cmp	r3, #37	; 0x25
  40750a:	d1fa      	bne.n	407502 <_svfprintf_r+0x5a>
  40750c:	9908      	ldr	r1, [sp, #32]
  40750e:	4614      	mov	r4, r2
  407510:	1a55      	subs	r5, r2, r1
  407512:	d010      	beq.n	407536 <_svfprintf_r+0x8e>
  407514:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407516:	9a25      	ldr	r2, [sp, #148]	; 0x94
  407518:	3301      	adds	r3, #1
  40751a:	f8cb 1000 	str.w	r1, [fp]
  40751e:	442a      	add	r2, r5
  407520:	f8cb 5004 	str.w	r5, [fp, #4]
  407524:	2b07      	cmp	r3, #7
  407526:	9324      	str	r3, [sp, #144]	; 0x90
  407528:	9225      	str	r2, [sp, #148]	; 0x94
  40752a:	dc73      	bgt.n	407614 <_svfprintf_r+0x16c>
  40752c:	f10b 0b08 	add.w	fp, fp, #8
  407530:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407532:	442b      	add	r3, r5
  407534:	930a      	str	r3, [sp, #40]	; 0x28
  407536:	7823      	ldrb	r3, [r4, #0]
  407538:	2b00      	cmp	r3, #0
  40753a:	d073      	beq.n	407624 <_svfprintf_r+0x17c>
  40753c:	2300      	movs	r3, #0
  40753e:	f04f 3cff 	mov.w	ip, #4294967295
  407542:	1c61      	adds	r1, r4, #1
  407544:	7866      	ldrb	r6, [r4, #1]
  407546:	461a      	mov	r2, r3
  407548:	4664      	mov	r4, ip
  40754a:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40754e:	930b      	str	r3, [sp, #44]	; 0x2c
  407550:	9306      	str	r3, [sp, #24]
  407552:	1c4b      	adds	r3, r1, #1
  407554:	f1a6 0120 	sub.w	r1, r6, #32
  407558:	2958      	cmp	r1, #88	; 0x58
  40755a:	f200 83b2 	bhi.w	407cc2 <_svfprintf_r+0x81a>
  40755e:	e8df f011 	tbh	[pc, r1, lsl #1]
  407562:	0319      	.short	0x0319
  407564:	03b003b0 	.word	0x03b003b0
  407568:	03b00320 	.word	0x03b00320
  40756c:	03b003b0 	.word	0x03b003b0
  407570:	03b003b0 	.word	0x03b003b0
  407574:	024003b0 	.word	0x024003b0
  407578:	03b001fb 	.word	0x03b001fb
  40757c:	01ff01e2 	.word	0x01ff01e2
  407580:	032703b0 	.word	0x032703b0
  407584:	032e032e 	.word	0x032e032e
  407588:	032e032e 	.word	0x032e032e
  40758c:	032e032e 	.word	0x032e032e
  407590:	032e032e 	.word	0x032e032e
  407594:	03b0032e 	.word	0x03b0032e
  407598:	03b003b0 	.word	0x03b003b0
  40759c:	03b003b0 	.word	0x03b003b0
  4075a0:	03b003b0 	.word	0x03b003b0
  4075a4:	03b003b0 	.word	0x03b003b0
  4075a8:	033d03b0 	.word	0x033d03b0
  4075ac:	03b00365 	.word	0x03b00365
  4075b0:	03b00365 	.word	0x03b00365
  4075b4:	03b003b0 	.word	0x03b003b0
  4075b8:	02fe03b0 	.word	0x02fe03b0
  4075bc:	03b003b0 	.word	0x03b003b0
  4075c0:	03b00293 	.word	0x03b00293
  4075c4:	03b003b0 	.word	0x03b003b0
  4075c8:	03b003b0 	.word	0x03b003b0
  4075cc:	03b002b0 	.word	0x03b002b0
  4075d0:	02c603b0 	.word	0x02c603b0
  4075d4:	03b003b0 	.word	0x03b003b0
  4075d8:	03b003b0 	.word	0x03b003b0
  4075dc:	03b003b0 	.word	0x03b003b0
  4075e0:	03b003b0 	.word	0x03b003b0
  4075e4:	03b003b0 	.word	0x03b003b0
  4075e8:	021802eb 	.word	0x021802eb
  4075ec:	03650365 	.word	0x03650365
  4075f0:	024e0365 	.word	0x024e0365
  4075f4:	03b00218 	.word	0x03b00218
  4075f8:	023603b0 	.word	0x023603b0
  4075fc:	026003b0 	.word	0x026003b0
  407600:	039901e9 	.word	0x039901e9
  407604:	03b00259 	.word	0x03b00259
  407608:	03b00272 	.word	0x03b00272
  40760c:	03b00076 	.word	0x03b00076
  407610:	030503b0 	.word	0x030503b0
  407614:	9809      	ldr	r0, [sp, #36]	; 0x24
  407616:	4649      	mov	r1, r9
  407618:	aa23      	add	r2, sp, #140	; 0x8c
  40761a:	f004 f8d5 	bl	40b7c8 <__ssprint_r>
  40761e:	b940      	cbnz	r0, 407632 <_svfprintf_r+0x18a>
  407620:	46c3      	mov	fp, r8
  407622:	e785      	b.n	407530 <_svfprintf_r+0x88>
  407624:	9b25      	ldr	r3, [sp, #148]	; 0x94
  407626:	b123      	cbz	r3, 407632 <_svfprintf_r+0x18a>
  407628:	9809      	ldr	r0, [sp, #36]	; 0x24
  40762a:	4649      	mov	r1, r9
  40762c:	aa23      	add	r2, sp, #140	; 0x8c
  40762e:	f004 f8cb 	bl	40b7c8 <__ssprint_r>
  407632:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  407636:	f013 0f40 	tst.w	r3, #64	; 0x40
  40763a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40763c:	bf18      	it	ne
  40763e:	f04f 33ff 	movne.w	r3, #4294967295
  407642:	4618      	mov	r0, r3
  407644:	b041      	add	sp, #260	; 0x104
  407646:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40764a:	9c08      	ldr	r4, [sp, #32]
  40764c:	e773      	b.n	407536 <_svfprintf_r+0x8e>
  40764e:	9308      	str	r3, [sp, #32]
  407650:	46a4      	mov	ip, r4
  407652:	9b06      	ldr	r3, [sp, #24]
  407654:	0698      	lsls	r0, r3, #26
  407656:	f140 823e 	bpl.w	407ad6 <_svfprintf_r+0x62e>
  40765a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40765c:	2301      	movs	r3, #1
  40765e:	3707      	adds	r7, #7
  407660:	f027 0207 	bic.w	r2, r7, #7
  407664:	f102 0108 	add.w	r1, r2, #8
  407668:	e9d2 4500 	ldrd	r4, r5, [r2]
  40766c:	910c      	str	r1, [sp, #48]	; 0x30
  40766e:	2200      	movs	r2, #0
  407670:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  407674:	4617      	mov	r7, r2
  407676:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40767a:	f1bc 0f00 	cmp.w	ip, #0
  40767e:	db03      	blt.n	407688 <_svfprintf_r+0x1e0>
  407680:	9a06      	ldr	r2, [sp, #24]
  407682:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  407686:	9206      	str	r2, [sp, #24]
  407688:	f1bc 0f00 	cmp.w	ip, #0
  40768c:	f040 83ac 	bne.w	407de8 <_svfprintf_r+0x940>
  407690:	ea54 0205 	orrs.w	r2, r4, r5
  407694:	bf14      	ite	ne
  407696:	2201      	movne	r2, #1
  407698:	2200      	moveq	r2, #0
  40769a:	2a00      	cmp	r2, #0
  40769c:	f040 83a4 	bne.w	407de8 <_svfprintf_r+0x940>
  4076a0:	2b00      	cmp	r3, #0
  4076a2:	f040 8460 	bne.w	407f66 <_svfprintf_r+0xabe>
  4076a6:	9a06      	ldr	r2, [sp, #24]
  4076a8:	07d2      	lsls	r2, r2, #31
  4076aa:	f140 84fd 	bpl.w	4080a8 <_svfprintf_r+0xc00>
  4076ae:	f50d 7a80 	add.w	sl, sp, #256	; 0x100
  4076b2:	2330      	movs	r3, #48	; 0x30
  4076b4:	f80a 3d41 	strb.w	r3, [sl, #-65]!
  4076b8:	ebca 0408 	rsb	r4, sl, r8
  4076bc:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
  4076c0:	45a4      	cmp	ip, r4
  4076c2:	4663      	mov	r3, ip
  4076c4:	bfb8      	it	lt
  4076c6:	4623      	movlt	r3, r4
  4076c8:	9307      	str	r3, [sp, #28]
  4076ca:	2300      	movs	r3, #0
  4076cc:	9311      	str	r3, [sp, #68]	; 0x44
  4076ce:	b117      	cbz	r7, 4076d6 <_svfprintf_r+0x22e>
  4076d0:	9b07      	ldr	r3, [sp, #28]
  4076d2:	3301      	adds	r3, #1
  4076d4:	9307      	str	r3, [sp, #28]
  4076d6:	9b06      	ldr	r3, [sp, #24]
  4076d8:	f013 0302 	ands.w	r3, r3, #2
  4076dc:	930d      	str	r3, [sp, #52]	; 0x34
  4076de:	d002      	beq.n	4076e6 <_svfprintf_r+0x23e>
  4076e0:	9b07      	ldr	r3, [sp, #28]
  4076e2:	3302      	adds	r3, #2
  4076e4:	9307      	str	r3, [sp, #28]
  4076e6:	9b06      	ldr	r3, [sp, #24]
  4076e8:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  4076ec:	930e      	str	r3, [sp, #56]	; 0x38
  4076ee:	f040 8307 	bne.w	407d00 <_svfprintf_r+0x858>
  4076f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4076f4:	9a07      	ldr	r2, [sp, #28]
  4076f6:	ebc2 0a03 	rsb	sl, r2, r3
  4076fa:	f1ba 0f00 	cmp.w	sl, #0
  4076fe:	f340 82ff 	ble.w	407d00 <_svfprintf_r+0x858>
  407702:	f1ba 0f10 	cmp.w	sl, #16
  407706:	9925      	ldr	r1, [sp, #148]	; 0x94
  407708:	f340 87dd 	ble.w	4086c6 <_svfprintf_r+0x121e>
  40770c:	4fbf      	ldr	r7, [pc, #764]	; (407a0c <_svfprintf_r+0x564>)
  40770e:	2510      	movs	r5, #16
  407710:	9618      	str	r6, [sp, #96]	; 0x60
  407712:	9a24      	ldr	r2, [sp, #144]	; 0x90
  407714:	463e      	mov	r6, r7
  407716:	4627      	mov	r7, r4
  407718:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40771a:	e004      	b.n	407726 <_svfprintf_r+0x27e>
  40771c:	f1aa 0a10 	sub.w	sl, sl, #16
  407720:	f1ba 0f10 	cmp.w	sl, #16
  407724:	dd1b      	ble.n	40775e <_svfprintf_r+0x2b6>
  407726:	3201      	adds	r2, #1
  407728:	3110      	adds	r1, #16
  40772a:	f8cb 6000 	str.w	r6, [fp]
  40772e:	f10b 0b08 	add.w	fp, fp, #8
  407732:	2a07      	cmp	r2, #7
  407734:	f84b 5c04 	str.w	r5, [fp, #-4]
  407738:	9125      	str	r1, [sp, #148]	; 0x94
  40773a:	9224      	str	r2, [sp, #144]	; 0x90
  40773c:	ddee      	ble.n	40771c <_svfprintf_r+0x274>
  40773e:	4620      	mov	r0, r4
  407740:	4649      	mov	r1, r9
  407742:	aa23      	add	r2, sp, #140	; 0x8c
  407744:	46c3      	mov	fp, r8
  407746:	f004 f83f 	bl	40b7c8 <__ssprint_r>
  40774a:	2800      	cmp	r0, #0
  40774c:	f47f af71 	bne.w	407632 <_svfprintf_r+0x18a>
  407750:	f1aa 0a10 	sub.w	sl, sl, #16
  407754:	9925      	ldr	r1, [sp, #148]	; 0x94
  407756:	9a24      	ldr	r2, [sp, #144]	; 0x90
  407758:	f1ba 0f10 	cmp.w	sl, #16
  40775c:	dce3      	bgt.n	407726 <_svfprintf_r+0x27e>
  40775e:	463c      	mov	r4, r7
  407760:	4637      	mov	r7, r6
  407762:	9e18      	ldr	r6, [sp, #96]	; 0x60
  407764:	3201      	adds	r2, #1
  407766:	eb0a 0c01 	add.w	ip, sl, r1
  40776a:	f8cb 7000 	str.w	r7, [fp]
  40776e:	2a07      	cmp	r2, #7
  407770:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  407774:	9224      	str	r2, [sp, #144]	; 0x90
  407776:	f8cb a004 	str.w	sl, [fp, #4]
  40777a:	f300 82b6 	bgt.w	407cea <_svfprintf_r+0x842>
  40777e:	f10b 0b08 	add.w	fp, fp, #8
  407782:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  407786:	b197      	cbz	r7, 4077ae <_svfprintf_r+0x306>
  407788:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40778a:	2201      	movs	r2, #1
  40778c:	f10c 0c01 	add.w	ip, ip, #1
  407790:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  407794:	4413      	add	r3, r2
  407796:	f8cb 2004 	str.w	r2, [fp, #4]
  40779a:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  40779e:	2b07      	cmp	r3, #7
  4077a0:	f8cb 1000 	str.w	r1, [fp]
  4077a4:	9324      	str	r3, [sp, #144]	; 0x90
  4077a6:	f300 83fb 	bgt.w	407fa0 <_svfprintf_r+0xaf8>
  4077aa:	f10b 0b08 	add.w	fp, fp, #8
  4077ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4077b0:	b18b      	cbz	r3, 4077d6 <_svfprintf_r+0x32e>
  4077b2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4077b4:	f10c 0c02 	add.w	ip, ip, #2
  4077b8:	a91c      	add	r1, sp, #112	; 0x70
  4077ba:	2202      	movs	r2, #2
  4077bc:	3301      	adds	r3, #1
  4077be:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  4077c2:	f8cb 1000 	str.w	r1, [fp]
  4077c6:	2b07      	cmp	r3, #7
  4077c8:	9324      	str	r3, [sp, #144]	; 0x90
  4077ca:	f8cb 2004 	str.w	r2, [fp, #4]
  4077ce:	f300 83db 	bgt.w	407f88 <_svfprintf_r+0xae0>
  4077d2:	f10b 0b08 	add.w	fp, fp, #8
  4077d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4077d8:	2b80      	cmp	r3, #128	; 0x80
  4077da:	f000 8321 	beq.w	407e20 <_svfprintf_r+0x978>
  4077de:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4077e0:	1b1f      	subs	r7, r3, r4
  4077e2:	2f00      	cmp	r7, #0
  4077e4:	dd37      	ble.n	407856 <_svfprintf_r+0x3ae>
  4077e6:	2f10      	cmp	r7, #16
  4077e8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4077ea:	f340 85ec 	ble.w	4083c6 <_svfprintf_r+0xf1e>
  4077ee:	940d      	str	r4, [sp, #52]	; 0x34
  4077f0:	f04f 0a10 	mov.w	sl, #16
  4077f4:	4d86      	ldr	r5, [pc, #536]	; (407a10 <_svfprintf_r+0x568>)
  4077f6:	4662      	mov	r2, ip
  4077f8:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4077fa:	e002      	b.n	407802 <_svfprintf_r+0x35a>
  4077fc:	3f10      	subs	r7, #16
  4077fe:	2f10      	cmp	r7, #16
  407800:	dd19      	ble.n	407836 <_svfprintf_r+0x38e>
  407802:	3301      	adds	r3, #1
  407804:	3210      	adds	r2, #16
  407806:	f8cb 5000 	str.w	r5, [fp]
  40780a:	f10b 0b08 	add.w	fp, fp, #8
  40780e:	2b07      	cmp	r3, #7
  407810:	f84b ac04 	str.w	sl, [fp, #-4]
  407814:	9225      	str	r2, [sp, #148]	; 0x94
  407816:	9324      	str	r3, [sp, #144]	; 0x90
  407818:	ddf0      	ble.n	4077fc <_svfprintf_r+0x354>
  40781a:	4620      	mov	r0, r4
  40781c:	4649      	mov	r1, r9
  40781e:	aa23      	add	r2, sp, #140	; 0x8c
  407820:	46c3      	mov	fp, r8
  407822:	f003 ffd1 	bl	40b7c8 <__ssprint_r>
  407826:	2800      	cmp	r0, #0
  407828:	f47f af03 	bne.w	407632 <_svfprintf_r+0x18a>
  40782c:	3f10      	subs	r7, #16
  40782e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  407830:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407832:	2f10      	cmp	r7, #16
  407834:	dce5      	bgt.n	407802 <_svfprintf_r+0x35a>
  407836:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  407838:	4694      	mov	ip, r2
  40783a:	3301      	adds	r3, #1
  40783c:	44bc      	add	ip, r7
  40783e:	f8cb 5000 	str.w	r5, [fp]
  407842:	2b07      	cmp	r3, #7
  407844:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  407848:	9324      	str	r3, [sp, #144]	; 0x90
  40784a:	f8cb 7004 	str.w	r7, [fp, #4]
  40784e:	f300 838f 	bgt.w	407f70 <_svfprintf_r+0xac8>
  407852:	f10b 0b08 	add.w	fp, fp, #8
  407856:	9b06      	ldr	r3, [sp, #24]
  407858:	05df      	lsls	r7, r3, #23
  40785a:	f100 8254 	bmi.w	407d06 <_svfprintf_r+0x85e>
  40785e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407860:	44a4      	add	ip, r4
  407862:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  407864:	3301      	adds	r3, #1
  407866:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  40786a:	f8cb 2000 	str.w	r2, [fp]
  40786e:	2b07      	cmp	r3, #7
  407870:	f8cb 4004 	str.w	r4, [fp, #4]
  407874:	9324      	str	r3, [sp, #144]	; 0x90
  407876:	f300 8360 	bgt.w	407f3a <_svfprintf_r+0xa92>
  40787a:	f10b 0b08 	add.w	fp, fp, #8
  40787e:	9b06      	ldr	r3, [sp, #24]
  407880:	075a      	lsls	r2, r3, #29
  407882:	d540      	bpl.n	407906 <_svfprintf_r+0x45e>
  407884:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  407886:	9a07      	ldr	r2, [sp, #28]
  407888:	1a9c      	subs	r4, r3, r2
  40788a:	2c00      	cmp	r4, #0
  40788c:	dd3b      	ble.n	407906 <_svfprintf_r+0x45e>
  40788e:	2c10      	cmp	r4, #16
  407890:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407892:	f340 876b 	ble.w	40876c <_svfprintf_r+0x12c4>
  407896:	2510      	movs	r5, #16
  407898:	4f5c      	ldr	r7, [pc, #368]	; (407a0c <_svfprintf_r+0x564>)
  40789a:	4662      	mov	r2, ip
  40789c:	9e09      	ldr	r6, [sp, #36]	; 0x24
  40789e:	e002      	b.n	4078a6 <_svfprintf_r+0x3fe>
  4078a0:	3c10      	subs	r4, #16
  4078a2:	2c10      	cmp	r4, #16
  4078a4:	dd19      	ble.n	4078da <_svfprintf_r+0x432>
  4078a6:	3301      	adds	r3, #1
  4078a8:	3210      	adds	r2, #16
  4078aa:	f8cb 7000 	str.w	r7, [fp]
  4078ae:	f10b 0b08 	add.w	fp, fp, #8
  4078b2:	2b07      	cmp	r3, #7
  4078b4:	f84b 5c04 	str.w	r5, [fp, #-4]
  4078b8:	9225      	str	r2, [sp, #148]	; 0x94
  4078ba:	9324      	str	r3, [sp, #144]	; 0x90
  4078bc:	ddf0      	ble.n	4078a0 <_svfprintf_r+0x3f8>
  4078be:	4630      	mov	r0, r6
  4078c0:	4649      	mov	r1, r9
  4078c2:	aa23      	add	r2, sp, #140	; 0x8c
  4078c4:	46c3      	mov	fp, r8
  4078c6:	f003 ff7f 	bl	40b7c8 <__ssprint_r>
  4078ca:	2800      	cmp	r0, #0
  4078cc:	f47f aeb1 	bne.w	407632 <_svfprintf_r+0x18a>
  4078d0:	3c10      	subs	r4, #16
  4078d2:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4078d4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4078d6:	2c10      	cmp	r4, #16
  4078d8:	dce5      	bgt.n	4078a6 <_svfprintf_r+0x3fe>
  4078da:	4694      	mov	ip, r2
  4078dc:	3301      	adds	r3, #1
  4078de:	44a4      	add	ip, r4
  4078e0:	f8cb 7000 	str.w	r7, [fp]
  4078e4:	2b07      	cmp	r3, #7
  4078e6:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  4078ea:	9324      	str	r3, [sp, #144]	; 0x90
  4078ec:	f8cb 4004 	str.w	r4, [fp, #4]
  4078f0:	dd09      	ble.n	407906 <_svfprintf_r+0x45e>
  4078f2:	9809      	ldr	r0, [sp, #36]	; 0x24
  4078f4:	4649      	mov	r1, r9
  4078f6:	aa23      	add	r2, sp, #140	; 0x8c
  4078f8:	f003 ff66 	bl	40b7c8 <__ssprint_r>
  4078fc:	2800      	cmp	r0, #0
  4078fe:	f47f ae98 	bne.w	407632 <_svfprintf_r+0x18a>
  407902:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  407906:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407908:	9a07      	ldr	r2, [sp, #28]
  40790a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40790c:	428a      	cmp	r2, r1
  40790e:	bfac      	ite	ge
  407910:	189b      	addge	r3, r3, r2
  407912:	185b      	addlt	r3, r3, r1
  407914:	930a      	str	r3, [sp, #40]	; 0x28
  407916:	f1bc 0f00 	cmp.w	ip, #0
  40791a:	f040 831a 	bne.w	407f52 <_svfprintf_r+0xaaa>
  40791e:	2300      	movs	r3, #0
  407920:	46c3      	mov	fp, r8
  407922:	9324      	str	r3, [sp, #144]	; 0x90
  407924:	e5e6      	b.n	4074f4 <_svfprintf_r+0x4c>
  407926:	4619      	mov	r1, r3
  407928:	9806      	ldr	r0, [sp, #24]
  40792a:	781e      	ldrb	r6, [r3, #0]
  40792c:	f040 0004 	orr.w	r0, r0, #4
  407930:	9006      	str	r0, [sp, #24]
  407932:	e60e      	b.n	407552 <_svfprintf_r+0xaa>
  407934:	9308      	str	r3, [sp, #32]
  407936:	46a4      	mov	ip, r4
  407938:	9b06      	ldr	r3, [sp, #24]
  40793a:	f013 0320 	ands.w	r3, r3, #32
  40793e:	f000 80ae 	beq.w	407a9e <_svfprintf_r+0x5f6>
  407942:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  407944:	2300      	movs	r3, #0
  407946:	3707      	adds	r7, #7
  407948:	f027 0207 	bic.w	r2, r7, #7
  40794c:	f102 0108 	add.w	r1, r2, #8
  407950:	e9d2 4500 	ldrd	r4, r5, [r2]
  407954:	910c      	str	r1, [sp, #48]	; 0x30
  407956:	e68a      	b.n	40766e <_svfprintf_r+0x1c6>
  407958:	781e      	ldrb	r6, [r3, #0]
  40795a:	4619      	mov	r1, r3
  40795c:	222b      	movs	r2, #43	; 0x2b
  40795e:	e5f8      	b.n	407552 <_svfprintf_r+0xaa>
  407960:	781e      	ldrb	r6, [r3, #0]
  407962:	1c59      	adds	r1, r3, #1
  407964:	2e2a      	cmp	r6, #42	; 0x2a
  407966:	f001 8006 	beq.w	408976 <_svfprintf_r+0x14ce>
  40796a:	f1a6 0030 	sub.w	r0, r6, #48	; 0x30
  40796e:	460b      	mov	r3, r1
  407970:	2400      	movs	r4, #0
  407972:	2809      	cmp	r0, #9
  407974:	f63f adee 	bhi.w	407554 <_svfprintf_r+0xac>
  407978:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40797c:	f813 6b01 	ldrb.w	r6, [r3], #1
  407980:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  407984:	f1a6 0030 	sub.w	r0, r6, #48	; 0x30
  407988:	2809      	cmp	r0, #9
  40798a:	d9f5      	bls.n	407978 <_svfprintf_r+0x4d0>
  40798c:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  407990:	e5e0      	b.n	407554 <_svfprintf_r+0xac>
  407992:	9308      	str	r3, [sp, #32]
  407994:	46a4      	mov	ip, r4
  407996:	9b06      	ldr	r3, [sp, #24]
  407998:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40799c:	069c      	lsls	r4, r3, #26
  40799e:	f140 8129 	bpl.w	407bf4 <_svfprintf_r+0x74c>
  4079a2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4079a4:	3707      	adds	r7, #7
  4079a6:	f027 0707 	bic.w	r7, r7, #7
  4079aa:	e9d7 2300 	ldrd	r2, r3, [r7]
  4079ae:	f107 0108 	add.w	r1, r7, #8
  4079b2:	4614      	mov	r4, r2
  4079b4:	461d      	mov	r5, r3
  4079b6:	910c      	str	r1, [sp, #48]	; 0x30
  4079b8:	2a00      	cmp	r2, #0
  4079ba:	f173 0300 	sbcs.w	r3, r3, #0
  4079be:	f2c0 812a 	blt.w	407c16 <_svfprintf_r+0x76e>
  4079c2:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  4079c6:	2301      	movs	r3, #1
  4079c8:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  4079cc:	e655      	b.n	40767a <_svfprintf_r+0x1d2>
  4079ce:	781e      	ldrb	r6, [r3, #0]
  4079d0:	9906      	ldr	r1, [sp, #24]
  4079d2:	2e6c      	cmp	r6, #108	; 0x6c
  4079d4:	f000 8557 	beq.w	408486 <_svfprintf_r+0xfde>
  4079d8:	f041 0110 	orr.w	r1, r1, #16
  4079dc:	9106      	str	r1, [sp, #24]
  4079de:	4619      	mov	r1, r3
  4079e0:	e5b7      	b.n	407552 <_svfprintf_r+0xaa>
  4079e2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  4079e4:	6829      	ldr	r1, [r5, #0]
  4079e6:	4608      	mov	r0, r1
  4079e8:	910b      	str	r1, [sp, #44]	; 0x2c
  4079ea:	4629      	mov	r1, r5
  4079ec:	2800      	cmp	r0, #0
  4079ee:	f101 0104 	add.w	r1, r1, #4
  4079f2:	f2c0 854f 	blt.w	408494 <_svfprintf_r+0xfec>
  4079f6:	910c      	str	r1, [sp, #48]	; 0x30
  4079f8:	4619      	mov	r1, r3
  4079fa:	781e      	ldrb	r6, [r3, #0]
  4079fc:	e5a9      	b.n	407552 <_svfprintf_r+0xaa>
  4079fe:	9906      	ldr	r1, [sp, #24]
  407a00:	f041 0140 	orr.w	r1, r1, #64	; 0x40
  407a04:	9106      	str	r1, [sp, #24]
  407a06:	4619      	mov	r1, r3
  407a08:	781e      	ldrb	r6, [r3, #0]
  407a0a:	e5a2      	b.n	407552 <_svfprintf_r+0xaa>
  407a0c:	0040d570 	.word	0x0040d570
  407a10:	0040d560 	.word	0x0040d560
  407a14:	9906      	ldr	r1, [sp, #24]
  407a16:	f041 0120 	orr.w	r1, r1, #32
  407a1a:	9106      	str	r1, [sp, #24]
  407a1c:	4619      	mov	r1, r3
  407a1e:	781e      	ldrb	r6, [r3, #0]
  407a20:	e597      	b.n	407552 <_svfprintf_r+0xaa>
  407a22:	9308      	str	r3, [sp, #32]
  407a24:	9b06      	ldr	r3, [sp, #24]
  407a26:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  407a2a:	069e      	lsls	r6, r3, #26
  407a2c:	f140 84a4 	bpl.w	408378 <_svfprintf_r+0xed0>
  407a30:	990a      	ldr	r1, [sp, #40]	; 0x28
  407a32:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  407a34:	17cd      	asrs	r5, r1, #31
  407a36:	4608      	mov	r0, r1
  407a38:	6813      	ldr	r3, [r2, #0]
  407a3a:	3204      	adds	r2, #4
  407a3c:	4629      	mov	r1, r5
  407a3e:	920c      	str	r2, [sp, #48]	; 0x30
  407a40:	e9c3 0100 	strd	r0, r1, [r3]
  407a44:	e556      	b.n	4074f4 <_svfprintf_r+0x4c>
  407a46:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  407a48:	2500      	movs	r5, #0
  407a4a:	9308      	str	r3, [sp, #32]
  407a4c:	6813      	ldr	r3, [r2, #0]
  407a4e:	1d17      	adds	r7, r2, #4
  407a50:	f88d 506f 	strb.w	r5, [sp, #111]	; 0x6f
  407a54:	930f      	str	r3, [sp, #60]	; 0x3c
  407a56:	2b00      	cmp	r3, #0
  407a58:	f000 867a 	beq.w	408750 <_svfprintf_r+0x12a8>
  407a5c:	2c00      	cmp	r4, #0
  407a5e:	980f      	ldr	r0, [sp, #60]	; 0x3c
  407a60:	f2c0 8624 	blt.w	4086ac <_svfprintf_r+0x1204>
  407a64:	4629      	mov	r1, r5
  407a66:	4622      	mov	r2, r4
  407a68:	f002 ffea 	bl	40aa40 <memchr>
  407a6c:	2800      	cmp	r0, #0
  407a6e:	f000 86df 	beq.w	408830 <_svfprintf_r+0x1388>
  407a72:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  407a74:	970c      	str	r7, [sp, #48]	; 0x30
  407a76:	1ac4      	subs	r4, r0, r3
  407a78:	9510      	str	r5, [sp, #64]	; 0x40
  407a7a:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  407a7e:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  407a82:	9511      	str	r5, [sp, #68]	; 0x44
  407a84:	9307      	str	r3, [sp, #28]
  407a86:	e622      	b.n	4076ce <_svfprintf_r+0x226>
  407a88:	9308      	str	r3, [sp, #32]
  407a8a:	46a4      	mov	ip, r4
  407a8c:	9b06      	ldr	r3, [sp, #24]
  407a8e:	f043 0310 	orr.w	r3, r3, #16
  407a92:	9306      	str	r3, [sp, #24]
  407a94:	9b06      	ldr	r3, [sp, #24]
  407a96:	f013 0320 	ands.w	r3, r3, #32
  407a9a:	f47f af52 	bne.w	407942 <_svfprintf_r+0x49a>
  407a9e:	9a06      	ldr	r2, [sp, #24]
  407aa0:	f012 0210 	ands.w	r2, r2, #16
  407aa4:	f040 8352 	bne.w	40814c <_svfprintf_r+0xca4>
  407aa8:	9b06      	ldr	r3, [sp, #24]
  407aaa:	f013 0340 	ands.w	r3, r3, #64	; 0x40
  407aae:	f000 834d 	beq.w	40814c <_svfprintf_r+0xca4>
  407ab2:	990c      	ldr	r1, [sp, #48]	; 0x30
  407ab4:	4613      	mov	r3, r2
  407ab6:	2500      	movs	r5, #0
  407ab8:	460a      	mov	r2, r1
  407aba:	880c      	ldrh	r4, [r1, #0]
  407abc:	3204      	adds	r2, #4
  407abe:	920c      	str	r2, [sp, #48]	; 0x30
  407ac0:	e5d5      	b.n	40766e <_svfprintf_r+0x1c6>
  407ac2:	9308      	str	r3, [sp, #32]
  407ac4:	46a4      	mov	ip, r4
  407ac6:	9b06      	ldr	r3, [sp, #24]
  407ac8:	f043 0310 	orr.w	r3, r3, #16
  407acc:	9306      	str	r3, [sp, #24]
  407ace:	9b06      	ldr	r3, [sp, #24]
  407ad0:	0698      	lsls	r0, r3, #26
  407ad2:	f53f adc2 	bmi.w	40765a <_svfprintf_r+0x1b2>
  407ad6:	9b06      	ldr	r3, [sp, #24]
  407ad8:	06d9      	lsls	r1, r3, #27
  407ada:	f140 8432 	bpl.w	408342 <_svfprintf_r+0xe9a>
  407ade:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  407ae0:	4613      	mov	r3, r2
  407ae2:	3204      	adds	r2, #4
  407ae4:	681c      	ldr	r4, [r3, #0]
  407ae6:	2500      	movs	r5, #0
  407ae8:	2301      	movs	r3, #1
  407aea:	920c      	str	r2, [sp, #48]	; 0x30
  407aec:	e5bf      	b.n	40766e <_svfprintf_r+0x1c6>
  407aee:	9308      	str	r3, [sp, #32]
  407af0:	46a4      	mov	ip, r4
  407af2:	4bb7      	ldr	r3, [pc, #732]	; (407dd0 <_svfprintf_r+0x928>)
  407af4:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  407af8:	9315      	str	r3, [sp, #84]	; 0x54
  407afa:	9b06      	ldr	r3, [sp, #24]
  407afc:	069a      	lsls	r2, r3, #26
  407afe:	d53e      	bpl.n	407b7e <_svfprintf_r+0x6d6>
  407b00:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  407b02:	3707      	adds	r7, #7
  407b04:	f027 0307 	bic.w	r3, r7, #7
  407b08:	f103 0208 	add.w	r2, r3, #8
  407b0c:	e9d3 4500 	ldrd	r4, r5, [r3]
  407b10:	920c      	str	r2, [sp, #48]	; 0x30
  407b12:	9b06      	ldr	r3, [sp, #24]
  407b14:	07df      	lsls	r7, r3, #31
  407b16:	f140 8268 	bpl.w	407fea <_svfprintf_r+0xb42>
  407b1a:	ea54 0305 	orrs.w	r3, r4, r5
  407b1e:	f000 8264 	beq.w	407fea <_svfprintf_r+0xb42>
  407b22:	9b06      	ldr	r3, [sp, #24]
  407b24:	2230      	movs	r2, #48	; 0x30
  407b26:	f88d 6071 	strb.w	r6, [sp, #113]	; 0x71
  407b2a:	f043 0302 	orr.w	r3, r3, #2
  407b2e:	f88d 2070 	strb.w	r2, [sp, #112]	; 0x70
  407b32:	9306      	str	r3, [sp, #24]
  407b34:	2302      	movs	r3, #2
  407b36:	e59a      	b.n	40766e <_svfprintf_r+0x1c6>
  407b38:	990c      	ldr	r1, [sp, #48]	; 0x30
  407b3a:	2001      	movs	r0, #1
  407b3c:	9308      	str	r3, [sp, #32]
  407b3e:	2300      	movs	r3, #0
  407b40:	680a      	ldr	r2, [r1, #0]
  407b42:	3104      	adds	r1, #4
  407b44:	461f      	mov	r7, r3
  407b46:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  407b4a:	9310      	str	r3, [sp, #64]	; 0x40
  407b4c:	4604      	mov	r4, r0
  407b4e:	9311      	str	r3, [sp, #68]	; 0x44
  407b50:	ab26      	add	r3, sp, #152	; 0x98
  407b52:	9007      	str	r0, [sp, #28]
  407b54:	910c      	str	r1, [sp, #48]	; 0x30
  407b56:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  407b5a:	930f      	str	r3, [sp, #60]	; 0x3c
  407b5c:	e5bb      	b.n	4076d6 <_svfprintf_r+0x22e>
  407b5e:	9906      	ldr	r1, [sp, #24]
  407b60:	f041 0108 	orr.w	r1, r1, #8
  407b64:	9106      	str	r1, [sp, #24]
  407b66:	4619      	mov	r1, r3
  407b68:	781e      	ldrb	r6, [r3, #0]
  407b6a:	e4f2      	b.n	407552 <_svfprintf_r+0xaa>
  407b6c:	9308      	str	r3, [sp, #32]
  407b6e:	46a4      	mov	ip, r4
  407b70:	4b98      	ldr	r3, [pc, #608]	; (407dd4 <_svfprintf_r+0x92c>)
  407b72:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  407b76:	9315      	str	r3, [sp, #84]	; 0x54
  407b78:	9b06      	ldr	r3, [sp, #24]
  407b7a:	069a      	lsls	r2, r3, #26
  407b7c:	d4c0      	bmi.n	407b00 <_svfprintf_r+0x658>
  407b7e:	9b06      	ldr	r3, [sp, #24]
  407b80:	06db      	lsls	r3, r3, #27
  407b82:	f140 83ec 	bpl.w	40835e <_svfprintf_r+0xeb6>
  407b86:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  407b88:	2500      	movs	r5, #0
  407b8a:	4613      	mov	r3, r2
  407b8c:	6814      	ldr	r4, [r2, #0]
  407b8e:	3304      	adds	r3, #4
  407b90:	930c      	str	r3, [sp, #48]	; 0x30
  407b92:	e7be      	b.n	407b12 <_svfprintf_r+0x66a>
  407b94:	781e      	ldrb	r6, [r3, #0]
  407b96:	4619      	mov	r1, r3
  407b98:	2a00      	cmp	r2, #0
  407b9a:	f47f acda 	bne.w	407552 <_svfprintf_r+0xaa>
  407b9e:	2220      	movs	r2, #32
  407ba0:	e4d7      	b.n	407552 <_svfprintf_r+0xaa>
  407ba2:	9906      	ldr	r1, [sp, #24]
  407ba4:	f041 0101 	orr.w	r1, r1, #1
  407ba8:	9106      	str	r1, [sp, #24]
  407baa:	4619      	mov	r1, r3
  407bac:	781e      	ldrb	r6, [r3, #0]
  407bae:	e4d0      	b.n	407552 <_svfprintf_r+0xaa>
  407bb0:	9906      	ldr	r1, [sp, #24]
  407bb2:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  407bb6:	9106      	str	r1, [sp, #24]
  407bb8:	4619      	mov	r1, r3
  407bba:	781e      	ldrb	r6, [r3, #0]
  407bbc:	e4c9      	b.n	407552 <_svfprintf_r+0xaa>
  407bbe:	f1a6 0030 	sub.w	r0, r6, #48	; 0x30
  407bc2:	2100      	movs	r1, #0
  407bc4:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  407bc8:	f813 6b01 	ldrb.w	r6, [r3], #1
  407bcc:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  407bd0:	f1a6 0030 	sub.w	r0, r6, #48	; 0x30
  407bd4:	2809      	cmp	r0, #9
  407bd6:	d9f5      	bls.n	407bc4 <_svfprintf_r+0x71c>
  407bd8:	910b      	str	r1, [sp, #44]	; 0x2c
  407bda:	e4bb      	b.n	407554 <_svfprintf_r+0xac>
  407bdc:	9308      	str	r3, [sp, #32]
  407bde:	46a4      	mov	ip, r4
  407be0:	9b06      	ldr	r3, [sp, #24]
  407be2:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  407be6:	f043 0310 	orr.w	r3, r3, #16
  407bea:	9306      	str	r3, [sp, #24]
  407bec:	9b06      	ldr	r3, [sp, #24]
  407bee:	069c      	lsls	r4, r3, #26
  407bf0:	f53f aed7 	bmi.w	4079a2 <_svfprintf_r+0x4fa>
  407bf4:	9b06      	ldr	r3, [sp, #24]
  407bf6:	06d8      	lsls	r0, r3, #27
  407bf8:	f140 83d5 	bpl.w	4083a6 <_svfprintf_r+0xefe>
  407bfc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  407bfe:	4613      	mov	r3, r2
  407c00:	681c      	ldr	r4, [r3, #0]
  407c02:	3304      	adds	r3, #4
  407c04:	17e5      	asrs	r5, r4, #31
  407c06:	4622      	mov	r2, r4
  407c08:	930c      	str	r3, [sp, #48]	; 0x30
  407c0a:	2a00      	cmp	r2, #0
  407c0c:	462b      	mov	r3, r5
  407c0e:	f173 0300 	sbcs.w	r3, r3, #0
  407c12:	f6bf aed6 	bge.w	4079c2 <_svfprintf_r+0x51a>
  407c16:	272d      	movs	r7, #45	; 0x2d
  407c18:	4264      	negs	r4, r4
  407c1a:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  407c1e:	f04f 0301 	mov.w	r3, #1
  407c22:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  407c26:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  407c2a:	e526      	b.n	40767a <_svfprintf_r+0x1d2>
  407c2c:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  407c2e:	9308      	str	r3, [sp, #32]
  407c30:	3707      	adds	r7, #7
  407c32:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  407c36:	f027 0307 	bic.w	r3, r7, #7
  407c3a:	f103 0208 	add.w	r2, r3, #8
  407c3e:	920c      	str	r2, [sp, #48]	; 0x30
  407c40:	681a      	ldr	r2, [r3, #0]
  407c42:	9213      	str	r2, [sp, #76]	; 0x4c
  407c44:	685b      	ldr	r3, [r3, #4]
  407c46:	9813      	ldr	r0, [sp, #76]	; 0x4c
  407c48:	9314      	str	r3, [sp, #80]	; 0x50
  407c4a:	9914      	ldr	r1, [sp, #80]	; 0x50
  407c4c:	9407      	str	r4, [sp, #28]
  407c4e:	f003 fd43 	bl	40b6d8 <__fpclassifyd>
  407c52:	2801      	cmp	r0, #1
  407c54:	f8dd c01c 	ldr.w	ip, [sp, #28]
  407c58:	f040 8355 	bne.w	408306 <_svfprintf_r+0xe5e>
  407c5c:	9813      	ldr	r0, [sp, #76]	; 0x4c
  407c5e:	2200      	movs	r2, #0
  407c60:	2300      	movs	r3, #0
  407c62:	9914      	ldr	r1, [sp, #80]	; 0x50
  407c64:	f004 fb9c 	bl	40c3a0 <__aeabi_dcmplt>
  407c68:	2800      	cmp	r0, #0
  407c6a:	f040 8582 	bne.w	408772 <_svfprintf_r+0x12ca>
  407c6e:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  407c72:	2303      	movs	r3, #3
  407c74:	9806      	ldr	r0, [sp, #24]
  407c76:	4a58      	ldr	r2, [pc, #352]	; (407dd8 <_svfprintf_r+0x930>)
  407c78:	2100      	movs	r1, #0
  407c7a:	461c      	mov	r4, r3
  407c7c:	9307      	str	r3, [sp, #28]
  407c7e:	4b57      	ldr	r3, [pc, #348]	; (407ddc <_svfprintf_r+0x934>)
  407c80:	f020 0080 	bic.w	r0, r0, #128	; 0x80
  407c84:	9110      	str	r1, [sp, #64]	; 0x40
  407c86:	2e47      	cmp	r6, #71	; 0x47
  407c88:	bfd8      	it	le
  407c8a:	461a      	movle	r2, r3
  407c8c:	9006      	str	r0, [sp, #24]
  407c8e:	9111      	str	r1, [sp, #68]	; 0x44
  407c90:	920f      	str	r2, [sp, #60]	; 0x3c
  407c92:	e51c      	b.n	4076ce <_svfprintf_r+0x226>
  407c94:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  407c96:	2230      	movs	r2, #48	; 0x30
  407c98:	9806      	ldr	r0, [sp, #24]
  407c9a:	46a4      	mov	ip, r4
  407c9c:	4629      	mov	r1, r5
  407c9e:	9308      	str	r3, [sp, #32]
  407ca0:	2378      	movs	r3, #120	; 0x78
  407ca2:	f040 0002 	orr.w	r0, r0, #2
  407ca6:	3104      	adds	r1, #4
  407ca8:	682c      	ldr	r4, [r5, #0]
  407caa:	461e      	mov	r6, r3
  407cac:	f88d 3071 	strb.w	r3, [sp, #113]	; 0x71
  407cb0:	4b48      	ldr	r3, [pc, #288]	; (407dd4 <_svfprintf_r+0x92c>)
  407cb2:	2500      	movs	r5, #0
  407cb4:	9006      	str	r0, [sp, #24]
  407cb6:	9315      	str	r3, [sp, #84]	; 0x54
  407cb8:	2302      	movs	r3, #2
  407cba:	910c      	str	r1, [sp, #48]	; 0x30
  407cbc:	f88d 2070 	strb.w	r2, [sp, #112]	; 0x70
  407cc0:	e4d5      	b.n	40766e <_svfprintf_r+0x1c6>
  407cc2:	9308      	str	r3, [sp, #32]
  407cc4:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  407cc8:	2e00      	cmp	r6, #0
  407cca:	f43f acab 	beq.w	407624 <_svfprintf_r+0x17c>
  407cce:	2300      	movs	r3, #0
  407cd0:	2201      	movs	r2, #1
  407cd2:	a926      	add	r1, sp, #152	; 0x98
  407cd4:	f88d 6098 	strb.w	r6, [sp, #152]	; 0x98
  407cd8:	9207      	str	r2, [sp, #28]
  407cda:	461f      	mov	r7, r3
  407cdc:	910f      	str	r1, [sp, #60]	; 0x3c
  407cde:	4614      	mov	r4, r2
  407ce0:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  407ce4:	9310      	str	r3, [sp, #64]	; 0x40
  407ce6:	9311      	str	r3, [sp, #68]	; 0x44
  407ce8:	e4f5      	b.n	4076d6 <_svfprintf_r+0x22e>
  407cea:	9809      	ldr	r0, [sp, #36]	; 0x24
  407cec:	4649      	mov	r1, r9
  407cee:	aa23      	add	r2, sp, #140	; 0x8c
  407cf0:	f003 fd6a 	bl	40b7c8 <__ssprint_r>
  407cf4:	2800      	cmp	r0, #0
  407cf6:	f47f ac9c 	bne.w	407632 <_svfprintf_r+0x18a>
  407cfa:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  407cfe:	46c3      	mov	fp, r8
  407d00:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  407d04:	e53f      	b.n	407786 <_svfprintf_r+0x2de>
  407d06:	2e65      	cmp	r6, #101	; 0x65
  407d08:	f340 80c9 	ble.w	407e9e <_svfprintf_r+0x9f6>
  407d0c:	9813      	ldr	r0, [sp, #76]	; 0x4c
  407d0e:	2200      	movs	r2, #0
  407d10:	2300      	movs	r3, #0
  407d12:	9914      	ldr	r1, [sp, #80]	; 0x50
  407d14:	f8cd c034 	str.w	ip, [sp, #52]	; 0x34
  407d18:	f004 fb38 	bl	40c38c <__aeabi_dcmpeq>
  407d1c:	f8dd c034 	ldr.w	ip, [sp, #52]	; 0x34
  407d20:	2800      	cmp	r0, #0
  407d22:	f000 8165 	beq.w	407ff0 <_svfprintf_r+0xb48>
  407d26:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407d28:	2201      	movs	r2, #1
  407d2a:	f10c 0c01 	add.w	ip, ip, #1
  407d2e:	492c      	ldr	r1, [pc, #176]	; (407de0 <_svfprintf_r+0x938>)
  407d30:	4413      	add	r3, r2
  407d32:	f8cb 2004 	str.w	r2, [fp, #4]
  407d36:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  407d3a:	2b07      	cmp	r3, #7
  407d3c:	f8cb 1000 	str.w	r1, [fp]
  407d40:	9324      	str	r3, [sp, #144]	; 0x90
  407d42:	f300 8343 	bgt.w	4083cc <_svfprintf_r+0xf24>
  407d46:	f10b 0b08 	add.w	fp, fp, #8
  407d4a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  407d4c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  407d4e:	4293      	cmp	r3, r2
  407d50:	db03      	blt.n	407d5a <_svfprintf_r+0x8b2>
  407d52:	9b06      	ldr	r3, [sp, #24]
  407d54:	07de      	lsls	r6, r3, #31
  407d56:	f57f ad92 	bpl.w	40787e <_svfprintf_r+0x3d6>
  407d5a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407d5c:	9917      	ldr	r1, [sp, #92]	; 0x5c
  407d5e:	3301      	adds	r3, #1
  407d60:	9a16      	ldr	r2, [sp, #88]	; 0x58
  407d62:	448c      	add	ip, r1
  407d64:	f8cb 1004 	str.w	r1, [fp, #4]
  407d68:	2b07      	cmp	r3, #7
  407d6a:	f8cb 2000 	str.w	r2, [fp]
  407d6e:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  407d72:	9324      	str	r3, [sp, #144]	; 0x90
  407d74:	f300 841d 	bgt.w	4085b2 <_svfprintf_r+0x110a>
  407d78:	f10b 0b08 	add.w	fp, fp, #8
  407d7c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  407d7e:	1e5c      	subs	r4, r3, #1
  407d80:	2c00      	cmp	r4, #0
  407d82:	f77f ad7c 	ble.w	40787e <_svfprintf_r+0x3d6>
  407d86:	2c10      	cmp	r4, #16
  407d88:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407d8a:	f340 85bc 	ble.w	408906 <_svfprintf_r+0x145e>
  407d8e:	2610      	movs	r6, #16
  407d90:	4d14      	ldr	r5, [pc, #80]	; (407de4 <_svfprintf_r+0x93c>)
  407d92:	4662      	mov	r2, ip
  407d94:	9f09      	ldr	r7, [sp, #36]	; 0x24
  407d96:	e003      	b.n	407da0 <_svfprintf_r+0x8f8>
  407d98:	3c10      	subs	r4, #16
  407d9a:	2c10      	cmp	r4, #16
  407d9c:	f340 81c8 	ble.w	408130 <_svfprintf_r+0xc88>
  407da0:	3301      	adds	r3, #1
  407da2:	3210      	adds	r2, #16
  407da4:	f8cb 5000 	str.w	r5, [fp]
  407da8:	f10b 0b08 	add.w	fp, fp, #8
  407dac:	2b07      	cmp	r3, #7
  407dae:	f84b 6c04 	str.w	r6, [fp, #-4]
  407db2:	9225      	str	r2, [sp, #148]	; 0x94
  407db4:	9324      	str	r3, [sp, #144]	; 0x90
  407db6:	ddef      	ble.n	407d98 <_svfprintf_r+0x8f0>
  407db8:	4638      	mov	r0, r7
  407dba:	4649      	mov	r1, r9
  407dbc:	aa23      	add	r2, sp, #140	; 0x8c
  407dbe:	46c3      	mov	fp, r8
  407dc0:	f003 fd02 	bl	40b7c8 <__ssprint_r>
  407dc4:	2800      	cmp	r0, #0
  407dc6:	f47f ac34 	bne.w	407632 <_svfprintf_r+0x18a>
  407dca:	9a25      	ldr	r2, [sp, #148]	; 0x94
  407dcc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407dce:	e7e3      	b.n	407d98 <_svfprintf_r+0x8f0>
  407dd0:	0040d590 	.word	0x0040d590
  407dd4:	0040d5a4 	.word	0x0040d5a4
  407dd8:	0040d584 	.word	0x0040d584
  407ddc:	0040d580 	.word	0x0040d580
  407de0:	0040d5c0 	.word	0x0040d5c0
  407de4:	0040d560 	.word	0x0040d560
  407de8:	2b01      	cmp	r3, #1
  407dea:	f000 814d 	beq.w	408088 <_svfprintf_r+0xbe0>
  407dee:	2b02      	cmp	r3, #2
  407df0:	f040 80e3 	bne.w	407fba <_svfprintf_r+0xb12>
  407df4:	46c2      	mov	sl, r8
  407df6:	9815      	ldr	r0, [sp, #84]	; 0x54
  407df8:	0923      	lsrs	r3, r4, #4
  407dfa:	f004 010f 	and.w	r1, r4, #15
  407dfe:	092a      	lsrs	r2, r5, #4
  407e00:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  407e04:	4615      	mov	r5, r2
  407e06:	461c      	mov	r4, r3
  407e08:	5c43      	ldrb	r3, [r0, r1]
  407e0a:	f80a 3d01 	strb.w	r3, [sl, #-1]!
  407e0e:	ea54 0305 	orrs.w	r3, r4, r5
  407e12:	d1f1      	bne.n	407df8 <_svfprintf_r+0x950>
  407e14:	4653      	mov	r3, sl
  407e16:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
  407e1a:	ebc3 0408 	rsb	r4, r3, r8
  407e1e:	e44f      	b.n	4076c0 <_svfprintf_r+0x218>
  407e20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  407e22:	9a07      	ldr	r2, [sp, #28]
  407e24:	1a9f      	subs	r7, r3, r2
  407e26:	2f00      	cmp	r7, #0
  407e28:	f77f acd9 	ble.w	4077de <_svfprintf_r+0x336>
  407e2c:	2f10      	cmp	r7, #16
  407e2e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407e30:	f340 84f9 	ble.w	408826 <_svfprintf_r+0x137e>
  407e34:	940d      	str	r4, [sp, #52]	; 0x34
  407e36:	f04f 0a10 	mov.w	sl, #16
  407e3a:	4dc8      	ldr	r5, [pc, #800]	; (40815c <_svfprintf_r+0xcb4>)
  407e3c:	4662      	mov	r2, ip
  407e3e:	9c09      	ldr	r4, [sp, #36]	; 0x24
  407e40:	e002      	b.n	407e48 <_svfprintf_r+0x9a0>
  407e42:	3f10      	subs	r7, #16
  407e44:	2f10      	cmp	r7, #16
  407e46:	dd19      	ble.n	407e7c <_svfprintf_r+0x9d4>
  407e48:	3301      	adds	r3, #1
  407e4a:	3210      	adds	r2, #16
  407e4c:	f8cb 5000 	str.w	r5, [fp]
  407e50:	f10b 0b08 	add.w	fp, fp, #8
  407e54:	2b07      	cmp	r3, #7
  407e56:	f84b ac04 	str.w	sl, [fp, #-4]
  407e5a:	9225      	str	r2, [sp, #148]	; 0x94
  407e5c:	9324      	str	r3, [sp, #144]	; 0x90
  407e5e:	ddf0      	ble.n	407e42 <_svfprintf_r+0x99a>
  407e60:	4620      	mov	r0, r4
  407e62:	4649      	mov	r1, r9
  407e64:	aa23      	add	r2, sp, #140	; 0x8c
  407e66:	46c3      	mov	fp, r8
  407e68:	f003 fcae 	bl	40b7c8 <__ssprint_r>
  407e6c:	2800      	cmp	r0, #0
  407e6e:	f47f abe0 	bne.w	407632 <_svfprintf_r+0x18a>
  407e72:	3f10      	subs	r7, #16
  407e74:	9a25      	ldr	r2, [sp, #148]	; 0x94
  407e76:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407e78:	2f10      	cmp	r7, #16
  407e7a:	dce5      	bgt.n	407e48 <_svfprintf_r+0x9a0>
  407e7c:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  407e7e:	4694      	mov	ip, r2
  407e80:	3301      	adds	r3, #1
  407e82:	44bc      	add	ip, r7
  407e84:	f8cb 5000 	str.w	r5, [fp]
  407e88:	2b07      	cmp	r3, #7
  407e8a:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  407e8e:	9324      	str	r3, [sp, #144]	; 0x90
  407e90:	f8cb 7004 	str.w	r7, [fp, #4]
  407e94:	f300 81fc 	bgt.w	408290 <_svfprintf_r+0xde8>
  407e98:	f10b 0b08 	add.w	fp, fp, #8
  407e9c:	e49f      	b.n	4077de <_svfprintf_r+0x336>
  407e9e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  407ea0:	f10c 0601 	add.w	r6, ip, #1
  407ea4:	9c24      	ldr	r4, [sp, #144]	; 0x90
  407ea6:	2b01      	cmp	r3, #1
  407ea8:	f340 81c9 	ble.w	40823e <_svfprintf_r+0xd96>
  407eac:	2301      	movs	r3, #1
  407eae:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  407eb0:	9625      	str	r6, [sp, #148]	; 0x94
  407eb2:	441c      	add	r4, r3
  407eb4:	f8cb 2000 	str.w	r2, [fp]
  407eb8:	f8cb 3004 	str.w	r3, [fp, #4]
  407ebc:	2c07      	cmp	r4, #7
  407ebe:	9424      	str	r4, [sp, #144]	; 0x90
  407ec0:	f300 81da 	bgt.w	408278 <_svfprintf_r+0xdd0>
  407ec4:	f10b 0b08 	add.w	fp, fp, #8
  407ec8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  407eca:	3401      	adds	r4, #1
  407ecc:	9b16      	ldr	r3, [sp, #88]	; 0x58
  407ece:	4416      	add	r6, r2
  407ed0:	2c07      	cmp	r4, #7
  407ed2:	f8cb 3000 	str.w	r3, [fp]
  407ed6:	9625      	str	r6, [sp, #148]	; 0x94
  407ed8:	9424      	str	r4, [sp, #144]	; 0x90
  407eda:	f8cb 2004 	str.w	r2, [fp, #4]
  407ede:	f300 81bf 	bgt.w	408260 <_svfprintf_r+0xdb8>
  407ee2:	f10b 0b08 	add.w	fp, fp, #8
  407ee6:	2300      	movs	r3, #0
  407ee8:	9813      	ldr	r0, [sp, #76]	; 0x4c
  407eea:	2200      	movs	r2, #0
  407eec:	9914      	ldr	r1, [sp, #80]	; 0x50
  407eee:	f004 fa4d 	bl	40c38c <__aeabi_dcmpeq>
  407ef2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  407ef4:	2800      	cmp	r0, #0
  407ef6:	f040 80dc 	bne.w	4080b2 <_svfprintf_r+0xc0a>
  407efa:	3b01      	subs	r3, #1
  407efc:	3401      	adds	r4, #1
  407efe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  407f00:	441e      	add	r6, r3
  407f02:	2c07      	cmp	r4, #7
  407f04:	f102 0201 	add.w	r2, r2, #1
  407f08:	9424      	str	r4, [sp, #144]	; 0x90
  407f0a:	9625      	str	r6, [sp, #148]	; 0x94
  407f0c:	f8cb 2000 	str.w	r2, [fp]
  407f10:	f8cb 3004 	str.w	r3, [fp, #4]
  407f14:	f300 8100 	bgt.w	408118 <_svfprintf_r+0xc70>
  407f18:	f10b 0b08 	add.w	fp, fp, #8
  407f1c:	9a19      	ldr	r2, [sp, #100]	; 0x64
  407f1e:	3401      	adds	r4, #1
  407f20:	ab1f      	add	r3, sp, #124	; 0x7c
  407f22:	eb06 0c02 	add.w	ip, r6, r2
  407f26:	2c07      	cmp	r4, #7
  407f28:	f8cb 2004 	str.w	r2, [fp, #4]
  407f2c:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  407f30:	9424      	str	r4, [sp, #144]	; 0x90
  407f32:	f8cb 3000 	str.w	r3, [fp]
  407f36:	f77f aca0 	ble.w	40787a <_svfprintf_r+0x3d2>
  407f3a:	9809      	ldr	r0, [sp, #36]	; 0x24
  407f3c:	4649      	mov	r1, r9
  407f3e:	aa23      	add	r2, sp, #140	; 0x8c
  407f40:	f003 fc42 	bl	40b7c8 <__ssprint_r>
  407f44:	2800      	cmp	r0, #0
  407f46:	f47f ab74 	bne.w	407632 <_svfprintf_r+0x18a>
  407f4a:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  407f4e:	46c3      	mov	fp, r8
  407f50:	e495      	b.n	40787e <_svfprintf_r+0x3d6>
  407f52:	9809      	ldr	r0, [sp, #36]	; 0x24
  407f54:	4649      	mov	r1, r9
  407f56:	aa23      	add	r2, sp, #140	; 0x8c
  407f58:	f003 fc36 	bl	40b7c8 <__ssprint_r>
  407f5c:	2800      	cmp	r0, #0
  407f5e:	f43f acde 	beq.w	40791e <_svfprintf_r+0x476>
  407f62:	f7ff bb66 	b.w	407632 <_svfprintf_r+0x18a>
  407f66:	4614      	mov	r4, r2
  407f68:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  407f6c:	f7ff bba8 	b.w	4076c0 <_svfprintf_r+0x218>
  407f70:	9809      	ldr	r0, [sp, #36]	; 0x24
  407f72:	4649      	mov	r1, r9
  407f74:	aa23      	add	r2, sp, #140	; 0x8c
  407f76:	f003 fc27 	bl	40b7c8 <__ssprint_r>
  407f7a:	2800      	cmp	r0, #0
  407f7c:	f47f ab59 	bne.w	407632 <_svfprintf_r+0x18a>
  407f80:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  407f84:	46c3      	mov	fp, r8
  407f86:	e466      	b.n	407856 <_svfprintf_r+0x3ae>
  407f88:	9809      	ldr	r0, [sp, #36]	; 0x24
  407f8a:	4649      	mov	r1, r9
  407f8c:	aa23      	add	r2, sp, #140	; 0x8c
  407f8e:	f003 fc1b 	bl	40b7c8 <__ssprint_r>
  407f92:	2800      	cmp	r0, #0
  407f94:	f47f ab4d 	bne.w	407632 <_svfprintf_r+0x18a>
  407f98:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  407f9c:	46c3      	mov	fp, r8
  407f9e:	e41a      	b.n	4077d6 <_svfprintf_r+0x32e>
  407fa0:	9809      	ldr	r0, [sp, #36]	; 0x24
  407fa2:	4649      	mov	r1, r9
  407fa4:	aa23      	add	r2, sp, #140	; 0x8c
  407fa6:	f003 fc0f 	bl	40b7c8 <__ssprint_r>
  407faa:	2800      	cmp	r0, #0
  407fac:	f47f ab41 	bne.w	407632 <_svfprintf_r+0x18a>
  407fb0:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  407fb4:	46c3      	mov	fp, r8
  407fb6:	f7ff bbfa 	b.w	4077ae <_svfprintf_r+0x306>
  407fba:	4641      	mov	r1, r8
  407fbc:	08e2      	lsrs	r2, r4, #3
  407fbe:	f004 0307 	and.w	r3, r4, #7
  407fc2:	08e8      	lsrs	r0, r5, #3
  407fc4:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  407fc8:	3330      	adds	r3, #48	; 0x30
  407fca:	4605      	mov	r5, r0
  407fcc:	4614      	mov	r4, r2
  407fce:	f801 3d01 	strb.w	r3, [r1, #-1]!
  407fd2:	ea54 0205 	orrs.w	r2, r4, r5
  407fd6:	d1f1      	bne.n	407fbc <_svfprintf_r+0xb14>
  407fd8:	9a06      	ldr	r2, [sp, #24]
  407fda:	910f      	str	r1, [sp, #60]	; 0x3c
  407fdc:	07d0      	lsls	r0, r2, #31
  407fde:	f100 8164 	bmi.w	4082aa <_svfprintf_r+0xe02>
  407fe2:	ebc1 0408 	rsb	r4, r1, r8
  407fe6:	f7ff bb6b 	b.w	4076c0 <_svfprintf_r+0x218>
  407fea:	2302      	movs	r3, #2
  407fec:	f7ff bb3f 	b.w	40766e <_svfprintf_r+0x1c6>
  407ff0:	9c1d      	ldr	r4, [sp, #116]	; 0x74
  407ff2:	2c00      	cmp	r4, #0
  407ff4:	f340 81f6 	ble.w	4083e4 <_svfprintf_r+0xf3c>
  407ff8:	9a12      	ldr	r2, [sp, #72]	; 0x48
  407ffa:	9911      	ldr	r1, [sp, #68]	; 0x44
  407ffc:	4613      	mov	r3, r2
  407ffe:	428a      	cmp	r2, r1
  408000:	bfa8      	it	ge
  408002:	460b      	movge	r3, r1
  408004:	990f      	ldr	r1, [sp, #60]	; 0x3c
  408006:	461c      	mov	r4, r3
  408008:	188f      	adds	r7, r1, r2
  40800a:	2c00      	cmp	r4, #0
  40800c:	dd0e      	ble.n	40802c <_svfprintf_r+0xb84>
  40800e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408010:	44a4      	add	ip, r4
  408012:	f8cb 1000 	str.w	r1, [fp]
  408016:	3301      	adds	r3, #1
  408018:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  40801c:	f8cb 4004 	str.w	r4, [fp, #4]
  408020:	2b07      	cmp	r3, #7
  408022:	9324      	str	r3, [sp, #144]	; 0x90
  408024:	f300 8353 	bgt.w	4086ce <_svfprintf_r+0x1226>
  408028:	f10b 0b08 	add.w	fp, fp, #8
  40802c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40802e:	2c00      	cmp	r4, #0
  408030:	bfa8      	it	ge
  408032:	1b1b      	subge	r3, r3, r4
  408034:	2b00      	cmp	r3, #0
  408036:	461c      	mov	r4, r3
  408038:	f340 80a1 	ble.w	40817e <_svfprintf_r+0xcd6>
  40803c:	2c10      	cmp	r4, #16
  40803e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408040:	f340 846c 	ble.w	40891c <_svfprintf_r+0x1474>
  408044:	2610      	movs	r6, #16
  408046:	4d45      	ldr	r5, [pc, #276]	; (40815c <_svfprintf_r+0xcb4>)
  408048:	4662      	mov	r2, ip
  40804a:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
  40804e:	e003      	b.n	408058 <_svfprintf_r+0xbb0>
  408050:	3c10      	subs	r4, #16
  408052:	2c10      	cmp	r4, #16
  408054:	f340 8084 	ble.w	408160 <_svfprintf_r+0xcb8>
  408058:	3301      	adds	r3, #1
  40805a:	3210      	adds	r2, #16
  40805c:	f8cb 5000 	str.w	r5, [fp]
  408060:	f10b 0b08 	add.w	fp, fp, #8
  408064:	2b07      	cmp	r3, #7
  408066:	f84b 6c04 	str.w	r6, [fp, #-4]
  40806a:	9225      	str	r2, [sp, #148]	; 0x94
  40806c:	9324      	str	r3, [sp, #144]	; 0x90
  40806e:	ddef      	ble.n	408050 <_svfprintf_r+0xba8>
  408070:	4650      	mov	r0, sl
  408072:	4649      	mov	r1, r9
  408074:	aa23      	add	r2, sp, #140	; 0x8c
  408076:	46c3      	mov	fp, r8
  408078:	f003 fba6 	bl	40b7c8 <__ssprint_r>
  40807c:	2800      	cmp	r0, #0
  40807e:	f47f aad8 	bne.w	407632 <_svfprintf_r+0x18a>
  408082:	9a25      	ldr	r2, [sp, #148]	; 0x94
  408084:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408086:	e7e3      	b.n	408050 <_svfprintf_r+0xba8>
  408088:	2d00      	cmp	r5, #0
  40808a:	bf08      	it	eq
  40808c:	2c0a      	cmpeq	r4, #10
  40808e:	f080 811a 	bcs.w	4082c6 <_svfprintf_r+0xe1e>
  408092:	f50d 7a80 	add.w	sl, sp, #256	; 0x100
  408096:	3430      	adds	r4, #48	; 0x30
  408098:	f80a 4d41 	strb.w	r4, [sl, #-65]!
  40809c:	ebca 0408 	rsb	r4, sl, r8
  4080a0:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
  4080a4:	f7ff bb0c 	b.w	4076c0 <_svfprintf_r+0x218>
  4080a8:	461c      	mov	r4, r3
  4080aa:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  4080ae:	f7ff bb07 	b.w	4076c0 <_svfprintf_r+0x218>
  4080b2:	1e5f      	subs	r7, r3, #1
  4080b4:	2f00      	cmp	r7, #0
  4080b6:	f77f af31 	ble.w	407f1c <_svfprintf_r+0xa74>
  4080ba:	2f10      	cmp	r7, #16
  4080bc:	4d27      	ldr	r5, [pc, #156]	; (40815c <_svfprintf_r+0xcb4>)
  4080be:	bfc8      	it	gt
  4080c0:	f04f 0a10 	movgt.w	sl, #16
  4080c4:	dc03      	bgt.n	4080ce <_svfprintf_r+0xc26>
  4080c6:	e01c      	b.n	408102 <_svfprintf_r+0xc5a>
  4080c8:	3f10      	subs	r7, #16
  4080ca:	2f10      	cmp	r7, #16
  4080cc:	dd19      	ble.n	408102 <_svfprintf_r+0xc5a>
  4080ce:	3401      	adds	r4, #1
  4080d0:	3610      	adds	r6, #16
  4080d2:	f8cb 5000 	str.w	r5, [fp]
  4080d6:	f10b 0b08 	add.w	fp, fp, #8
  4080da:	2c07      	cmp	r4, #7
  4080dc:	f84b ac04 	str.w	sl, [fp, #-4]
  4080e0:	9625      	str	r6, [sp, #148]	; 0x94
  4080e2:	9424      	str	r4, [sp, #144]	; 0x90
  4080e4:	ddf0      	ble.n	4080c8 <_svfprintf_r+0xc20>
  4080e6:	9809      	ldr	r0, [sp, #36]	; 0x24
  4080e8:	4649      	mov	r1, r9
  4080ea:	aa23      	add	r2, sp, #140	; 0x8c
  4080ec:	46c3      	mov	fp, r8
  4080ee:	f003 fb6b 	bl	40b7c8 <__ssprint_r>
  4080f2:	2800      	cmp	r0, #0
  4080f4:	f47f aa9d 	bne.w	407632 <_svfprintf_r+0x18a>
  4080f8:	3f10      	subs	r7, #16
  4080fa:	9e25      	ldr	r6, [sp, #148]	; 0x94
  4080fc:	9c24      	ldr	r4, [sp, #144]	; 0x90
  4080fe:	2f10      	cmp	r7, #16
  408100:	dce5      	bgt.n	4080ce <_svfprintf_r+0xc26>
  408102:	3401      	adds	r4, #1
  408104:	443e      	add	r6, r7
  408106:	f8cb 5000 	str.w	r5, [fp]
  40810a:	2c07      	cmp	r4, #7
  40810c:	9625      	str	r6, [sp, #148]	; 0x94
  40810e:	9424      	str	r4, [sp, #144]	; 0x90
  408110:	f8cb 7004 	str.w	r7, [fp, #4]
  408114:	f77f af00 	ble.w	407f18 <_svfprintf_r+0xa70>
  408118:	9809      	ldr	r0, [sp, #36]	; 0x24
  40811a:	4649      	mov	r1, r9
  40811c:	aa23      	add	r2, sp, #140	; 0x8c
  40811e:	f003 fb53 	bl	40b7c8 <__ssprint_r>
  408122:	2800      	cmp	r0, #0
  408124:	f47f aa85 	bne.w	407632 <_svfprintf_r+0x18a>
  408128:	9e25      	ldr	r6, [sp, #148]	; 0x94
  40812a:	46c3      	mov	fp, r8
  40812c:	9c24      	ldr	r4, [sp, #144]	; 0x90
  40812e:	e6f5      	b.n	407f1c <_svfprintf_r+0xa74>
  408130:	4694      	mov	ip, r2
  408132:	3301      	adds	r3, #1
  408134:	44a4      	add	ip, r4
  408136:	f8cb 5000 	str.w	r5, [fp]
  40813a:	2b07      	cmp	r3, #7
  40813c:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  408140:	9324      	str	r3, [sp, #144]	; 0x90
  408142:	f8cb 4004 	str.w	r4, [fp, #4]
  408146:	f77f ab98 	ble.w	40787a <_svfprintf_r+0x3d2>
  40814a:	e6f6      	b.n	407f3a <_svfprintf_r+0xa92>
  40814c:	990c      	ldr	r1, [sp, #48]	; 0x30
  40814e:	2500      	movs	r5, #0
  408150:	460a      	mov	r2, r1
  408152:	680c      	ldr	r4, [r1, #0]
  408154:	3204      	adds	r2, #4
  408156:	920c      	str	r2, [sp, #48]	; 0x30
  408158:	f7ff ba89 	b.w	40766e <_svfprintf_r+0x1c6>
  40815c:	0040d560 	.word	0x0040d560
  408160:	4694      	mov	ip, r2
  408162:	3301      	adds	r3, #1
  408164:	44a4      	add	ip, r4
  408166:	f8cb 5000 	str.w	r5, [fp]
  40816a:	2b07      	cmp	r3, #7
  40816c:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  408170:	9324      	str	r3, [sp, #144]	; 0x90
  408172:	f8cb 4004 	str.w	r4, [fp, #4]
  408176:	f300 82df 	bgt.w	408738 <_svfprintf_r+0x1290>
  40817a:	f10b 0b08 	add.w	fp, fp, #8
  40817e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  408180:	9911      	ldr	r1, [sp, #68]	; 0x44
  408182:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  408184:	440a      	add	r2, r1
  408186:	4616      	mov	r6, r2
  408188:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40818a:	4293      	cmp	r3, r2
  40818c:	db45      	blt.n	40821a <_svfprintf_r+0xd72>
  40818e:	9a06      	ldr	r2, [sp, #24]
  408190:	07d0      	lsls	r0, r2, #31
  408192:	d442      	bmi.n	40821a <_svfprintf_r+0xd72>
  408194:	9a12      	ldr	r2, [sp, #72]	; 0x48
  408196:	1bbc      	subs	r4, r7, r6
  408198:	1ad3      	subs	r3, r2, r3
  40819a:	429c      	cmp	r4, r3
  40819c:	bfa8      	it	ge
  40819e:	461c      	movge	r4, r3
  4081a0:	2c00      	cmp	r4, #0
  4081a2:	4625      	mov	r5, r4
  4081a4:	dd0e      	ble.n	4081c4 <_svfprintf_r+0xd1c>
  4081a6:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4081a8:	44a4      	add	ip, r4
  4081aa:	f8cb 6000 	str.w	r6, [fp]
  4081ae:	3201      	adds	r2, #1
  4081b0:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  4081b4:	f8cb 4004 	str.w	r4, [fp, #4]
  4081b8:	2a07      	cmp	r2, #7
  4081ba:	9224      	str	r2, [sp, #144]	; 0x90
  4081bc:	f300 82a0 	bgt.w	408700 <_svfprintf_r+0x1258>
  4081c0:	f10b 0b08 	add.w	fp, fp, #8
  4081c4:	2d00      	cmp	r5, #0
  4081c6:	bfac      	ite	ge
  4081c8:	1b5c      	subge	r4, r3, r5
  4081ca:	461c      	movlt	r4, r3
  4081cc:	2c00      	cmp	r4, #0
  4081ce:	f77f ab56 	ble.w	40787e <_svfprintf_r+0x3d6>
  4081d2:	2c10      	cmp	r4, #16
  4081d4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4081d6:	f340 8396 	ble.w	408906 <_svfprintf_r+0x145e>
  4081da:	2610      	movs	r6, #16
  4081dc:	4db1      	ldr	r5, [pc, #708]	; (4084a4 <_svfprintf_r+0xffc>)
  4081de:	4662      	mov	r2, ip
  4081e0:	9f09      	ldr	r7, [sp, #36]	; 0x24
  4081e2:	e002      	b.n	4081ea <_svfprintf_r+0xd42>
  4081e4:	3c10      	subs	r4, #16
  4081e6:	2c10      	cmp	r4, #16
  4081e8:	dda2      	ble.n	408130 <_svfprintf_r+0xc88>
  4081ea:	3301      	adds	r3, #1
  4081ec:	3210      	adds	r2, #16
  4081ee:	f8cb 5000 	str.w	r5, [fp]
  4081f2:	f10b 0b08 	add.w	fp, fp, #8
  4081f6:	2b07      	cmp	r3, #7
  4081f8:	f84b 6c04 	str.w	r6, [fp, #-4]
  4081fc:	9225      	str	r2, [sp, #148]	; 0x94
  4081fe:	9324      	str	r3, [sp, #144]	; 0x90
  408200:	ddf0      	ble.n	4081e4 <_svfprintf_r+0xd3c>
  408202:	4638      	mov	r0, r7
  408204:	4649      	mov	r1, r9
  408206:	aa23      	add	r2, sp, #140	; 0x8c
  408208:	46c3      	mov	fp, r8
  40820a:	f003 fadd 	bl	40b7c8 <__ssprint_r>
  40820e:	2800      	cmp	r0, #0
  408210:	f47f aa0f 	bne.w	407632 <_svfprintf_r+0x18a>
  408214:	9a25      	ldr	r2, [sp, #148]	; 0x94
  408216:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408218:	e7e4      	b.n	4081e4 <_svfprintf_r+0xd3c>
  40821a:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40821c:	9817      	ldr	r0, [sp, #92]	; 0x5c
  40821e:	3201      	adds	r2, #1
  408220:	9916      	ldr	r1, [sp, #88]	; 0x58
  408222:	4484      	add	ip, r0
  408224:	f8cb 0004 	str.w	r0, [fp, #4]
  408228:	2a07      	cmp	r2, #7
  40822a:	f8cb 1000 	str.w	r1, [fp]
  40822e:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  408232:	9224      	str	r2, [sp, #144]	; 0x90
  408234:	f300 8273 	bgt.w	40871e <_svfprintf_r+0x1276>
  408238:	f10b 0b08 	add.w	fp, fp, #8
  40823c:	e7aa      	b.n	408194 <_svfprintf_r+0xcec>
  40823e:	9b06      	ldr	r3, [sp, #24]
  408240:	07d9      	lsls	r1, r3, #31
  408242:	f53f ae33 	bmi.w	407eac <_svfprintf_r+0xa04>
  408246:	2301      	movs	r3, #1
  408248:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40824a:	9625      	str	r6, [sp, #148]	; 0x94
  40824c:	441c      	add	r4, r3
  40824e:	f8cb 2000 	str.w	r2, [fp]
  408252:	f8cb 3004 	str.w	r3, [fp, #4]
  408256:	2c07      	cmp	r4, #7
  408258:	9424      	str	r4, [sp, #144]	; 0x90
  40825a:	f77f ae5d 	ble.w	407f18 <_svfprintf_r+0xa70>
  40825e:	e75b      	b.n	408118 <_svfprintf_r+0xc70>
  408260:	9809      	ldr	r0, [sp, #36]	; 0x24
  408262:	4649      	mov	r1, r9
  408264:	aa23      	add	r2, sp, #140	; 0x8c
  408266:	f003 faaf 	bl	40b7c8 <__ssprint_r>
  40826a:	2800      	cmp	r0, #0
  40826c:	f47f a9e1 	bne.w	407632 <_svfprintf_r+0x18a>
  408270:	9e25      	ldr	r6, [sp, #148]	; 0x94
  408272:	46c3      	mov	fp, r8
  408274:	9c24      	ldr	r4, [sp, #144]	; 0x90
  408276:	e636      	b.n	407ee6 <_svfprintf_r+0xa3e>
  408278:	9809      	ldr	r0, [sp, #36]	; 0x24
  40827a:	4649      	mov	r1, r9
  40827c:	aa23      	add	r2, sp, #140	; 0x8c
  40827e:	f003 faa3 	bl	40b7c8 <__ssprint_r>
  408282:	2800      	cmp	r0, #0
  408284:	f47f a9d5 	bne.w	407632 <_svfprintf_r+0x18a>
  408288:	9e25      	ldr	r6, [sp, #148]	; 0x94
  40828a:	46c3      	mov	fp, r8
  40828c:	9c24      	ldr	r4, [sp, #144]	; 0x90
  40828e:	e61b      	b.n	407ec8 <_svfprintf_r+0xa20>
  408290:	9809      	ldr	r0, [sp, #36]	; 0x24
  408292:	4649      	mov	r1, r9
  408294:	aa23      	add	r2, sp, #140	; 0x8c
  408296:	f003 fa97 	bl	40b7c8 <__ssprint_r>
  40829a:	2800      	cmp	r0, #0
  40829c:	f47f a9c9 	bne.w	407632 <_svfprintf_r+0x18a>
  4082a0:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  4082a4:	46c3      	mov	fp, r8
  4082a6:	f7ff ba9a 	b.w	4077de <_svfprintf_r+0x336>
  4082aa:	2b30      	cmp	r3, #48	; 0x30
  4082ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4082ae:	f43f adb4 	beq.w	407e1a <_svfprintf_r+0x972>
  4082b2:	3b01      	subs	r3, #1
  4082b4:	461a      	mov	r2, r3
  4082b6:	930f      	str	r3, [sp, #60]	; 0x3c
  4082b8:	2330      	movs	r3, #48	; 0x30
  4082ba:	ebc2 0408 	rsb	r4, r2, r8
  4082be:	f801 3c01 	strb.w	r3, [r1, #-1]
  4082c2:	f7ff b9fd 	b.w	4076c0 <_svfprintf_r+0x218>
  4082c6:	46c2      	mov	sl, r8
  4082c8:	f8cd c01c 	str.w	ip, [sp, #28]
  4082cc:	4620      	mov	r0, r4
  4082ce:	4629      	mov	r1, r5
  4082d0:	220a      	movs	r2, #10
  4082d2:	2300      	movs	r3, #0
  4082d4:	f004 f8b4 	bl	40c440 <__aeabi_uldivmod>
  4082d8:	f102 0e30 	add.w	lr, r2, #48	; 0x30
  4082dc:	4620      	mov	r0, r4
  4082de:	4629      	mov	r1, r5
  4082e0:	2300      	movs	r3, #0
  4082e2:	220a      	movs	r2, #10
  4082e4:	f80a ed01 	strb.w	lr, [sl, #-1]!
  4082e8:	f004 f8aa 	bl	40c440 <__aeabi_uldivmod>
  4082ec:	4604      	mov	r4, r0
  4082ee:	460d      	mov	r5, r1
  4082f0:	ea54 0305 	orrs.w	r3, r4, r5
  4082f4:	d1ea      	bne.n	4082cc <_svfprintf_r+0xe24>
  4082f6:	f8dd c01c 	ldr.w	ip, [sp, #28]
  4082fa:	ebca 0408 	rsb	r4, sl, r8
  4082fe:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
  408302:	f7ff b9dd 	b.w	4076c0 <_svfprintf_r+0x218>
  408306:	9813      	ldr	r0, [sp, #76]	; 0x4c
  408308:	9914      	ldr	r1, [sp, #80]	; 0x50
  40830a:	f8cd c01c 	str.w	ip, [sp, #28]
  40830e:	f003 f9e3 	bl	40b6d8 <__fpclassifyd>
  408312:	f8dd c01c 	ldr.w	ip, [sp, #28]
  408316:	2800      	cmp	r0, #0
  408318:	f040 80cc 	bne.w	4084b4 <_svfprintf_r+0x100c>
  40831c:	9c06      	ldr	r4, [sp, #24]
  40831e:	2103      	movs	r1, #3
  408320:	4a61      	ldr	r2, [pc, #388]	; (4084a8 <_svfprintf_r+0x1000>)
  408322:	4b62      	ldr	r3, [pc, #392]	; (4084ac <_svfprintf_r+0x1004>)
  408324:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  408328:	9010      	str	r0, [sp, #64]	; 0x40
  40832a:	2e47      	cmp	r6, #71	; 0x47
  40832c:	bfd8      	it	le
  40832e:	461a      	movle	r2, r3
  408330:	9406      	str	r4, [sp, #24]
  408332:	9107      	str	r1, [sp, #28]
  408334:	460c      	mov	r4, r1
  408336:	9011      	str	r0, [sp, #68]	; 0x44
  408338:	920f      	str	r2, [sp, #60]	; 0x3c
  40833a:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40833e:	f7ff b9c6 	b.w	4076ce <_svfprintf_r+0x226>
  408342:	9b06      	ldr	r3, [sp, #24]
  408344:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  408346:	f013 0f40 	tst.w	r3, #64	; 0x40
  40834a:	4613      	mov	r3, r2
  40834c:	f43f abc9 	beq.w	407ae2 <_svfprintf_r+0x63a>
  408350:	8814      	ldrh	r4, [r2, #0]
  408352:	3204      	adds	r2, #4
  408354:	2500      	movs	r5, #0
  408356:	2301      	movs	r3, #1
  408358:	920c      	str	r2, [sp, #48]	; 0x30
  40835a:	f7ff b988 	b.w	40766e <_svfprintf_r+0x1c6>
  40835e:	9b06      	ldr	r3, [sp, #24]
  408360:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  408362:	f013 0f40 	tst.w	r3, #64	; 0x40
  408366:	4613      	mov	r3, r2
  408368:	f000 8130 	beq.w	4085cc <_svfprintf_r+0x1124>
  40836c:	3304      	adds	r3, #4
  40836e:	8814      	ldrh	r4, [r2, #0]
  408370:	2500      	movs	r5, #0
  408372:	930c      	str	r3, [sp, #48]	; 0x30
  408374:	f7ff bbcd 	b.w	407b12 <_svfprintf_r+0x66a>
  408378:	9b06      	ldr	r3, [sp, #24]
  40837a:	06dd      	lsls	r5, r3, #27
  40837c:	d40b      	bmi.n	408396 <_svfprintf_r+0xeee>
  40837e:	9b06      	ldr	r3, [sp, #24]
  408380:	065c      	lsls	r4, r3, #25
  408382:	d508      	bpl.n	408396 <_svfprintf_r+0xeee>
  408384:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  408386:	6813      	ldr	r3, [r2, #0]
  408388:	3204      	adds	r2, #4
  40838a:	920c      	str	r2, [sp, #48]	; 0x30
  40838c:	f8bd 2028 	ldrh.w	r2, [sp, #40]	; 0x28
  408390:	801a      	strh	r2, [r3, #0]
  408392:	f7ff b8af 	b.w	4074f4 <_svfprintf_r+0x4c>
  408396:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  408398:	6813      	ldr	r3, [r2, #0]
  40839a:	3204      	adds	r2, #4
  40839c:	920c      	str	r2, [sp, #48]	; 0x30
  40839e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4083a0:	601a      	str	r2, [r3, #0]
  4083a2:	f7ff b8a7 	b.w	4074f4 <_svfprintf_r+0x4c>
  4083a6:	9b06      	ldr	r3, [sp, #24]
  4083a8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4083aa:	f013 0f40 	tst.w	r3, #64	; 0x40
  4083ae:	4613      	mov	r3, r2
  4083b0:	f43f ac26 	beq.w	407c00 <_svfprintf_r+0x758>
  4083b4:	f9b2 4000 	ldrsh.w	r4, [r2]
  4083b8:	3304      	adds	r3, #4
  4083ba:	17e5      	asrs	r5, r4, #31
  4083bc:	930c      	str	r3, [sp, #48]	; 0x30
  4083be:	4622      	mov	r2, r4
  4083c0:	462b      	mov	r3, r5
  4083c2:	f7ff baf9 	b.w	4079b8 <_svfprintf_r+0x510>
  4083c6:	4d37      	ldr	r5, [pc, #220]	; (4084a4 <_svfprintf_r+0xffc>)
  4083c8:	f7ff ba37 	b.w	40783a <_svfprintf_r+0x392>
  4083cc:	9809      	ldr	r0, [sp, #36]	; 0x24
  4083ce:	4649      	mov	r1, r9
  4083d0:	aa23      	add	r2, sp, #140	; 0x8c
  4083d2:	f003 f9f9 	bl	40b7c8 <__ssprint_r>
  4083d6:	2800      	cmp	r0, #0
  4083d8:	f47f a92b 	bne.w	407632 <_svfprintf_r+0x18a>
  4083dc:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  4083e0:	46c3      	mov	fp, r8
  4083e2:	e4b2      	b.n	407d4a <_svfprintf_r+0x8a2>
  4083e4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4083e6:	2201      	movs	r2, #1
  4083e8:	f10c 0c01 	add.w	ip, ip, #1
  4083ec:	4930      	ldr	r1, [pc, #192]	; (4084b0 <_svfprintf_r+0x1008>)
  4083ee:	4413      	add	r3, r2
  4083f0:	f8cb 2004 	str.w	r2, [fp, #4]
  4083f4:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  4083f8:	2b07      	cmp	r3, #7
  4083fa:	f8cb 1000 	str.w	r1, [fp]
  4083fe:	9324      	str	r3, [sp, #144]	; 0x90
  408400:	f300 80fa 	bgt.w	4085f8 <_svfprintf_r+0x1150>
  408404:	f10b 0b08 	add.w	fp, fp, #8
  408408:	b92c      	cbnz	r4, 408416 <_svfprintf_r+0xf6e>
  40840a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40840c:	b91b      	cbnz	r3, 408416 <_svfprintf_r+0xf6e>
  40840e:	9b06      	ldr	r3, [sp, #24]
  408410:	07dd      	lsls	r5, r3, #31
  408412:	f57f aa34 	bpl.w	40787e <_svfprintf_r+0x3d6>
  408416:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408418:	9917      	ldr	r1, [sp, #92]	; 0x5c
  40841a:	3301      	adds	r3, #1
  40841c:	9816      	ldr	r0, [sp, #88]	; 0x58
  40841e:	eb0c 0201 	add.w	r2, ip, r1
  408422:	f8cb 1004 	str.w	r1, [fp, #4]
  408426:	2b07      	cmp	r3, #7
  408428:	f8cb 0000 	str.w	r0, [fp]
  40842c:	9225      	str	r2, [sp, #148]	; 0x94
  40842e:	9324      	str	r3, [sp, #144]	; 0x90
  408430:	f300 824c 	bgt.w	4088cc <_svfprintf_r+0x1424>
  408434:	f10b 0b08 	add.w	fp, fp, #8
  408438:	4264      	negs	r4, r4
  40843a:	2c00      	cmp	r4, #0
  40843c:	f340 8126 	ble.w	40868c <_svfprintf_r+0x11e4>
  408440:	2c10      	cmp	r4, #16
  408442:	4d18      	ldr	r5, [pc, #96]	; (4084a4 <_svfprintf_r+0xffc>)
  408444:	f340 814f 	ble.w	4086e6 <_svfprintf_r+0x123e>
  408448:	2610      	movs	r6, #16
  40844a:	9f09      	ldr	r7, [sp, #36]	; 0x24
  40844c:	e003      	b.n	408456 <_svfprintf_r+0xfae>
  40844e:	3c10      	subs	r4, #16
  408450:	2c10      	cmp	r4, #16
  408452:	f340 8148 	ble.w	4086e6 <_svfprintf_r+0x123e>
  408456:	3301      	adds	r3, #1
  408458:	3210      	adds	r2, #16
  40845a:	f8cb 5000 	str.w	r5, [fp]
  40845e:	f10b 0b08 	add.w	fp, fp, #8
  408462:	2b07      	cmp	r3, #7
  408464:	f84b 6c04 	str.w	r6, [fp, #-4]
  408468:	9225      	str	r2, [sp, #148]	; 0x94
  40846a:	9324      	str	r3, [sp, #144]	; 0x90
  40846c:	ddef      	ble.n	40844e <_svfprintf_r+0xfa6>
  40846e:	4638      	mov	r0, r7
  408470:	4649      	mov	r1, r9
  408472:	aa23      	add	r2, sp, #140	; 0x8c
  408474:	46c3      	mov	fp, r8
  408476:	f003 f9a7 	bl	40b7c8 <__ssprint_r>
  40847a:	2800      	cmp	r0, #0
  40847c:	f47f a8d9 	bne.w	407632 <_svfprintf_r+0x18a>
  408480:	9a25      	ldr	r2, [sp, #148]	; 0x94
  408482:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408484:	e7e3      	b.n	40844e <_svfprintf_r+0xfa6>
  408486:	f041 0120 	orr.w	r1, r1, #32
  40848a:	785e      	ldrb	r6, [r3, #1]
  40848c:	9106      	str	r1, [sp, #24]
  40848e:	1c59      	adds	r1, r3, #1
  408490:	f7ff b85f 	b.w	407552 <_svfprintf_r+0xaa>
  408494:	980b      	ldr	r0, [sp, #44]	; 0x2c
  408496:	910c      	str	r1, [sp, #48]	; 0x30
  408498:	4619      	mov	r1, r3
  40849a:	4240      	negs	r0, r0
  40849c:	900b      	str	r0, [sp, #44]	; 0x2c
  40849e:	f7ff ba43 	b.w	407928 <_svfprintf_r+0x480>
  4084a2:	bf00      	nop
  4084a4:	0040d560 	.word	0x0040d560
  4084a8:	0040d58c 	.word	0x0040d58c
  4084ac:	0040d588 	.word	0x0040d588
  4084b0:	0040d5c0 	.word	0x0040d5c0
  4084b4:	f1bc 3fff 	cmp.w	ip, #4294967295
  4084b8:	f026 0a20 	bic.w	sl, r6, #32
  4084bc:	f000 80a9 	beq.w	408612 <_svfprintf_r+0x116a>
  4084c0:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  4084c4:	f040 80a7 	bne.w	408616 <_svfprintf_r+0x116e>
  4084c8:	f1bc 0f00 	cmp.w	ip, #0
  4084cc:	f040 80a3 	bne.w	408616 <_svfprintf_r+0x116e>
  4084d0:	9b06      	ldr	r3, [sp, #24]
  4084d2:	f04f 0a47 	mov.w	sl, #71	; 0x47
  4084d6:	f04f 0c01 	mov.w	ip, #1
  4084da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  4084de:	930e      	str	r3, [sp, #56]	; 0x38
  4084e0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4084e2:	2b00      	cmp	r3, #0
  4084e4:	f2c0 81ff 	blt.w	4088e6 <_svfprintf_r+0x143e>
  4084e8:	461d      	mov	r5, r3
  4084ea:	9f13      	ldr	r7, [sp, #76]	; 0x4c
  4084ec:	2300      	movs	r3, #0
  4084ee:	930d      	str	r3, [sp, #52]	; 0x34
  4084f0:	2002      	movs	r0, #2
  4084f2:	a91d      	add	r1, sp, #116	; 0x74
  4084f4:	f8cd c004 	str.w	ip, [sp, #4]
  4084f8:	463a      	mov	r2, r7
  4084fa:	9000      	str	r0, [sp, #0]
  4084fc:	a81e      	add	r0, sp, #120	; 0x78
  4084fe:	9102      	str	r1, [sp, #8]
  408500:	a921      	add	r1, sp, #132	; 0x84
  408502:	9003      	str	r0, [sp, #12]
  408504:	462b      	mov	r3, r5
  408506:	9809      	ldr	r0, [sp, #36]	; 0x24
  408508:	9104      	str	r1, [sp, #16]
  40850a:	f8cd c01c 	str.w	ip, [sp, #28]
  40850e:	f000 fbbb 	bl	408c88 <_dtoa_r>
  408512:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  408516:	900f      	str	r0, [sp, #60]	; 0x3c
  408518:	f8dd c01c 	ldr.w	ip, [sp, #28]
  40851c:	f040 8242 	bne.w	4089a4 <_svfprintf_r+0x14fc>
  408520:	9b06      	ldr	r3, [sp, #24]
  408522:	07db      	lsls	r3, r3, #31
  408524:	f140 81f3 	bpl.w	40890e <_svfprintf_r+0x1466>
  408528:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40852a:	eb03 040c 	add.w	r4, r3, ip
  40852e:	4638      	mov	r0, r7
  408530:	2200      	movs	r2, #0
  408532:	2300      	movs	r3, #0
  408534:	4629      	mov	r1, r5
  408536:	f8cd c01c 	str.w	ip, [sp, #28]
  40853a:	f003 ff27 	bl	40c38c <__aeabi_dcmpeq>
  40853e:	f8dd c01c 	ldr.w	ip, [sp, #28]
  408542:	2800      	cmp	r0, #0
  408544:	f040 8172 	bne.w	40882c <_svfprintf_r+0x1384>
  408548:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40854a:	429c      	cmp	r4, r3
  40854c:	d906      	bls.n	40855c <_svfprintf_r+0x10b4>
  40854e:	2130      	movs	r1, #48	; 0x30
  408550:	1c5a      	adds	r2, r3, #1
  408552:	9221      	str	r2, [sp, #132]	; 0x84
  408554:	7019      	strb	r1, [r3, #0]
  408556:	9b21      	ldr	r3, [sp, #132]	; 0x84
  408558:	429c      	cmp	r4, r3
  40855a:	d8f9      	bhi.n	408550 <_svfprintf_r+0x10a8>
  40855c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40855e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  408562:	eba3 0302 	sub.w	r3, r3, r2
  408566:	9312      	str	r3, [sp, #72]	; 0x48
  408568:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40856a:	f040 8113 	bne.w	408794 <_svfprintf_r+0x12ec>
  40856e:	459c      	cmp	ip, r3
  408570:	f2c0 8168 	blt.w	408844 <_svfprintf_r+0x139c>
  408574:	1cd9      	adds	r1, r3, #3
  408576:	f2c0 8165 	blt.w	408844 <_svfprintf_r+0x139c>
  40857a:	2667      	movs	r6, #103	; 0x67
  40857c:	9311      	str	r3, [sp, #68]	; 0x44
  40857e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  408580:	9a11      	ldr	r2, [sp, #68]	; 0x44
  408582:	4293      	cmp	r3, r2
  408584:	f300 81b6 	bgt.w	4088f4 <_svfprintf_r+0x144c>
  408588:	9b06      	ldr	r3, [sp, #24]
  40858a:	07df      	lsls	r7, r3, #31
  40858c:	f100 81c1 	bmi.w	408912 <_svfprintf_r+0x146a>
  408590:	4614      	mov	r4, r2
  408592:	ea22 7ce2 	bic.w	ip, r2, r2, asr #31
  408596:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  408598:	2b00      	cmp	r3, #0
  40859a:	f040 80f0 	bne.w	40877e <_svfprintf_r+0x12d6>
  40859e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4085a0:	f8cd c01c 	str.w	ip, [sp, #28]
  4085a4:	9306      	str	r3, [sp, #24]
  4085a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4085a8:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  4085ac:	9310      	str	r3, [sp, #64]	; 0x40
  4085ae:	f7ff b88e 	b.w	4076ce <_svfprintf_r+0x226>
  4085b2:	9809      	ldr	r0, [sp, #36]	; 0x24
  4085b4:	4649      	mov	r1, r9
  4085b6:	aa23      	add	r2, sp, #140	; 0x8c
  4085b8:	f003 f906 	bl	40b7c8 <__ssprint_r>
  4085bc:	2800      	cmp	r0, #0
  4085be:	f47f a838 	bne.w	407632 <_svfprintf_r+0x18a>
  4085c2:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  4085c6:	46c3      	mov	fp, r8
  4085c8:	f7ff bbd8 	b.w	407d7c <_svfprintf_r+0x8d4>
  4085cc:	3304      	adds	r3, #4
  4085ce:	6814      	ldr	r4, [r2, #0]
  4085d0:	2500      	movs	r5, #0
  4085d2:	930c      	str	r3, [sp, #48]	; 0x30
  4085d4:	f7ff ba9d 	b.w	407b12 <_svfprintf_r+0x66a>
  4085d8:	9809      	ldr	r0, [sp, #36]	; 0x24
  4085da:	2140      	movs	r1, #64	; 0x40
  4085dc:	f001 ff84 	bl	40a4e8 <_malloc_r>
  4085e0:	f8c9 0000 	str.w	r0, [r9]
  4085e4:	f8c9 0010 	str.w	r0, [r9, #16]
  4085e8:	2800      	cmp	r0, #0
  4085ea:	f000 81d4 	beq.w	408996 <_svfprintf_r+0x14ee>
  4085ee:	2340      	movs	r3, #64	; 0x40
  4085f0:	f8c9 3014 	str.w	r3, [r9, #20]
  4085f4:	f7fe bf70 	b.w	4074d8 <_svfprintf_r+0x30>
  4085f8:	9809      	ldr	r0, [sp, #36]	; 0x24
  4085fa:	4649      	mov	r1, r9
  4085fc:	aa23      	add	r2, sp, #140	; 0x8c
  4085fe:	f003 f8e3 	bl	40b7c8 <__ssprint_r>
  408602:	2800      	cmp	r0, #0
  408604:	f47f a815 	bne.w	407632 <_svfprintf_r+0x18a>
  408608:	9c1d      	ldr	r4, [sp, #116]	; 0x74
  40860a:	46c3      	mov	fp, r8
  40860c:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  408610:	e6fa      	b.n	408408 <_svfprintf_r+0xf60>
  408612:	f04f 0c06 	mov.w	ip, #6
  408616:	9b06      	ldr	r3, [sp, #24]
  408618:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  40861c:	930e      	str	r3, [sp, #56]	; 0x38
  40861e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  408620:	2b00      	cmp	r3, #0
  408622:	f2c0 8160 	blt.w	4088e6 <_svfprintf_r+0x143e>
  408626:	461d      	mov	r5, r3
  408628:	9f13      	ldr	r7, [sp, #76]	; 0x4c
  40862a:	2300      	movs	r3, #0
  40862c:	930d      	str	r3, [sp, #52]	; 0x34
  40862e:	f1ba 0f46 	cmp.w	sl, #70	; 0x46
  408632:	f000 80c4 	beq.w	4087be <_svfprintf_r+0x1316>
  408636:	f1ba 0f45 	cmp.w	sl, #69	; 0x45
  40863a:	f47f af59 	bne.w	4084f0 <_svfprintf_r+0x1048>
  40863e:	f10c 0401 	add.w	r4, ip, #1
  408642:	f8cd c01c 	str.w	ip, [sp, #28]
  408646:	f10d 0e74 	add.w	lr, sp, #116	; 0x74
  40864a:	f10d 0c84 	add.w	ip, sp, #132	; 0x84
  40864e:	a81e      	add	r0, sp, #120	; 0x78
  408650:	2102      	movs	r1, #2
  408652:	f8cd c010 	str.w	ip, [sp, #16]
  408656:	463a      	mov	r2, r7
  408658:	9003      	str	r0, [sp, #12]
  40865a:	462b      	mov	r3, r5
  40865c:	9401      	str	r4, [sp, #4]
  40865e:	9100      	str	r1, [sp, #0]
  408660:	f8cd e008 	str.w	lr, [sp, #8]
  408664:	9809      	ldr	r0, [sp, #36]	; 0x24
  408666:	f000 fb0f 	bl	408c88 <_dtoa_r>
  40866a:	f8dd c01c 	ldr.w	ip, [sp, #28]
  40866e:	900f      	str	r0, [sp, #60]	; 0x3c
  408670:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  408672:	441c      	add	r4, r3
  408674:	e75b      	b.n	40852e <_svfprintf_r+0x1086>
  408676:	9809      	ldr	r0, [sp, #36]	; 0x24
  408678:	4649      	mov	r1, r9
  40867a:	aa23      	add	r2, sp, #140	; 0x8c
  40867c:	f003 f8a4 	bl	40b7c8 <__ssprint_r>
  408680:	2800      	cmp	r0, #0
  408682:	f47e afd6 	bne.w	407632 <_svfprintf_r+0x18a>
  408686:	9a25      	ldr	r2, [sp, #148]	; 0x94
  408688:	46c3      	mov	fp, r8
  40868a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40868c:	9812      	ldr	r0, [sp, #72]	; 0x48
  40868e:	3301      	adds	r3, #1
  408690:	eb02 0c00 	add.w	ip, r2, r0
  408694:	2b07      	cmp	r3, #7
  408696:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  408698:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  40869c:	f8cb 2000 	str.w	r2, [fp]
  4086a0:	9324      	str	r3, [sp, #144]	; 0x90
  4086a2:	f8cb 0004 	str.w	r0, [fp, #4]
  4086a6:	f77f a8e8 	ble.w	40787a <_svfprintf_r+0x3d2>
  4086aa:	e446      	b.n	407f3a <_svfprintf_r+0xa92>
  4086ac:	9510      	str	r5, [sp, #64]	; 0x40
  4086ae:	f7fe fe99 	bl	4073e4 <strlen>
  4086b2:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
  4086b6:	970c      	str	r7, [sp, #48]	; 0x30
  4086b8:	4604      	mov	r4, r0
  4086ba:	9511      	str	r5, [sp, #68]	; 0x44
  4086bc:	9307      	str	r3, [sp, #28]
  4086be:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  4086c2:	f7ff b804 	b.w	4076ce <_svfprintf_r+0x226>
  4086c6:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4086c8:	4fb7      	ldr	r7, [pc, #732]	; (4089a8 <_svfprintf_r+0x1500>)
  4086ca:	f7ff b84b 	b.w	407764 <_svfprintf_r+0x2bc>
  4086ce:	9809      	ldr	r0, [sp, #36]	; 0x24
  4086d0:	4649      	mov	r1, r9
  4086d2:	aa23      	add	r2, sp, #140	; 0x8c
  4086d4:	f003 f878 	bl	40b7c8 <__ssprint_r>
  4086d8:	2800      	cmp	r0, #0
  4086da:	f47e afaa 	bne.w	407632 <_svfprintf_r+0x18a>
  4086de:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  4086e2:	46c3      	mov	fp, r8
  4086e4:	e4a2      	b.n	40802c <_svfprintf_r+0xb84>
  4086e6:	3301      	adds	r3, #1
  4086e8:	4422      	add	r2, r4
  4086ea:	f8cb 5000 	str.w	r5, [fp]
  4086ee:	2b07      	cmp	r3, #7
  4086f0:	9225      	str	r2, [sp, #148]	; 0x94
  4086f2:	9324      	str	r3, [sp, #144]	; 0x90
  4086f4:	f8cb 4004 	str.w	r4, [fp, #4]
  4086f8:	dcbd      	bgt.n	408676 <_svfprintf_r+0x11ce>
  4086fa:	f10b 0b08 	add.w	fp, fp, #8
  4086fe:	e7c5      	b.n	40868c <_svfprintf_r+0x11e4>
  408700:	9809      	ldr	r0, [sp, #36]	; 0x24
  408702:	4649      	mov	r1, r9
  408704:	aa23      	add	r2, sp, #140	; 0x8c
  408706:	f003 f85f 	bl	40b7c8 <__ssprint_r>
  40870a:	2800      	cmp	r0, #0
  40870c:	f47e af91 	bne.w	407632 <_svfprintf_r+0x18a>
  408710:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  408712:	46c3      	mov	fp, r8
  408714:	9a12      	ldr	r2, [sp, #72]	; 0x48
  408716:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  40871a:	1ad3      	subs	r3, r2, r3
  40871c:	e552      	b.n	4081c4 <_svfprintf_r+0xd1c>
  40871e:	9809      	ldr	r0, [sp, #36]	; 0x24
  408720:	4649      	mov	r1, r9
  408722:	aa23      	add	r2, sp, #140	; 0x8c
  408724:	f003 f850 	bl	40b7c8 <__ssprint_r>
  408728:	2800      	cmp	r0, #0
  40872a:	f47e af82 	bne.w	407632 <_svfprintf_r+0x18a>
  40872e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  408730:	46c3      	mov	fp, r8
  408732:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  408736:	e52d      	b.n	408194 <_svfprintf_r+0xcec>
  408738:	9809      	ldr	r0, [sp, #36]	; 0x24
  40873a:	4649      	mov	r1, r9
  40873c:	aa23      	add	r2, sp, #140	; 0x8c
  40873e:	f003 f843 	bl	40b7c8 <__ssprint_r>
  408742:	2800      	cmp	r0, #0
  408744:	f47e af75 	bne.w	407632 <_svfprintf_r+0x18a>
  408748:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  40874c:	46c3      	mov	fp, r8
  40874e:	e516      	b.n	40817e <_svfprintf_r+0xcd6>
  408750:	2c06      	cmp	r4, #6
  408752:	970c      	str	r7, [sp, #48]	; 0x30
  408754:	9310      	str	r3, [sp, #64]	; 0x40
  408756:	461f      	mov	r7, r3
  408758:	bf28      	it	cs
  40875a:	2406      	movcs	r4, #6
  40875c:	9711      	str	r7, [sp, #68]	; 0x44
  40875e:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  408762:	9307      	str	r3, [sp, #28]
  408764:	4b91      	ldr	r3, [pc, #580]	; (4089ac <_svfprintf_r+0x1504>)
  408766:	930f      	str	r3, [sp, #60]	; 0x3c
  408768:	f7fe bfb1 	b.w	4076ce <_svfprintf_r+0x226>
  40876c:	4f8e      	ldr	r7, [pc, #568]	; (4089a8 <_svfprintf_r+0x1500>)
  40876e:	f7ff b8b5 	b.w	4078dc <_svfprintf_r+0x434>
  408772:	232d      	movs	r3, #45	; 0x2d
  408774:	461f      	mov	r7, r3
  408776:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40877a:	f7ff ba7a 	b.w	407c72 <_svfprintf_r+0x7ca>
  40877e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  408780:	272d      	movs	r7, #45	; 0x2d
  408782:	f8cd c01c 	str.w	ip, [sp, #28]
  408786:	9306      	str	r3, [sp, #24]
  408788:	2300      	movs	r3, #0
  40878a:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40878e:	9310      	str	r3, [sp, #64]	; 0x40
  408790:	f7fe bf9e 	b.w	4076d0 <_svfprintf_r+0x228>
  408794:	2e65      	cmp	r6, #101	; 0x65
  408796:	dd56      	ble.n	408846 <_svfprintf_r+0x139e>
  408798:	2e66      	cmp	r6, #102	; 0x66
  40879a:	9311      	str	r3, [sp, #68]	; 0x44
  40879c:	f47f aeef 	bne.w	40857e <_svfprintf_r+0x10d6>
  4087a0:	2b00      	cmp	r3, #0
  4087a2:	f340 80d6 	ble.w	408952 <_svfprintf_r+0x14aa>
  4087a6:	f1bc 0f00 	cmp.w	ip, #0
  4087aa:	f040 80c1 	bne.w	408930 <_svfprintf_r+0x1488>
  4087ae:	9b06      	ldr	r3, [sp, #24]
  4087b0:	07da      	lsls	r2, r3, #31
  4087b2:	f100 80bd 	bmi.w	408930 <_svfprintf_r+0x1488>
  4087b6:	9c11      	ldr	r4, [sp, #68]	; 0x44
  4087b8:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  4087bc:	e6eb      	b.n	408596 <_svfprintf_r+0x10ee>
  4087be:	2003      	movs	r0, #3
  4087c0:	a91d      	add	r1, sp, #116	; 0x74
  4087c2:	463a      	mov	r2, r7
  4087c4:	f8cd c004 	str.w	ip, [sp, #4]
  4087c8:	9000      	str	r0, [sp, #0]
  4087ca:	a81e      	add	r0, sp, #120	; 0x78
  4087cc:	9102      	str	r1, [sp, #8]
  4087ce:	a921      	add	r1, sp, #132	; 0x84
  4087d0:	462b      	mov	r3, r5
  4087d2:	9003      	str	r0, [sp, #12]
  4087d4:	9104      	str	r1, [sp, #16]
  4087d6:	9809      	ldr	r0, [sp, #36]	; 0x24
  4087d8:	f8cd c01c 	str.w	ip, [sp, #28]
  4087dc:	f000 fa54 	bl	408c88 <_dtoa_r>
  4087e0:	f8dd c01c 	ldr.w	ip, [sp, #28]
  4087e4:	4602      	mov	r2, r0
  4087e6:	7803      	ldrb	r3, [r0, #0]
  4087e8:	4462      	add	r2, ip
  4087ea:	900f      	str	r0, [sp, #60]	; 0x3c
  4087ec:	2b30      	cmp	r3, #48	; 0x30
  4087ee:	9207      	str	r2, [sp, #28]
  4087f0:	f040 808b 	bne.w	40890a <_svfprintf_r+0x1462>
  4087f4:	4638      	mov	r0, r7
  4087f6:	2200      	movs	r2, #0
  4087f8:	2300      	movs	r3, #0
  4087fa:	4629      	mov	r1, r5
  4087fc:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  408800:	f04f 0401 	mov.w	r4, #1
  408804:	f003 fdc2 	bl	40c38c <__aeabi_dcmpeq>
  408808:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40880c:	b108      	cbz	r0, 408812 <_svfprintf_r+0x136a>
  40880e:	f04f 0400 	mov.w	r4, #0
  408812:	f014 0fff 	tst.w	r4, #255	; 0xff
  408816:	d078      	beq.n	40890a <_svfprintf_r+0x1462>
  408818:	f1cc 0401 	rsb	r4, ip, #1
  40881c:	941d      	str	r4, [sp, #116]	; 0x74
  40881e:	9b07      	ldr	r3, [sp, #28]
  408820:	4423      	add	r3, r4
  408822:	461c      	mov	r4, r3
  408824:	e683      	b.n	40852e <_svfprintf_r+0x1086>
  408826:	4d62      	ldr	r5, [pc, #392]	; (4089b0 <_svfprintf_r+0x1508>)
  408828:	f7ff bb2a 	b.w	407e80 <_svfprintf_r+0x9d8>
  40882c:	4623      	mov	r3, r4
  40882e:	e695      	b.n	40855c <_svfprintf_r+0x10b4>
  408830:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  408834:	970c      	str	r7, [sp, #48]	; 0x30
  408836:	9010      	str	r0, [sp, #64]	; 0x40
  408838:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40883c:	9307      	str	r3, [sp, #28]
  40883e:	9011      	str	r0, [sp, #68]	; 0x44
  408840:	f7fe bf45 	b.w	4076ce <_svfprintf_r+0x226>
  408844:	3e02      	subs	r6, #2
  408846:	3b01      	subs	r3, #1
  408848:	f88d 607c 	strb.w	r6, [sp, #124]	; 0x7c
  40884c:	2b00      	cmp	r3, #0
  40884e:	931d      	str	r3, [sp, #116]	; 0x74
  408850:	db75      	blt.n	40893e <_svfprintf_r+0x1496>
  408852:	222b      	movs	r2, #43	; 0x2b
  408854:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  408858:	2b09      	cmp	r3, #9
  40885a:	dd61      	ble.n	408920 <_svfprintf_r+0x1478>
  40885c:	f10d 008b 	add.w	r0, sp, #139	; 0x8b
  408860:	4601      	mov	r1, r0
  408862:	4a54      	ldr	r2, [pc, #336]	; (4089b4 <_svfprintf_r+0x150c>)
  408864:	fb82 2403 	smull	r2, r4, r2, r3
  408868:	17da      	asrs	r2, r3, #31
  40886a:	ebc2 04a4 	rsb	r4, r2, r4, asr #2
  40886e:	eb04 0284 	add.w	r2, r4, r4, lsl #2
  408872:	2c09      	cmp	r4, #9
  408874:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  408878:	4623      	mov	r3, r4
  40887a:	f102 0230 	add.w	r2, r2, #48	; 0x30
  40887e:	f801 2d01 	strb.w	r2, [r1, #-1]!
  408882:	dcee      	bgt.n	408862 <_svfprintf_r+0x13ba>
  408884:	3330      	adds	r3, #48	; 0x30
  408886:	460a      	mov	r2, r1
  408888:	b2db      	uxtb	r3, r3
  40888a:	f802 3d01 	strb.w	r3, [r2, #-1]!
  40888e:	4290      	cmp	r0, r2
  408890:	d97e      	bls.n	408990 <_svfprintf_r+0x14e8>
  408892:	460a      	mov	r2, r1
  408894:	f10d 047e 	add.w	r4, sp, #126	; 0x7e
  408898:	e001      	b.n	40889e <_svfprintf_r+0x13f6>
  40889a:	f812 3b01 	ldrb.w	r3, [r2], #1
  40889e:	4282      	cmp	r2, r0
  4088a0:	f804 3b01 	strb.w	r3, [r4], #1
  4088a4:	d1f9      	bne.n	40889a <_svfprintf_r+0x13f2>
  4088a6:	ab23      	add	r3, sp, #140	; 0x8c
  4088a8:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  4088ac:	1a5b      	subs	r3, r3, r1
  4088ae:	4413      	add	r3, r2
  4088b0:	aa1f      	add	r2, sp, #124	; 0x7c
  4088b2:	1a9b      	subs	r3, r3, r2
  4088b4:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4088b6:	2a01      	cmp	r2, #1
  4088b8:	9319      	str	r3, [sp, #100]	; 0x64
  4088ba:	eb02 0403 	add.w	r4, r2, r3
  4088be:	dd43      	ble.n	408948 <_svfprintf_r+0x14a0>
  4088c0:	3401      	adds	r4, #1
  4088c2:	2300      	movs	r3, #0
  4088c4:	9311      	str	r3, [sp, #68]	; 0x44
  4088c6:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  4088ca:	e664      	b.n	408596 <_svfprintf_r+0x10ee>
  4088cc:	9809      	ldr	r0, [sp, #36]	; 0x24
  4088ce:	4649      	mov	r1, r9
  4088d0:	aa23      	add	r2, sp, #140	; 0x8c
  4088d2:	f002 ff79 	bl	40b7c8 <__ssprint_r>
  4088d6:	2800      	cmp	r0, #0
  4088d8:	f47e aeab 	bne.w	407632 <_svfprintf_r+0x18a>
  4088dc:	9c1d      	ldr	r4, [sp, #116]	; 0x74
  4088de:	46c3      	mov	fp, r8
  4088e0:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4088e2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4088e4:	e5a8      	b.n	408438 <_svfprintf_r+0xf90>
  4088e6:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4088e8:	9f13      	ldr	r7, [sp, #76]	; 0x4c
  4088ea:	f103 4500 	add.w	r5, r3, #2147483648	; 0x80000000
  4088ee:	232d      	movs	r3, #45	; 0x2d
  4088f0:	930d      	str	r3, [sp, #52]	; 0x34
  4088f2:	e69c      	b.n	40862e <_svfprintf_r+0x1186>
  4088f4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4088f6:	2b00      	cmp	r3, #0
  4088f8:	dd35      	ble.n	408966 <_svfprintf_r+0x14be>
  4088fa:	2401      	movs	r4, #1
  4088fc:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4088fe:	441c      	add	r4, r3
  408900:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  408904:	e647      	b.n	408596 <_svfprintf_r+0x10ee>
  408906:	4d2a      	ldr	r5, [pc, #168]	; (4089b0 <_svfprintf_r+0x1508>)
  408908:	e413      	b.n	408132 <_svfprintf_r+0xc8a>
  40890a:	9c1d      	ldr	r4, [sp, #116]	; 0x74
  40890c:	e787      	b.n	40881e <_svfprintf_r+0x1376>
  40890e:	9b21      	ldr	r3, [sp, #132]	; 0x84
  408910:	e624      	b.n	40855c <_svfprintf_r+0x10b4>
  408912:	9b11      	ldr	r3, [sp, #68]	; 0x44
  408914:	1c5c      	adds	r4, r3, #1
  408916:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  40891a:	e63c      	b.n	408596 <_svfprintf_r+0x10ee>
  40891c:	4d24      	ldr	r5, [pc, #144]	; (4089b0 <_svfprintf_r+0x1508>)
  40891e:	e420      	b.n	408162 <_svfprintf_r+0xcba>
  408920:	3330      	adds	r3, #48	; 0x30
  408922:	2230      	movs	r2, #48	; 0x30
  408924:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  408928:	ab20      	add	r3, sp, #128	; 0x80
  40892a:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  40892e:	e7bf      	b.n	4088b0 <_svfprintf_r+0x1408>
  408930:	f10c 0401 	add.w	r4, ip, #1
  408934:	9b11      	ldr	r3, [sp, #68]	; 0x44
  408936:	441c      	add	r4, r3
  408938:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  40893c:	e62b      	b.n	408596 <_svfprintf_r+0x10ee>
  40893e:	222d      	movs	r2, #45	; 0x2d
  408940:	425b      	negs	r3, r3
  408942:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  408946:	e787      	b.n	408858 <_svfprintf_r+0x13b0>
  408948:	9b06      	ldr	r3, [sp, #24]
  40894a:	f013 0301 	ands.w	r3, r3, #1
  40894e:	d0b9      	beq.n	4088c4 <_svfprintf_r+0x141c>
  408950:	e7b6      	b.n	4088c0 <_svfprintf_r+0x1418>
  408952:	f1bc 0f00 	cmp.w	ip, #0
  408956:	d109      	bne.n	40896c <_svfprintf_r+0x14c4>
  408958:	9b06      	ldr	r3, [sp, #24]
  40895a:	07db      	lsls	r3, r3, #31
  40895c:	d406      	bmi.n	40896c <_svfprintf_r+0x14c4>
  40895e:	f04f 0c01 	mov.w	ip, #1
  408962:	4664      	mov	r4, ip
  408964:	e617      	b.n	408596 <_svfprintf_r+0x10ee>
  408966:	f1c3 0402 	rsb	r4, r3, #2
  40896a:	e7c7      	b.n	4088fc <_svfprintf_r+0x1454>
  40896c:	f10c 0402 	add.w	r4, ip, #2
  408970:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  408974:	e60f      	b.n	408596 <_svfprintf_r+0x10ee>
  408976:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  408978:	785e      	ldrb	r6, [r3, #1]
  40897a:	4628      	mov	r0, r5
  40897c:	682c      	ldr	r4, [r5, #0]
  40897e:	3004      	adds	r0, #4
  408980:	2c00      	cmp	r4, #0
  408982:	900c      	str	r0, [sp, #48]	; 0x30
  408984:	f6be ade5 	bge.w	407552 <_svfprintf_r+0xaa>
  408988:	f04f 34ff 	mov.w	r4, #4294967295
  40898c:	f7fe bde1 	b.w	407552 <_svfprintf_r+0xaa>
  408990:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  408994:	e78c      	b.n	4088b0 <_svfprintf_r+0x1408>
  408996:	230c      	movs	r3, #12
  408998:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40899a:	f04f 30ff 	mov.w	r0, #4294967295
  40899e:	6013      	str	r3, [r2, #0]
  4089a0:	f7fe be50 	b.w	407644 <_svfprintf_r+0x19c>
  4089a4:	4664      	mov	r4, ip
  4089a6:	e663      	b.n	408670 <_svfprintf_r+0x11c8>
  4089a8:	0040d570 	.word	0x0040d570
  4089ac:	0040d5b8 	.word	0x0040d5b8
  4089b0:	0040d560 	.word	0x0040d560
  4089b4:	66666667 	.word	0x66666667

004089b8 <__swbuf_r>:
  4089b8:	b570      	push	{r4, r5, r6, lr}
  4089ba:	460d      	mov	r5, r1
  4089bc:	4614      	mov	r4, r2
  4089be:	4606      	mov	r6, r0
  4089c0:	b110      	cbz	r0, 4089c8 <__swbuf_r+0x10>
  4089c2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4089c4:	2b00      	cmp	r3, #0
  4089c6:	d048      	beq.n	408a5a <__swbuf_r+0xa2>
  4089c8:	89a2      	ldrh	r2, [r4, #12]
  4089ca:	69a3      	ldr	r3, [r4, #24]
  4089cc:	b291      	uxth	r1, r2
  4089ce:	60a3      	str	r3, [r4, #8]
  4089d0:	0708      	lsls	r0, r1, #28
  4089d2:	d538      	bpl.n	408a46 <__swbuf_r+0x8e>
  4089d4:	6923      	ldr	r3, [r4, #16]
  4089d6:	2b00      	cmp	r3, #0
  4089d8:	d035      	beq.n	408a46 <__swbuf_r+0x8e>
  4089da:	0489      	lsls	r1, r1, #18
  4089dc:	b2ed      	uxtb	r5, r5
  4089de:	d515      	bpl.n	408a0c <__swbuf_r+0x54>
  4089e0:	6822      	ldr	r2, [r4, #0]
  4089e2:	6961      	ldr	r1, [r4, #20]
  4089e4:	1ad3      	subs	r3, r2, r3
  4089e6:	428b      	cmp	r3, r1
  4089e8:	da1c      	bge.n	408a24 <__swbuf_r+0x6c>
  4089ea:	3301      	adds	r3, #1
  4089ec:	68a1      	ldr	r1, [r4, #8]
  4089ee:	1c50      	adds	r0, r2, #1
  4089f0:	3901      	subs	r1, #1
  4089f2:	6020      	str	r0, [r4, #0]
  4089f4:	60a1      	str	r1, [r4, #8]
  4089f6:	7015      	strb	r5, [r2, #0]
  4089f8:	6962      	ldr	r2, [r4, #20]
  4089fa:	429a      	cmp	r2, r3
  4089fc:	d01a      	beq.n	408a34 <__swbuf_r+0x7c>
  4089fe:	2d0a      	cmp	r5, #10
  408a00:	d102      	bne.n	408a08 <__swbuf_r+0x50>
  408a02:	7b23      	ldrb	r3, [r4, #12]
  408a04:	07db      	lsls	r3, r3, #31
  408a06:	d415      	bmi.n	408a34 <__swbuf_r+0x7c>
  408a08:	4628      	mov	r0, r5
  408a0a:	bd70      	pop	{r4, r5, r6, pc}
  408a0c:	6e61      	ldr	r1, [r4, #100]	; 0x64
  408a0e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  408a12:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  408a16:	81a2      	strh	r2, [r4, #12]
  408a18:	6822      	ldr	r2, [r4, #0]
  408a1a:	6661      	str	r1, [r4, #100]	; 0x64
  408a1c:	1ad3      	subs	r3, r2, r3
  408a1e:	6961      	ldr	r1, [r4, #20]
  408a20:	428b      	cmp	r3, r1
  408a22:	dbe2      	blt.n	4089ea <__swbuf_r+0x32>
  408a24:	4630      	mov	r0, r6
  408a26:	4621      	mov	r1, r4
  408a28:	f001 f946 	bl	409cb8 <_fflush_r>
  408a2c:	b940      	cbnz	r0, 408a40 <__swbuf_r+0x88>
  408a2e:	6822      	ldr	r2, [r4, #0]
  408a30:	2301      	movs	r3, #1
  408a32:	e7db      	b.n	4089ec <__swbuf_r+0x34>
  408a34:	4630      	mov	r0, r6
  408a36:	4621      	mov	r1, r4
  408a38:	f001 f93e 	bl	409cb8 <_fflush_r>
  408a3c:	2800      	cmp	r0, #0
  408a3e:	d0e3      	beq.n	408a08 <__swbuf_r+0x50>
  408a40:	f04f 30ff 	mov.w	r0, #4294967295
  408a44:	bd70      	pop	{r4, r5, r6, pc}
  408a46:	4630      	mov	r0, r6
  408a48:	4621      	mov	r1, r4
  408a4a:	f000 f809 	bl	408a60 <__swsetup_r>
  408a4e:	2800      	cmp	r0, #0
  408a50:	d1f6      	bne.n	408a40 <__swbuf_r+0x88>
  408a52:	89a2      	ldrh	r2, [r4, #12]
  408a54:	6923      	ldr	r3, [r4, #16]
  408a56:	b291      	uxth	r1, r2
  408a58:	e7bf      	b.n	4089da <__swbuf_r+0x22>
  408a5a:	f001 f9c7 	bl	409dec <__sinit>
  408a5e:	e7b3      	b.n	4089c8 <__swbuf_r+0x10>

00408a60 <__swsetup_r>:
  408a60:	b538      	push	{r3, r4, r5, lr}
  408a62:	4b2f      	ldr	r3, [pc, #188]	; (408b20 <__swsetup_r+0xc0>)
  408a64:	4605      	mov	r5, r0
  408a66:	460c      	mov	r4, r1
  408a68:	6818      	ldr	r0, [r3, #0]
  408a6a:	b110      	cbz	r0, 408a72 <__swsetup_r+0x12>
  408a6c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  408a6e:	2b00      	cmp	r3, #0
  408a70:	d036      	beq.n	408ae0 <__swsetup_r+0x80>
  408a72:	89a2      	ldrh	r2, [r4, #12]
  408a74:	b293      	uxth	r3, r2
  408a76:	0718      	lsls	r0, r3, #28
  408a78:	d50b      	bpl.n	408a92 <__swsetup_r+0x32>
  408a7a:	6920      	ldr	r0, [r4, #16]
  408a7c:	b1a0      	cbz	r0, 408aa8 <__swsetup_r+0x48>
  408a7e:	f013 0201 	ands.w	r2, r3, #1
  408a82:	d11d      	bne.n	408ac0 <__swsetup_r+0x60>
  408a84:	0799      	lsls	r1, r3, #30
  408a86:	d400      	bmi.n	408a8a <__swsetup_r+0x2a>
  408a88:	6962      	ldr	r2, [r4, #20]
  408a8a:	60a2      	str	r2, [r4, #8]
  408a8c:	b1f8      	cbz	r0, 408ace <__swsetup_r+0x6e>
  408a8e:	2000      	movs	r0, #0
  408a90:	bd38      	pop	{r3, r4, r5, pc}
  408a92:	06d9      	lsls	r1, r3, #27
  408a94:	d53b      	bpl.n	408b0e <__swsetup_r+0xae>
  408a96:	0758      	lsls	r0, r3, #29
  408a98:	d425      	bmi.n	408ae6 <__swsetup_r+0x86>
  408a9a:	6920      	ldr	r0, [r4, #16]
  408a9c:	f042 0208 	orr.w	r2, r2, #8
  408aa0:	b293      	uxth	r3, r2
  408aa2:	81a2      	strh	r2, [r4, #12]
  408aa4:	2800      	cmp	r0, #0
  408aa6:	d1ea      	bne.n	408a7e <__swsetup_r+0x1e>
  408aa8:	f403 7220 	and.w	r2, r3, #640	; 0x280
  408aac:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  408ab0:	d0e5      	beq.n	408a7e <__swsetup_r+0x1e>
  408ab2:	4628      	mov	r0, r5
  408ab4:	4621      	mov	r1, r4
  408ab6:	f001 fc9d 	bl	40a3f4 <__smakebuf_r>
  408aba:	89a3      	ldrh	r3, [r4, #12]
  408abc:	6920      	ldr	r0, [r4, #16]
  408abe:	e7de      	b.n	408a7e <__swsetup_r+0x1e>
  408ac0:	6963      	ldr	r3, [r4, #20]
  408ac2:	2200      	movs	r2, #0
  408ac4:	425b      	negs	r3, r3
  408ac6:	60a2      	str	r2, [r4, #8]
  408ac8:	61a3      	str	r3, [r4, #24]
  408aca:	2800      	cmp	r0, #0
  408acc:	d1df      	bne.n	408a8e <__swsetup_r+0x2e>
  408ace:	89a3      	ldrh	r3, [r4, #12]
  408ad0:	061a      	lsls	r2, r3, #24
  408ad2:	d5dd      	bpl.n	408a90 <__swsetup_r+0x30>
  408ad4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  408ad8:	f04f 30ff 	mov.w	r0, #4294967295
  408adc:	81a3      	strh	r3, [r4, #12]
  408ade:	bd38      	pop	{r3, r4, r5, pc}
  408ae0:	f001 f984 	bl	409dec <__sinit>
  408ae4:	e7c5      	b.n	408a72 <__swsetup_r+0x12>
  408ae6:	6b21      	ldr	r1, [r4, #48]	; 0x30
  408ae8:	b149      	cbz	r1, 408afe <__swsetup_r+0x9e>
  408aea:	f104 0340 	add.w	r3, r4, #64	; 0x40
  408aee:	4299      	cmp	r1, r3
  408af0:	d003      	beq.n	408afa <__swsetup_r+0x9a>
  408af2:	4628      	mov	r0, r5
  408af4:	f001 f9e8 	bl	409ec8 <_free_r>
  408af8:	89a2      	ldrh	r2, [r4, #12]
  408afa:	2300      	movs	r3, #0
  408afc:	6323      	str	r3, [r4, #48]	; 0x30
  408afe:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  408b02:	2300      	movs	r3, #0
  408b04:	6920      	ldr	r0, [r4, #16]
  408b06:	b292      	uxth	r2, r2
  408b08:	e884 0009 	stmia.w	r4, {r0, r3}
  408b0c:	e7c6      	b.n	408a9c <__swsetup_r+0x3c>
  408b0e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  408b12:	2309      	movs	r3, #9
  408b14:	f04f 30ff 	mov.w	r0, #4294967295
  408b18:	602b      	str	r3, [r5, #0]
  408b1a:	81a2      	strh	r2, [r4, #12]
  408b1c:	bd38      	pop	{r3, r4, r5, pc}
  408b1e:	bf00      	nop
  408b20:	204004c8 	.word	0x204004c8

00408b24 <register_fini>:
  408b24:	4b02      	ldr	r3, [pc, #8]	; (408b30 <register_fini+0xc>)
  408b26:	b113      	cbz	r3, 408b2e <register_fini+0xa>
  408b28:	4802      	ldr	r0, [pc, #8]	; (408b34 <register_fini+0x10>)
  408b2a:	f000 b805 	b.w	408b38 <atexit>
  408b2e:	4770      	bx	lr
  408b30:	00000000 	.word	0x00000000
  408b34:	00409e01 	.word	0x00409e01

00408b38 <atexit>:
  408b38:	4601      	mov	r1, r0
  408b3a:	2000      	movs	r0, #0
  408b3c:	4602      	mov	r2, r0
  408b3e:	4603      	mov	r3, r0
  408b40:	f002 bede 	b.w	40b900 <__register_exitproc>

00408b44 <quorem>:
  408b44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408b48:	6903      	ldr	r3, [r0, #16]
  408b4a:	b083      	sub	sp, #12
  408b4c:	690f      	ldr	r7, [r1, #16]
  408b4e:	429f      	cmp	r7, r3
  408b50:	f300 8093 	bgt.w	408c7a <quorem+0x136>
  408b54:	3f01      	subs	r7, #1
  408b56:	f101 0614 	add.w	r6, r1, #20
  408b5a:	f100 0a14 	add.w	sl, r0, #20
  408b5e:	00bb      	lsls	r3, r7, #2
  408b60:	f856 2027 	ldr.w	r2, [r6, r7, lsl #2]
  408b64:	461d      	mov	r5, r3
  408b66:	9300      	str	r3, [sp, #0]
  408b68:	3201      	adds	r2, #1
  408b6a:	f85a 3027 	ldr.w	r3, [sl, r7, lsl #2]
  408b6e:	eb0a 0405 	add.w	r4, sl, r5
  408b72:	eb06 0905 	add.w	r9, r6, r5
  408b76:	fbb3 f8f2 	udiv	r8, r3, r2
  408b7a:	9401      	str	r4, [sp, #4]
  408b7c:	f1b8 0f00 	cmp.w	r8, #0
  408b80:	d040      	beq.n	408c04 <quorem+0xc0>
  408b82:	2500      	movs	r5, #0
  408b84:	46b4      	mov	ip, r6
  408b86:	46d6      	mov	lr, sl
  408b88:	462b      	mov	r3, r5
  408b8a:	f85c bb04 	ldr.w	fp, [ip], #4
  408b8e:	f8de 2000 	ldr.w	r2, [lr]
  408b92:	fa1f f48b 	uxth.w	r4, fp
  408b96:	45e1      	cmp	r9, ip
  408b98:	ea4f 4b1b 	mov.w	fp, fp, lsr #16
  408b9c:	fb04 5508 	mla	r5, r4, r8, r5
  408ba0:	fb0b fb08 	mul.w	fp, fp, r8
  408ba4:	b2ac      	uxth	r4, r5
  408ba6:	eb0b 4515 	add.w	r5, fp, r5, lsr #16
  408baa:	eba3 0304 	sub.w	r3, r3, r4
  408bae:	fa1f fb85 	uxth.w	fp, r5
  408bb2:	fa13 f482 	uxtah	r4, r3, r2
  408bb6:	ea4f 4515 	mov.w	r5, r5, lsr #16
  408bba:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
  408bbe:	fa1f fb84 	uxth.w	fp, r4
  408bc2:	eb02 4324 	add.w	r3, r2, r4, asr #16
  408bc6:	ea4b 4203 	orr.w	r2, fp, r3, lsl #16
  408bca:	ea4f 4323 	mov.w	r3, r3, asr #16
  408bce:	f84e 2b04 	str.w	r2, [lr], #4
  408bd2:	d2da      	bcs.n	408b8a <quorem+0x46>
  408bd4:	9b00      	ldr	r3, [sp, #0]
  408bd6:	f85a 3003 	ldr.w	r3, [sl, r3]
  408bda:	b99b      	cbnz	r3, 408c04 <quorem+0xc0>
  408bdc:	9c01      	ldr	r4, [sp, #4]
  408bde:	1f23      	subs	r3, r4, #4
  408be0:	459a      	cmp	sl, r3
  408be2:	d20e      	bcs.n	408c02 <quorem+0xbe>
  408be4:	f854 3c04 	ldr.w	r3, [r4, #-4]
  408be8:	b95b      	cbnz	r3, 408c02 <quorem+0xbe>
  408bea:	f1a4 0308 	sub.w	r3, r4, #8
  408bee:	e001      	b.n	408bf4 <quorem+0xb0>
  408bf0:	6812      	ldr	r2, [r2, #0]
  408bf2:	b932      	cbnz	r2, 408c02 <quorem+0xbe>
  408bf4:	459a      	cmp	sl, r3
  408bf6:	461a      	mov	r2, r3
  408bf8:	f107 37ff 	add.w	r7, r7, #4294967295
  408bfc:	f1a3 0304 	sub.w	r3, r3, #4
  408c00:	d3f6      	bcc.n	408bf0 <quorem+0xac>
  408c02:	6107      	str	r7, [r0, #16]
  408c04:	4604      	mov	r4, r0
  408c06:	f002 fa81 	bl	40b10c <__mcmp>
  408c0a:	2800      	cmp	r0, #0
  408c0c:	db31      	blt.n	408c72 <quorem+0x12e>
  408c0e:	f108 0801 	add.w	r8, r8, #1
  408c12:	4655      	mov	r5, sl
  408c14:	2000      	movs	r0, #0
  408c16:	f856 1b04 	ldr.w	r1, [r6], #4
  408c1a:	682a      	ldr	r2, [r5, #0]
  408c1c:	b28b      	uxth	r3, r1
  408c1e:	45b1      	cmp	r9, r6
  408c20:	ea4f 4111 	mov.w	r1, r1, lsr #16
  408c24:	eba0 0303 	sub.w	r3, r0, r3
  408c28:	ebc1 4112 	rsb	r1, r1, r2, lsr #16
  408c2c:	fa13 f382 	uxtah	r3, r3, r2
  408c30:	eb01 4223 	add.w	r2, r1, r3, asr #16
  408c34:	b29b      	uxth	r3, r3
  408c36:	ea4f 4022 	mov.w	r0, r2, asr #16
  408c3a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  408c3e:	f845 3b04 	str.w	r3, [r5], #4
  408c42:	d2e8      	bcs.n	408c16 <quorem+0xd2>
  408c44:	f85a 2027 	ldr.w	r2, [sl, r7, lsl #2]
  408c48:	eb0a 0387 	add.w	r3, sl, r7, lsl #2
  408c4c:	b98a      	cbnz	r2, 408c72 <quorem+0x12e>
  408c4e:	1f1a      	subs	r2, r3, #4
  408c50:	4592      	cmp	sl, r2
  408c52:	d20d      	bcs.n	408c70 <quorem+0x12c>
  408c54:	f853 2c04 	ldr.w	r2, [r3, #-4]
  408c58:	b952      	cbnz	r2, 408c70 <quorem+0x12c>
  408c5a:	3b08      	subs	r3, #8
  408c5c:	e001      	b.n	408c62 <quorem+0x11e>
  408c5e:	6812      	ldr	r2, [r2, #0]
  408c60:	b932      	cbnz	r2, 408c70 <quorem+0x12c>
  408c62:	459a      	cmp	sl, r3
  408c64:	461a      	mov	r2, r3
  408c66:	f107 37ff 	add.w	r7, r7, #4294967295
  408c6a:	f1a3 0304 	sub.w	r3, r3, #4
  408c6e:	d3f6      	bcc.n	408c5e <quorem+0x11a>
  408c70:	6127      	str	r7, [r4, #16]
  408c72:	4640      	mov	r0, r8
  408c74:	b003      	add	sp, #12
  408c76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408c7a:	2000      	movs	r0, #0
  408c7c:	b003      	add	sp, #12
  408c7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408c82:	bf00      	nop
  408c84:	0000      	movs	r0, r0
	...

00408c88 <_dtoa_r>:
  408c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408c8c:	469b      	mov	fp, r3
  408c8e:	b099      	sub	sp, #100	; 0x64
  408c90:	6c03      	ldr	r3, [r0, #64]	; 0x40
  408c92:	4604      	mov	r4, r0
  408c94:	4692      	mov	sl, r2
  408c96:	9d25      	ldr	r5, [sp, #148]	; 0x94
  408c98:	b14b      	cbz	r3, 408cae <_dtoa_r+0x26>
  408c9a:	6c46      	ldr	r6, [r0, #68]	; 0x44
  408c9c:	2201      	movs	r2, #1
  408c9e:	4619      	mov	r1, r3
  408ca0:	40b2      	lsls	r2, r6
  408ca2:	605e      	str	r6, [r3, #4]
  408ca4:	609a      	str	r2, [r3, #8]
  408ca6:	f002 f83b 	bl	40ad20 <_Bfree>
  408caa:	2300      	movs	r3, #0
  408cac:	6423      	str	r3, [r4, #64]	; 0x40
  408cae:	f1bb 0f00 	cmp.w	fp, #0
  408cb2:	46d9      	mov	r9, fp
  408cb4:	db33      	blt.n	408d1e <_dtoa_r+0x96>
  408cb6:	2300      	movs	r3, #0
  408cb8:	602b      	str	r3, [r5, #0]
  408cba:	4b99      	ldr	r3, [pc, #612]	; (408f20 <_dtoa_r+0x298>)
  408cbc:	461a      	mov	r2, r3
  408cbe:	ea09 0303 	and.w	r3, r9, r3
  408cc2:	4293      	cmp	r3, r2
  408cc4:	d014      	beq.n	408cf0 <_dtoa_r+0x68>
  408cc6:	2200      	movs	r2, #0
  408cc8:	2300      	movs	r3, #0
  408cca:	4650      	mov	r0, sl
  408ccc:	4659      	mov	r1, fp
  408cce:	f003 fb5d 	bl	40c38c <__aeabi_dcmpeq>
  408cd2:	4680      	mov	r8, r0
  408cd4:	b348      	cbz	r0, 408d2a <_dtoa_r+0xa2>
  408cd6:	2301      	movs	r3, #1
  408cd8:	9a24      	ldr	r2, [sp, #144]	; 0x90
  408cda:	6013      	str	r3, [r2, #0]
  408cdc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  408cde:	2b00      	cmp	r3, #0
  408ce0:	f000 80cb 	beq.w	408e7a <_dtoa_r+0x1f2>
  408ce4:	488f      	ldr	r0, [pc, #572]	; (408f24 <_dtoa_r+0x29c>)
  408ce6:	6018      	str	r0, [r3, #0]
  408ce8:	3801      	subs	r0, #1
  408cea:	b019      	add	sp, #100	; 0x64
  408cec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408cf0:	f242 730f 	movw	r3, #9999	; 0x270f
  408cf4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  408cf6:	6013      	str	r3, [r2, #0]
  408cf8:	f1ba 0f00 	cmp.w	sl, #0
  408cfc:	f000 80a6 	beq.w	408e4c <_dtoa_r+0x1c4>
  408d00:	4889      	ldr	r0, [pc, #548]	; (408f28 <_dtoa_r+0x2a0>)
  408d02:	9b26      	ldr	r3, [sp, #152]	; 0x98
  408d04:	2b00      	cmp	r3, #0
  408d06:	d0f0      	beq.n	408cea <_dtoa_r+0x62>
  408d08:	78c3      	ldrb	r3, [r0, #3]
  408d0a:	2b00      	cmp	r3, #0
  408d0c:	f000 80b7 	beq.w	408e7e <_dtoa_r+0x1f6>
  408d10:	f100 0308 	add.w	r3, r0, #8
  408d14:	9a26      	ldr	r2, [sp, #152]	; 0x98
  408d16:	6013      	str	r3, [r2, #0]
  408d18:	b019      	add	sp, #100	; 0x64
  408d1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408d1e:	2301      	movs	r3, #1
  408d20:	f02b 4900 	bic.w	r9, fp, #2147483648	; 0x80000000
  408d24:	602b      	str	r3, [r5, #0]
  408d26:	46cb      	mov	fp, r9
  408d28:	e7c7      	b.n	408cba <_dtoa_r+0x32>
  408d2a:	ad17      	add	r5, sp, #92	; 0x5c
  408d2c:	a916      	add	r1, sp, #88	; 0x58
  408d2e:	4620      	mov	r0, r4
  408d30:	4652      	mov	r2, sl
  408d32:	9500      	str	r5, [sp, #0]
  408d34:	465b      	mov	r3, fp
  408d36:	9101      	str	r1, [sp, #4]
  408d38:	f002 fa7e 	bl	40b238 <__d2b>
  408d3c:	9006      	str	r0, [sp, #24]
  408d3e:	ea5f 5519 	movs.w	r5, r9, lsr #20
  408d42:	f040 808c 	bne.w	408e5e <_dtoa_r+0x1d6>
  408d46:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
  408d4a:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  408d4e:	9d17      	ldr	r5, [sp, #92]	; 0x5c
  408d50:	4445      	add	r5, r8
  408d52:	429d      	cmp	r5, r3
  408d54:	f2c0 81cc 	blt.w	4090f0 <_dtoa_r+0x468>
  408d58:	331f      	adds	r3, #31
  408d5a:	f205 4212 	addw	r2, r5, #1042	; 0x412
  408d5e:	1b5b      	subs	r3, r3, r5
  408d60:	fa2a f002 	lsr.w	r0, sl, r2
  408d64:	fa09 f903 	lsl.w	r9, r9, r3
  408d68:	ea49 0000 	orr.w	r0, r9, r0
  408d6c:	f003 f830 	bl	40bdd0 <__aeabi_ui2d>
  408d70:	3d01      	subs	r5, #1
  408d72:	2301      	movs	r3, #1
  408d74:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  408d78:	9311      	str	r3, [sp, #68]	; 0x44
  408d7a:	2200      	movs	r2, #0
  408d7c:	4b6b      	ldr	r3, [pc, #428]	; (408f2c <_dtoa_r+0x2a4>)
  408d7e:	f002 fee9 	bl	40bb54 <__aeabi_dsub>
  408d82:	a361      	add	r3, pc, #388	; (adr r3, 408f08 <_dtoa_r+0x280>)
  408d84:	e9d3 2300 	ldrd	r2, r3, [r3]
  408d88:	f003 f898 	bl	40bebc <__aeabi_dmul>
  408d8c:	a360      	add	r3, pc, #384	; (adr r3, 408f10 <_dtoa_r+0x288>)
  408d8e:	e9d3 2300 	ldrd	r2, r3, [r3]
  408d92:	f002 fee1 	bl	40bb58 <__adddf3>
  408d96:	4606      	mov	r6, r0
  408d98:	460f      	mov	r7, r1
  408d9a:	4628      	mov	r0, r5
  408d9c:	f003 f828 	bl	40bdf0 <__aeabi_i2d>
  408da0:	a35d      	add	r3, pc, #372	; (adr r3, 408f18 <_dtoa_r+0x290>)
  408da2:	e9d3 2300 	ldrd	r2, r3, [r3]
  408da6:	f003 f889 	bl	40bebc <__aeabi_dmul>
  408daa:	4602      	mov	r2, r0
  408dac:	460b      	mov	r3, r1
  408dae:	4630      	mov	r0, r6
  408db0:	4639      	mov	r1, r7
  408db2:	f002 fed1 	bl	40bb58 <__adddf3>
  408db6:	4606      	mov	r6, r0
  408db8:	460f      	mov	r7, r1
  408dba:	f003 fb19 	bl	40c3f0 <__aeabi_d2iz>
  408dbe:	2200      	movs	r2, #0
  408dc0:	9002      	str	r0, [sp, #8]
  408dc2:	4639      	mov	r1, r7
  408dc4:	4630      	mov	r0, r6
  408dc6:	2300      	movs	r3, #0
  408dc8:	f003 faea 	bl	40c3a0 <__aeabi_dcmplt>
  408dcc:	2800      	cmp	r0, #0
  408dce:	f040 8171 	bne.w	4090b4 <_dtoa_r+0x42c>
  408dd2:	9b02      	ldr	r3, [sp, #8]
  408dd4:	2b16      	cmp	r3, #22
  408dd6:	f200 8091 	bhi.w	408efc <_dtoa_r+0x274>
  408dda:	9802      	ldr	r0, [sp, #8]
  408ddc:	4652      	mov	r2, sl
  408dde:	4954      	ldr	r1, [pc, #336]	; (408f30 <_dtoa_r+0x2a8>)
  408de0:	465b      	mov	r3, fp
  408de2:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
  408de6:	e9d1 0100 	ldrd	r0, r1, [r1]
  408dea:	f003 faf7 	bl	40c3dc <__aeabi_dcmpgt>
  408dee:	2800      	cmp	r0, #0
  408df0:	f000 817c 	beq.w	4090ec <_dtoa_r+0x464>
  408df4:	9b02      	ldr	r3, [sp, #8]
  408df6:	3b01      	subs	r3, #1
  408df8:	9302      	str	r3, [sp, #8]
  408dfa:	2300      	movs	r3, #0
  408dfc:	930d      	str	r3, [sp, #52]	; 0x34
  408dfe:	ebc5 0508 	rsb	r5, r5, r8
  408e02:	1e6b      	subs	r3, r5, #1
  408e04:	9303      	str	r3, [sp, #12]
  408e06:	f100 816c 	bmi.w	4090e2 <_dtoa_r+0x45a>
  408e0a:	2300      	movs	r3, #0
  408e0c:	9307      	str	r3, [sp, #28]
  408e0e:	9b02      	ldr	r3, [sp, #8]
  408e10:	2b00      	cmp	r3, #0
  408e12:	f2c0 815d 	blt.w	4090d0 <_dtoa_r+0x448>
  408e16:	9a03      	ldr	r2, [sp, #12]
  408e18:	930c      	str	r3, [sp, #48]	; 0x30
  408e1a:	4611      	mov	r1, r2
  408e1c:	4419      	add	r1, r3
  408e1e:	2300      	movs	r3, #0
  408e20:	9103      	str	r1, [sp, #12]
  408e22:	930a      	str	r3, [sp, #40]	; 0x28
  408e24:	9b22      	ldr	r3, [sp, #136]	; 0x88
  408e26:	2b09      	cmp	r3, #9
  408e28:	d82b      	bhi.n	408e82 <_dtoa_r+0x1fa>
  408e2a:	2b05      	cmp	r3, #5
  408e2c:	f340 867e 	ble.w	409b2c <_dtoa_r+0xea4>
  408e30:	3b04      	subs	r3, #4
  408e32:	2500      	movs	r5, #0
  408e34:	9322      	str	r3, [sp, #136]	; 0x88
  408e36:	9b22      	ldr	r3, [sp, #136]	; 0x88
  408e38:	3b02      	subs	r3, #2
  408e3a:	2b03      	cmp	r3, #3
  408e3c:	f200 8679 	bhi.w	409b32 <_dtoa_r+0xeaa>
  408e40:	e8df f013 	tbh	[pc, r3, lsl #1]
  408e44:	0289029b 	.word	0x0289029b
  408e48:	068d0180 	.word	0x068d0180
  408e4c:	f3c9 0013 	ubfx	r0, r9, #0, #20
  408e50:	4b35      	ldr	r3, [pc, #212]	; (408f28 <_dtoa_r+0x2a0>)
  408e52:	4a38      	ldr	r2, [pc, #224]	; (408f34 <_dtoa_r+0x2ac>)
  408e54:	2800      	cmp	r0, #0
  408e56:	bf14      	ite	ne
  408e58:	4618      	movne	r0, r3
  408e5a:	4610      	moveq	r0, r2
  408e5c:	e751      	b.n	408d02 <_dtoa_r+0x7a>
  408e5e:	f3cb 0313 	ubfx	r3, fp, #0, #20
  408e62:	f8cd 8044 	str.w	r8, [sp, #68]	; 0x44
  408e66:	4650      	mov	r0, sl
  408e68:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  408e6c:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  408e70:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
  408e74:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  408e78:	e77f      	b.n	408d7a <_dtoa_r+0xf2>
  408e7a:	482f      	ldr	r0, [pc, #188]	; (408f38 <_dtoa_r+0x2b0>)
  408e7c:	e735      	b.n	408cea <_dtoa_r+0x62>
  408e7e:	1cc3      	adds	r3, r0, #3
  408e80:	e748      	b.n	408d14 <_dtoa_r+0x8c>
  408e82:	f04f 33ff 	mov.w	r3, #4294967295
  408e86:	2100      	movs	r1, #0
  408e88:	4620      	mov	r0, r4
  408e8a:	461d      	mov	r5, r3
  408e8c:	9310      	str	r3, [sp, #64]	; 0x40
  408e8e:	2301      	movs	r3, #1
  408e90:	6461      	str	r1, [r4, #68]	; 0x44
  408e92:	9123      	str	r1, [sp, #140]	; 0x8c
  408e94:	930b      	str	r3, [sp, #44]	; 0x2c
  408e96:	f001 ff1b 	bl	40acd0 <_Balloc>
  408e9a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  408e9c:	9005      	str	r0, [sp, #20]
  408e9e:	9322      	str	r3, [sp, #136]	; 0x88
  408ea0:	9504      	str	r5, [sp, #16]
  408ea2:	6420      	str	r0, [r4, #64]	; 0x40
  408ea4:	9a02      	ldr	r2, [sp, #8]
  408ea6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  408ea8:	2a0e      	cmp	r2, #14
  408eaa:	dc49      	bgt.n	408f40 <_dtoa_r+0x2b8>
  408eac:	2b00      	cmp	r3, #0
  408eae:	db47      	blt.n	408f40 <_dtoa_r+0x2b8>
  408eb0:	4b1f      	ldr	r3, [pc, #124]	; (408f30 <_dtoa_r+0x2a8>)
  408eb2:	9a02      	ldr	r2, [sp, #8]
  408eb4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  408eb8:	e9d3 8900 	ldrd	r8, r9, [r3]
  408ebc:	9b04      	ldr	r3, [sp, #16]
  408ebe:	2b00      	cmp	r3, #0
  408ec0:	f300 825e 	bgt.w	409380 <_dtoa_r+0x6f8>
  408ec4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  408ec6:	2b00      	cmp	r3, #0
  408ec8:	f280 825a 	bge.w	409380 <_dtoa_r+0x6f8>
  408ecc:	9b04      	ldr	r3, [sp, #16]
  408ece:	2b00      	cmp	r3, #0
  408ed0:	f040 85bf 	bne.w	409a52 <_dtoa_r+0xdca>
  408ed4:	2200      	movs	r2, #0
  408ed6:	4b19      	ldr	r3, [pc, #100]	; (408f3c <_dtoa_r+0x2b4>)
  408ed8:	4640      	mov	r0, r8
  408eda:	4649      	mov	r1, r9
  408edc:	f002 ffee 	bl	40bebc <__aeabi_dmul>
  408ee0:	4652      	mov	r2, sl
  408ee2:	465b      	mov	r3, fp
  408ee4:	f003 fa70 	bl	40c3c8 <__aeabi_dcmpge>
  408ee8:	9f04      	ldr	r7, [sp, #16]
  408eea:	9708      	str	r7, [sp, #32]
  408eec:	2800      	cmp	r0, #0
  408eee:	f000 80bd 	beq.w	40906c <_dtoa_r+0x3e4>
  408ef2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  408ef4:	9d05      	ldr	r5, [sp, #20]
  408ef6:	43db      	mvns	r3, r3
  408ef8:	9302      	str	r3, [sp, #8]
  408efa:	e0be      	b.n	40907a <_dtoa_r+0x3f2>
  408efc:	2301      	movs	r3, #1
  408efe:	930d      	str	r3, [sp, #52]	; 0x34
  408f00:	e77d      	b.n	408dfe <_dtoa_r+0x176>
  408f02:	bf00      	nop
  408f04:	f3af 8000 	nop.w
  408f08:	636f4361 	.word	0x636f4361
  408f0c:	3fd287a7 	.word	0x3fd287a7
  408f10:	8b60c8b3 	.word	0x8b60c8b3
  408f14:	3fc68a28 	.word	0x3fc68a28
  408f18:	509f79fb 	.word	0x509f79fb
  408f1c:	3fd34413 	.word	0x3fd34413
  408f20:	7ff00000 	.word	0x7ff00000
  408f24:	0040d5c1 	.word	0x0040d5c1
  408f28:	0040d5d0 	.word	0x0040d5d0
  408f2c:	3ff80000 	.word	0x3ff80000
  408f30:	0040d5e0 	.word	0x0040d5e0
  408f34:	0040d5c4 	.word	0x0040d5c4
  408f38:	0040d5c0 	.word	0x0040d5c0
  408f3c:	40140000 	.word	0x40140000
  408f40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  408f42:	2a00      	cmp	r2, #0
  408f44:	f040 80e1 	bne.w	40910a <_dtoa_r+0x482>
  408f48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  408f4a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  408f4c:	9d07      	ldr	r5, [sp, #28]
  408f4e:	9308      	str	r3, [sp, #32]
  408f50:	9903      	ldr	r1, [sp, #12]
  408f52:	2900      	cmp	r1, #0
  408f54:	460b      	mov	r3, r1
  408f56:	dd0a      	ble.n	408f6e <_dtoa_r+0x2e6>
  408f58:	2d00      	cmp	r5, #0
  408f5a:	dd08      	ble.n	408f6e <_dtoa_r+0x2e6>
  408f5c:	42a9      	cmp	r1, r5
  408f5e:	9a07      	ldr	r2, [sp, #28]
  408f60:	bfa8      	it	ge
  408f62:	462b      	movge	r3, r5
  408f64:	1ad2      	subs	r2, r2, r3
  408f66:	1aed      	subs	r5, r5, r3
  408f68:	1acb      	subs	r3, r1, r3
  408f6a:	9207      	str	r2, [sp, #28]
  408f6c:	9303      	str	r3, [sp, #12]
  408f6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408f70:	2b00      	cmp	r3, #0
  408f72:	dd1b      	ble.n	408fac <_dtoa_r+0x324>
  408f74:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  408f76:	2b00      	cmp	r3, #0
  408f78:	f000 84ce 	beq.w	409918 <_dtoa_r+0xc90>
  408f7c:	2e00      	cmp	r6, #0
  408f7e:	dd11      	ble.n	408fa4 <_dtoa_r+0x31c>
  408f80:	9908      	ldr	r1, [sp, #32]
  408f82:	4632      	mov	r2, r6
  408f84:	4620      	mov	r0, r4
  408f86:	f002 f817 	bl	40afb8 <__pow5mult>
  408f8a:	9f06      	ldr	r7, [sp, #24]
  408f8c:	4601      	mov	r1, r0
  408f8e:	9008      	str	r0, [sp, #32]
  408f90:	463a      	mov	r2, r7
  408f92:	4620      	mov	r0, r4
  408f94:	f001 ff6e 	bl	40ae74 <__multiply>
  408f98:	4603      	mov	r3, r0
  408f9a:	4639      	mov	r1, r7
  408f9c:	4620      	mov	r0, r4
  408f9e:	9306      	str	r3, [sp, #24]
  408fa0:	f001 febe 	bl	40ad20 <_Bfree>
  408fa4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408fa6:	1b9a      	subs	r2, r3, r6
  408fa8:	f040 84ff 	bne.w	4099aa <_dtoa_r+0xd22>
  408fac:	4620      	mov	r0, r4
  408fae:	2101      	movs	r1, #1
  408fb0:	f001 ff56 	bl	40ae60 <__i2b>
  408fb4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  408fb6:	4607      	mov	r7, r0
  408fb8:	2b00      	cmp	r3, #0
  408fba:	f340 8282 	ble.w	4094c2 <_dtoa_r+0x83a>
  408fbe:	4601      	mov	r1, r0
  408fc0:	461a      	mov	r2, r3
  408fc2:	4620      	mov	r0, r4
  408fc4:	f001 fff8 	bl	40afb8 <__pow5mult>
  408fc8:	9b22      	ldr	r3, [sp, #136]	; 0x88
  408fca:	4607      	mov	r7, r0
  408fcc:	2b01      	cmp	r3, #1
  408fce:	f340 84f3 	ble.w	4099b8 <_dtoa_r+0xd30>
  408fd2:	f04f 0800 	mov.w	r8, #0
  408fd6:	693b      	ldr	r3, [r7, #16]
  408fd8:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  408fdc:	6918      	ldr	r0, [r3, #16]
  408fde:	f001 feeb 	bl	40adb8 <__hi0bits>
  408fe2:	f1c0 0020 	rsb	r0, r0, #32
  408fe6:	9b03      	ldr	r3, [sp, #12]
  408fe8:	4418      	add	r0, r3
  408fea:	f010 001f 	ands.w	r0, r0, #31
  408fee:	f000 82a0 	beq.w	409532 <_dtoa_r+0x8aa>
  408ff2:	f1c0 0320 	rsb	r3, r0, #32
  408ff6:	2b04      	cmp	r3, #4
  408ff8:	f340 8592 	ble.w	409b20 <_dtoa_r+0xe98>
  408ffc:	f1c0 001c 	rsb	r0, r0, #28
  409000:	9b07      	ldr	r3, [sp, #28]
  409002:	4405      	add	r5, r0
  409004:	4403      	add	r3, r0
  409006:	9307      	str	r3, [sp, #28]
  409008:	9b03      	ldr	r3, [sp, #12]
  40900a:	4403      	add	r3, r0
  40900c:	9303      	str	r3, [sp, #12]
  40900e:	9b07      	ldr	r3, [sp, #28]
  409010:	2b00      	cmp	r3, #0
  409012:	dd05      	ble.n	409020 <_dtoa_r+0x398>
  409014:	9906      	ldr	r1, [sp, #24]
  409016:	461a      	mov	r2, r3
  409018:	4620      	mov	r0, r4
  40901a:	f002 f81d 	bl	40b058 <__lshift>
  40901e:	9006      	str	r0, [sp, #24]
  409020:	9b03      	ldr	r3, [sp, #12]
  409022:	2b00      	cmp	r3, #0
  409024:	dd05      	ble.n	409032 <_dtoa_r+0x3aa>
  409026:	4639      	mov	r1, r7
  409028:	461a      	mov	r2, r3
  40902a:	4620      	mov	r0, r4
  40902c:	f002 f814 	bl	40b058 <__lshift>
  409030:	4607      	mov	r7, r0
  409032:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  409034:	2b00      	cmp	r3, #0
  409036:	f040 838b 	bne.w	409750 <_dtoa_r+0xac8>
  40903a:	9b22      	ldr	r3, [sp, #136]	; 0x88
  40903c:	2b02      	cmp	r3, #2
  40903e:	f340 827a 	ble.w	409536 <_dtoa_r+0x8ae>
  409042:	9b04      	ldr	r3, [sp, #16]
  409044:	2b00      	cmp	r3, #0
  409046:	f300 8276 	bgt.w	409536 <_dtoa_r+0x8ae>
  40904a:	9b04      	ldr	r3, [sp, #16]
  40904c:	2b00      	cmp	r3, #0
  40904e:	f47f af50 	bne.w	408ef2 <_dtoa_r+0x26a>
  409052:	4639      	mov	r1, r7
  409054:	2205      	movs	r2, #5
  409056:	4620      	mov	r0, r4
  409058:	f001 fe6c 	bl	40ad34 <__multadd>
  40905c:	4607      	mov	r7, r0
  40905e:	9806      	ldr	r0, [sp, #24]
  409060:	4639      	mov	r1, r7
  409062:	f002 f853 	bl	40b10c <__mcmp>
  409066:	2800      	cmp	r0, #0
  409068:	f77f af43 	ble.w	408ef2 <_dtoa_r+0x26a>
  40906c:	9a02      	ldr	r2, [sp, #8]
  40906e:	2331      	movs	r3, #49	; 0x31
  409070:	3201      	adds	r2, #1
  409072:	9202      	str	r2, [sp, #8]
  409074:	9a05      	ldr	r2, [sp, #20]
  409076:	1c55      	adds	r5, r2, #1
  409078:	7013      	strb	r3, [r2, #0]
  40907a:	4639      	mov	r1, r7
  40907c:	4620      	mov	r0, r4
  40907e:	f001 fe4f 	bl	40ad20 <_Bfree>
  409082:	9b08      	ldr	r3, [sp, #32]
  409084:	b11b      	cbz	r3, 40908e <_dtoa_r+0x406>
  409086:	9908      	ldr	r1, [sp, #32]
  409088:	4620      	mov	r0, r4
  40908a:	f001 fe49 	bl	40ad20 <_Bfree>
  40908e:	4620      	mov	r0, r4
  409090:	9906      	ldr	r1, [sp, #24]
  409092:	f001 fe45 	bl	40ad20 <_Bfree>
  409096:	2200      	movs	r2, #0
  409098:	9b02      	ldr	r3, [sp, #8]
  40909a:	702a      	strb	r2, [r5, #0]
  40909c:	3301      	adds	r3, #1
  40909e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4090a0:	6013      	str	r3, [r2, #0]
  4090a2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4090a4:	2b00      	cmp	r3, #0
  4090a6:	f000 82a3 	beq.w	4095f0 <_dtoa_r+0x968>
  4090aa:	9805      	ldr	r0, [sp, #20]
  4090ac:	601d      	str	r5, [r3, #0]
  4090ae:	b019      	add	sp, #100	; 0x64
  4090b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4090b4:	9802      	ldr	r0, [sp, #8]
  4090b6:	f002 fe9b 	bl	40bdf0 <__aeabi_i2d>
  4090ba:	4632      	mov	r2, r6
  4090bc:	463b      	mov	r3, r7
  4090be:	f003 f965 	bl	40c38c <__aeabi_dcmpeq>
  4090c2:	2800      	cmp	r0, #0
  4090c4:	f47f ae85 	bne.w	408dd2 <_dtoa_r+0x14a>
  4090c8:	9b02      	ldr	r3, [sp, #8]
  4090ca:	3b01      	subs	r3, #1
  4090cc:	9302      	str	r3, [sp, #8]
  4090ce:	e680      	b.n	408dd2 <_dtoa_r+0x14a>
  4090d0:	9a07      	ldr	r2, [sp, #28]
  4090d2:	9b02      	ldr	r3, [sp, #8]
  4090d4:	1ad2      	subs	r2, r2, r3
  4090d6:	425b      	negs	r3, r3
  4090d8:	930a      	str	r3, [sp, #40]	; 0x28
  4090da:	2300      	movs	r3, #0
  4090dc:	9207      	str	r2, [sp, #28]
  4090de:	930c      	str	r3, [sp, #48]	; 0x30
  4090e0:	e6a0      	b.n	408e24 <_dtoa_r+0x19c>
  4090e2:	425b      	negs	r3, r3
  4090e4:	9307      	str	r3, [sp, #28]
  4090e6:	2300      	movs	r3, #0
  4090e8:	9303      	str	r3, [sp, #12]
  4090ea:	e690      	b.n	408e0e <_dtoa_r+0x186>
  4090ec:	900d      	str	r0, [sp, #52]	; 0x34
  4090ee:	e686      	b.n	408dfe <_dtoa_r+0x176>
  4090f0:	4bbd      	ldr	r3, [pc, #756]	; (4093e8 <_dtoa_r+0x760>)
  4090f2:	1b5b      	subs	r3, r3, r5
  4090f4:	fa0a f003 	lsl.w	r0, sl, r3
  4090f8:	e638      	b.n	408d6c <_dtoa_r+0xe4>
  4090fa:	2100      	movs	r1, #0
  4090fc:	f04f 32ff 	mov.w	r2, #4294967295
  409100:	9123      	str	r1, [sp, #140]	; 0x8c
  409102:	2101      	movs	r1, #1
  409104:	9204      	str	r2, [sp, #16]
  409106:	910b      	str	r1, [sp, #44]	; 0x2c
  409108:	9210      	str	r2, [sp, #64]	; 0x40
  40910a:	9a22      	ldr	r2, [sp, #136]	; 0x88
  40910c:	2a01      	cmp	r2, #1
  40910e:	f340 8460 	ble.w	4099d2 <_dtoa_r+0xd4a>
  409112:	9b04      	ldr	r3, [sp, #16]
  409114:	1e5e      	subs	r6, r3, #1
  409116:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409118:	42b3      	cmp	r3, r6
  40911a:	f2c0 8405 	blt.w	409928 <_dtoa_r+0xca0>
  40911e:	1b9e      	subs	r6, r3, r6
  409120:	9b04      	ldr	r3, [sp, #16]
  409122:	2b00      	cmp	r3, #0
  409124:	f2c0 8461 	blt.w	4099ea <_dtoa_r+0xd62>
  409128:	9d07      	ldr	r5, [sp, #28]
  40912a:	9b04      	ldr	r3, [sp, #16]
  40912c:	9a07      	ldr	r2, [sp, #28]
  40912e:	4620      	mov	r0, r4
  409130:	2101      	movs	r1, #1
  409132:	441a      	add	r2, r3
  409134:	9207      	str	r2, [sp, #28]
  409136:	9a03      	ldr	r2, [sp, #12]
  409138:	441a      	add	r2, r3
  40913a:	9203      	str	r2, [sp, #12]
  40913c:	f001 fe90 	bl	40ae60 <__i2b>
  409140:	9008      	str	r0, [sp, #32]
  409142:	e705      	b.n	408f50 <_dtoa_r+0x2c8>
  409144:	2301      	movs	r3, #1
  409146:	930b      	str	r3, [sp, #44]	; 0x2c
  409148:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40914a:	2b00      	cmp	r3, #0
  40914c:	f340 83df 	ble.w	40990e <_dtoa_r+0xc86>
  409150:	2b0e      	cmp	r3, #14
  409152:	bf8c      	ite	hi
  409154:	2500      	movhi	r5, #0
  409156:	f005 0501 	andls.w	r5, r5, #1
  40915a:	461e      	mov	r6, r3
  40915c:	9310      	str	r3, [sp, #64]	; 0x40
  40915e:	9304      	str	r3, [sp, #16]
  409160:	2100      	movs	r1, #0
  409162:	2e17      	cmp	r6, #23
  409164:	6461      	str	r1, [r4, #68]	; 0x44
  409166:	d909      	bls.n	40917c <_dtoa_r+0x4f4>
  409168:	2201      	movs	r2, #1
  40916a:	2304      	movs	r3, #4
  40916c:	005b      	lsls	r3, r3, #1
  40916e:	4611      	mov	r1, r2
  409170:	3201      	adds	r2, #1
  409172:	f103 0014 	add.w	r0, r3, #20
  409176:	42b0      	cmp	r0, r6
  409178:	d9f8      	bls.n	40916c <_dtoa_r+0x4e4>
  40917a:	6461      	str	r1, [r4, #68]	; 0x44
  40917c:	4620      	mov	r0, r4
  40917e:	f001 fda7 	bl	40acd0 <_Balloc>
  409182:	9005      	str	r0, [sp, #20]
  409184:	6420      	str	r0, [r4, #64]	; 0x40
  409186:	2d00      	cmp	r5, #0
  409188:	f43f ae8c 	beq.w	408ea4 <_dtoa_r+0x21c>
  40918c:	9802      	ldr	r0, [sp, #8]
  40918e:	2800      	cmp	r0, #0
  409190:	e9cd ab0e 	strd	sl, fp, [sp, #56]	; 0x38
  409194:	f340 8233 	ble.w	4095fe <_dtoa_r+0x976>
  409198:	4a94      	ldr	r2, [pc, #592]	; (4093ec <_dtoa_r+0x764>)
  40919a:	f000 030f 	and.w	r3, r0, #15
  40919e:	1105      	asrs	r5, r0, #4
  4091a0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  4091a4:	06ea      	lsls	r2, r5, #27
  4091a6:	e9d3 6700 	ldrd	r6, r7, [r3]
  4091aa:	f140 821c 	bpl.w	4095e6 <_dtoa_r+0x95e>
  4091ae:	4b90      	ldr	r3, [pc, #576]	; (4093f0 <_dtoa_r+0x768>)
  4091b0:	4650      	mov	r0, sl
  4091b2:	4659      	mov	r1, fp
  4091b4:	f005 050f 	and.w	r5, r5, #15
  4091b8:	f04f 0803 	mov.w	r8, #3
  4091bc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  4091c0:	f002 ffa6 	bl	40c110 <__aeabi_ddiv>
  4091c4:	4682      	mov	sl, r0
  4091c6:	468b      	mov	fp, r1
  4091c8:	b18d      	cbz	r5, 4091ee <_dtoa_r+0x566>
  4091ca:	f8df 9224 	ldr.w	r9, [pc, #548]	; 4093f0 <_dtoa_r+0x768>
  4091ce:	07eb      	lsls	r3, r5, #31
  4091d0:	4630      	mov	r0, r6
  4091d2:	4639      	mov	r1, r7
  4091d4:	d507      	bpl.n	4091e6 <_dtoa_r+0x55e>
  4091d6:	f108 0801 	add.w	r8, r8, #1
  4091da:	e9d9 2300 	ldrd	r2, r3, [r9]
  4091de:	f002 fe6d 	bl	40bebc <__aeabi_dmul>
  4091e2:	4606      	mov	r6, r0
  4091e4:	460f      	mov	r7, r1
  4091e6:	106d      	asrs	r5, r5, #1
  4091e8:	f109 0908 	add.w	r9, r9, #8
  4091ec:	d1ef      	bne.n	4091ce <_dtoa_r+0x546>
  4091ee:	4650      	mov	r0, sl
  4091f0:	4659      	mov	r1, fp
  4091f2:	4632      	mov	r2, r6
  4091f4:	463b      	mov	r3, r7
  4091f6:	f002 ff8b 	bl	40c110 <__aeabi_ddiv>
  4091fa:	e9cd 0108 	strd	r0, r1, [sp, #32]
  4091fe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  409200:	b143      	cbz	r3, 409214 <_dtoa_r+0x58c>
  409202:	2200      	movs	r2, #0
  409204:	4b7b      	ldr	r3, [pc, #492]	; (4093f4 <_dtoa_r+0x76c>)
  409206:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40920a:	f003 f8c9 	bl	40c3a0 <__aeabi_dcmplt>
  40920e:	2800      	cmp	r0, #0
  409210:	f040 8393 	bne.w	40993a <_dtoa_r+0xcb2>
  409214:	4640      	mov	r0, r8
  409216:	f002 fdeb 	bl	40bdf0 <__aeabi_i2d>
  40921a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  40921e:	f002 fe4d 	bl	40bebc <__aeabi_dmul>
  409222:	4b75      	ldr	r3, [pc, #468]	; (4093f8 <_dtoa_r+0x770>)
  409224:	2200      	movs	r2, #0
  409226:	f002 fc97 	bl	40bb58 <__adddf3>
  40922a:	9b04      	ldr	r3, [sp, #16]
  40922c:	4606      	mov	r6, r0
  40922e:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  409232:	2b00      	cmp	r3, #0
  409234:	f000 8161 	beq.w	4094fa <_dtoa_r+0x872>
  409238:	9b02      	ldr	r3, [sp, #8]
  40923a:	f8dd c010 	ldr.w	ip, [sp, #16]
  40923e:	9314      	str	r3, [sp, #80]	; 0x50
  409240:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  409242:	2b00      	cmp	r3, #0
  409244:	f000 820b 	beq.w	40965e <_dtoa_r+0x9d6>
  409248:	4b68      	ldr	r3, [pc, #416]	; (4093ec <_dtoa_r+0x764>)
  40924a:	2000      	movs	r0, #0
  40924c:	9a05      	ldr	r2, [sp, #20]
  40924e:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
  409252:	496a      	ldr	r1, [pc, #424]	; (4093fc <_dtoa_r+0x774>)
  409254:	1c55      	adds	r5, r2, #1
  409256:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  40925a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  40925e:	f002 ff57 	bl	40c110 <__aeabi_ddiv>
  409262:	4632      	mov	r2, r6
  409264:	463b      	mov	r3, r7
  409266:	f002 fc75 	bl	40bb54 <__aeabi_dsub>
  40926a:	4682      	mov	sl, r0
  40926c:	468b      	mov	fp, r1
  40926e:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  409272:	4649      	mov	r1, r9
  409274:	4640      	mov	r0, r8
  409276:	f003 f8bb 	bl	40c3f0 <__aeabi_d2iz>
  40927a:	4606      	mov	r6, r0
  40927c:	f002 fdb8 	bl	40bdf0 <__aeabi_i2d>
  409280:	4602      	mov	r2, r0
  409282:	3630      	adds	r6, #48	; 0x30
  409284:	460b      	mov	r3, r1
  409286:	4640      	mov	r0, r8
  409288:	4649      	mov	r1, r9
  40928a:	f002 fc63 	bl	40bb54 <__aeabi_dsub>
  40928e:	9f05      	ldr	r7, [sp, #20]
  409290:	4680      	mov	r8, r0
  409292:	4689      	mov	r9, r1
  409294:	b2f6      	uxtb	r6, r6
  409296:	4650      	mov	r0, sl
  409298:	4659      	mov	r1, fp
  40929a:	4642      	mov	r2, r8
  40929c:	464b      	mov	r3, r9
  40929e:	703e      	strb	r6, [r7, #0]
  4092a0:	f003 f89c 	bl	40c3dc <__aeabi_dcmpgt>
  4092a4:	2800      	cmp	r0, #0
  4092a6:	f040 8243 	bne.w	409730 <_dtoa_r+0xaa8>
  4092aa:	4642      	mov	r2, r8
  4092ac:	464b      	mov	r3, r9
  4092ae:	2000      	movs	r0, #0
  4092b0:	4950      	ldr	r1, [pc, #320]	; (4093f4 <_dtoa_r+0x76c>)
  4092b2:	f002 fc4f 	bl	40bb54 <__aeabi_dsub>
  4092b6:	4602      	mov	r2, r0
  4092b8:	460b      	mov	r3, r1
  4092ba:	4650      	mov	r0, sl
  4092bc:	4659      	mov	r1, fp
  4092be:	f003 f88d 	bl	40c3dc <__aeabi_dcmpgt>
  4092c2:	2800      	cmp	r0, #0
  4092c4:	f040 80eb 	bne.w	40949e <_dtoa_r+0x816>
  4092c8:	f8dd c048 	ldr.w	ip, [sp, #72]	; 0x48
  4092cc:	f1bc 0f01 	cmp.w	ip, #1
  4092d0:	f340 8192 	ble.w	4095f8 <_dtoa_r+0x970>
  4092d4:	9f05      	ldr	r7, [sp, #20]
  4092d6:	9412      	str	r4, [sp, #72]	; 0x48
  4092d8:	4467      	add	r7, ip
  4092da:	9708      	str	r7, [sp, #32]
  4092dc:	e00e      	b.n	4092fc <_dtoa_r+0x674>
  4092de:	2000      	movs	r0, #0
  4092e0:	4944      	ldr	r1, [pc, #272]	; (4093f4 <_dtoa_r+0x76c>)
  4092e2:	f002 fc37 	bl	40bb54 <__aeabi_dsub>
  4092e6:	4652      	mov	r2, sl
  4092e8:	465b      	mov	r3, fp
  4092ea:	f003 f859 	bl	40c3a0 <__aeabi_dcmplt>
  4092ee:	2800      	cmp	r0, #0
  4092f0:	f040 83a1 	bne.w	409a36 <_dtoa_r+0xdae>
  4092f4:	9b08      	ldr	r3, [sp, #32]
  4092f6:	429d      	cmp	r5, r3
  4092f8:	f000 817d 	beq.w	4095f6 <_dtoa_r+0x96e>
  4092fc:	4650      	mov	r0, sl
  4092fe:	4659      	mov	r1, fp
  409300:	2200      	movs	r2, #0
  409302:	4b3f      	ldr	r3, [pc, #252]	; (409400 <_dtoa_r+0x778>)
  409304:	f002 fdda 	bl	40bebc <__aeabi_dmul>
  409308:	2200      	movs	r2, #0
  40930a:	4b3d      	ldr	r3, [pc, #244]	; (409400 <_dtoa_r+0x778>)
  40930c:	4682      	mov	sl, r0
  40930e:	468b      	mov	fp, r1
  409310:	4640      	mov	r0, r8
  409312:	4649      	mov	r1, r9
  409314:	f002 fdd2 	bl	40bebc <__aeabi_dmul>
  409318:	4606      	mov	r6, r0
  40931a:	460f      	mov	r7, r1
  40931c:	f003 f868 	bl	40c3f0 <__aeabi_d2iz>
  409320:	4604      	mov	r4, r0
  409322:	f002 fd65 	bl	40bdf0 <__aeabi_i2d>
  409326:	4602      	mov	r2, r0
  409328:	460b      	mov	r3, r1
  40932a:	3430      	adds	r4, #48	; 0x30
  40932c:	4630      	mov	r0, r6
  40932e:	4639      	mov	r1, r7
  409330:	b2e6      	uxtb	r6, r4
  409332:	f002 fc0f 	bl	40bb54 <__aeabi_dsub>
  409336:	4680      	mov	r8, r0
  409338:	4689      	mov	r9, r1
  40933a:	4652      	mov	r2, sl
  40933c:	465b      	mov	r3, fp
  40933e:	f805 6b01 	strb.w	r6, [r5], #1
  409342:	f003 f82d 	bl	40c3a0 <__aeabi_dcmplt>
  409346:	4642      	mov	r2, r8
  409348:	464b      	mov	r3, r9
  40934a:	2800      	cmp	r0, #0
  40934c:	d0c7      	beq.n	4092de <_dtoa_r+0x656>
  40934e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  409350:	9c12      	ldr	r4, [sp, #72]	; 0x48
  409352:	9302      	str	r3, [sp, #8]
  409354:	e69b      	b.n	40908e <_dtoa_r+0x406>
  409356:	2300      	movs	r3, #0
  409358:	930b      	str	r3, [sp, #44]	; 0x2c
  40935a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40935c:	9a02      	ldr	r2, [sp, #8]
  40935e:	4413      	add	r3, r2
  409360:	9310      	str	r3, [sp, #64]	; 0x40
  409362:	3301      	adds	r3, #1
  409364:	2b00      	cmp	r3, #0
  409366:	9304      	str	r3, [sp, #16]
  409368:	f340 82c9 	ble.w	4098fe <_dtoa_r+0xc76>
  40936c:	9e04      	ldr	r6, [sp, #16]
  40936e:	2e0e      	cmp	r6, #14
  409370:	bf8c      	ite	hi
  409372:	2500      	movhi	r5, #0
  409374:	f005 0501 	andls.w	r5, r5, #1
  409378:	e6f2      	b.n	409160 <_dtoa_r+0x4d8>
  40937a:	2300      	movs	r3, #0
  40937c:	930b      	str	r3, [sp, #44]	; 0x2c
  40937e:	e6e3      	b.n	409148 <_dtoa_r+0x4c0>
  409380:	9905      	ldr	r1, [sp, #20]
  409382:	4642      	mov	r2, r8
  409384:	464b      	mov	r3, r9
  409386:	4650      	mov	r0, sl
  409388:	1c4d      	adds	r5, r1, #1
  40938a:	4659      	mov	r1, fp
  40938c:	f002 fec0 	bl	40c110 <__aeabi_ddiv>
  409390:	4656      	mov	r6, sl
  409392:	f003 f82d 	bl	40c3f0 <__aeabi_d2iz>
  409396:	4682      	mov	sl, r0
  409398:	f002 fd2a 	bl	40bdf0 <__aeabi_i2d>
  40939c:	4642      	mov	r2, r8
  40939e:	464b      	mov	r3, r9
  4093a0:	f002 fd8c 	bl	40bebc <__aeabi_dmul>
  4093a4:	4602      	mov	r2, r0
  4093a6:	460b      	mov	r3, r1
  4093a8:	4630      	mov	r0, r6
  4093aa:	4659      	mov	r1, fp
  4093ac:	f002 fbd2 	bl	40bb54 <__aeabi_dsub>
  4093b0:	f10a 0330 	add.w	r3, sl, #48	; 0x30
  4093b4:	9a05      	ldr	r2, [sp, #20]
  4093b6:	4606      	mov	r6, r0
  4093b8:	460f      	mov	r7, r1
  4093ba:	7013      	strb	r3, [r2, #0]
  4093bc:	9b04      	ldr	r3, [sp, #16]
  4093be:	2b01      	cmp	r3, #1
  4093c0:	d04d      	beq.n	40945e <_dtoa_r+0x7d6>
  4093c2:	2200      	movs	r2, #0
  4093c4:	4b0e      	ldr	r3, [pc, #56]	; (409400 <_dtoa_r+0x778>)
  4093c6:	f002 fd79 	bl	40bebc <__aeabi_dmul>
  4093ca:	2200      	movs	r2, #0
  4093cc:	2300      	movs	r3, #0
  4093ce:	4606      	mov	r6, r0
  4093d0:	460f      	mov	r7, r1
  4093d2:	f002 ffdb 	bl	40c38c <__aeabi_dcmpeq>
  4093d6:	2800      	cmp	r0, #0
  4093d8:	f47f ae59 	bne.w	40908e <_dtoa_r+0x406>
  4093dc:	9403      	str	r4, [sp, #12]
  4093de:	f8dd b014 	ldr.w	fp, [sp, #20]
  4093e2:	9c04      	ldr	r4, [sp, #16]
  4093e4:	e019      	b.n	40941a <_dtoa_r+0x792>
  4093e6:	bf00      	nop
  4093e8:	fffffbee 	.word	0xfffffbee
  4093ec:	0040d5e0 	.word	0x0040d5e0
  4093f0:	0040d6b8 	.word	0x0040d6b8
  4093f4:	3ff00000 	.word	0x3ff00000
  4093f8:	401c0000 	.word	0x401c0000
  4093fc:	3fe00000 	.word	0x3fe00000
  409400:	40240000 	.word	0x40240000
  409404:	f002 fd5a 	bl	40bebc <__aeabi_dmul>
  409408:	2200      	movs	r2, #0
  40940a:	2300      	movs	r3, #0
  40940c:	4606      	mov	r6, r0
  40940e:	460f      	mov	r7, r1
  409410:	f002 ffbc 	bl	40c38c <__aeabi_dcmpeq>
  409414:	2800      	cmp	r0, #0
  409416:	f040 82e5 	bne.w	4099e4 <_dtoa_r+0xd5c>
  40941a:	4642      	mov	r2, r8
  40941c:	464b      	mov	r3, r9
  40941e:	4630      	mov	r0, r6
  409420:	4639      	mov	r1, r7
  409422:	f002 fe75 	bl	40c110 <__aeabi_ddiv>
  409426:	f002 ffe3 	bl	40c3f0 <__aeabi_d2iz>
  40942a:	4682      	mov	sl, r0
  40942c:	f002 fce0 	bl	40bdf0 <__aeabi_i2d>
  409430:	4642      	mov	r2, r8
  409432:	464b      	mov	r3, r9
  409434:	f002 fd42 	bl	40bebc <__aeabi_dmul>
  409438:	4602      	mov	r2, r0
  40943a:	460b      	mov	r3, r1
  40943c:	4630      	mov	r0, r6
  40943e:	4639      	mov	r1, r7
  409440:	f002 fb88 	bl	40bb54 <__aeabi_dsub>
  409444:	f10a 0e30 	add.w	lr, sl, #48	; 0x30
  409448:	4606      	mov	r6, r0
  40944a:	460f      	mov	r7, r1
  40944c:	f805 eb01 	strb.w	lr, [r5], #1
  409450:	ebcb 0e05 	rsb	lr, fp, r5
  409454:	2200      	movs	r2, #0
  409456:	4bb8      	ldr	r3, [pc, #736]	; (409738 <_dtoa_r+0xab0>)
  409458:	4574      	cmp	r4, lr
  40945a:	d1d3      	bne.n	409404 <_dtoa_r+0x77c>
  40945c:	9c03      	ldr	r4, [sp, #12]
  40945e:	4632      	mov	r2, r6
  409460:	463b      	mov	r3, r7
  409462:	4630      	mov	r0, r6
  409464:	4639      	mov	r1, r7
  409466:	f002 fb77 	bl	40bb58 <__adddf3>
  40946a:	4606      	mov	r6, r0
  40946c:	460f      	mov	r7, r1
  40946e:	4640      	mov	r0, r8
  409470:	4649      	mov	r1, r9
  409472:	4632      	mov	r2, r6
  409474:	463b      	mov	r3, r7
  409476:	f002 ff93 	bl	40c3a0 <__aeabi_dcmplt>
  40947a:	b960      	cbnz	r0, 409496 <_dtoa_r+0x80e>
  40947c:	4640      	mov	r0, r8
  40947e:	4649      	mov	r1, r9
  409480:	4632      	mov	r2, r6
  409482:	463b      	mov	r3, r7
  409484:	f002 ff82 	bl	40c38c <__aeabi_dcmpeq>
  409488:	2800      	cmp	r0, #0
  40948a:	f43f ae00 	beq.w	40908e <_dtoa_r+0x406>
  40948e:	f01a 0f01 	tst.w	sl, #1
  409492:	f43f adfc 	beq.w	40908e <_dtoa_r+0x406>
  409496:	9b02      	ldr	r3, [sp, #8]
  409498:	9314      	str	r3, [sp, #80]	; 0x50
  40949a:	f815 6c01 	ldrb.w	r6, [r5, #-1]
  40949e:	1e6a      	subs	r2, r5, #1
  4094a0:	9b05      	ldr	r3, [sp, #20]
  4094a2:	e004      	b.n	4094ae <_dtoa_r+0x826>
  4094a4:	429a      	cmp	r2, r3
  4094a6:	f000 8277 	beq.w	409998 <_dtoa_r+0xd10>
  4094aa:	f812 6d01 	ldrb.w	r6, [r2, #-1]!
  4094ae:	2e39      	cmp	r6, #57	; 0x39
  4094b0:	f102 0501 	add.w	r5, r2, #1
  4094b4:	d0f6      	beq.n	4094a4 <_dtoa_r+0x81c>
  4094b6:	1c73      	adds	r3, r6, #1
  4094b8:	9914      	ldr	r1, [sp, #80]	; 0x50
  4094ba:	b2db      	uxtb	r3, r3
  4094bc:	9102      	str	r1, [sp, #8]
  4094be:	7013      	strb	r3, [r2, #0]
  4094c0:	e5e5      	b.n	40908e <_dtoa_r+0x406>
  4094c2:	9b22      	ldr	r3, [sp, #136]	; 0x88
  4094c4:	2b01      	cmp	r3, #1
  4094c6:	f340 8161 	ble.w	40978c <_dtoa_r+0xb04>
  4094ca:	f04f 0800 	mov.w	r8, #0
  4094ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4094d0:	2b00      	cmp	r3, #0
  4094d2:	f47f ad80 	bne.w	408fd6 <_dtoa_r+0x34e>
  4094d6:	2001      	movs	r0, #1
  4094d8:	e585      	b.n	408fe6 <_dtoa_r+0x35e>
  4094da:	4640      	mov	r0, r8
  4094dc:	f002 fc88 	bl	40bdf0 <__aeabi_i2d>
  4094e0:	4602      	mov	r2, r0
  4094e2:	460b      	mov	r3, r1
  4094e4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4094e8:	f002 fce8 	bl	40bebc <__aeabi_dmul>
  4094ec:	2200      	movs	r2, #0
  4094ee:	4b93      	ldr	r3, [pc, #588]	; (40973c <_dtoa_r+0xab4>)
  4094f0:	f002 fb32 	bl	40bb58 <__adddf3>
  4094f4:	4606      	mov	r6, r0
  4094f6:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  4094fa:	2200      	movs	r2, #0
  4094fc:	4b90      	ldr	r3, [pc, #576]	; (409740 <_dtoa_r+0xab8>)
  4094fe:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  409502:	f002 fb27 	bl	40bb54 <__aeabi_dsub>
  409506:	4632      	mov	r2, r6
  409508:	463b      	mov	r3, r7
  40950a:	4680      	mov	r8, r0
  40950c:	4689      	mov	r9, r1
  40950e:	f002 ff65 	bl	40c3dc <__aeabi_dcmpgt>
  409512:	4605      	mov	r5, r0
  409514:	2800      	cmp	r0, #0
  409516:	f040 809f 	bne.w	409658 <_dtoa_r+0x9d0>
  40951a:	4632      	mov	r2, r6
  40951c:	4640      	mov	r0, r8
  40951e:	4649      	mov	r1, r9
  409520:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
  409524:	f002 ff3c 	bl	40c3a0 <__aeabi_dcmplt>
  409528:	2800      	cmp	r0, #0
  40952a:	d065      	beq.n	4095f8 <_dtoa_r+0x970>
  40952c:	462f      	mov	r7, r5
  40952e:	9508      	str	r5, [sp, #32]
  409530:	e4df      	b.n	408ef2 <_dtoa_r+0x26a>
  409532:	201c      	movs	r0, #28
  409534:	e564      	b.n	409000 <_dtoa_r+0x378>
  409536:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  409538:	2b00      	cmp	r3, #0
  40953a:	f040 814f 	bne.w	4097dc <_dtoa_r+0xb54>
  40953e:	f8dd a014 	ldr.w	sl, [sp, #20]
  409542:	9e06      	ldr	r6, [sp, #24]
  409544:	4655      	mov	r5, sl
  409546:	f8dd 8010 	ldr.w	r8, [sp, #16]
  40954a:	e002      	b.n	409552 <_dtoa_r+0x8ca>
  40954c:	f001 fbf2 	bl	40ad34 <__multadd>
  409550:	4606      	mov	r6, r0
  409552:	4639      	mov	r1, r7
  409554:	4630      	mov	r0, r6
  409556:	f7ff faf5 	bl	408b44 <quorem>
  40955a:	f100 0930 	add.w	r9, r0, #48	; 0x30
  40955e:	4631      	mov	r1, r6
  409560:	4620      	mov	r0, r4
  409562:	f805 9b01 	strb.w	r9, [r5], #1
  409566:	ebca 0e05 	rsb	lr, sl, r5
  40956a:	220a      	movs	r2, #10
  40956c:	2300      	movs	r3, #0
  40956e:	45c6      	cmp	lr, r8
  409570:	dbec      	blt.n	40954c <_dtoa_r+0x8c4>
  409572:	9b05      	ldr	r3, [sp, #20]
  409574:	f04f 0a00 	mov.w	sl, #0
  409578:	9a04      	ldr	r2, [sp, #16]
  40957a:	9606      	str	r6, [sp, #24]
  40957c:	2a01      	cmp	r2, #1
  40957e:	bfac      	ite	ge
  409580:	189b      	addge	r3, r3, r2
  409582:	3301      	addlt	r3, #1
  409584:	461d      	mov	r5, r3
  409586:	9906      	ldr	r1, [sp, #24]
  409588:	2201      	movs	r2, #1
  40958a:	4620      	mov	r0, r4
  40958c:	f001 fd64 	bl	40b058 <__lshift>
  409590:	4639      	mov	r1, r7
  409592:	9006      	str	r0, [sp, #24]
  409594:	f001 fdba 	bl	40b10c <__mcmp>
  409598:	2800      	cmp	r0, #0
  40959a:	f340 824e 	ble.w	409a3a <_dtoa_r+0xdb2>
  40959e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  4095a2:	1e6b      	subs	r3, r5, #1
  4095a4:	9905      	ldr	r1, [sp, #20]
  4095a6:	e004      	b.n	4095b2 <_dtoa_r+0x92a>
  4095a8:	428b      	cmp	r3, r1
  4095aa:	f000 820b 	beq.w	4099c4 <_dtoa_r+0xd3c>
  4095ae:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  4095b2:	2a39      	cmp	r2, #57	; 0x39
  4095b4:	f103 0501 	add.w	r5, r3, #1
  4095b8:	d0f6      	beq.n	4095a8 <_dtoa_r+0x920>
  4095ba:	3201      	adds	r2, #1
  4095bc:	701a      	strb	r2, [r3, #0]
  4095be:	4639      	mov	r1, r7
  4095c0:	4620      	mov	r0, r4
  4095c2:	f001 fbad 	bl	40ad20 <_Bfree>
  4095c6:	9b08      	ldr	r3, [sp, #32]
  4095c8:	2b00      	cmp	r3, #0
  4095ca:	f43f ad60 	beq.w	40908e <_dtoa_r+0x406>
  4095ce:	459a      	cmp	sl, r3
  4095d0:	f43f ad59 	beq.w	409086 <_dtoa_r+0x3fe>
  4095d4:	f1ba 0f00 	cmp.w	sl, #0
  4095d8:	f43f ad55 	beq.w	409086 <_dtoa_r+0x3fe>
  4095dc:	4651      	mov	r1, sl
  4095de:	4620      	mov	r0, r4
  4095e0:	f001 fb9e 	bl	40ad20 <_Bfree>
  4095e4:	e54f      	b.n	409086 <_dtoa_r+0x3fe>
  4095e6:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  4095ea:	f04f 0802 	mov.w	r8, #2
  4095ee:	e5eb      	b.n	4091c8 <_dtoa_r+0x540>
  4095f0:	9805      	ldr	r0, [sp, #20]
  4095f2:	f7ff bb7a 	b.w	408cea <_dtoa_r+0x62>
  4095f6:	9c12      	ldr	r4, [sp, #72]	; 0x48
  4095f8:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  4095fc:	e452      	b.n	408ea4 <_dtoa_r+0x21c>
  4095fe:	9b02      	ldr	r3, [sp, #8]
  409600:	425d      	negs	r5, r3
  409602:	2d00      	cmp	r5, #0
  409604:	f000 81c1 	beq.w	40998a <_dtoa_r+0xd02>
  409608:	f005 020f 	and.w	r2, r5, #15
  40960c:	4b4d      	ldr	r3, [pc, #308]	; (409744 <_dtoa_r+0xabc>)
  40960e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  409612:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  409616:	e9d3 2300 	ldrd	r2, r3, [r3]
  40961a:	f002 fc4f 	bl	40bebc <__aeabi_dmul>
  40961e:	112d      	asrs	r5, r5, #4
  409620:	e9cd 0108 	strd	r0, r1, [sp, #32]
  409624:	f000 8275 	beq.w	409b12 <_dtoa_r+0xe8a>
  409628:	4e47      	ldr	r6, [pc, #284]	; (409748 <_dtoa_r+0xac0>)
  40962a:	f04f 0802 	mov.w	r8, #2
  40962e:	4602      	mov	r2, r0
  409630:	460b      	mov	r3, r1
  409632:	07ef      	lsls	r7, r5, #31
  409634:	4610      	mov	r0, r2
  409636:	4619      	mov	r1, r3
  409638:	d507      	bpl.n	40964a <_dtoa_r+0x9c2>
  40963a:	f108 0801 	add.w	r8, r8, #1
  40963e:	e9d6 2300 	ldrd	r2, r3, [r6]
  409642:	f002 fc3b 	bl	40bebc <__aeabi_dmul>
  409646:	4602      	mov	r2, r0
  409648:	460b      	mov	r3, r1
  40964a:	106d      	asrs	r5, r5, #1
  40964c:	f106 0608 	add.w	r6, r6, #8
  409650:	d1ef      	bne.n	409632 <_dtoa_r+0x9aa>
  409652:	e9cd 2308 	strd	r2, r3, [sp, #32]
  409656:	e5d2      	b.n	4091fe <_dtoa_r+0x576>
  409658:	2700      	movs	r7, #0
  40965a:	9708      	str	r7, [sp, #32]
  40965c:	e506      	b.n	40906c <_dtoa_r+0x3e4>
  40965e:	f10c 3bff 	add.w	fp, ip, #4294967295
  409662:	4938      	ldr	r1, [pc, #224]	; (409744 <_dtoa_r+0xabc>)
  409664:	4632      	mov	r2, r6
  409666:	463b      	mov	r3, r7
  409668:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
  40966c:	f8cd c054 	str.w	ip, [sp, #84]	; 0x54
  409670:	9f05      	ldr	r7, [sp, #20]
  409672:	e9d1 0100 	ldrd	r0, r1, [r1]
  409676:	f002 fc21 	bl	40bebc <__aeabi_dmul>
  40967a:	1c7d      	adds	r5, r7, #1
  40967c:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  409680:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  409684:	4649      	mov	r1, r9
  409686:	4640      	mov	r0, r8
  409688:	f002 feb2 	bl	40c3f0 <__aeabi_d2iz>
  40968c:	4606      	mov	r6, r0
  40968e:	f002 fbaf 	bl	40bdf0 <__aeabi_i2d>
  409692:	4602      	mov	r2, r0
  409694:	460b      	mov	r3, r1
  409696:	4640      	mov	r0, r8
  409698:	4649      	mov	r1, r9
  40969a:	3630      	adds	r6, #48	; 0x30
  40969c:	f002 fa5a 	bl	40bb54 <__aeabi_dsub>
  4096a0:	f8dd c054 	ldr.w	ip, [sp, #84]	; 0x54
  4096a4:	4680      	mov	r8, r0
  4096a6:	4689      	mov	r9, r1
  4096a8:	f1bc 0f01 	cmp.w	ip, #1
  4096ac:	703e      	strb	r6, [r7, #0]
  4096ae:	d020      	beq.n	4096f2 <_dtoa_r+0xa6a>
  4096b0:	9b05      	ldr	r3, [sp, #20]
  4096b2:	4640      	mov	r0, r8
  4096b4:	46aa      	mov	sl, r5
  4096b6:	46a8      	mov	r8, r5
  4096b8:	eb03 070c 	add.w	r7, r3, ip
  4096bc:	46b9      	mov	r9, r7
  4096be:	2200      	movs	r2, #0
  4096c0:	4b1d      	ldr	r3, [pc, #116]	; (409738 <_dtoa_r+0xab0>)
  4096c2:	f002 fbfb 	bl	40bebc <__aeabi_dmul>
  4096c6:	460f      	mov	r7, r1
  4096c8:	4606      	mov	r6, r0
  4096ca:	f002 fe91 	bl	40c3f0 <__aeabi_d2iz>
  4096ce:	4605      	mov	r5, r0
  4096d0:	f002 fb8e 	bl	40bdf0 <__aeabi_i2d>
  4096d4:	4602      	mov	r2, r0
  4096d6:	460b      	mov	r3, r1
  4096d8:	3530      	adds	r5, #48	; 0x30
  4096da:	4630      	mov	r0, r6
  4096dc:	4639      	mov	r1, r7
  4096de:	f002 fa39 	bl	40bb54 <__aeabi_dsub>
  4096e2:	f80a 5b01 	strb.w	r5, [sl], #1
  4096e6:	45ca      	cmp	sl, r9
  4096e8:	d1e9      	bne.n	4096be <_dtoa_r+0xa36>
  4096ea:	4645      	mov	r5, r8
  4096ec:	4689      	mov	r9, r1
  4096ee:	4680      	mov	r8, r0
  4096f0:	445d      	add	r5, fp
  4096f2:	2200      	movs	r2, #0
  4096f4:	4b15      	ldr	r3, [pc, #84]	; (40974c <_dtoa_r+0xac4>)
  4096f6:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  4096fa:	f002 fa2d 	bl	40bb58 <__adddf3>
  4096fe:	4642      	mov	r2, r8
  409700:	464b      	mov	r3, r9
  409702:	f002 fe4d 	bl	40c3a0 <__aeabi_dcmplt>
  409706:	2800      	cmp	r0, #0
  409708:	f47f aec7 	bne.w	40949a <_dtoa_r+0x812>
  40970c:	2000      	movs	r0, #0
  40970e:	490f      	ldr	r1, [pc, #60]	; (40974c <_dtoa_r+0xac4>)
  409710:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
  409714:	f002 fa1e 	bl	40bb54 <__aeabi_dsub>
  409718:	4642      	mov	r2, r8
  40971a:	464b      	mov	r3, r9
  40971c:	f002 fe5e 	bl	40c3dc <__aeabi_dcmpgt>
  409720:	b908      	cbnz	r0, 409726 <_dtoa_r+0xa9e>
  409722:	e769      	b.n	4095f8 <_dtoa_r+0x970>
  409724:	4615      	mov	r5, r2
  409726:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40972a:	1e6a      	subs	r2, r5, #1
  40972c:	2b30      	cmp	r3, #48	; 0x30
  40972e:	d0f9      	beq.n	409724 <_dtoa_r+0xa9c>
  409730:	9b14      	ldr	r3, [sp, #80]	; 0x50
  409732:	9302      	str	r3, [sp, #8]
  409734:	e4ab      	b.n	40908e <_dtoa_r+0x406>
  409736:	bf00      	nop
  409738:	40240000 	.word	0x40240000
  40973c:	401c0000 	.word	0x401c0000
  409740:	40140000 	.word	0x40140000
  409744:	0040d5e0 	.word	0x0040d5e0
  409748:	0040d6b8 	.word	0x0040d6b8
  40974c:	3fe00000 	.word	0x3fe00000
  409750:	9806      	ldr	r0, [sp, #24]
  409752:	4639      	mov	r1, r7
  409754:	f001 fcda 	bl	40b10c <__mcmp>
  409758:	2800      	cmp	r0, #0
  40975a:	f6bf ac6e 	bge.w	40903a <_dtoa_r+0x3b2>
  40975e:	9e02      	ldr	r6, [sp, #8]
  409760:	2300      	movs	r3, #0
  409762:	9906      	ldr	r1, [sp, #24]
  409764:	4620      	mov	r0, r4
  409766:	3e01      	subs	r6, #1
  409768:	220a      	movs	r2, #10
  40976a:	9602      	str	r6, [sp, #8]
  40976c:	f001 fae2 	bl	40ad34 <__multadd>
  409770:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  409772:	9006      	str	r0, [sp, #24]
  409774:	bb1b      	cbnz	r3, 4097be <_dtoa_r+0xb36>
  409776:	9b22      	ldr	r3, [sp, #136]	; 0x88
  409778:	2b02      	cmp	r3, #2
  40977a:	f340 81ce 	ble.w	409b1a <_dtoa_r+0xe92>
  40977e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  409780:	2b00      	cmp	r3, #0
  409782:	f300 81ca 	bgt.w	409b1a <_dtoa_r+0xe92>
  409786:	9b10      	ldr	r3, [sp, #64]	; 0x40
  409788:	9304      	str	r3, [sp, #16]
  40978a:	e45e      	b.n	40904a <_dtoa_r+0x3c2>
  40978c:	f1ba 0f00 	cmp.w	sl, #0
  409790:	f47f ae9b 	bne.w	4094ca <_dtoa_r+0x842>
  409794:	f3cb 0313 	ubfx	r3, fp, #0, #20
  409798:	2b00      	cmp	r3, #0
  40979a:	f47f ae96 	bne.w	4094ca <_dtoa_r+0x842>
  40979e:	f02b 4600 	bic.w	r6, fp, #2147483648	; 0x80000000
  4097a2:	0d36      	lsrs	r6, r6, #20
  4097a4:	0536      	lsls	r6, r6, #20
  4097a6:	2e00      	cmp	r6, #0
  4097a8:	f000 818a 	beq.w	409ac0 <_dtoa_r+0xe38>
  4097ac:	9b07      	ldr	r3, [sp, #28]
  4097ae:	f04f 0801 	mov.w	r8, #1
  4097b2:	3301      	adds	r3, #1
  4097b4:	9307      	str	r3, [sp, #28]
  4097b6:	9b03      	ldr	r3, [sp, #12]
  4097b8:	3301      	adds	r3, #1
  4097ba:	9303      	str	r3, [sp, #12]
  4097bc:	e687      	b.n	4094ce <_dtoa_r+0x846>
  4097be:	2300      	movs	r3, #0
  4097c0:	9908      	ldr	r1, [sp, #32]
  4097c2:	4620      	mov	r0, r4
  4097c4:	220a      	movs	r2, #10
  4097c6:	f001 fab5 	bl	40ad34 <__multadd>
  4097ca:	9b22      	ldr	r3, [sp, #136]	; 0x88
  4097cc:	9008      	str	r0, [sp, #32]
  4097ce:	2b02      	cmp	r3, #2
  4097d0:	dd02      	ble.n	4097d8 <_dtoa_r+0xb50>
  4097d2:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4097d4:	2b00      	cmp	r3, #0
  4097d6:	ddd6      	ble.n	409786 <_dtoa_r+0xafe>
  4097d8:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4097da:	9304      	str	r3, [sp, #16]
  4097dc:	2d00      	cmp	r5, #0
  4097de:	dd05      	ble.n	4097ec <_dtoa_r+0xb64>
  4097e0:	9908      	ldr	r1, [sp, #32]
  4097e2:	462a      	mov	r2, r5
  4097e4:	4620      	mov	r0, r4
  4097e6:	f001 fc37 	bl	40b058 <__lshift>
  4097ea:	9008      	str	r0, [sp, #32]
  4097ec:	f1b8 0f00 	cmp.w	r8, #0
  4097f0:	f040 8133 	bne.w	409a5a <_dtoa_r+0xdd2>
  4097f4:	9e08      	ldr	r6, [sp, #32]
  4097f6:	f00a 0101 	and.w	r1, sl, #1
  4097fa:	9b04      	ldr	r3, [sp, #16]
  4097fc:	9a22      	ldr	r2, [sp, #136]	; 0x88
  4097fe:	3b01      	subs	r3, #1
  409800:	910b      	str	r1, [sp, #44]	; 0x2c
  409802:	9905      	ldr	r1, [sp, #20]
  409804:	fab2 f282 	clz	r2, r2
  409808:	970a      	str	r7, [sp, #40]	; 0x28
  40980a:	18cb      	adds	r3, r1, r3
  40980c:	4688      	mov	r8, r1
  40980e:	f8dd b020 	ldr.w	fp, [sp, #32]
  409812:	930c      	str	r3, [sp, #48]	; 0x30
  409814:	0953      	lsrs	r3, r2, #5
  409816:	9f06      	ldr	r7, [sp, #24]
  409818:	9303      	str	r3, [sp, #12]
  40981a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40981c:	4638      	mov	r0, r7
  40981e:	4629      	mov	r1, r5
  409820:	f7ff f990 	bl	408b44 <quorem>
  409824:	4659      	mov	r1, fp
  409826:	4681      	mov	r9, r0
  409828:	4638      	mov	r0, r7
  40982a:	f001 fc6f 	bl	40b10c <__mcmp>
  40982e:	4629      	mov	r1, r5
  409830:	4632      	mov	r2, r6
  409832:	4682      	mov	sl, r0
  409834:	4620      	mov	r0, r4
  409836:	f001 fc8d 	bl	40b154 <__mdiff>
  40983a:	68c2      	ldr	r2, [r0, #12]
  40983c:	4605      	mov	r5, r0
  40983e:	f109 0c30 	add.w	ip, r9, #48	; 0x30
  409842:	9207      	str	r2, [sp, #28]
  409844:	2a00      	cmp	r2, #0
  409846:	d150      	bne.n	4098ea <_dtoa_r+0xc62>
  409848:	4629      	mov	r1, r5
  40984a:	4638      	mov	r0, r7
  40984c:	f8cd c018 	str.w	ip, [sp, #24]
  409850:	f001 fc5c 	bl	40b10c <__mcmp>
  409854:	4629      	mov	r1, r5
  409856:	9004      	str	r0, [sp, #16]
  409858:	4620      	mov	r0, r4
  40985a:	f001 fa61 	bl	40ad20 <_Bfree>
  40985e:	9a03      	ldr	r2, [sp, #12]
  409860:	9b04      	ldr	r3, [sp, #16]
  409862:	f8dd c018 	ldr.w	ip, [sp, #24]
  409866:	b132      	cbz	r2, 409876 <_dtoa_r+0xbee>
  409868:	b92b      	cbnz	r3, 409876 <_dtoa_r+0xbee>
  40986a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40986c:	9a07      	ldr	r2, [sp, #28]
  40986e:	2b00      	cmp	r3, #0
  409870:	f000 8128 	beq.w	409ac4 <_dtoa_r+0xe3c>
  409874:	4613      	mov	r3, r2
  409876:	f1ba 0f00 	cmp.w	sl, #0
  40987a:	f2c0 80bc 	blt.w	4099f6 <_dtoa_r+0xd6e>
  40987e:	9a03      	ldr	r2, [sp, #12]
  409880:	b132      	cbz	r2, 409890 <_dtoa_r+0xc08>
  409882:	f1ba 0f00 	cmp.w	sl, #0
  409886:	d103      	bne.n	409890 <_dtoa_r+0xc08>
  409888:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40988a:	2a00      	cmp	r2, #0
  40988c:	f000 80b3 	beq.w	4099f6 <_dtoa_r+0xd6e>
  409890:	2b00      	cmp	r3, #0
  409892:	f300 80fe 	bgt.w	409a92 <_dtoa_r+0xe0a>
  409896:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  409898:	f108 0901 	add.w	r9, r8, #1
  40989c:	f888 c000 	strb.w	ip, [r8]
  4098a0:	4598      	cmp	r8, r3
  4098a2:	464d      	mov	r5, r9
  4098a4:	f000 8106 	beq.w	409ab4 <_dtoa_r+0xe2c>
  4098a8:	4639      	mov	r1, r7
  4098aa:	220a      	movs	r2, #10
  4098ac:	2300      	movs	r3, #0
  4098ae:	4620      	mov	r0, r4
  4098b0:	f001 fa40 	bl	40ad34 <__multadd>
  4098b4:	45b3      	cmp	fp, r6
  4098b6:	4607      	mov	r7, r0
  4098b8:	4659      	mov	r1, fp
  4098ba:	4620      	mov	r0, r4
  4098bc:	f04f 020a 	mov.w	r2, #10
  4098c0:	f04f 0300 	mov.w	r3, #0
  4098c4:	d00b      	beq.n	4098de <_dtoa_r+0xc56>
  4098c6:	f001 fa35 	bl	40ad34 <__multadd>
  4098ca:	4631      	mov	r1, r6
  4098cc:	4683      	mov	fp, r0
  4098ce:	220a      	movs	r2, #10
  4098d0:	4620      	mov	r0, r4
  4098d2:	2300      	movs	r3, #0
  4098d4:	f001 fa2e 	bl	40ad34 <__multadd>
  4098d8:	46c8      	mov	r8, r9
  4098da:	4606      	mov	r6, r0
  4098dc:	e79d      	b.n	40981a <_dtoa_r+0xb92>
  4098de:	f001 fa29 	bl	40ad34 <__multadd>
  4098e2:	46c8      	mov	r8, r9
  4098e4:	4683      	mov	fp, r0
  4098e6:	4606      	mov	r6, r0
  4098e8:	e797      	b.n	40981a <_dtoa_r+0xb92>
  4098ea:	4601      	mov	r1, r0
  4098ec:	4620      	mov	r0, r4
  4098ee:	f8cd c010 	str.w	ip, [sp, #16]
  4098f2:	f001 fa15 	bl	40ad20 <_Bfree>
  4098f6:	2301      	movs	r3, #1
  4098f8:	f8dd c010 	ldr.w	ip, [sp, #16]
  4098fc:	e7bb      	b.n	409876 <_dtoa_r+0xbee>
  4098fe:	2b0e      	cmp	r3, #14
  409900:	bf8c      	ite	hi
  409902:	2300      	movhi	r3, #0
  409904:	2301      	movls	r3, #1
  409906:	2100      	movs	r1, #0
  409908:	401d      	ands	r5, r3
  40990a:	6461      	str	r1, [r4, #68]	; 0x44
  40990c:	e436      	b.n	40917c <_dtoa_r+0x4f4>
  40990e:	2301      	movs	r3, #1
  409910:	9323      	str	r3, [sp, #140]	; 0x8c
  409912:	9310      	str	r3, [sp, #64]	; 0x40
  409914:	9304      	str	r3, [sp, #16]
  409916:	e7f6      	b.n	409906 <_dtoa_r+0xc7e>
  409918:	9906      	ldr	r1, [sp, #24]
  40991a:	4620      	mov	r0, r4
  40991c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40991e:	f001 fb4b 	bl	40afb8 <__pow5mult>
  409922:	9006      	str	r0, [sp, #24]
  409924:	f7ff bb42 	b.w	408fac <_dtoa_r+0x324>
  409928:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40992a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40992c:	1af3      	subs	r3, r6, r3
  40992e:	960a      	str	r6, [sp, #40]	; 0x28
  409930:	2600      	movs	r6, #0
  409932:	441a      	add	r2, r3
  409934:	920c      	str	r2, [sp, #48]	; 0x30
  409936:	f7ff bbf3 	b.w	409120 <_dtoa_r+0x498>
  40993a:	9b04      	ldr	r3, [sp, #16]
  40993c:	2b00      	cmp	r3, #0
  40993e:	f43f adcc 	beq.w	4094da <_dtoa_r+0x852>
  409942:	9d10      	ldr	r5, [sp, #64]	; 0x40
  409944:	2d00      	cmp	r5, #0
  409946:	f77f ae57 	ble.w	4095f8 <_dtoa_r+0x970>
  40994a:	2200      	movs	r2, #0
  40994c:	4b86      	ldr	r3, [pc, #536]	; (409b68 <_dtoa_r+0xee0>)
  40994e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  409952:	f002 fab3 	bl	40bebc <__aeabi_dmul>
  409956:	9b02      	ldr	r3, [sp, #8]
  409958:	4606      	mov	r6, r0
  40995a:	460f      	mov	r7, r1
  40995c:	3b01      	subs	r3, #1
  40995e:	f108 0001 	add.w	r0, r8, #1
  409962:	e9cd 6708 	strd	r6, r7, [sp, #32]
  409966:	9314      	str	r3, [sp, #80]	; 0x50
  409968:	f002 fa42 	bl	40bdf0 <__aeabi_i2d>
  40996c:	4602      	mov	r2, r0
  40996e:	460b      	mov	r3, r1
  409970:	4630      	mov	r0, r6
  409972:	4639      	mov	r1, r7
  409974:	f002 faa2 	bl	40bebc <__aeabi_dmul>
  409978:	2200      	movs	r2, #0
  40997a:	4b7c      	ldr	r3, [pc, #496]	; (409b6c <_dtoa_r+0xee4>)
  40997c:	f002 f8ec 	bl	40bb58 <__adddf3>
  409980:	46ac      	mov	ip, r5
  409982:	4606      	mov	r6, r0
  409984:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  409988:	e45a      	b.n	409240 <_dtoa_r+0x5b8>
  40998a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  40998e:	f04f 0802 	mov.w	r8, #2
  409992:	e9cd 2308 	strd	r2, r3, [sp, #32]
  409996:	e432      	b.n	4091fe <_dtoa_r+0x576>
  409998:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40999a:	2130      	movs	r1, #48	; 0x30
  40999c:	3301      	adds	r3, #1
  40999e:	7011      	strb	r1, [r2, #0]
  4099a0:	9302      	str	r3, [sp, #8]
  4099a2:	2331      	movs	r3, #49	; 0x31
  4099a4:	7013      	strb	r3, [r2, #0]
  4099a6:	f7ff bb72 	b.w	40908e <_dtoa_r+0x406>
  4099aa:	9906      	ldr	r1, [sp, #24]
  4099ac:	4620      	mov	r0, r4
  4099ae:	f001 fb03 	bl	40afb8 <__pow5mult>
  4099b2:	9006      	str	r0, [sp, #24]
  4099b4:	f7ff bafa 	b.w	408fac <_dtoa_r+0x324>
  4099b8:	f1ba 0f00 	cmp.w	sl, #0
  4099bc:	f43f aeea 	beq.w	409794 <_dtoa_r+0xb0c>
  4099c0:	f7ff bb07 	b.w	408fd2 <_dtoa_r+0x34a>
  4099c4:	9a02      	ldr	r2, [sp, #8]
  4099c6:	2331      	movs	r3, #49	; 0x31
  4099c8:	3201      	adds	r2, #1
  4099ca:	9202      	str	r2, [sp, #8]
  4099cc:	9a05      	ldr	r2, [sp, #20]
  4099ce:	7013      	strb	r3, [r2, #0]
  4099d0:	e5f5      	b.n	4095be <_dtoa_r+0x936>
  4099d2:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4099d4:	2a00      	cmp	r2, #0
  4099d6:	d055      	beq.n	409a84 <_dtoa_r+0xdfc>
  4099d8:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4099dc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  4099de:	9d07      	ldr	r5, [sp, #28]
  4099e0:	f7ff bba4 	b.w	40912c <_dtoa_r+0x4a4>
  4099e4:	9c03      	ldr	r4, [sp, #12]
  4099e6:	f7ff bb52 	b.w	40908e <_dtoa_r+0x406>
  4099ea:	9b07      	ldr	r3, [sp, #28]
  4099ec:	9a04      	ldr	r2, [sp, #16]
  4099ee:	1a9d      	subs	r5, r3, r2
  4099f0:	2300      	movs	r3, #0
  4099f2:	f7ff bb9b 	b.w	40912c <_dtoa_r+0x4a4>
  4099f6:	2b00      	cmp	r3, #0
  4099f8:	9706      	str	r7, [sp, #24]
  4099fa:	46e1      	mov	r9, ip
  4099fc:	f8cd b020 	str.w	fp, [sp, #32]
  409a00:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  409a02:	4665      	mov	r5, ip
  409a04:	dd0f      	ble.n	409a26 <_dtoa_r+0xd9e>
  409a06:	9906      	ldr	r1, [sp, #24]
  409a08:	2201      	movs	r2, #1
  409a0a:	4620      	mov	r0, r4
  409a0c:	f001 fb24 	bl	40b058 <__lshift>
  409a10:	4639      	mov	r1, r7
  409a12:	9006      	str	r0, [sp, #24]
  409a14:	f001 fb7a 	bl	40b10c <__mcmp>
  409a18:	2800      	cmp	r0, #0
  409a1a:	dd75      	ble.n	409b08 <_dtoa_r+0xe80>
  409a1c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
  409a20:	d066      	beq.n	409af0 <_dtoa_r+0xe68>
  409a22:	f109 0501 	add.w	r5, r9, #1
  409a26:	f8dd a020 	ldr.w	sl, [sp, #32]
  409a2a:	f888 5000 	strb.w	r5, [r8]
  409a2e:	f108 0501 	add.w	r5, r8, #1
  409a32:	9608      	str	r6, [sp, #32]
  409a34:	e5c3      	b.n	4095be <_dtoa_r+0x936>
  409a36:	9c12      	ldr	r4, [sp, #72]	; 0x48
  409a38:	e531      	b.n	40949e <_dtoa_r+0x816>
  409a3a:	d104      	bne.n	409a46 <_dtoa_r+0xdbe>
  409a3c:	f019 0f01 	tst.w	r9, #1
  409a40:	d001      	beq.n	409a46 <_dtoa_r+0xdbe>
  409a42:	e5ac      	b.n	40959e <_dtoa_r+0x916>
  409a44:	4615      	mov	r5, r2
  409a46:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  409a4a:	1e6a      	subs	r2, r5, #1
  409a4c:	2b30      	cmp	r3, #48	; 0x30
  409a4e:	d0f9      	beq.n	409a44 <_dtoa_r+0xdbc>
  409a50:	e5b5      	b.n	4095be <_dtoa_r+0x936>
  409a52:	2700      	movs	r7, #0
  409a54:	9708      	str	r7, [sp, #32]
  409a56:	f7ff ba4c 	b.w	408ef2 <_dtoa_r+0x26a>
  409a5a:	9e08      	ldr	r6, [sp, #32]
  409a5c:	4620      	mov	r0, r4
  409a5e:	6871      	ldr	r1, [r6, #4]
  409a60:	f001 f936 	bl	40acd0 <_Balloc>
  409a64:	6933      	ldr	r3, [r6, #16]
  409a66:	4605      	mov	r5, r0
  409a68:	f106 010c 	add.w	r1, r6, #12
  409a6c:	1c9a      	adds	r2, r3, #2
  409a6e:	300c      	adds	r0, #12
  409a70:	0092      	lsls	r2, r2, #2
  409a72:	f001 f82d 	bl	40aad0 <memcpy>
  409a76:	4620      	mov	r0, r4
  409a78:	4629      	mov	r1, r5
  409a7a:	2201      	movs	r2, #1
  409a7c:	f001 faec 	bl	40b058 <__lshift>
  409a80:	4606      	mov	r6, r0
  409a82:	e6b8      	b.n	4097f6 <_dtoa_r+0xb6e>
  409a84:	9b16      	ldr	r3, [sp, #88]	; 0x58
  409a86:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  409a88:	9d07      	ldr	r5, [sp, #28]
  409a8a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  409a8e:	f7ff bb4d 	b.w	40912c <_dtoa_r+0x4a4>
  409a92:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  409a96:	9706      	str	r7, [sp, #24]
  409a98:	f8cd b020 	str.w	fp, [sp, #32]
  409a9c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  409a9e:	d030      	beq.n	409b02 <_dtoa_r+0xe7a>
  409aa0:	f10c 0901 	add.w	r9, ip, #1
  409aa4:	f8dd a020 	ldr.w	sl, [sp, #32]
  409aa8:	f108 0501 	add.w	r5, r8, #1
  409aac:	9608      	str	r6, [sp, #32]
  409aae:	f888 9000 	strb.w	r9, [r8]
  409ab2:	e584      	b.n	4095be <_dtoa_r+0x936>
  409ab4:	9706      	str	r7, [sp, #24]
  409ab6:	46e1      	mov	r9, ip
  409ab8:	46da      	mov	sl, fp
  409aba:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  409abc:	9608      	str	r6, [sp, #32]
  409abe:	e562      	b.n	409586 <_dtoa_r+0x8fe>
  409ac0:	46b0      	mov	r8, r6
  409ac2:	e504      	b.n	4094ce <_dtoa_r+0x846>
  409ac4:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  409ac8:	9706      	str	r7, [sp, #24]
  409aca:	f8cd b020 	str.w	fp, [sp, #32]
  409ace:	4655      	mov	r5, sl
  409ad0:	46cb      	mov	fp, r9
  409ad2:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  409ad4:	46e1      	mov	r9, ip
  409ad6:	d00b      	beq.n	409af0 <_dtoa_r+0xe68>
  409ad8:	2d00      	cmp	r5, #0
  409ada:	dd01      	ble.n	409ae0 <_dtoa_r+0xe58>
  409adc:	f10b 0931 	add.w	r9, fp, #49	; 0x31
  409ae0:	f8dd a020 	ldr.w	sl, [sp, #32]
  409ae4:	f108 0501 	add.w	r5, r8, #1
  409ae8:	f888 9000 	strb.w	r9, [r8]
  409aec:	9608      	str	r6, [sp, #32]
  409aee:	e566      	b.n	4095be <_dtoa_r+0x936>
  409af0:	f8dd a020 	ldr.w	sl, [sp, #32]
  409af4:	9608      	str	r6, [sp, #32]
  409af6:	2239      	movs	r2, #57	; 0x39
  409af8:	f108 0501 	add.w	r5, r8, #1
  409afc:	f888 2000 	strb.w	r2, [r8]
  409b00:	e54f      	b.n	4095a2 <_dtoa_r+0x91a>
  409b02:	46da      	mov	sl, fp
  409b04:	9608      	str	r6, [sp, #32]
  409b06:	e7f6      	b.n	409af6 <_dtoa_r+0xe6e>
  409b08:	d18d      	bne.n	409a26 <_dtoa_r+0xd9e>
  409b0a:	f019 0f01 	tst.w	r9, #1
  409b0e:	d08a      	beq.n	409a26 <_dtoa_r+0xd9e>
  409b10:	e784      	b.n	409a1c <_dtoa_r+0xd94>
  409b12:	f04f 0802 	mov.w	r8, #2
  409b16:	f7ff bb72 	b.w	4091fe <_dtoa_r+0x576>
  409b1a:	9b10      	ldr	r3, [sp, #64]	; 0x40
  409b1c:	9304      	str	r3, [sp, #16]
  409b1e:	e50e      	b.n	40953e <_dtoa_r+0x8b6>
  409b20:	f43f aa75 	beq.w	40900e <_dtoa_r+0x386>
  409b24:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  409b28:	f7ff ba6a 	b.w	409000 <_dtoa_r+0x378>
  409b2c:	2501      	movs	r5, #1
  409b2e:	f7ff b982 	b.w	408e36 <_dtoa_r+0x1ae>
  409b32:	2500      	movs	r5, #0
  409b34:	4620      	mov	r0, r4
  409b36:	6465      	str	r5, [r4, #68]	; 0x44
  409b38:	4629      	mov	r1, r5
  409b3a:	f001 f8c9 	bl	40acd0 <_Balloc>
  409b3e:	9a02      	ldr	r2, [sp, #8]
  409b40:	9005      	str	r0, [sp, #20]
  409b42:	2a0e      	cmp	r2, #14
  409b44:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  409b46:	6420      	str	r0, [r4, #64]	; 0x40
  409b48:	f73f aad7 	bgt.w	4090fa <_dtoa_r+0x472>
  409b4c:	42ab      	cmp	r3, r5
  409b4e:	f6ff aad4 	blt.w	4090fa <_dtoa_r+0x472>
  409b52:	f04f 33ff 	mov.w	r3, #4294967295
  409b56:	9523      	str	r5, [sp, #140]	; 0x8c
  409b58:	9304      	str	r3, [sp, #16]
  409b5a:	f7ff b9a9 	b.w	408eb0 <_dtoa_r+0x228>
  409b5e:	2301      	movs	r3, #1
  409b60:	930b      	str	r3, [sp, #44]	; 0x2c
  409b62:	f7ff bbfa 	b.w	40935a <_dtoa_r+0x6d2>
  409b66:	bf00      	nop
  409b68:	40240000 	.word	0x40240000
  409b6c:	401c0000 	.word	0x401c0000

00409b70 <__sflush_r>:
  409b70:	898b      	ldrh	r3, [r1, #12]
  409b72:	b29a      	uxth	r2, r3
  409b74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409b78:	460d      	mov	r5, r1
  409b7a:	0711      	lsls	r1, r2, #28
  409b7c:	4680      	mov	r8, r0
  409b7e:	d43c      	bmi.n	409bfa <__sflush_r+0x8a>
  409b80:	686a      	ldr	r2, [r5, #4]
  409b82:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  409b86:	2a00      	cmp	r2, #0
  409b88:	81ab      	strh	r3, [r5, #12]
  409b8a:	dd76      	ble.n	409c7a <__sflush_r+0x10a>
  409b8c:	6aae      	ldr	r6, [r5, #40]	; 0x28
  409b8e:	2e00      	cmp	r6, #0
  409b90:	d04b      	beq.n	409c2a <__sflush_r+0xba>
  409b92:	b29b      	uxth	r3, r3
  409b94:	2100      	movs	r1, #0
  409b96:	f8d8 4000 	ldr.w	r4, [r8]
  409b9a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  409b9e:	f8c8 1000 	str.w	r1, [r8]
  409ba2:	b292      	uxth	r2, r2
  409ba4:	2a00      	cmp	r2, #0
  409ba6:	d06c      	beq.n	409c82 <__sflush_r+0x112>
  409ba8:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  409baa:	075f      	lsls	r7, r3, #29
  409bac:	d505      	bpl.n	409bba <__sflush_r+0x4a>
  409bae:	6869      	ldr	r1, [r5, #4]
  409bb0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  409bb2:	1a52      	subs	r2, r2, r1
  409bb4:	b10b      	cbz	r3, 409bba <__sflush_r+0x4a>
  409bb6:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  409bb8:	1ad2      	subs	r2, r2, r3
  409bba:	4640      	mov	r0, r8
  409bbc:	69e9      	ldr	r1, [r5, #28]
  409bbe:	2300      	movs	r3, #0
  409bc0:	47b0      	blx	r6
  409bc2:	1c46      	adds	r6, r0, #1
  409bc4:	d03e      	beq.n	409c44 <__sflush_r+0xd4>
  409bc6:	89ab      	ldrh	r3, [r5, #12]
  409bc8:	2100      	movs	r1, #0
  409bca:	692a      	ldr	r2, [r5, #16]
  409bcc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  409bd0:	6069      	str	r1, [r5, #4]
  409bd2:	602a      	str	r2, [r5, #0]
  409bd4:	b29b      	uxth	r3, r3
  409bd6:	04da      	lsls	r2, r3, #19
  409bd8:	81ab      	strh	r3, [r5, #12]
  409bda:	d44c      	bmi.n	409c76 <__sflush_r+0x106>
  409bdc:	6b29      	ldr	r1, [r5, #48]	; 0x30
  409bde:	f8c8 4000 	str.w	r4, [r8]
  409be2:	b311      	cbz	r1, 409c2a <__sflush_r+0xba>
  409be4:	f105 0340 	add.w	r3, r5, #64	; 0x40
  409be8:	4299      	cmp	r1, r3
  409bea:	d002      	beq.n	409bf2 <__sflush_r+0x82>
  409bec:	4640      	mov	r0, r8
  409bee:	f000 f96b 	bl	409ec8 <_free_r>
  409bf2:	2000      	movs	r0, #0
  409bf4:	6328      	str	r0, [r5, #48]	; 0x30
  409bf6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409bfa:	692e      	ldr	r6, [r5, #16]
  409bfc:	b1ae      	cbz	r6, 409c2a <__sflush_r+0xba>
  409bfe:	682c      	ldr	r4, [r5, #0]
  409c00:	0791      	lsls	r1, r2, #30
  409c02:	602e      	str	r6, [r5, #0]
  409c04:	eba4 0406 	sub.w	r4, r4, r6
  409c08:	d11a      	bne.n	409c40 <__sflush_r+0xd0>
  409c0a:	696b      	ldr	r3, [r5, #20]
  409c0c:	60ab      	str	r3, [r5, #8]
  409c0e:	e00a      	b.n	409c26 <__sflush_r+0xb6>
  409c10:	4632      	mov	r2, r6
  409c12:	4623      	mov	r3, r4
  409c14:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  409c16:	4640      	mov	r0, r8
  409c18:	69e9      	ldr	r1, [r5, #28]
  409c1a:	47b8      	blx	r7
  409c1c:	2800      	cmp	r0, #0
  409c1e:	eba4 0400 	sub.w	r4, r4, r0
  409c22:	4406      	add	r6, r0
  409c24:	dd04      	ble.n	409c30 <__sflush_r+0xc0>
  409c26:	2c00      	cmp	r4, #0
  409c28:	dcf2      	bgt.n	409c10 <__sflush_r+0xa0>
  409c2a:	2000      	movs	r0, #0
  409c2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409c30:	89ab      	ldrh	r3, [r5, #12]
  409c32:	f04f 30ff 	mov.w	r0, #4294967295
  409c36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  409c3a:	81ab      	strh	r3, [r5, #12]
  409c3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409c40:	2300      	movs	r3, #0
  409c42:	e7e3      	b.n	409c0c <__sflush_r+0x9c>
  409c44:	f8d8 3000 	ldr.w	r3, [r8]
  409c48:	fab3 f283 	clz	r2, r3
  409c4c:	2b00      	cmp	r3, #0
  409c4e:	bf18      	it	ne
  409c50:	2b1d      	cmpne	r3, #29
  409c52:	ea4f 1252 	mov.w	r2, r2, lsr #5
  409c56:	d001      	beq.n	409c5c <__sflush_r+0xec>
  409c58:	2b16      	cmp	r3, #22
  409c5a:	d127      	bne.n	409cac <__sflush_r+0x13c>
  409c5c:	89ab      	ldrh	r3, [r5, #12]
  409c5e:	2600      	movs	r6, #0
  409c60:	6929      	ldr	r1, [r5, #16]
  409c62:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  409c66:	b29b      	uxth	r3, r3
  409c68:	81ab      	strh	r3, [r5, #12]
  409c6a:	04db      	lsls	r3, r3, #19
  409c6c:	e885 0042 	stmia.w	r5, {r1, r6}
  409c70:	d5b4      	bpl.n	409bdc <__sflush_r+0x6c>
  409c72:	2a00      	cmp	r2, #0
  409c74:	d0b2      	beq.n	409bdc <__sflush_r+0x6c>
  409c76:	6528      	str	r0, [r5, #80]	; 0x50
  409c78:	e7b0      	b.n	409bdc <__sflush_r+0x6c>
  409c7a:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  409c7c:	2a00      	cmp	r2, #0
  409c7e:	dc85      	bgt.n	409b8c <__sflush_r+0x1c>
  409c80:	e7d3      	b.n	409c2a <__sflush_r+0xba>
  409c82:	2301      	movs	r3, #1
  409c84:	4640      	mov	r0, r8
  409c86:	69e9      	ldr	r1, [r5, #28]
  409c88:	47b0      	blx	r6
  409c8a:	1c43      	adds	r3, r0, #1
  409c8c:	4602      	mov	r2, r0
  409c8e:	d002      	beq.n	409c96 <__sflush_r+0x126>
  409c90:	89ab      	ldrh	r3, [r5, #12]
  409c92:	6aae      	ldr	r6, [r5, #40]	; 0x28
  409c94:	e789      	b.n	409baa <__sflush_r+0x3a>
  409c96:	f8d8 3000 	ldr.w	r3, [r8]
  409c9a:	2b00      	cmp	r3, #0
  409c9c:	d0f8      	beq.n	409c90 <__sflush_r+0x120>
  409c9e:	2b16      	cmp	r3, #22
  409ca0:	d001      	beq.n	409ca6 <__sflush_r+0x136>
  409ca2:	2b1d      	cmp	r3, #29
  409ca4:	d1c4      	bne.n	409c30 <__sflush_r+0xc0>
  409ca6:	f8c8 4000 	str.w	r4, [r8]
  409caa:	e7be      	b.n	409c2a <__sflush_r+0xba>
  409cac:	89ab      	ldrh	r3, [r5, #12]
  409cae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  409cb2:	81ab      	strh	r3, [r5, #12]
  409cb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00409cb8 <_fflush_r>:
  409cb8:	b510      	push	{r4, lr}
  409cba:	4604      	mov	r4, r0
  409cbc:	b082      	sub	sp, #8
  409cbe:	b108      	cbz	r0, 409cc4 <_fflush_r+0xc>
  409cc0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  409cc2:	b153      	cbz	r3, 409cda <_fflush_r+0x22>
  409cc4:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  409cc8:	b908      	cbnz	r0, 409cce <_fflush_r+0x16>
  409cca:	b002      	add	sp, #8
  409ccc:	bd10      	pop	{r4, pc}
  409cce:	4620      	mov	r0, r4
  409cd0:	b002      	add	sp, #8
  409cd2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  409cd6:	f7ff bf4b 	b.w	409b70 <__sflush_r>
  409cda:	9101      	str	r1, [sp, #4]
  409cdc:	f000 f886 	bl	409dec <__sinit>
  409ce0:	9901      	ldr	r1, [sp, #4]
  409ce2:	e7ef      	b.n	409cc4 <_fflush_r+0xc>

00409ce4 <_cleanup_r>:
  409ce4:	4901      	ldr	r1, [pc, #4]	; (409cec <_cleanup_r+0x8>)
  409ce6:	f000 bb59 	b.w	40a39c <_fwalk_reent>
  409cea:	bf00      	nop
  409cec:	0040ba2d 	.word	0x0040ba2d

00409cf0 <__sinit.part.1>:
  409cf0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409cf4:	4682      	mov	sl, r0
  409cf6:	2400      	movs	r4, #0
  409cf8:	4837      	ldr	r0, [pc, #220]	; (409dd8 <__sinit.part.1+0xe8>)
  409cfa:	2103      	movs	r1, #3
  409cfc:	f8da 5004 	ldr.w	r5, [sl, #4]
  409d00:	f50a 723b 	add.w	r2, sl, #748	; 0x2ec
  409d04:	2604      	movs	r6, #4
  409d06:	f8ca 003c 	str.w	r0, [sl, #60]	; 0x3c
  409d0a:	f8ca 12e4 	str.w	r1, [sl, #740]	; 0x2e4
  409d0e:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  409d12:	f8ca 22e8 	str.w	r2, [sl, #744]	; 0x2e8
  409d16:	4621      	mov	r1, r4
  409d18:	f8ca 42e0 	str.w	r4, [sl, #736]	; 0x2e0
  409d1c:	2208      	movs	r2, #8
  409d1e:	81ae      	strh	r6, [r5, #12]
  409d20:	602c      	str	r4, [r5, #0]
  409d22:	606c      	str	r4, [r5, #4]
  409d24:	60ac      	str	r4, [r5, #8]
  409d26:	666c      	str	r4, [r5, #100]	; 0x64
  409d28:	81ec      	strh	r4, [r5, #14]
  409d2a:	612c      	str	r4, [r5, #16]
  409d2c:	616c      	str	r4, [r5, #20]
  409d2e:	61ac      	str	r4, [r5, #24]
  409d30:	f7fd fa24 	bl	40717c <memset>
  409d34:	f8df b0a8 	ldr.w	fp, [pc, #168]	; 409de0 <__sinit.part.1+0xf0>
  409d38:	f8da 6008 	ldr.w	r6, [sl, #8]
  409d3c:	f04f 0301 	mov.w	r3, #1
  409d40:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 409de4 <__sinit.part.1+0xf4>
  409d44:	f04f 0e09 	mov.w	lr, #9
  409d48:	f8df 809c 	ldr.w	r8, [pc, #156]	; 409de8 <__sinit.part.1+0xf8>
  409d4c:	4621      	mov	r1, r4
  409d4e:	4f23      	ldr	r7, [pc, #140]	; (409ddc <__sinit.part.1+0xec>)
  409d50:	2208      	movs	r2, #8
  409d52:	61ed      	str	r5, [r5, #28]
  409d54:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  409d58:	f8c5 b020 	str.w	fp, [r5, #32]
  409d5c:	f8c5 9024 	str.w	r9, [r5, #36]	; 0x24
  409d60:	f8c5 8028 	str.w	r8, [r5, #40]	; 0x28
  409d64:	62ef      	str	r7, [r5, #44]	; 0x2c
  409d66:	81f3      	strh	r3, [r6, #14]
  409d68:	f8a6 e00c 	strh.w	lr, [r6, #12]
  409d6c:	6034      	str	r4, [r6, #0]
  409d6e:	6074      	str	r4, [r6, #4]
  409d70:	60b4      	str	r4, [r6, #8]
  409d72:	6674      	str	r4, [r6, #100]	; 0x64
  409d74:	6134      	str	r4, [r6, #16]
  409d76:	6174      	str	r4, [r6, #20]
  409d78:	61b4      	str	r4, [r6, #24]
  409d7a:	f7fd f9ff 	bl	40717c <memset>
  409d7e:	f8da 500c 	ldr.w	r5, [sl, #12]
  409d82:	f04f 0c12 	mov.w	ip, #18
  409d86:	f04f 0e02 	mov.w	lr, #2
  409d8a:	61f6      	str	r6, [r6, #28]
  409d8c:	4621      	mov	r1, r4
  409d8e:	f8c6 b020 	str.w	fp, [r6, #32]
  409d92:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  409d96:	f8c6 9024 	str.w	r9, [r6, #36]	; 0x24
  409d9a:	2208      	movs	r2, #8
  409d9c:	f8c6 8028 	str.w	r8, [r6, #40]	; 0x28
  409da0:	62f7      	str	r7, [r6, #44]	; 0x2c
  409da2:	602c      	str	r4, [r5, #0]
  409da4:	606c      	str	r4, [r5, #4]
  409da6:	60ac      	str	r4, [r5, #8]
  409da8:	666c      	str	r4, [r5, #100]	; 0x64
  409daa:	612c      	str	r4, [r5, #16]
  409dac:	616c      	str	r4, [r5, #20]
  409dae:	61ac      	str	r4, [r5, #24]
  409db0:	f8a5 c00c 	strh.w	ip, [r5, #12]
  409db4:	f8a5 e00e 	strh.w	lr, [r5, #14]
  409db8:	f7fd f9e0 	bl	40717c <memset>
  409dbc:	2301      	movs	r3, #1
  409dbe:	61ed      	str	r5, [r5, #28]
  409dc0:	f8c5 b020 	str.w	fp, [r5, #32]
  409dc4:	f8c5 9024 	str.w	r9, [r5, #36]	; 0x24
  409dc8:	f8c5 8028 	str.w	r8, [r5, #40]	; 0x28
  409dcc:	62ef      	str	r7, [r5, #44]	; 0x2c
  409dce:	f8ca 3038 	str.w	r3, [sl, #56]	; 0x38
  409dd2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409dd6:	bf00      	nop
  409dd8:	00409ce5 	.word	0x00409ce5
  409ddc:	0040b7c1 	.word	0x0040b7c1
  409de0:	0040b741 	.word	0x0040b741
  409de4:	0040b765 	.word	0x0040b765
  409de8:	0040b79d 	.word	0x0040b79d

00409dec <__sinit>:
  409dec:	6b83      	ldr	r3, [r0, #56]	; 0x38
  409dee:	b103      	cbz	r3, 409df2 <__sinit+0x6>
  409df0:	4770      	bx	lr
  409df2:	f7ff bf7d 	b.w	409cf0 <__sinit.part.1>
  409df6:	bf00      	nop

00409df8 <__sfp_lock_acquire>:
  409df8:	4770      	bx	lr
  409dfa:	bf00      	nop

00409dfc <__sfp_lock_release>:
  409dfc:	4770      	bx	lr
  409dfe:	bf00      	nop

00409e00 <__libc_fini_array>:
  409e00:	b538      	push	{r3, r4, r5, lr}
  409e02:	4b08      	ldr	r3, [pc, #32]	; (409e24 <__libc_fini_array+0x24>)
  409e04:	4d08      	ldr	r5, [pc, #32]	; (409e28 <__libc_fini_array+0x28>)
  409e06:	1aed      	subs	r5, r5, r3
  409e08:	10ac      	asrs	r4, r5, #2
  409e0a:	bf18      	it	ne
  409e0c:	18ed      	addne	r5, r5, r3
  409e0e:	d005      	beq.n	409e1c <__libc_fini_array+0x1c>
  409e10:	3c01      	subs	r4, #1
  409e12:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  409e16:	4798      	blx	r3
  409e18:	2c00      	cmp	r4, #0
  409e1a:	d1f9      	bne.n	409e10 <__libc_fini_array+0x10>
  409e1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  409e20:	f003 bc68 	b.w	40d6f4 <_fini>
  409e24:	0040d700 	.word	0x0040d700
  409e28:	0040d704 	.word	0x0040d704

00409e2c <_malloc_trim_r>:
  409e2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  409e2e:	4f22      	ldr	r7, [pc, #136]	; (409eb8 <_malloc_trim_r+0x8c>)
  409e30:	460c      	mov	r4, r1
  409e32:	4606      	mov	r6, r0
  409e34:	f000 ff48 	bl	40acc8 <__malloc_lock>
  409e38:	68ba      	ldr	r2, [r7, #8]
  409e3a:	4b20      	ldr	r3, [pc, #128]	; (409ebc <_malloc_trim_r+0x90>)
  409e3c:	6855      	ldr	r5, [r2, #4]
  409e3e:	f025 0503 	bic.w	r5, r5, #3
  409e42:	1b2c      	subs	r4, r5, r4
  409e44:	f604 74ef 	addw	r4, r4, #4079	; 0xfef
  409e48:	4023      	ands	r3, r4
  409e4a:	f5a3 5480 	sub.w	r4, r3, #4096	; 0x1000
  409e4e:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  409e52:	db07      	blt.n	409e64 <_malloc_trim_r+0x38>
  409e54:	4630      	mov	r0, r6
  409e56:	2100      	movs	r1, #0
  409e58:	f001 fc60 	bl	40b71c <_sbrk_r>
  409e5c:	68bb      	ldr	r3, [r7, #8]
  409e5e:	442b      	add	r3, r5
  409e60:	4298      	cmp	r0, r3
  409e62:	d004      	beq.n	409e6e <_malloc_trim_r+0x42>
  409e64:	4630      	mov	r0, r6
  409e66:	f000 ff31 	bl	40accc <__malloc_unlock>
  409e6a:	2000      	movs	r0, #0
  409e6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  409e6e:	4630      	mov	r0, r6
  409e70:	4261      	negs	r1, r4
  409e72:	f001 fc53 	bl	40b71c <_sbrk_r>
  409e76:	3001      	adds	r0, #1
  409e78:	d00d      	beq.n	409e96 <_malloc_trim_r+0x6a>
  409e7a:	4a11      	ldr	r2, [pc, #68]	; (409ec0 <_malloc_trim_r+0x94>)
  409e7c:	1b2d      	subs	r5, r5, r4
  409e7e:	68b9      	ldr	r1, [r7, #8]
  409e80:	4630      	mov	r0, r6
  409e82:	6813      	ldr	r3, [r2, #0]
  409e84:	f045 0501 	orr.w	r5, r5, #1
  409e88:	1b1b      	subs	r3, r3, r4
  409e8a:	604d      	str	r5, [r1, #4]
  409e8c:	6013      	str	r3, [r2, #0]
  409e8e:	f000 ff1d 	bl	40accc <__malloc_unlock>
  409e92:	2001      	movs	r0, #1
  409e94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  409e96:	4630      	mov	r0, r6
  409e98:	2100      	movs	r1, #0
  409e9a:	f001 fc3f 	bl	40b71c <_sbrk_r>
  409e9e:	68ba      	ldr	r2, [r7, #8]
  409ea0:	1a83      	subs	r3, r0, r2
  409ea2:	2b0f      	cmp	r3, #15
  409ea4:	ddde      	ble.n	409e64 <_malloc_trim_r+0x38>
  409ea6:	4c07      	ldr	r4, [pc, #28]	; (409ec4 <_malloc_trim_r+0x98>)
  409ea8:	f043 0301 	orr.w	r3, r3, #1
  409eac:	4904      	ldr	r1, [pc, #16]	; (409ec0 <_malloc_trim_r+0x94>)
  409eae:	6824      	ldr	r4, [r4, #0]
  409eb0:	6053      	str	r3, [r2, #4]
  409eb2:	1b00      	subs	r0, r0, r4
  409eb4:	6008      	str	r0, [r1, #0]
  409eb6:	e7d5      	b.n	409e64 <_malloc_trim_r+0x38>
  409eb8:	20400504 	.word	0x20400504
  409ebc:	fffff000 	.word	0xfffff000
  409ec0:	204009f0 	.word	0x204009f0
  409ec4:	20400910 	.word	0x20400910

00409ec8 <_free_r>:
  409ec8:	2900      	cmp	r1, #0
  409eca:	d04d      	beq.n	409f68 <_free_r+0xa0>
  409ecc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409ed0:	460c      	mov	r4, r1
  409ed2:	4680      	mov	r8, r0
  409ed4:	f000 fef8 	bl	40acc8 <__malloc_lock>
  409ed8:	4963      	ldr	r1, [pc, #396]	; (40a068 <_free_r+0x1a0>)
  409eda:	f854 7c04 	ldr.w	r7, [r4, #-4]
  409ede:	f1a4 0508 	sub.w	r5, r4, #8
  409ee2:	688e      	ldr	r6, [r1, #8]
  409ee4:	f027 0301 	bic.w	r3, r7, #1
  409ee8:	18ea      	adds	r2, r5, r3
  409eea:	6850      	ldr	r0, [r2, #4]
  409eec:	4296      	cmp	r6, r2
  409eee:	f020 0003 	bic.w	r0, r0, #3
  409ef2:	d059      	beq.n	409fa8 <_free_r+0xe0>
  409ef4:	07fe      	lsls	r6, r7, #31
  409ef6:	6050      	str	r0, [r2, #4]
  409ef8:	d40b      	bmi.n	409f12 <_free_r+0x4a>
  409efa:	f854 4c08 	ldr.w	r4, [r4, #-8]
  409efe:	f101 0708 	add.w	r7, r1, #8
  409f02:	1b2d      	subs	r5, r5, r4
  409f04:	4423      	add	r3, r4
  409f06:	68ac      	ldr	r4, [r5, #8]
  409f08:	42bc      	cmp	r4, r7
  409f0a:	d066      	beq.n	409fda <_free_r+0x112>
  409f0c:	68ef      	ldr	r7, [r5, #12]
  409f0e:	60e7      	str	r7, [r4, #12]
  409f10:	60bc      	str	r4, [r7, #8]
  409f12:	1814      	adds	r4, r2, r0
  409f14:	6864      	ldr	r4, [r4, #4]
  409f16:	07e4      	lsls	r4, r4, #31
  409f18:	d40c      	bmi.n	409f34 <_free_r+0x6c>
  409f1a:	4c54      	ldr	r4, [pc, #336]	; (40a06c <_free_r+0x1a4>)
  409f1c:	4403      	add	r3, r0
  409f1e:	6890      	ldr	r0, [r2, #8]
  409f20:	42a0      	cmp	r0, r4
  409f22:	d07c      	beq.n	40a01e <_free_r+0x156>
  409f24:	68d4      	ldr	r4, [r2, #12]
  409f26:	f043 0201 	orr.w	r2, r3, #1
  409f2a:	60c4      	str	r4, [r0, #12]
  409f2c:	60a0      	str	r0, [r4, #8]
  409f2e:	606a      	str	r2, [r5, #4]
  409f30:	50eb      	str	r3, [r5, r3]
  409f32:	e003      	b.n	409f3c <_free_r+0x74>
  409f34:	f043 0201 	orr.w	r2, r3, #1
  409f38:	606a      	str	r2, [r5, #4]
  409f3a:	50eb      	str	r3, [r5, r3]
  409f3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  409f40:	d213      	bcs.n	409f6a <_free_r+0xa2>
  409f42:	08db      	lsrs	r3, r3, #3
  409f44:	2001      	movs	r0, #1
  409f46:	684a      	ldr	r2, [r1, #4]
  409f48:	109c      	asrs	r4, r3, #2
  409f4a:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
  409f4e:	40a0      	lsls	r0, r4
  409f50:	689c      	ldr	r4, [r3, #8]
  409f52:	4302      	orrs	r2, r0
  409f54:	60eb      	str	r3, [r5, #12]
  409f56:	60ac      	str	r4, [r5, #8]
  409f58:	604a      	str	r2, [r1, #4]
  409f5a:	609d      	str	r5, [r3, #8]
  409f5c:	60e5      	str	r5, [r4, #12]
  409f5e:	4640      	mov	r0, r8
  409f60:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  409f64:	f000 beb2 	b.w	40accc <__malloc_unlock>
  409f68:	4770      	bx	lr
  409f6a:	0a5a      	lsrs	r2, r3, #9
  409f6c:	2a04      	cmp	r2, #4
  409f6e:	d847      	bhi.n	40a000 <_free_r+0x138>
  409f70:	099a      	lsrs	r2, r3, #6
  409f72:	f102 0438 	add.w	r4, r2, #56	; 0x38
  409f76:	0060      	lsls	r0, r4, #1
  409f78:	eb01 0080 	add.w	r0, r1, r0, lsl #2
  409f7c:	493a      	ldr	r1, [pc, #232]	; (40a068 <_free_r+0x1a0>)
  409f7e:	6882      	ldr	r2, [r0, #8]
  409f80:	4282      	cmp	r2, r0
  409f82:	d043      	beq.n	40a00c <_free_r+0x144>
  409f84:	6851      	ldr	r1, [r2, #4]
  409f86:	f021 0103 	bic.w	r1, r1, #3
  409f8a:	4299      	cmp	r1, r3
  409f8c:	d902      	bls.n	409f94 <_free_r+0xcc>
  409f8e:	6892      	ldr	r2, [r2, #8]
  409f90:	4290      	cmp	r0, r2
  409f92:	d1f7      	bne.n	409f84 <_free_r+0xbc>
  409f94:	68d3      	ldr	r3, [r2, #12]
  409f96:	60eb      	str	r3, [r5, #12]
  409f98:	4640      	mov	r0, r8
  409f9a:	60aa      	str	r2, [r5, #8]
  409f9c:	609d      	str	r5, [r3, #8]
  409f9e:	60d5      	str	r5, [r2, #12]
  409fa0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  409fa4:	f000 be92 	b.w	40accc <__malloc_unlock>
  409fa8:	07ff      	lsls	r7, r7, #31
  409faa:	4403      	add	r3, r0
  409fac:	d407      	bmi.n	409fbe <_free_r+0xf6>
  409fae:	f854 2c08 	ldr.w	r2, [r4, #-8]
  409fb2:	1aad      	subs	r5, r5, r2
  409fb4:	4413      	add	r3, r2
  409fb6:	68a8      	ldr	r0, [r5, #8]
  409fb8:	68ea      	ldr	r2, [r5, #12]
  409fba:	60c2      	str	r2, [r0, #12]
  409fbc:	6090      	str	r0, [r2, #8]
  409fbe:	4a2c      	ldr	r2, [pc, #176]	; (40a070 <_free_r+0x1a8>)
  409fc0:	f043 0001 	orr.w	r0, r3, #1
  409fc4:	6812      	ldr	r2, [r2, #0]
  409fc6:	6068      	str	r0, [r5, #4]
  409fc8:	4293      	cmp	r3, r2
  409fca:	608d      	str	r5, [r1, #8]
  409fcc:	d3c7      	bcc.n	409f5e <_free_r+0x96>
  409fce:	4b29      	ldr	r3, [pc, #164]	; (40a074 <_free_r+0x1ac>)
  409fd0:	4640      	mov	r0, r8
  409fd2:	6819      	ldr	r1, [r3, #0]
  409fd4:	f7ff ff2a 	bl	409e2c <_malloc_trim_r>
  409fd8:	e7c1      	b.n	409f5e <_free_r+0x96>
  409fda:	1811      	adds	r1, r2, r0
  409fdc:	6849      	ldr	r1, [r1, #4]
  409fde:	07c9      	lsls	r1, r1, #31
  409fe0:	d409      	bmi.n	409ff6 <_free_r+0x12e>
  409fe2:	4403      	add	r3, r0
  409fe4:	68d1      	ldr	r1, [r2, #12]
  409fe6:	6892      	ldr	r2, [r2, #8]
  409fe8:	f043 0001 	orr.w	r0, r3, #1
  409fec:	60d1      	str	r1, [r2, #12]
  409fee:	608a      	str	r2, [r1, #8]
  409ff0:	6068      	str	r0, [r5, #4]
  409ff2:	50eb      	str	r3, [r5, r3]
  409ff4:	e7b3      	b.n	409f5e <_free_r+0x96>
  409ff6:	f043 0201 	orr.w	r2, r3, #1
  409ffa:	606a      	str	r2, [r5, #4]
  409ffc:	50eb      	str	r3, [r5, r3]
  409ffe:	e7ae      	b.n	409f5e <_free_r+0x96>
  40a000:	2a14      	cmp	r2, #20
  40a002:	d815      	bhi.n	40a030 <_free_r+0x168>
  40a004:	f102 045b 	add.w	r4, r2, #91	; 0x5b
  40a008:	0060      	lsls	r0, r4, #1
  40a00a:	e7b5      	b.n	409f78 <_free_r+0xb0>
  40a00c:	10a4      	asrs	r4, r4, #2
  40a00e:	2701      	movs	r7, #1
  40a010:	6848      	ldr	r0, [r1, #4]
  40a012:	4613      	mov	r3, r2
  40a014:	fa07 f404 	lsl.w	r4, r7, r4
  40a018:	4320      	orrs	r0, r4
  40a01a:	6048      	str	r0, [r1, #4]
  40a01c:	e7bb      	b.n	409f96 <_free_r+0xce>
  40a01e:	f043 0201 	orr.w	r2, r3, #1
  40a022:	614d      	str	r5, [r1, #20]
  40a024:	610d      	str	r5, [r1, #16]
  40a026:	60e8      	str	r0, [r5, #12]
  40a028:	60a8      	str	r0, [r5, #8]
  40a02a:	606a      	str	r2, [r5, #4]
  40a02c:	50eb      	str	r3, [r5, r3]
  40a02e:	e796      	b.n	409f5e <_free_r+0x96>
  40a030:	2a54      	cmp	r2, #84	; 0x54
  40a032:	d804      	bhi.n	40a03e <_free_r+0x176>
  40a034:	0b1a      	lsrs	r2, r3, #12
  40a036:	f102 046e 	add.w	r4, r2, #110	; 0x6e
  40a03a:	0060      	lsls	r0, r4, #1
  40a03c:	e79c      	b.n	409f78 <_free_r+0xb0>
  40a03e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40a042:	d804      	bhi.n	40a04e <_free_r+0x186>
  40a044:	0bda      	lsrs	r2, r3, #15
  40a046:	f102 0477 	add.w	r4, r2, #119	; 0x77
  40a04a:	0060      	lsls	r0, r4, #1
  40a04c:	e794      	b.n	409f78 <_free_r+0xb0>
  40a04e:	f240 5054 	movw	r0, #1364	; 0x554
  40a052:	4282      	cmp	r2, r0
  40a054:	d804      	bhi.n	40a060 <_free_r+0x198>
  40a056:	0c9a      	lsrs	r2, r3, #18
  40a058:	f102 047c 	add.w	r4, r2, #124	; 0x7c
  40a05c:	0060      	lsls	r0, r4, #1
  40a05e:	e78b      	b.n	409f78 <_free_r+0xb0>
  40a060:	20fc      	movs	r0, #252	; 0xfc
  40a062:	247e      	movs	r4, #126	; 0x7e
  40a064:	e788      	b.n	409f78 <_free_r+0xb0>
  40a066:	bf00      	nop
  40a068:	20400504 	.word	0x20400504
  40a06c:	2040050c 	.word	0x2040050c
  40a070:	2040090c 	.word	0x2040090c
  40a074:	204009ec 	.word	0x204009ec

0040a078 <__sfvwrite_r>:
  40a078:	6893      	ldr	r3, [r2, #8]
  40a07a:	2b00      	cmp	r3, #0
  40a07c:	d07a      	beq.n	40a174 <__sfvwrite_r+0xfc>
  40a07e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40a082:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
  40a086:	b083      	sub	sp, #12
  40a088:	460c      	mov	r4, r1
  40a08a:	4681      	mov	r9, r0
  40a08c:	f01e 0f08 	tst.w	lr, #8
  40a090:	4616      	mov	r6, r2
  40a092:	d026      	beq.n	40a0e2 <__sfvwrite_r+0x6a>
  40a094:	690b      	ldr	r3, [r1, #16]
  40a096:	b323      	cbz	r3, 40a0e2 <__sfvwrite_r+0x6a>
  40a098:	f00e 0802 	and.w	r8, lr, #2
  40a09c:	6835      	ldr	r5, [r6, #0]
  40a09e:	fa1f f088 	uxth.w	r0, r8
  40a0a2:	b370      	cbz	r0, 40a102 <__sfvwrite_r+0x8a>
  40a0a4:	f04f 0a00 	mov.w	sl, #0
  40a0a8:	f8df b2ec 	ldr.w	fp, [pc, #748]	; 40a398 <__sfvwrite_r+0x320>
  40a0ac:	46d0      	mov	r8, sl
  40a0ae:	45d8      	cmp	r8, fp
  40a0b0:	4643      	mov	r3, r8
  40a0b2:	4652      	mov	r2, sl
  40a0b4:	4648      	mov	r0, r9
  40a0b6:	bf28      	it	cs
  40a0b8:	465b      	movcs	r3, fp
  40a0ba:	f1b8 0f00 	cmp.w	r8, #0
  40a0be:	d053      	beq.n	40a168 <__sfvwrite_r+0xf0>
  40a0c0:	69e1      	ldr	r1, [r4, #28]
  40a0c2:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40a0c4:	47b8      	blx	r7
  40a0c6:	2800      	cmp	r0, #0
  40a0c8:	dd73      	ble.n	40a1b2 <__sfvwrite_r+0x13a>
  40a0ca:	68b3      	ldr	r3, [r6, #8]
  40a0cc:	4482      	add	sl, r0
  40a0ce:	ebc0 0808 	rsb	r8, r0, r8
  40a0d2:	1a18      	subs	r0, r3, r0
  40a0d4:	60b0      	str	r0, [r6, #8]
  40a0d6:	2800      	cmp	r0, #0
  40a0d8:	d1e9      	bne.n	40a0ae <__sfvwrite_r+0x36>
  40a0da:	2000      	movs	r0, #0
  40a0dc:	b003      	add	sp, #12
  40a0de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a0e2:	4648      	mov	r0, r9
  40a0e4:	4621      	mov	r1, r4
  40a0e6:	f7fe fcbb 	bl	408a60 <__swsetup_r>
  40a0ea:	2800      	cmp	r0, #0
  40a0ec:	f040 814c 	bne.w	40a388 <__sfvwrite_r+0x310>
  40a0f0:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  40a0f4:	6835      	ldr	r5, [r6, #0]
  40a0f6:	f00e 0802 	and.w	r8, lr, #2
  40a0fa:	fa1f f088 	uxth.w	r0, r8
  40a0fe:	2800      	cmp	r0, #0
  40a100:	d1d0      	bne.n	40a0a4 <__sfvwrite_r+0x2c>
  40a102:	f01e 0b01 	ands.w	fp, lr, #1
  40a106:	d15d      	bne.n	40a1c4 <__sfvwrite_r+0x14c>
  40a108:	46d8      	mov	r8, fp
  40a10a:	f1b8 0f00 	cmp.w	r8, #0
  40a10e:	d025      	beq.n	40a15c <__sfvwrite_r+0xe4>
  40a110:	f41e 7f00 	tst.w	lr, #512	; 0x200
  40a114:	68a7      	ldr	r7, [r4, #8]
  40a116:	d02f      	beq.n	40a178 <__sfvwrite_r+0x100>
  40a118:	45b8      	cmp	r8, r7
  40a11a:	46ba      	mov	sl, r7
  40a11c:	f0c0 80a8 	bcc.w	40a270 <__sfvwrite_r+0x1f8>
  40a120:	f41e 6f90 	tst.w	lr, #1152	; 0x480
  40a124:	f040 80b5 	bne.w	40a292 <__sfvwrite_r+0x21a>
  40a128:	6820      	ldr	r0, [r4, #0]
  40a12a:	4659      	mov	r1, fp
  40a12c:	4652      	mov	r2, sl
  40a12e:	f000 fd69 	bl	40ac04 <memmove>
  40a132:	68a2      	ldr	r2, [r4, #8]
  40a134:	6821      	ldr	r1, [r4, #0]
  40a136:	4640      	mov	r0, r8
  40a138:	1bd7      	subs	r7, r2, r7
  40a13a:	eb01 030a 	add.w	r3, r1, sl
  40a13e:	60a7      	str	r7, [r4, #8]
  40a140:	6023      	str	r3, [r4, #0]
  40a142:	68b3      	ldr	r3, [r6, #8]
  40a144:	4483      	add	fp, r0
  40a146:	ebc0 0808 	rsb	r8, r0, r8
  40a14a:	1a18      	subs	r0, r3, r0
  40a14c:	60b0      	str	r0, [r6, #8]
  40a14e:	2800      	cmp	r0, #0
  40a150:	d0c3      	beq.n	40a0da <__sfvwrite_r+0x62>
  40a152:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  40a156:	f1b8 0f00 	cmp.w	r8, #0
  40a15a:	d1d9      	bne.n	40a110 <__sfvwrite_r+0x98>
  40a15c:	f8d5 b000 	ldr.w	fp, [r5]
  40a160:	3508      	adds	r5, #8
  40a162:	f855 8c04 	ldr.w	r8, [r5, #-4]
  40a166:	e7d0      	b.n	40a10a <__sfvwrite_r+0x92>
  40a168:	f8d5 a000 	ldr.w	sl, [r5]
  40a16c:	3508      	adds	r5, #8
  40a16e:	f855 8c04 	ldr.w	r8, [r5, #-4]
  40a172:	e79c      	b.n	40a0ae <__sfvwrite_r+0x36>
  40a174:	2000      	movs	r0, #0
  40a176:	4770      	bx	lr
  40a178:	6820      	ldr	r0, [r4, #0]
  40a17a:	6923      	ldr	r3, [r4, #16]
  40a17c:	4298      	cmp	r0, r3
  40a17e:	d803      	bhi.n	40a188 <__sfvwrite_r+0x110>
  40a180:	6963      	ldr	r3, [r4, #20]
  40a182:	4598      	cmp	r8, r3
  40a184:	f080 80bf 	bcs.w	40a306 <__sfvwrite_r+0x28e>
  40a188:	4547      	cmp	r7, r8
  40a18a:	4659      	mov	r1, fp
  40a18c:	bf28      	it	cs
  40a18e:	4647      	movcs	r7, r8
  40a190:	463a      	mov	r2, r7
  40a192:	f000 fd37 	bl	40ac04 <memmove>
  40a196:	68a3      	ldr	r3, [r4, #8]
  40a198:	6822      	ldr	r2, [r4, #0]
  40a19a:	1bdb      	subs	r3, r3, r7
  40a19c:	443a      	add	r2, r7
  40a19e:	60a3      	str	r3, [r4, #8]
  40a1a0:	6022      	str	r2, [r4, #0]
  40a1a2:	2b00      	cmp	r3, #0
  40a1a4:	d149      	bne.n	40a23a <__sfvwrite_r+0x1c2>
  40a1a6:	4648      	mov	r0, r9
  40a1a8:	4621      	mov	r1, r4
  40a1aa:	f7ff fd85 	bl	409cb8 <_fflush_r>
  40a1ae:	2800      	cmp	r0, #0
  40a1b0:	d043      	beq.n	40a23a <__sfvwrite_r+0x1c2>
  40a1b2:	89a3      	ldrh	r3, [r4, #12]
  40a1b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40a1b8:	f04f 30ff 	mov.w	r0, #4294967295
  40a1bc:	81a3      	strh	r3, [r4, #12]
  40a1be:	b003      	add	sp, #12
  40a1c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a1c4:	4680      	mov	r8, r0
  40a1c6:	4683      	mov	fp, r0
  40a1c8:	4682      	mov	sl, r0
  40a1ca:	9000      	str	r0, [sp, #0]
  40a1cc:	f1ba 0f00 	cmp.w	sl, #0
  40a1d0:	d02b      	beq.n	40a22a <__sfvwrite_r+0x1b2>
  40a1d2:	9b00      	ldr	r3, [sp, #0]
  40a1d4:	2b00      	cmp	r3, #0
  40a1d6:	d04f      	beq.n	40a278 <__sfvwrite_r+0x200>
  40a1d8:	45d0      	cmp	r8, sl
  40a1da:	6962      	ldr	r2, [r4, #20]
  40a1dc:	68a1      	ldr	r1, [r4, #8]
  40a1de:	4643      	mov	r3, r8
  40a1e0:	bf28      	it	cs
  40a1e2:	4653      	movcs	r3, sl
  40a1e4:	6820      	ldr	r0, [r4, #0]
  40a1e6:	eb02 0c01 	add.w	ip, r2, r1
  40a1ea:	461f      	mov	r7, r3
  40a1ec:	4563      	cmp	r3, ip
  40a1ee:	dd03      	ble.n	40a1f8 <__sfvwrite_r+0x180>
  40a1f0:	6921      	ldr	r1, [r4, #16]
  40a1f2:	4288      	cmp	r0, r1
  40a1f4:	f200 8099 	bhi.w	40a32a <__sfvwrite_r+0x2b2>
  40a1f8:	4293      	cmp	r3, r2
  40a1fa:	db20      	blt.n	40a23e <__sfvwrite_r+0x1c6>
  40a1fc:	4613      	mov	r3, r2
  40a1fe:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40a200:	4648      	mov	r0, r9
  40a202:	69e1      	ldr	r1, [r4, #28]
  40a204:	465a      	mov	r2, fp
  40a206:	47b8      	blx	r7
  40a208:	1e07      	subs	r7, r0, #0
  40a20a:	ddd2      	ble.n	40a1b2 <__sfvwrite_r+0x13a>
  40a20c:	ebb8 0807 	subs.w	r8, r8, r7
  40a210:	d025      	beq.n	40a25e <__sfvwrite_r+0x1e6>
  40a212:	68b3      	ldr	r3, [r6, #8]
  40a214:	44bb      	add	fp, r7
  40a216:	ebc7 0a0a 	rsb	sl, r7, sl
  40a21a:	1bdf      	subs	r7, r3, r7
  40a21c:	60b7      	str	r7, [r6, #8]
  40a21e:	2f00      	cmp	r7, #0
  40a220:	f43f af5b 	beq.w	40a0da <__sfvwrite_r+0x62>
  40a224:	f1ba 0f00 	cmp.w	sl, #0
  40a228:	d1d3      	bne.n	40a1d2 <__sfvwrite_r+0x15a>
  40a22a:	2300      	movs	r3, #0
  40a22c:	f8d5 b000 	ldr.w	fp, [r5]
  40a230:	f8d5 a004 	ldr.w	sl, [r5, #4]
  40a234:	3508      	adds	r5, #8
  40a236:	9300      	str	r3, [sp, #0]
  40a238:	e7c8      	b.n	40a1cc <__sfvwrite_r+0x154>
  40a23a:	4638      	mov	r0, r7
  40a23c:	e781      	b.n	40a142 <__sfvwrite_r+0xca>
  40a23e:	461a      	mov	r2, r3
  40a240:	4659      	mov	r1, fp
  40a242:	9301      	str	r3, [sp, #4]
  40a244:	f000 fcde 	bl	40ac04 <memmove>
  40a248:	68a2      	ldr	r2, [r4, #8]
  40a24a:	ebb8 0807 	subs.w	r8, r8, r7
  40a24e:	6821      	ldr	r1, [r4, #0]
  40a250:	9b01      	ldr	r3, [sp, #4]
  40a252:	eba2 0203 	sub.w	r2, r2, r3
  40a256:	440b      	add	r3, r1
  40a258:	60a2      	str	r2, [r4, #8]
  40a25a:	6023      	str	r3, [r4, #0]
  40a25c:	d1d9      	bne.n	40a212 <__sfvwrite_r+0x19a>
  40a25e:	4648      	mov	r0, r9
  40a260:	4621      	mov	r1, r4
  40a262:	f7ff fd29 	bl	409cb8 <_fflush_r>
  40a266:	2800      	cmp	r0, #0
  40a268:	d1a3      	bne.n	40a1b2 <__sfvwrite_r+0x13a>
  40a26a:	f8cd 8000 	str.w	r8, [sp]
  40a26e:	e7d0      	b.n	40a212 <__sfvwrite_r+0x19a>
  40a270:	4647      	mov	r7, r8
  40a272:	6820      	ldr	r0, [r4, #0]
  40a274:	46c2      	mov	sl, r8
  40a276:	e758      	b.n	40a12a <__sfvwrite_r+0xb2>
  40a278:	4658      	mov	r0, fp
  40a27a:	210a      	movs	r1, #10
  40a27c:	4652      	mov	r2, sl
  40a27e:	f000 fbdf 	bl	40aa40 <memchr>
  40a282:	2800      	cmp	r0, #0
  40a284:	d07b      	beq.n	40a37e <__sfvwrite_r+0x306>
  40a286:	3001      	adds	r0, #1
  40a288:	2301      	movs	r3, #1
  40a28a:	ebcb 0800 	rsb	r8, fp, r0
  40a28e:	9300      	str	r3, [sp, #0]
  40a290:	e7a2      	b.n	40a1d8 <__sfvwrite_r+0x160>
  40a292:	6963      	ldr	r3, [r4, #20]
  40a294:	6921      	ldr	r1, [r4, #16]
  40a296:	6827      	ldr	r7, [r4, #0]
  40a298:	eb03 0c43 	add.w	ip, r3, r3, lsl #1
  40a29c:	1a7f      	subs	r7, r7, r1
  40a29e:	eb0c 7cdc 	add.w	ip, ip, ip, lsr #31
  40a2a2:	1c7b      	adds	r3, r7, #1
  40a2a4:	ea4f 0c6c 	mov.w	ip, ip, asr #1
  40a2a8:	4443      	add	r3, r8
  40a2aa:	4662      	mov	r2, ip
  40a2ac:	459c      	cmp	ip, r3
  40a2ae:	d201      	bcs.n	40a2b4 <__sfvwrite_r+0x23c>
  40a2b0:	469c      	mov	ip, r3
  40a2b2:	461a      	mov	r2, r3
  40a2b4:	f41e 6f80 	tst.w	lr, #1024	; 0x400
  40a2b8:	f8cd c000 	str.w	ip, [sp]
  40a2bc:	d04b      	beq.n	40a356 <__sfvwrite_r+0x2de>
  40a2be:	4611      	mov	r1, r2
  40a2c0:	4648      	mov	r0, r9
  40a2c2:	f000 f911 	bl	40a4e8 <_malloc_r>
  40a2c6:	f8dd c000 	ldr.w	ip, [sp]
  40a2ca:	4682      	mov	sl, r0
  40a2cc:	2800      	cmp	r0, #0
  40a2ce:	d05e      	beq.n	40a38e <__sfvwrite_r+0x316>
  40a2d0:	463a      	mov	r2, r7
  40a2d2:	6921      	ldr	r1, [r4, #16]
  40a2d4:	f8cd c000 	str.w	ip, [sp]
  40a2d8:	f000 fbfa 	bl	40aad0 <memcpy>
  40a2dc:	89a2      	ldrh	r2, [r4, #12]
  40a2de:	f8dd c000 	ldr.w	ip, [sp]
  40a2e2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40a2e6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  40a2ea:	81a2      	strh	r2, [r4, #12]
  40a2ec:	eb0a 0007 	add.w	r0, sl, r7
  40a2f0:	ebc7 020c 	rsb	r2, r7, ip
  40a2f4:	f8c4 a010 	str.w	sl, [r4, #16]
  40a2f8:	4647      	mov	r7, r8
  40a2fa:	6020      	str	r0, [r4, #0]
  40a2fc:	46c2      	mov	sl, r8
  40a2fe:	60a2      	str	r2, [r4, #8]
  40a300:	f8c4 c014 	str.w	ip, [r4, #20]
  40a304:	e711      	b.n	40a12a <__sfvwrite_r+0xb2>
  40a306:	f06f 4e00 	mvn.w	lr, #2147483648	; 0x80000000
  40a30a:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40a30c:	4648      	mov	r0, r9
  40a30e:	69e1      	ldr	r1, [r4, #28]
  40a310:	45c6      	cmp	lr, r8
  40a312:	465a      	mov	r2, fp
  40a314:	bf28      	it	cs
  40a316:	46c6      	movcs	lr, r8
  40a318:	fb9e fef3 	sdiv	lr, lr, r3
  40a31c:	fb0e f303 	mul.w	r3, lr, r3
  40a320:	47b8      	blx	r7
  40a322:	2800      	cmp	r0, #0
  40a324:	f73f af0d 	bgt.w	40a142 <__sfvwrite_r+0xca>
  40a328:	e743      	b.n	40a1b2 <__sfvwrite_r+0x13a>
  40a32a:	4662      	mov	r2, ip
  40a32c:	4659      	mov	r1, fp
  40a32e:	f8cd c004 	str.w	ip, [sp, #4]
  40a332:	f000 fc67 	bl	40ac04 <memmove>
  40a336:	6823      	ldr	r3, [r4, #0]
  40a338:	4648      	mov	r0, r9
  40a33a:	f8dd c004 	ldr.w	ip, [sp, #4]
  40a33e:	4621      	mov	r1, r4
  40a340:	4463      	add	r3, ip
  40a342:	6023      	str	r3, [r4, #0]
  40a344:	f7ff fcb8 	bl	409cb8 <_fflush_r>
  40a348:	f8dd c004 	ldr.w	ip, [sp, #4]
  40a34c:	2800      	cmp	r0, #0
  40a34e:	f47f af30 	bne.w	40a1b2 <__sfvwrite_r+0x13a>
  40a352:	4667      	mov	r7, ip
  40a354:	e75a      	b.n	40a20c <__sfvwrite_r+0x194>
  40a356:	4648      	mov	r0, r9
  40a358:	f000 ffc6 	bl	40b2e8 <_realloc_r>
  40a35c:	f8dd c000 	ldr.w	ip, [sp]
  40a360:	4682      	mov	sl, r0
  40a362:	2800      	cmp	r0, #0
  40a364:	d1c2      	bne.n	40a2ec <__sfvwrite_r+0x274>
  40a366:	4648      	mov	r0, r9
  40a368:	6921      	ldr	r1, [r4, #16]
  40a36a:	f7ff fdad 	bl	409ec8 <_free_r>
  40a36e:	89a3      	ldrh	r3, [r4, #12]
  40a370:	220c      	movs	r2, #12
  40a372:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40a376:	f8c9 2000 	str.w	r2, [r9]
  40a37a:	b29b      	uxth	r3, r3
  40a37c:	e71a      	b.n	40a1b4 <__sfvwrite_r+0x13c>
  40a37e:	2301      	movs	r3, #1
  40a380:	f10a 0801 	add.w	r8, sl, #1
  40a384:	9300      	str	r3, [sp, #0]
  40a386:	e727      	b.n	40a1d8 <__sfvwrite_r+0x160>
  40a388:	f04f 30ff 	mov.w	r0, #4294967295
  40a38c:	e6a6      	b.n	40a0dc <__sfvwrite_r+0x64>
  40a38e:	220c      	movs	r2, #12
  40a390:	89a3      	ldrh	r3, [r4, #12]
  40a392:	f8c9 2000 	str.w	r2, [r9]
  40a396:	e70d      	b.n	40a1b4 <__sfvwrite_r+0x13c>
  40a398:	7ffffc00 	.word	0x7ffffc00

0040a39c <_fwalk_reent>:
  40a39c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40a3a0:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  40a3a4:	d01e      	beq.n	40a3e4 <_fwalk_reent+0x48>
  40a3a6:	4688      	mov	r8, r1
  40a3a8:	4606      	mov	r6, r0
  40a3aa:	f04f 0900 	mov.w	r9, #0
  40a3ae:	687d      	ldr	r5, [r7, #4]
  40a3b0:	68bc      	ldr	r4, [r7, #8]
  40a3b2:	3d01      	subs	r5, #1
  40a3b4:	d410      	bmi.n	40a3d8 <_fwalk_reent+0x3c>
  40a3b6:	89a3      	ldrh	r3, [r4, #12]
  40a3b8:	3d01      	subs	r5, #1
  40a3ba:	2b01      	cmp	r3, #1
  40a3bc:	d908      	bls.n	40a3d0 <_fwalk_reent+0x34>
  40a3be:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  40a3c2:	4621      	mov	r1, r4
  40a3c4:	4630      	mov	r0, r6
  40a3c6:	3301      	adds	r3, #1
  40a3c8:	d002      	beq.n	40a3d0 <_fwalk_reent+0x34>
  40a3ca:	47c0      	blx	r8
  40a3cc:	ea49 0900 	orr.w	r9, r9, r0
  40a3d0:	1c6b      	adds	r3, r5, #1
  40a3d2:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40a3d6:	d1ee      	bne.n	40a3b6 <_fwalk_reent+0x1a>
  40a3d8:	683f      	ldr	r7, [r7, #0]
  40a3da:	2f00      	cmp	r7, #0
  40a3dc:	d1e7      	bne.n	40a3ae <_fwalk_reent+0x12>
  40a3de:	4648      	mov	r0, r9
  40a3e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40a3e4:	46b9      	mov	r9, r7
  40a3e6:	4648      	mov	r0, r9
  40a3e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0040a3ec <_localeconv_r>:
  40a3ec:	4800      	ldr	r0, [pc, #0]	; (40a3f0 <_localeconv_r+0x4>)
  40a3ee:	4770      	bx	lr
  40a3f0:	204004cc 	.word	0x204004cc

0040a3f4 <__smakebuf_r>:
  40a3f4:	898b      	ldrh	r3, [r1, #12]
  40a3f6:	b29a      	uxth	r2, r3
  40a3f8:	f012 0f02 	tst.w	r2, #2
  40a3fc:	d13d      	bne.n	40a47a <__smakebuf_r+0x86>
  40a3fe:	b5f0      	push	{r4, r5, r6, r7, lr}
  40a400:	460c      	mov	r4, r1
  40a402:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40a406:	b091      	sub	sp, #68	; 0x44
  40a408:	4605      	mov	r5, r0
  40a40a:	2900      	cmp	r1, #0
  40a40c:	db19      	blt.n	40a442 <__smakebuf_r+0x4e>
  40a40e:	aa01      	add	r2, sp, #4
  40a410:	f001 fb4e 	bl	40bab0 <_fstat_r>
  40a414:	2800      	cmp	r0, #0
  40a416:	db12      	blt.n	40a43e <__smakebuf_r+0x4a>
  40a418:	9b02      	ldr	r3, [sp, #8]
  40a41a:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  40a41e:	f5a3 5700 	sub.w	r7, r3, #8192	; 0x2000
  40a422:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  40a426:	fab7 f787 	clz	r7, r7
  40a42a:	ea4f 1757 	mov.w	r7, r7, lsr #5
  40a42e:	d02b      	beq.n	40a488 <__smakebuf_r+0x94>
  40a430:	89a3      	ldrh	r3, [r4, #12]
  40a432:	f44f 6680 	mov.w	r6, #1024	; 0x400
  40a436:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40a43a:	81a3      	strh	r3, [r4, #12]
  40a43c:	e00c      	b.n	40a458 <__smakebuf_r+0x64>
  40a43e:	89a3      	ldrh	r3, [r4, #12]
  40a440:	b29a      	uxth	r2, r3
  40a442:	f012 0f80 	tst.w	r2, #128	; 0x80
  40a446:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40a44a:	f04f 0700 	mov.w	r7, #0
  40a44e:	bf0c      	ite	eq
  40a450:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  40a454:	2640      	movne	r6, #64	; 0x40
  40a456:	81a3      	strh	r3, [r4, #12]
  40a458:	4628      	mov	r0, r5
  40a45a:	4631      	mov	r1, r6
  40a45c:	f000 f844 	bl	40a4e8 <_malloc_r>
  40a460:	89a3      	ldrh	r3, [r4, #12]
  40a462:	b340      	cbz	r0, 40a4b6 <__smakebuf_r+0xc2>
  40a464:	4a1a      	ldr	r2, [pc, #104]	; (40a4d0 <__smakebuf_r+0xdc>)
  40a466:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40a46a:	63ea      	str	r2, [r5, #60]	; 0x3c
  40a46c:	81a3      	strh	r3, [r4, #12]
  40a46e:	6020      	str	r0, [r4, #0]
  40a470:	6120      	str	r0, [r4, #16]
  40a472:	6166      	str	r6, [r4, #20]
  40a474:	b99f      	cbnz	r7, 40a49e <__smakebuf_r+0xaa>
  40a476:	b011      	add	sp, #68	; 0x44
  40a478:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40a47a:	f101 0343 	add.w	r3, r1, #67	; 0x43
  40a47e:	2201      	movs	r2, #1
  40a480:	600b      	str	r3, [r1, #0]
  40a482:	610b      	str	r3, [r1, #16]
  40a484:	614a      	str	r2, [r1, #20]
  40a486:	4770      	bx	lr
  40a488:	4b12      	ldr	r3, [pc, #72]	; (40a4d4 <__smakebuf_r+0xe0>)
  40a48a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  40a48c:	429a      	cmp	r2, r3
  40a48e:	d1cf      	bne.n	40a430 <__smakebuf_r+0x3c>
  40a490:	89a3      	ldrh	r3, [r4, #12]
  40a492:	f44f 6680 	mov.w	r6, #1024	; 0x400
  40a496:	4333      	orrs	r3, r6
  40a498:	64e6      	str	r6, [r4, #76]	; 0x4c
  40a49a:	81a3      	strh	r3, [r4, #12]
  40a49c:	e7dc      	b.n	40a458 <__smakebuf_r+0x64>
  40a49e:	4628      	mov	r0, r5
  40a4a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40a4a4:	f001 fb18 	bl	40bad8 <_isatty_r>
  40a4a8:	2800      	cmp	r0, #0
  40a4aa:	d0e4      	beq.n	40a476 <__smakebuf_r+0x82>
  40a4ac:	89a3      	ldrh	r3, [r4, #12]
  40a4ae:	f043 0301 	orr.w	r3, r3, #1
  40a4b2:	81a3      	strh	r3, [r4, #12]
  40a4b4:	e7df      	b.n	40a476 <__smakebuf_r+0x82>
  40a4b6:	059a      	lsls	r2, r3, #22
  40a4b8:	d4dd      	bmi.n	40a476 <__smakebuf_r+0x82>
  40a4ba:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40a4be:	f043 0302 	orr.w	r3, r3, #2
  40a4c2:	2101      	movs	r1, #1
  40a4c4:	81a3      	strh	r3, [r4, #12]
  40a4c6:	6022      	str	r2, [r4, #0]
  40a4c8:	6122      	str	r2, [r4, #16]
  40a4ca:	6161      	str	r1, [r4, #20]
  40a4cc:	e7d3      	b.n	40a476 <__smakebuf_r+0x82>
  40a4ce:	bf00      	nop
  40a4d0:	00409ce5 	.word	0x00409ce5
  40a4d4:	0040b79d 	.word	0x0040b79d

0040a4d8 <malloc>:
  40a4d8:	4b02      	ldr	r3, [pc, #8]	; (40a4e4 <malloc+0xc>)
  40a4da:	4601      	mov	r1, r0
  40a4dc:	6818      	ldr	r0, [r3, #0]
  40a4de:	f000 b803 	b.w	40a4e8 <_malloc_r>
  40a4e2:	bf00      	nop
  40a4e4:	204004c8 	.word	0x204004c8

0040a4e8 <_malloc_r>:
  40a4e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40a4ec:	f101 040b 	add.w	r4, r1, #11
  40a4f0:	b083      	sub	sp, #12
  40a4f2:	4605      	mov	r5, r0
  40a4f4:	2c16      	cmp	r4, #22
  40a4f6:	d927      	bls.n	40a548 <_malloc_r+0x60>
  40a4f8:	f034 0407 	bics.w	r4, r4, #7
  40a4fc:	d42a      	bmi.n	40a554 <_malloc_r+0x6c>
  40a4fe:	42a1      	cmp	r1, r4
  40a500:	d828      	bhi.n	40a554 <_malloc_r+0x6c>
  40a502:	f000 fbe1 	bl	40acc8 <__malloc_lock>
  40a506:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
  40a50a:	d22b      	bcs.n	40a564 <_malloc_r+0x7c>
  40a50c:	ea4f 0cd4 	mov.w	ip, r4, lsr #3
  40a510:	4ec0      	ldr	r6, [pc, #768]	; (40a814 <_malloc_r+0x32c>)
  40a512:	eb06 02cc 	add.w	r2, r6, ip, lsl #3
  40a516:	68d3      	ldr	r3, [r2, #12]
  40a518:	4293      	cmp	r3, r2
  40a51a:	f000 8171 	beq.w	40a800 <_malloc_r+0x318>
  40a51e:	685a      	ldr	r2, [r3, #4]
  40a520:	f103 0808 	add.w	r8, r3, #8
  40a524:	68d9      	ldr	r1, [r3, #12]
  40a526:	4628      	mov	r0, r5
  40a528:	f022 0203 	bic.w	r2, r2, #3
  40a52c:	689c      	ldr	r4, [r3, #8]
  40a52e:	4413      	add	r3, r2
  40a530:	60e1      	str	r1, [r4, #12]
  40a532:	608c      	str	r4, [r1, #8]
  40a534:	685a      	ldr	r2, [r3, #4]
  40a536:	f042 0201 	orr.w	r2, r2, #1
  40a53a:	605a      	str	r2, [r3, #4]
  40a53c:	f000 fbc6 	bl	40accc <__malloc_unlock>
  40a540:	4640      	mov	r0, r8
  40a542:	b003      	add	sp, #12
  40a544:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a548:	2910      	cmp	r1, #16
  40a54a:	d803      	bhi.n	40a554 <_malloc_r+0x6c>
  40a54c:	f000 fbbc 	bl	40acc8 <__malloc_lock>
  40a550:	2410      	movs	r4, #16
  40a552:	e7db      	b.n	40a50c <_malloc_r+0x24>
  40a554:	f04f 0800 	mov.w	r8, #0
  40a558:	230c      	movs	r3, #12
  40a55a:	4640      	mov	r0, r8
  40a55c:	602b      	str	r3, [r5, #0]
  40a55e:	b003      	add	sp, #12
  40a560:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a564:	ea5f 2c54 	movs.w	ip, r4, lsr #9
  40a568:	f000 8089 	beq.w	40a67e <_malloc_r+0x196>
  40a56c:	f1bc 0f04 	cmp.w	ip, #4
  40a570:	f200 80c4 	bhi.w	40a6fc <_malloc_r+0x214>
  40a574:	ea4f 1c94 	mov.w	ip, r4, lsr #6
  40a578:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
  40a57c:	ea4f 004c 	mov.w	r0, ip, lsl #1
  40a580:	4ea4      	ldr	r6, [pc, #656]	; (40a814 <_malloc_r+0x32c>)
  40a582:	eb06 0080 	add.w	r0, r6, r0, lsl #2
  40a586:	68c3      	ldr	r3, [r0, #12]
  40a588:	4298      	cmp	r0, r3
  40a58a:	d105      	bne.n	40a598 <_malloc_r+0xb0>
  40a58c:	e00c      	b.n	40a5a8 <_malloc_r+0xc0>
  40a58e:	2900      	cmp	r1, #0
  40a590:	da79      	bge.n	40a686 <_malloc_r+0x19e>
  40a592:	68db      	ldr	r3, [r3, #12]
  40a594:	4298      	cmp	r0, r3
  40a596:	d007      	beq.n	40a5a8 <_malloc_r+0xc0>
  40a598:	685a      	ldr	r2, [r3, #4]
  40a59a:	f022 0203 	bic.w	r2, r2, #3
  40a59e:	1b11      	subs	r1, r2, r4
  40a5a0:	290f      	cmp	r1, #15
  40a5a2:	ddf4      	ble.n	40a58e <_malloc_r+0xa6>
  40a5a4:	f10c 3cff 	add.w	ip, ip, #4294967295
  40a5a8:	f10c 0c01 	add.w	ip, ip, #1
  40a5ac:	4f99      	ldr	r7, [pc, #612]	; (40a814 <_malloc_r+0x32c>)
  40a5ae:	6933      	ldr	r3, [r6, #16]
  40a5b0:	f107 0e08 	add.w	lr, r7, #8
  40a5b4:	4573      	cmp	r3, lr
  40a5b6:	f000 8119 	beq.w	40a7ec <_malloc_r+0x304>
  40a5ba:	685a      	ldr	r2, [r3, #4]
  40a5bc:	f022 0203 	bic.w	r2, r2, #3
  40a5c0:	1b11      	subs	r1, r2, r4
  40a5c2:	290f      	cmp	r1, #15
  40a5c4:	f300 80ca 	bgt.w	40a75c <_malloc_r+0x274>
  40a5c8:	2900      	cmp	r1, #0
  40a5ca:	f8c7 e014 	str.w	lr, [r7, #20]
  40a5ce:	f8c7 e010 	str.w	lr, [r7, #16]
  40a5d2:	da6a      	bge.n	40a6aa <_malloc_r+0x1c2>
  40a5d4:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  40a5d8:	f080 809f 	bcs.w	40a71a <_malloc_r+0x232>
  40a5dc:	08d2      	lsrs	r2, r2, #3
  40a5de:	2001      	movs	r0, #1
  40a5e0:	6879      	ldr	r1, [r7, #4]
  40a5e2:	ea4f 08a2 	mov.w	r8, r2, asr #2
  40a5e6:	eb07 02c2 	add.w	r2, r7, r2, lsl #3
  40a5ea:	fa00 f008 	lsl.w	r0, r0, r8
  40a5ee:	f8d2 8008 	ldr.w	r8, [r2, #8]
  40a5f2:	4308      	orrs	r0, r1
  40a5f4:	60da      	str	r2, [r3, #12]
  40a5f6:	f8c3 8008 	str.w	r8, [r3, #8]
  40a5fa:	6078      	str	r0, [r7, #4]
  40a5fc:	6093      	str	r3, [r2, #8]
  40a5fe:	f8c8 300c 	str.w	r3, [r8, #12]
  40a602:	ea4f 03ac 	mov.w	r3, ip, asr #2
  40a606:	2101      	movs	r1, #1
  40a608:	4099      	lsls	r1, r3
  40a60a:	4281      	cmp	r1, r0
  40a60c:	d85b      	bhi.n	40a6c6 <_malloc_r+0x1de>
  40a60e:	4208      	tst	r0, r1
  40a610:	d106      	bne.n	40a620 <_malloc_r+0x138>
  40a612:	f02c 0c03 	bic.w	ip, ip, #3
  40a616:	0049      	lsls	r1, r1, #1
  40a618:	f10c 0c04 	add.w	ip, ip, #4
  40a61c:	4208      	tst	r0, r1
  40a61e:	d0fa      	beq.n	40a616 <_malloc_r+0x12e>
  40a620:	eb06 08cc 	add.w	r8, r6, ip, lsl #3
  40a624:	46e1      	mov	r9, ip
  40a626:	4640      	mov	r0, r8
  40a628:	68c7      	ldr	r7, [r0, #12]
  40a62a:	42b8      	cmp	r0, r7
  40a62c:	d107      	bne.n	40a63e <_malloc_r+0x156>
  40a62e:	e0df      	b.n	40a7f0 <_malloc_r+0x308>
  40a630:	2a00      	cmp	r2, #0
  40a632:	f280 80f7 	bge.w	40a824 <_malloc_r+0x33c>
  40a636:	68ff      	ldr	r7, [r7, #12]
  40a638:	42b8      	cmp	r0, r7
  40a63a:	f000 80d9 	beq.w	40a7f0 <_malloc_r+0x308>
  40a63e:	687b      	ldr	r3, [r7, #4]
  40a640:	f023 0303 	bic.w	r3, r3, #3
  40a644:	1b1a      	subs	r2, r3, r4
  40a646:	2a0f      	cmp	r2, #15
  40a648:	ddf2      	ble.n	40a630 <_malloc_r+0x148>
  40a64a:	46b8      	mov	r8, r7
  40a64c:	68fb      	ldr	r3, [r7, #12]
  40a64e:	f044 0901 	orr.w	r9, r4, #1
  40a652:	f042 0c01 	orr.w	ip, r2, #1
  40a656:	f858 1f08 	ldr.w	r1, [r8, #8]!
  40a65a:	443c      	add	r4, r7
  40a65c:	f8c7 9004 	str.w	r9, [r7, #4]
  40a660:	4628      	mov	r0, r5
  40a662:	60cb      	str	r3, [r1, #12]
  40a664:	6099      	str	r1, [r3, #8]
  40a666:	6174      	str	r4, [r6, #20]
  40a668:	6134      	str	r4, [r6, #16]
  40a66a:	f8c4 e00c 	str.w	lr, [r4, #12]
  40a66e:	f8c4 e008 	str.w	lr, [r4, #8]
  40a672:	f8c4 c004 	str.w	ip, [r4, #4]
  40a676:	50a2      	str	r2, [r4, r2]
  40a678:	f000 fb28 	bl	40accc <__malloc_unlock>
  40a67c:	e760      	b.n	40a540 <_malloc_r+0x58>
  40a67e:	207e      	movs	r0, #126	; 0x7e
  40a680:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
  40a684:	e77c      	b.n	40a580 <_malloc_r+0x98>
  40a686:	441a      	add	r2, r3
  40a688:	68dc      	ldr	r4, [r3, #12]
  40a68a:	689e      	ldr	r6, [r3, #8]
  40a68c:	f103 0808 	add.w	r8, r3, #8
  40a690:	6851      	ldr	r1, [r2, #4]
  40a692:	4628      	mov	r0, r5
  40a694:	60f4      	str	r4, [r6, #12]
  40a696:	f041 0301 	orr.w	r3, r1, #1
  40a69a:	60a6      	str	r6, [r4, #8]
  40a69c:	6053      	str	r3, [r2, #4]
  40a69e:	f000 fb15 	bl	40accc <__malloc_unlock>
  40a6a2:	4640      	mov	r0, r8
  40a6a4:	b003      	add	sp, #12
  40a6a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a6aa:	441a      	add	r2, r3
  40a6ac:	f103 0808 	add.w	r8, r3, #8
  40a6b0:	4628      	mov	r0, r5
  40a6b2:	6853      	ldr	r3, [r2, #4]
  40a6b4:	f043 0301 	orr.w	r3, r3, #1
  40a6b8:	6053      	str	r3, [r2, #4]
  40a6ba:	f000 fb07 	bl	40accc <__malloc_unlock>
  40a6be:	4640      	mov	r0, r8
  40a6c0:	b003      	add	sp, #12
  40a6c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a6c6:	68b7      	ldr	r7, [r6, #8]
  40a6c8:	687a      	ldr	r2, [r7, #4]
  40a6ca:	f022 0803 	bic.w	r8, r2, #3
  40a6ce:	ebc4 0208 	rsb	r2, r4, r8
  40a6d2:	2a0f      	cmp	r2, #15
  40a6d4:	dd56      	ble.n	40a784 <_malloc_r+0x29c>
  40a6d6:	45a0      	cmp	r8, r4
  40a6d8:	d354      	bcc.n	40a784 <_malloc_r+0x29c>
  40a6da:	f044 0301 	orr.w	r3, r4, #1
  40a6de:	f042 0201 	orr.w	r2, r2, #1
  40a6e2:	443c      	add	r4, r7
  40a6e4:	f107 0808 	add.w	r8, r7, #8
  40a6e8:	607b      	str	r3, [r7, #4]
  40a6ea:	4628      	mov	r0, r5
  40a6ec:	60b4      	str	r4, [r6, #8]
  40a6ee:	6062      	str	r2, [r4, #4]
  40a6f0:	f000 faec 	bl	40accc <__malloc_unlock>
  40a6f4:	4640      	mov	r0, r8
  40a6f6:	b003      	add	sp, #12
  40a6f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a6fc:	f1bc 0f14 	cmp.w	ip, #20
  40a700:	f240 809f 	bls.w	40a842 <_malloc_r+0x35a>
  40a704:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
  40a708:	f200 8127 	bhi.w	40a95a <_malloc_r+0x472>
  40a70c:	ea4f 3c14 	mov.w	ip, r4, lsr #12
  40a710:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
  40a714:	ea4f 004c 	mov.w	r0, ip, lsl #1
  40a718:	e732      	b.n	40a580 <_malloc_r+0x98>
  40a71a:	0a51      	lsrs	r1, r2, #9
  40a71c:	2904      	cmp	r1, #4
  40a71e:	f240 8095 	bls.w	40a84c <_malloc_r+0x364>
  40a722:	2914      	cmp	r1, #20
  40a724:	f200 8142 	bhi.w	40a9ac <_malloc_r+0x4c4>
  40a728:	f101 075b 	add.w	r7, r1, #91	; 0x5b
  40a72c:	0078      	lsls	r0, r7, #1
  40a72e:	eb06 0080 	add.w	r0, r6, r0, lsl #2
  40a732:	f8df 90e0 	ldr.w	r9, [pc, #224]	; 40a814 <_malloc_r+0x32c>
  40a736:	6881      	ldr	r1, [r0, #8]
  40a738:	4281      	cmp	r1, r0
  40a73a:	f000 811b 	beq.w	40a974 <_malloc_r+0x48c>
  40a73e:	684f      	ldr	r7, [r1, #4]
  40a740:	f027 0703 	bic.w	r7, r7, #3
  40a744:	42ba      	cmp	r2, r7
  40a746:	d202      	bcs.n	40a74e <_malloc_r+0x266>
  40a748:	6889      	ldr	r1, [r1, #8]
  40a74a:	4288      	cmp	r0, r1
  40a74c:	d1f7      	bne.n	40a73e <_malloc_r+0x256>
  40a74e:	68ca      	ldr	r2, [r1, #12]
  40a750:	6870      	ldr	r0, [r6, #4]
  40a752:	60da      	str	r2, [r3, #12]
  40a754:	6099      	str	r1, [r3, #8]
  40a756:	6093      	str	r3, [r2, #8]
  40a758:	60cb      	str	r3, [r1, #12]
  40a75a:	e752      	b.n	40a602 <_malloc_r+0x11a>
  40a75c:	f044 0601 	orr.w	r6, r4, #1
  40a760:	f041 0201 	orr.w	r2, r1, #1
  40a764:	441c      	add	r4, r3
  40a766:	4628      	mov	r0, r5
  40a768:	605e      	str	r6, [r3, #4]
  40a76a:	f103 0808 	add.w	r8, r3, #8
  40a76e:	617c      	str	r4, [r7, #20]
  40a770:	613c      	str	r4, [r7, #16]
  40a772:	f8c4 e00c 	str.w	lr, [r4, #12]
  40a776:	f8c4 e008 	str.w	lr, [r4, #8]
  40a77a:	6062      	str	r2, [r4, #4]
  40a77c:	5061      	str	r1, [r4, r1]
  40a77e:	f000 faa5 	bl	40accc <__malloc_unlock>
  40a782:	e6dd      	b.n	40a540 <_malloc_r+0x58>
  40a784:	4a24      	ldr	r2, [pc, #144]	; (40a818 <_malloc_r+0x330>)
  40a786:	4b25      	ldr	r3, [pc, #148]	; (40a81c <_malloc_r+0x334>)
  40a788:	6811      	ldr	r1, [r2, #0]
  40a78a:	681b      	ldr	r3, [r3, #0]
  40a78c:	3101      	adds	r1, #1
  40a78e:	4423      	add	r3, r4
  40a790:	f000 8109 	beq.w	40a9a6 <_malloc_r+0x4be>
  40a794:	f241 010f 	movw	r1, #4111	; 0x100f
  40a798:	f8df 9084 	ldr.w	r9, [pc, #132]	; 40a820 <_malloc_r+0x338>
  40a79c:	4419      	add	r1, r3
  40a79e:	ea01 0909 	and.w	r9, r1, r9
  40a7a2:	4628      	mov	r0, r5
  40a7a4:	4649      	mov	r1, r9
  40a7a6:	9201      	str	r2, [sp, #4]
  40a7a8:	f000 ffb8 	bl	40b71c <_sbrk_r>
  40a7ac:	f1b0 3fff 	cmp.w	r0, #4294967295
  40a7b0:	4682      	mov	sl, r0
  40a7b2:	9a01      	ldr	r2, [sp, #4]
  40a7b4:	f000 8101 	beq.w	40a9ba <_malloc_r+0x4d2>
  40a7b8:	1bbb      	subs	r3, r7, r6
  40a7ba:	eb07 0108 	add.w	r1, r7, r8
  40a7be:	4815      	ldr	r0, [pc, #84]	; (40a814 <_malloc_r+0x32c>)
  40a7c0:	bf18      	it	ne
  40a7c2:	2301      	movne	r3, #1
  40a7c4:	4551      	cmp	r1, sl
  40a7c6:	d967      	bls.n	40a898 <_malloc_r+0x3b0>
  40a7c8:	2b00      	cmp	r3, #0
  40a7ca:	d065      	beq.n	40a898 <_malloc_r+0x3b0>
  40a7cc:	6887      	ldr	r7, [r0, #8]
  40a7ce:	687b      	ldr	r3, [r7, #4]
  40a7d0:	f023 0303 	bic.w	r3, r3, #3
  40a7d4:	1b1a      	subs	r2, r3, r4
  40a7d6:	2a0f      	cmp	r2, #15
  40a7d8:	dd02      	ble.n	40a7e0 <_malloc_r+0x2f8>
  40a7da:	429c      	cmp	r4, r3
  40a7dc:	f67f af7d 	bls.w	40a6da <_malloc_r+0x1f2>
  40a7e0:	4628      	mov	r0, r5
  40a7e2:	f04f 0800 	mov.w	r8, #0
  40a7e6:	f000 fa71 	bl	40accc <__malloc_unlock>
  40a7ea:	e6a9      	b.n	40a540 <_malloc_r+0x58>
  40a7ec:	6878      	ldr	r0, [r7, #4]
  40a7ee:	e708      	b.n	40a602 <_malloc_r+0x11a>
  40a7f0:	f109 0901 	add.w	r9, r9, #1
  40a7f4:	3008      	adds	r0, #8
  40a7f6:	f019 0f03 	tst.w	r9, #3
  40a7fa:	f47f af15 	bne.w	40a628 <_malloc_r+0x140>
  40a7fe:	e02f      	b.n	40a860 <_malloc_r+0x378>
  40a800:	f103 0208 	add.w	r2, r3, #8
  40a804:	695b      	ldr	r3, [r3, #20]
  40a806:	429a      	cmp	r2, r3
  40a808:	bf08      	it	eq
  40a80a:	f10c 0c02 	addeq.w	ip, ip, #2
  40a80e:	f43f aecd 	beq.w	40a5ac <_malloc_r+0xc4>
  40a812:	e684      	b.n	40a51e <_malloc_r+0x36>
  40a814:	20400504 	.word	0x20400504
  40a818:	20400910 	.word	0x20400910
  40a81c:	204009ec 	.word	0x204009ec
  40a820:	fffff000 	.word	0xfffff000
  40a824:	18fa      	adds	r2, r7, r3
  40a826:	46b8      	mov	r8, r7
  40a828:	68f9      	ldr	r1, [r7, #12]
  40a82a:	4628      	mov	r0, r5
  40a82c:	6853      	ldr	r3, [r2, #4]
  40a82e:	f858 4f08 	ldr.w	r4, [r8, #8]!
  40a832:	f043 0301 	orr.w	r3, r3, #1
  40a836:	6053      	str	r3, [r2, #4]
  40a838:	60e1      	str	r1, [r4, #12]
  40a83a:	608c      	str	r4, [r1, #8]
  40a83c:	f000 fa46 	bl	40accc <__malloc_unlock>
  40a840:	e67e      	b.n	40a540 <_malloc_r+0x58>
  40a842:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
  40a846:	ea4f 004c 	mov.w	r0, ip, lsl #1
  40a84a:	e699      	b.n	40a580 <_malloc_r+0x98>
  40a84c:	0991      	lsrs	r1, r2, #6
  40a84e:	f101 0738 	add.w	r7, r1, #56	; 0x38
  40a852:	0078      	lsls	r0, r7, #1
  40a854:	e76b      	b.n	40a72e <_malloc_r+0x246>
  40a856:	f8d8 8000 	ldr.w	r8, [r8]
  40a85a:	4598      	cmp	r8, r3
  40a85c:	f040 80e6 	bne.w	40aa2c <_malloc_r+0x544>
  40a860:	f01c 0f03 	tst.w	ip, #3
  40a864:	f1a8 0308 	sub.w	r3, r8, #8
  40a868:	f10c 3cff 	add.w	ip, ip, #4294967295
  40a86c:	d1f3      	bne.n	40a856 <_malloc_r+0x36e>
  40a86e:	6873      	ldr	r3, [r6, #4]
  40a870:	ea23 0301 	bic.w	r3, r3, r1
  40a874:	6073      	str	r3, [r6, #4]
  40a876:	0049      	lsls	r1, r1, #1
  40a878:	4299      	cmp	r1, r3
  40a87a:	f63f af24 	bhi.w	40a6c6 <_malloc_r+0x1de>
  40a87e:	2900      	cmp	r1, #0
  40a880:	f43f af21 	beq.w	40a6c6 <_malloc_r+0x1de>
  40a884:	420b      	tst	r3, r1
  40a886:	46cc      	mov	ip, r9
  40a888:	f47f aeca 	bne.w	40a620 <_malloc_r+0x138>
  40a88c:	0049      	lsls	r1, r1, #1
  40a88e:	f10c 0c04 	add.w	ip, ip, #4
  40a892:	420b      	tst	r3, r1
  40a894:	d0fa      	beq.n	40a88c <_malloc_r+0x3a4>
  40a896:	e6c3      	b.n	40a620 <_malloc_r+0x138>
  40a898:	f8df b19c 	ldr.w	fp, [pc, #412]	; 40aa38 <_malloc_r+0x550>
  40a89c:	4551      	cmp	r1, sl
  40a89e:	f8db 0000 	ldr.w	r0, [fp]
  40a8a2:	4448      	add	r0, r9
  40a8a4:	f8cb 0000 	str.w	r0, [fp]
  40a8a8:	f000 808c 	beq.w	40a9c4 <_malloc_r+0x4dc>
  40a8ac:	6812      	ldr	r2, [r2, #0]
  40a8ae:	f8df e18c 	ldr.w	lr, [pc, #396]	; 40aa3c <_malloc_r+0x554>
  40a8b2:	3201      	adds	r2, #1
  40a8b4:	f000 80a3 	beq.w	40a9fe <_malloc_r+0x516>
  40a8b8:	ebc1 010a 	rsb	r1, r1, sl
  40a8bc:	4408      	add	r0, r1
  40a8be:	f8cb 0000 	str.w	r0, [fp]
  40a8c2:	f01a 0107 	ands.w	r1, sl, #7
  40a8c6:	d052      	beq.n	40a96e <_malloc_r+0x486>
  40a8c8:	f1c1 0008 	rsb	r0, r1, #8
  40a8cc:	f241 0208 	movw	r2, #4104	; 0x1008
  40a8d0:	4482      	add	sl, r0
  40a8d2:	1a52      	subs	r2, r2, r1
  40a8d4:	eb0a 0109 	add.w	r1, sl, r9
  40a8d8:	4628      	mov	r0, r5
  40a8da:	9301      	str	r3, [sp, #4]
  40a8dc:	f3c1 010b 	ubfx	r1, r1, #0, #12
  40a8e0:	ebc1 0902 	rsb	r9, r1, r2
  40a8e4:	4649      	mov	r1, r9
  40a8e6:	f000 ff19 	bl	40b71c <_sbrk_r>
  40a8ea:	1c43      	adds	r3, r0, #1
  40a8ec:	9b01      	ldr	r3, [sp, #4]
  40a8ee:	d07a      	beq.n	40a9e6 <_malloc_r+0x4fe>
  40a8f0:	ebca 0200 	rsb	r2, sl, r0
  40a8f4:	444a      	add	r2, r9
  40a8f6:	f042 0201 	orr.w	r2, r2, #1
  40a8fa:	f8db 0000 	ldr.w	r0, [fp]
  40a8fe:	f8c6 a008 	str.w	sl, [r6, #8]
  40a902:	4448      	add	r0, r9
  40a904:	f8ca 2004 	str.w	r2, [sl, #4]
  40a908:	f8df 912c 	ldr.w	r9, [pc, #300]	; 40aa38 <_malloc_r+0x550>
  40a90c:	f8cb 0000 	str.w	r0, [fp]
  40a910:	b1a3      	cbz	r3, 40a93c <_malloc_r+0x454>
  40a912:	f1b8 0f0f 	cmp.w	r8, #15
  40a916:	d937      	bls.n	40a988 <_malloc_r+0x4a0>
  40a918:	687b      	ldr	r3, [r7, #4]
  40a91a:	f1a8 020c 	sub.w	r2, r8, #12
  40a91e:	f04f 0e05 	mov.w	lr, #5
  40a922:	f022 0207 	bic.w	r2, r2, #7
  40a926:	f003 0301 	and.w	r3, r3, #1
  40a92a:	18b9      	adds	r1, r7, r2
  40a92c:	4313      	orrs	r3, r2
  40a92e:	2a0f      	cmp	r2, #15
  40a930:	607b      	str	r3, [r7, #4]
  40a932:	f8c1 e004 	str.w	lr, [r1, #4]
  40a936:	f8c1 e008 	str.w	lr, [r1, #8]
  40a93a:	d858      	bhi.n	40a9ee <_malloc_r+0x506>
  40a93c:	4b3c      	ldr	r3, [pc, #240]	; (40aa30 <_malloc_r+0x548>)
  40a93e:	681a      	ldr	r2, [r3, #0]
  40a940:	4290      	cmp	r0, r2
  40a942:	d900      	bls.n	40a946 <_malloc_r+0x45e>
  40a944:	6018      	str	r0, [r3, #0]
  40a946:	4b3b      	ldr	r3, [pc, #236]	; (40aa34 <_malloc_r+0x54c>)
  40a948:	68b7      	ldr	r7, [r6, #8]
  40a94a:	681a      	ldr	r2, [r3, #0]
  40a94c:	4290      	cmp	r0, r2
  40a94e:	d900      	bls.n	40a952 <_malloc_r+0x46a>
  40a950:	6018      	str	r0, [r3, #0]
  40a952:	687b      	ldr	r3, [r7, #4]
  40a954:	f023 0303 	bic.w	r3, r3, #3
  40a958:	e73c      	b.n	40a7d4 <_malloc_r+0x2ec>
  40a95a:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
  40a95e:	d817      	bhi.n	40a990 <_malloc_r+0x4a8>
  40a960:	ea4f 3cd4 	mov.w	ip, r4, lsr #15
  40a964:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
  40a968:	ea4f 004c 	mov.w	r0, ip, lsl #1
  40a96c:	e608      	b.n	40a580 <_malloc_r+0x98>
  40a96e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  40a972:	e7af      	b.n	40a8d4 <_malloc_r+0x3ec>
  40a974:	10bf      	asrs	r7, r7, #2
  40a976:	2001      	movs	r0, #1
  40a978:	460a      	mov	r2, r1
  40a97a:	40b8      	lsls	r0, r7
  40a97c:	f8d9 7004 	ldr.w	r7, [r9, #4]
  40a980:	4338      	orrs	r0, r7
  40a982:	f8c9 0004 	str.w	r0, [r9, #4]
  40a986:	e6e4      	b.n	40a752 <_malloc_r+0x26a>
  40a988:	2301      	movs	r3, #1
  40a98a:	f8ca 3004 	str.w	r3, [sl, #4]
  40a98e:	e727      	b.n	40a7e0 <_malloc_r+0x2f8>
  40a990:	f240 5354 	movw	r3, #1364	; 0x554
  40a994:	459c      	cmp	ip, r3
  40a996:	d822      	bhi.n	40a9de <_malloc_r+0x4f6>
  40a998:	ea4f 4c94 	mov.w	ip, r4, lsr #18
  40a99c:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
  40a9a0:	ea4f 004c 	mov.w	r0, ip, lsl #1
  40a9a4:	e5ec      	b.n	40a580 <_malloc_r+0x98>
  40a9a6:	f103 0910 	add.w	r9, r3, #16
  40a9aa:	e6fa      	b.n	40a7a2 <_malloc_r+0x2ba>
  40a9ac:	2954      	cmp	r1, #84	; 0x54
  40a9ae:	d829      	bhi.n	40aa04 <_malloc_r+0x51c>
  40a9b0:	0b11      	lsrs	r1, r2, #12
  40a9b2:	f101 076e 	add.w	r7, r1, #110	; 0x6e
  40a9b6:	0078      	lsls	r0, r7, #1
  40a9b8:	e6b9      	b.n	40a72e <_malloc_r+0x246>
  40a9ba:	68b7      	ldr	r7, [r6, #8]
  40a9bc:	687b      	ldr	r3, [r7, #4]
  40a9be:	f023 0303 	bic.w	r3, r3, #3
  40a9c2:	e707      	b.n	40a7d4 <_malloc_r+0x2ec>
  40a9c4:	f3c1 0e0b 	ubfx	lr, r1, #0, #12
  40a9c8:	f1be 0f00 	cmp.w	lr, #0
  40a9cc:	f47f af6e 	bne.w	40a8ac <_malloc_r+0x3c4>
  40a9d0:	eb09 0308 	add.w	r3, r9, r8
  40a9d4:	68b2      	ldr	r2, [r6, #8]
  40a9d6:	f043 0301 	orr.w	r3, r3, #1
  40a9da:	6053      	str	r3, [r2, #4]
  40a9dc:	e7ae      	b.n	40a93c <_malloc_r+0x454>
  40a9de:	20fc      	movs	r0, #252	; 0xfc
  40a9e0:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
  40a9e4:	e5cc      	b.n	40a580 <_malloc_r+0x98>
  40a9e6:	2201      	movs	r2, #1
  40a9e8:	f04f 0900 	mov.w	r9, #0
  40a9ec:	e785      	b.n	40a8fa <_malloc_r+0x412>
  40a9ee:	4628      	mov	r0, r5
  40a9f0:	f107 0108 	add.w	r1, r7, #8
  40a9f4:	f7ff fa68 	bl	409ec8 <_free_r>
  40a9f8:	f8d9 0000 	ldr.w	r0, [r9]
  40a9fc:	e79e      	b.n	40a93c <_malloc_r+0x454>
  40a9fe:	f8ce a000 	str.w	sl, [lr]
  40aa02:	e75e      	b.n	40a8c2 <_malloc_r+0x3da>
  40aa04:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
  40aa08:	d804      	bhi.n	40aa14 <_malloc_r+0x52c>
  40aa0a:	0bd1      	lsrs	r1, r2, #15
  40aa0c:	f101 0777 	add.w	r7, r1, #119	; 0x77
  40aa10:	0078      	lsls	r0, r7, #1
  40aa12:	e68c      	b.n	40a72e <_malloc_r+0x246>
  40aa14:	f240 5054 	movw	r0, #1364	; 0x554
  40aa18:	4281      	cmp	r1, r0
  40aa1a:	d804      	bhi.n	40aa26 <_malloc_r+0x53e>
  40aa1c:	0c91      	lsrs	r1, r2, #18
  40aa1e:	f101 077c 	add.w	r7, r1, #124	; 0x7c
  40aa22:	0078      	lsls	r0, r7, #1
  40aa24:	e683      	b.n	40a72e <_malloc_r+0x246>
  40aa26:	20fc      	movs	r0, #252	; 0xfc
  40aa28:	277e      	movs	r7, #126	; 0x7e
  40aa2a:	e680      	b.n	40a72e <_malloc_r+0x246>
  40aa2c:	6873      	ldr	r3, [r6, #4]
  40aa2e:	e722      	b.n	40a876 <_malloc_r+0x38e>
  40aa30:	204009e8 	.word	0x204009e8
  40aa34:	204009e4 	.word	0x204009e4
  40aa38:	204009f0 	.word	0x204009f0
  40aa3c:	20400910 	.word	0x20400910

0040aa40 <memchr>:
  40aa40:	0783      	lsls	r3, r0, #30
  40aa42:	b2c9      	uxtb	r1, r1
  40aa44:	b470      	push	{r4, r5, r6}
  40aa46:	d03f      	beq.n	40aac8 <memchr+0x88>
  40aa48:	1e54      	subs	r4, r2, #1
  40aa4a:	2a00      	cmp	r2, #0
  40aa4c:	d03e      	beq.n	40aacc <memchr+0x8c>
  40aa4e:	7803      	ldrb	r3, [r0, #0]
  40aa50:	428b      	cmp	r3, r1
  40aa52:	bf18      	it	ne
  40aa54:	1c43      	addne	r3, r0, #1
  40aa56:	d105      	bne.n	40aa64 <memchr+0x24>
  40aa58:	e01c      	b.n	40aa94 <memchr+0x54>
  40aa5a:	b1ec      	cbz	r4, 40aa98 <memchr+0x58>
  40aa5c:	7802      	ldrb	r2, [r0, #0]
  40aa5e:	3c01      	subs	r4, #1
  40aa60:	428a      	cmp	r2, r1
  40aa62:	d017      	beq.n	40aa94 <memchr+0x54>
  40aa64:	f013 0f03 	tst.w	r3, #3
  40aa68:	4618      	mov	r0, r3
  40aa6a:	f103 0301 	add.w	r3, r3, #1
  40aa6e:	d1f4      	bne.n	40aa5a <memchr+0x1a>
  40aa70:	2c03      	cmp	r4, #3
  40aa72:	d814      	bhi.n	40aa9e <memchr+0x5e>
  40aa74:	b184      	cbz	r4, 40aa98 <memchr+0x58>
  40aa76:	7803      	ldrb	r3, [r0, #0]
  40aa78:	428b      	cmp	r3, r1
  40aa7a:	d00b      	beq.n	40aa94 <memchr+0x54>
  40aa7c:	1905      	adds	r5, r0, r4
  40aa7e:	1c43      	adds	r3, r0, #1
  40aa80:	e002      	b.n	40aa88 <memchr+0x48>
  40aa82:	7802      	ldrb	r2, [r0, #0]
  40aa84:	428a      	cmp	r2, r1
  40aa86:	d005      	beq.n	40aa94 <memchr+0x54>
  40aa88:	42ab      	cmp	r3, r5
  40aa8a:	4618      	mov	r0, r3
  40aa8c:	f103 0301 	add.w	r3, r3, #1
  40aa90:	d1f7      	bne.n	40aa82 <memchr+0x42>
  40aa92:	2000      	movs	r0, #0
  40aa94:	bc70      	pop	{r4, r5, r6}
  40aa96:	4770      	bx	lr
  40aa98:	4620      	mov	r0, r4
  40aa9a:	bc70      	pop	{r4, r5, r6}
  40aa9c:	4770      	bx	lr
  40aa9e:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  40aaa2:	4602      	mov	r2, r0
  40aaa4:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  40aaa8:	4610      	mov	r0, r2
  40aaaa:	3204      	adds	r2, #4
  40aaac:	6803      	ldr	r3, [r0, #0]
  40aaae:	4073      	eors	r3, r6
  40aab0:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  40aab4:	ea25 0303 	bic.w	r3, r5, r3
  40aab8:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  40aabc:	d1da      	bne.n	40aa74 <memchr+0x34>
  40aabe:	3c04      	subs	r4, #4
  40aac0:	4610      	mov	r0, r2
  40aac2:	2c03      	cmp	r4, #3
  40aac4:	d8f0      	bhi.n	40aaa8 <memchr+0x68>
  40aac6:	e7d5      	b.n	40aa74 <memchr+0x34>
  40aac8:	4614      	mov	r4, r2
  40aaca:	e7d1      	b.n	40aa70 <memchr+0x30>
  40aacc:	4610      	mov	r0, r2
  40aace:	e7e1      	b.n	40aa94 <memchr+0x54>

0040aad0 <memcpy>:
  40aad0:	4684      	mov	ip, r0
  40aad2:	ea41 0300 	orr.w	r3, r1, r0
  40aad6:	f013 0303 	ands.w	r3, r3, #3
  40aada:	d16d      	bne.n	40abb8 <memcpy+0xe8>
  40aadc:	3a40      	subs	r2, #64	; 0x40
  40aade:	d341      	bcc.n	40ab64 <memcpy+0x94>
  40aae0:	f851 3b04 	ldr.w	r3, [r1], #4
  40aae4:	f840 3b04 	str.w	r3, [r0], #4
  40aae8:	f851 3b04 	ldr.w	r3, [r1], #4
  40aaec:	f840 3b04 	str.w	r3, [r0], #4
  40aaf0:	f851 3b04 	ldr.w	r3, [r1], #4
  40aaf4:	f840 3b04 	str.w	r3, [r0], #4
  40aaf8:	f851 3b04 	ldr.w	r3, [r1], #4
  40aafc:	f840 3b04 	str.w	r3, [r0], #4
  40ab00:	f851 3b04 	ldr.w	r3, [r1], #4
  40ab04:	f840 3b04 	str.w	r3, [r0], #4
  40ab08:	f851 3b04 	ldr.w	r3, [r1], #4
  40ab0c:	f840 3b04 	str.w	r3, [r0], #4
  40ab10:	f851 3b04 	ldr.w	r3, [r1], #4
  40ab14:	f840 3b04 	str.w	r3, [r0], #4
  40ab18:	f851 3b04 	ldr.w	r3, [r1], #4
  40ab1c:	f840 3b04 	str.w	r3, [r0], #4
  40ab20:	f851 3b04 	ldr.w	r3, [r1], #4
  40ab24:	f840 3b04 	str.w	r3, [r0], #4
  40ab28:	f851 3b04 	ldr.w	r3, [r1], #4
  40ab2c:	f840 3b04 	str.w	r3, [r0], #4
  40ab30:	f851 3b04 	ldr.w	r3, [r1], #4
  40ab34:	f840 3b04 	str.w	r3, [r0], #4
  40ab38:	f851 3b04 	ldr.w	r3, [r1], #4
  40ab3c:	f840 3b04 	str.w	r3, [r0], #4
  40ab40:	f851 3b04 	ldr.w	r3, [r1], #4
  40ab44:	f840 3b04 	str.w	r3, [r0], #4
  40ab48:	f851 3b04 	ldr.w	r3, [r1], #4
  40ab4c:	f840 3b04 	str.w	r3, [r0], #4
  40ab50:	f851 3b04 	ldr.w	r3, [r1], #4
  40ab54:	f840 3b04 	str.w	r3, [r0], #4
  40ab58:	f851 3b04 	ldr.w	r3, [r1], #4
  40ab5c:	f840 3b04 	str.w	r3, [r0], #4
  40ab60:	3a40      	subs	r2, #64	; 0x40
  40ab62:	d2bd      	bcs.n	40aae0 <memcpy+0x10>
  40ab64:	3230      	adds	r2, #48	; 0x30
  40ab66:	d311      	bcc.n	40ab8c <memcpy+0xbc>
  40ab68:	f851 3b04 	ldr.w	r3, [r1], #4
  40ab6c:	f840 3b04 	str.w	r3, [r0], #4
  40ab70:	f851 3b04 	ldr.w	r3, [r1], #4
  40ab74:	f840 3b04 	str.w	r3, [r0], #4
  40ab78:	f851 3b04 	ldr.w	r3, [r1], #4
  40ab7c:	f840 3b04 	str.w	r3, [r0], #4
  40ab80:	f851 3b04 	ldr.w	r3, [r1], #4
  40ab84:	f840 3b04 	str.w	r3, [r0], #4
  40ab88:	3a10      	subs	r2, #16
  40ab8a:	d2ed      	bcs.n	40ab68 <memcpy+0x98>
  40ab8c:	320c      	adds	r2, #12
  40ab8e:	d305      	bcc.n	40ab9c <memcpy+0xcc>
  40ab90:	f851 3b04 	ldr.w	r3, [r1], #4
  40ab94:	f840 3b04 	str.w	r3, [r0], #4
  40ab98:	3a04      	subs	r2, #4
  40ab9a:	d2f9      	bcs.n	40ab90 <memcpy+0xc0>
  40ab9c:	3204      	adds	r2, #4
  40ab9e:	d008      	beq.n	40abb2 <memcpy+0xe2>
  40aba0:	07d2      	lsls	r2, r2, #31
  40aba2:	bf1c      	itt	ne
  40aba4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40aba8:	f800 3b01 	strbne.w	r3, [r0], #1
  40abac:	d301      	bcc.n	40abb2 <memcpy+0xe2>
  40abae:	880b      	ldrh	r3, [r1, #0]
  40abb0:	8003      	strh	r3, [r0, #0]
  40abb2:	4660      	mov	r0, ip
  40abb4:	4770      	bx	lr
  40abb6:	bf00      	nop
  40abb8:	2a08      	cmp	r2, #8
  40abba:	d313      	bcc.n	40abe4 <memcpy+0x114>
  40abbc:	078b      	lsls	r3, r1, #30
  40abbe:	d08d      	beq.n	40aadc <memcpy+0xc>
  40abc0:	f010 0303 	ands.w	r3, r0, #3
  40abc4:	d08a      	beq.n	40aadc <memcpy+0xc>
  40abc6:	f1c3 0304 	rsb	r3, r3, #4
  40abca:	1ad2      	subs	r2, r2, r3
  40abcc:	07db      	lsls	r3, r3, #31
  40abce:	bf1c      	itt	ne
  40abd0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40abd4:	f800 3b01 	strbne.w	r3, [r0], #1
  40abd8:	d380      	bcc.n	40aadc <memcpy+0xc>
  40abda:	f831 3b02 	ldrh.w	r3, [r1], #2
  40abde:	f820 3b02 	strh.w	r3, [r0], #2
  40abe2:	e77b      	b.n	40aadc <memcpy+0xc>
  40abe4:	3a04      	subs	r2, #4
  40abe6:	d3d9      	bcc.n	40ab9c <memcpy+0xcc>
  40abe8:	3a01      	subs	r2, #1
  40abea:	f811 3b01 	ldrb.w	r3, [r1], #1
  40abee:	f800 3b01 	strb.w	r3, [r0], #1
  40abf2:	d2f9      	bcs.n	40abe8 <memcpy+0x118>
  40abf4:	780b      	ldrb	r3, [r1, #0]
  40abf6:	7003      	strb	r3, [r0, #0]
  40abf8:	784b      	ldrb	r3, [r1, #1]
  40abfa:	7043      	strb	r3, [r0, #1]
  40abfc:	788b      	ldrb	r3, [r1, #2]
  40abfe:	7083      	strb	r3, [r0, #2]
  40ac00:	4660      	mov	r0, ip
  40ac02:	4770      	bx	lr

0040ac04 <memmove>:
  40ac04:	4288      	cmp	r0, r1
  40ac06:	b5f0      	push	{r4, r5, r6, r7, lr}
  40ac08:	d90d      	bls.n	40ac26 <memmove+0x22>
  40ac0a:	188b      	adds	r3, r1, r2
  40ac0c:	4298      	cmp	r0, r3
  40ac0e:	d20a      	bcs.n	40ac26 <memmove+0x22>
  40ac10:	1881      	adds	r1, r0, r2
  40ac12:	2a00      	cmp	r2, #0
  40ac14:	d053      	beq.n	40acbe <memmove+0xba>
  40ac16:	1a9a      	subs	r2, r3, r2
  40ac18:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40ac1c:	4293      	cmp	r3, r2
  40ac1e:	f801 4d01 	strb.w	r4, [r1, #-1]!
  40ac22:	d1f9      	bne.n	40ac18 <memmove+0x14>
  40ac24:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40ac26:	2a0f      	cmp	r2, #15
  40ac28:	d947      	bls.n	40acba <memmove+0xb6>
  40ac2a:	ea40 0301 	orr.w	r3, r0, r1
  40ac2e:	079b      	lsls	r3, r3, #30
  40ac30:	d146      	bne.n	40acc0 <memmove+0xbc>
  40ac32:	f100 0410 	add.w	r4, r0, #16
  40ac36:	f101 0310 	add.w	r3, r1, #16
  40ac3a:	4615      	mov	r5, r2
  40ac3c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  40ac40:	3d10      	subs	r5, #16
  40ac42:	3310      	adds	r3, #16
  40ac44:	3410      	adds	r4, #16
  40ac46:	f844 6c20 	str.w	r6, [r4, #-32]
  40ac4a:	2d0f      	cmp	r5, #15
  40ac4c:	f853 6c1c 	ldr.w	r6, [r3, #-28]
  40ac50:	f844 6c1c 	str.w	r6, [r4, #-28]
  40ac54:	f853 6c18 	ldr.w	r6, [r3, #-24]
  40ac58:	f844 6c18 	str.w	r6, [r4, #-24]
  40ac5c:	f853 6c14 	ldr.w	r6, [r3, #-20]
  40ac60:	f844 6c14 	str.w	r6, [r4, #-20]
  40ac64:	d8ea      	bhi.n	40ac3c <memmove+0x38>
  40ac66:	f1a2 0310 	sub.w	r3, r2, #16
  40ac6a:	f002 0e0f 	and.w	lr, r2, #15
  40ac6e:	f023 030f 	bic.w	r3, r3, #15
  40ac72:	f1be 0f03 	cmp.w	lr, #3
  40ac76:	f103 0310 	add.w	r3, r3, #16
  40ac7a:	4419      	add	r1, r3
  40ac7c:	4403      	add	r3, r0
  40ac7e:	d921      	bls.n	40acc4 <memmove+0xc0>
  40ac80:	1f1e      	subs	r6, r3, #4
  40ac82:	460d      	mov	r5, r1
  40ac84:	4674      	mov	r4, lr
  40ac86:	3c04      	subs	r4, #4
  40ac88:	f855 7b04 	ldr.w	r7, [r5], #4
  40ac8c:	2c03      	cmp	r4, #3
  40ac8e:	f846 7f04 	str.w	r7, [r6, #4]!
  40ac92:	d8f8      	bhi.n	40ac86 <memmove+0x82>
  40ac94:	f1ae 0404 	sub.w	r4, lr, #4
  40ac98:	f002 0203 	and.w	r2, r2, #3
  40ac9c:	f024 0403 	bic.w	r4, r4, #3
  40aca0:	3404      	adds	r4, #4
  40aca2:	4423      	add	r3, r4
  40aca4:	4421      	add	r1, r4
  40aca6:	b152      	cbz	r2, 40acbe <memmove+0xba>
  40aca8:	3b01      	subs	r3, #1
  40acaa:	440a      	add	r2, r1
  40acac:	f811 4b01 	ldrb.w	r4, [r1], #1
  40acb0:	4291      	cmp	r1, r2
  40acb2:	f803 4f01 	strb.w	r4, [r3, #1]!
  40acb6:	d1f9      	bne.n	40acac <memmove+0xa8>
  40acb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40acba:	4603      	mov	r3, r0
  40acbc:	e7f3      	b.n	40aca6 <memmove+0xa2>
  40acbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40acc0:	4603      	mov	r3, r0
  40acc2:	e7f1      	b.n	40aca8 <memmove+0xa4>
  40acc4:	4672      	mov	r2, lr
  40acc6:	e7ee      	b.n	40aca6 <memmove+0xa2>

0040acc8 <__malloc_lock>:
  40acc8:	4770      	bx	lr
  40acca:	bf00      	nop

0040accc <__malloc_unlock>:
  40accc:	4770      	bx	lr
  40acce:	bf00      	nop

0040acd0 <_Balloc>:
  40acd0:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  40acd2:	b538      	push	{r3, r4, r5, lr}
  40acd4:	4605      	mov	r5, r0
  40acd6:	460c      	mov	r4, r1
  40acd8:	b152      	cbz	r2, 40acf0 <_Balloc+0x20>
  40acda:	f852 3024 	ldr.w	r3, [r2, r4, lsl #2]
  40acde:	b18b      	cbz	r3, 40ad04 <_Balloc+0x34>
  40ace0:	6819      	ldr	r1, [r3, #0]
  40ace2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
  40ace6:	2200      	movs	r2, #0
  40ace8:	4618      	mov	r0, r3
  40acea:	611a      	str	r2, [r3, #16]
  40acec:	60da      	str	r2, [r3, #12]
  40acee:	bd38      	pop	{r3, r4, r5, pc}
  40acf0:	2221      	movs	r2, #33	; 0x21
  40acf2:	2104      	movs	r1, #4
  40acf4:	f000 fe58 	bl	40b9a8 <_calloc_r>
  40acf8:	64e8      	str	r0, [r5, #76]	; 0x4c
  40acfa:	4602      	mov	r2, r0
  40acfc:	2800      	cmp	r0, #0
  40acfe:	d1ec      	bne.n	40acda <_Balloc+0xa>
  40ad00:	2000      	movs	r0, #0
  40ad02:	bd38      	pop	{r3, r4, r5, pc}
  40ad04:	2101      	movs	r1, #1
  40ad06:	4628      	mov	r0, r5
  40ad08:	fa01 f504 	lsl.w	r5, r1, r4
  40ad0c:	1d6a      	adds	r2, r5, #5
  40ad0e:	0092      	lsls	r2, r2, #2
  40ad10:	f000 fe4a 	bl	40b9a8 <_calloc_r>
  40ad14:	4603      	mov	r3, r0
  40ad16:	2800      	cmp	r0, #0
  40ad18:	d0f2      	beq.n	40ad00 <_Balloc+0x30>
  40ad1a:	6044      	str	r4, [r0, #4]
  40ad1c:	6085      	str	r5, [r0, #8]
  40ad1e:	e7e2      	b.n	40ace6 <_Balloc+0x16>

0040ad20 <_Bfree>:
  40ad20:	b131      	cbz	r1, 40ad30 <_Bfree+0x10>
  40ad22:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40ad24:	684a      	ldr	r2, [r1, #4]
  40ad26:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40ad2a:	6008      	str	r0, [r1, #0]
  40ad2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  40ad30:	4770      	bx	lr
  40ad32:	bf00      	nop

0040ad34 <__multadd>:
  40ad34:	b5f0      	push	{r4, r5, r6, r7, lr}
  40ad36:	460c      	mov	r4, r1
  40ad38:	b083      	sub	sp, #12
  40ad3a:	4605      	mov	r5, r0
  40ad3c:	690e      	ldr	r6, [r1, #16]
  40ad3e:	f101 0e14 	add.w	lr, r1, #20
  40ad42:	2700      	movs	r7, #0
  40ad44:	f8de 1000 	ldr.w	r1, [lr]
  40ad48:	3701      	adds	r7, #1
  40ad4a:	b288      	uxth	r0, r1
  40ad4c:	42be      	cmp	r6, r7
  40ad4e:	ea4f 4111 	mov.w	r1, r1, lsr #16
  40ad52:	fb02 3300 	mla	r3, r2, r0, r3
  40ad56:	fb02 f101 	mul.w	r1, r2, r1
  40ad5a:	b298      	uxth	r0, r3
  40ad5c:	eb01 4313 	add.w	r3, r1, r3, lsr #16
  40ad60:	eb00 4103 	add.w	r1, r0, r3, lsl #16
  40ad64:	ea4f 4313 	mov.w	r3, r3, lsr #16
  40ad68:	f84e 1b04 	str.w	r1, [lr], #4
  40ad6c:	dcea      	bgt.n	40ad44 <__multadd+0x10>
  40ad6e:	b13b      	cbz	r3, 40ad80 <__multadd+0x4c>
  40ad70:	68a2      	ldr	r2, [r4, #8]
  40ad72:	4296      	cmp	r6, r2
  40ad74:	da07      	bge.n	40ad86 <__multadd+0x52>
  40ad76:	eb04 0286 	add.w	r2, r4, r6, lsl #2
  40ad7a:	3601      	adds	r6, #1
  40ad7c:	6153      	str	r3, [r2, #20]
  40ad7e:	6126      	str	r6, [r4, #16]
  40ad80:	4620      	mov	r0, r4
  40ad82:	b003      	add	sp, #12
  40ad84:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40ad86:	6861      	ldr	r1, [r4, #4]
  40ad88:	4628      	mov	r0, r5
  40ad8a:	9301      	str	r3, [sp, #4]
  40ad8c:	3101      	adds	r1, #1
  40ad8e:	f7ff ff9f 	bl	40acd0 <_Balloc>
  40ad92:	6922      	ldr	r2, [r4, #16]
  40ad94:	f104 010c 	add.w	r1, r4, #12
  40ad98:	4607      	mov	r7, r0
  40ad9a:	3202      	adds	r2, #2
  40ad9c:	300c      	adds	r0, #12
  40ad9e:	0092      	lsls	r2, r2, #2
  40ada0:	f7ff fe96 	bl	40aad0 <memcpy>
  40ada4:	6cea      	ldr	r2, [r5, #76]	; 0x4c
  40ada6:	6861      	ldr	r1, [r4, #4]
  40ada8:	9b01      	ldr	r3, [sp, #4]
  40adaa:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  40adae:	6020      	str	r0, [r4, #0]
  40adb0:	f842 4021 	str.w	r4, [r2, r1, lsl #2]
  40adb4:	463c      	mov	r4, r7
  40adb6:	e7de      	b.n	40ad76 <__multadd+0x42>

0040adb8 <__hi0bits>:
  40adb8:	4b0f      	ldr	r3, [pc, #60]	; (40adf8 <__hi0bits+0x40>)
  40adba:	4003      	ands	r3, r0
  40adbc:	b9b3      	cbnz	r3, 40adec <__hi0bits+0x34>
  40adbe:	0400      	lsls	r0, r0, #16
  40adc0:	2310      	movs	r3, #16
  40adc2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  40adc6:	d101      	bne.n	40adcc <__hi0bits+0x14>
  40adc8:	3308      	adds	r3, #8
  40adca:	0200      	lsls	r0, r0, #8
  40adcc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  40add0:	d101      	bne.n	40add6 <__hi0bits+0x1e>
  40add2:	3304      	adds	r3, #4
  40add4:	0100      	lsls	r0, r0, #4
  40add6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  40adda:	d101      	bne.n	40ade0 <__hi0bits+0x28>
  40addc:	3302      	adds	r3, #2
  40adde:	0080      	lsls	r0, r0, #2
  40ade0:	2800      	cmp	r0, #0
  40ade2:	db07      	blt.n	40adf4 <__hi0bits+0x3c>
  40ade4:	0042      	lsls	r2, r0, #1
  40ade6:	d403      	bmi.n	40adf0 <__hi0bits+0x38>
  40ade8:	2020      	movs	r0, #32
  40adea:	4770      	bx	lr
  40adec:	2300      	movs	r3, #0
  40adee:	e7e8      	b.n	40adc2 <__hi0bits+0xa>
  40adf0:	1c58      	adds	r0, r3, #1
  40adf2:	4770      	bx	lr
  40adf4:	4618      	mov	r0, r3
  40adf6:	4770      	bx	lr
  40adf8:	ffff0000 	.word	0xffff0000

0040adfc <__lo0bits>:
  40adfc:	6803      	ldr	r3, [r0, #0]
  40adfe:	f013 0207 	ands.w	r2, r3, #7
  40ae02:	d008      	beq.n	40ae16 <__lo0bits+0x1a>
  40ae04:	07d9      	lsls	r1, r3, #31
  40ae06:	d422      	bmi.n	40ae4e <__lo0bits+0x52>
  40ae08:	079a      	lsls	r2, r3, #30
  40ae0a:	d423      	bmi.n	40ae54 <__lo0bits+0x58>
  40ae0c:	089b      	lsrs	r3, r3, #2
  40ae0e:	2202      	movs	r2, #2
  40ae10:	6003      	str	r3, [r0, #0]
  40ae12:	4610      	mov	r0, r2
  40ae14:	4770      	bx	lr
  40ae16:	b299      	uxth	r1, r3
  40ae18:	b909      	cbnz	r1, 40ae1e <__lo0bits+0x22>
  40ae1a:	0c1b      	lsrs	r3, r3, #16
  40ae1c:	2210      	movs	r2, #16
  40ae1e:	f013 0fff 	tst.w	r3, #255	; 0xff
  40ae22:	d101      	bne.n	40ae28 <__lo0bits+0x2c>
  40ae24:	3208      	adds	r2, #8
  40ae26:	0a1b      	lsrs	r3, r3, #8
  40ae28:	0719      	lsls	r1, r3, #28
  40ae2a:	d101      	bne.n	40ae30 <__lo0bits+0x34>
  40ae2c:	3204      	adds	r2, #4
  40ae2e:	091b      	lsrs	r3, r3, #4
  40ae30:	0799      	lsls	r1, r3, #30
  40ae32:	d101      	bne.n	40ae38 <__lo0bits+0x3c>
  40ae34:	3202      	adds	r2, #2
  40ae36:	089b      	lsrs	r3, r3, #2
  40ae38:	07d9      	lsls	r1, r3, #31
  40ae3a:	d405      	bmi.n	40ae48 <__lo0bits+0x4c>
  40ae3c:	085b      	lsrs	r3, r3, #1
  40ae3e:	d102      	bne.n	40ae46 <__lo0bits+0x4a>
  40ae40:	2220      	movs	r2, #32
  40ae42:	4610      	mov	r0, r2
  40ae44:	4770      	bx	lr
  40ae46:	3201      	adds	r2, #1
  40ae48:	6003      	str	r3, [r0, #0]
  40ae4a:	4610      	mov	r0, r2
  40ae4c:	4770      	bx	lr
  40ae4e:	2200      	movs	r2, #0
  40ae50:	4610      	mov	r0, r2
  40ae52:	4770      	bx	lr
  40ae54:	085b      	lsrs	r3, r3, #1
  40ae56:	2201      	movs	r2, #1
  40ae58:	6003      	str	r3, [r0, #0]
  40ae5a:	4610      	mov	r0, r2
  40ae5c:	4770      	bx	lr
  40ae5e:	bf00      	nop

0040ae60 <__i2b>:
  40ae60:	b510      	push	{r4, lr}
  40ae62:	460c      	mov	r4, r1
  40ae64:	2101      	movs	r1, #1
  40ae66:	f7ff ff33 	bl	40acd0 <_Balloc>
  40ae6a:	2201      	movs	r2, #1
  40ae6c:	6144      	str	r4, [r0, #20]
  40ae6e:	6102      	str	r2, [r0, #16]
  40ae70:	bd10      	pop	{r4, pc}
  40ae72:	bf00      	nop

0040ae74 <__multiply>:
  40ae74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40ae78:	690e      	ldr	r6, [r1, #16]
  40ae7a:	b085      	sub	sp, #20
  40ae7c:	6915      	ldr	r5, [r2, #16]
  40ae7e:	460c      	mov	r4, r1
  40ae80:	4691      	mov	r9, r2
  40ae82:	42ae      	cmp	r6, r5
  40ae84:	f2c0 8094 	blt.w	40afb0 <__multiply+0x13c>
  40ae88:	462b      	mov	r3, r5
  40ae8a:	4635      	mov	r5, r6
  40ae8c:	461e      	mov	r6, r3
  40ae8e:	eb05 0806 	add.w	r8, r5, r6
  40ae92:	68a3      	ldr	r3, [r4, #8]
  40ae94:	6861      	ldr	r1, [r4, #4]
  40ae96:	4598      	cmp	r8, r3
  40ae98:	dd00      	ble.n	40ae9c <__multiply+0x28>
  40ae9a:	3101      	adds	r1, #1
  40ae9c:	f7ff ff18 	bl	40acd0 <_Balloc>
  40aea0:	f100 0a14 	add.w	sl, r0, #20
  40aea4:	9001      	str	r0, [sp, #4]
  40aea6:	eb0a 0b88 	add.w	fp, sl, r8, lsl #2
  40aeaa:	45da      	cmp	sl, fp
  40aeac:	d205      	bcs.n	40aeba <__multiply+0x46>
  40aeae:	4653      	mov	r3, sl
  40aeb0:	2100      	movs	r1, #0
  40aeb2:	f843 1b04 	str.w	r1, [r3], #4
  40aeb6:	459b      	cmp	fp, r3
  40aeb8:	d8fb      	bhi.n	40aeb2 <__multiply+0x3e>
  40aeba:	f109 0914 	add.w	r9, r9, #20
  40aebe:	f104 0314 	add.w	r3, r4, #20
  40aec2:	eb09 0286 	add.w	r2, r9, r6, lsl #2
  40aec6:	eb03 0c85 	add.w	ip, r3, r5, lsl #2
  40aeca:	4591      	cmp	r9, r2
  40aecc:	d25b      	bcs.n	40af86 <__multiply+0x112>
  40aece:	f8cd b008 	str.w	fp, [sp, #8]
  40aed2:	4693      	mov	fp, r2
  40aed4:	f8cd 800c 	str.w	r8, [sp, #12]
  40aed8:	4698      	mov	r8, r3
  40aeda:	f859 6b04 	ldr.w	r6, [r9], #4
  40aede:	fa1f fe86 	uxth.w	lr, r6
  40aee2:	f1be 0f00 	cmp.w	lr, #0
  40aee6:	d021      	beq.n	40af2c <__multiply+0xb8>
  40aee8:	4647      	mov	r7, r8
  40aeea:	4656      	mov	r6, sl
  40aeec:	2100      	movs	r1, #0
  40aeee:	e000      	b.n	40aef2 <__multiply+0x7e>
  40aef0:	4626      	mov	r6, r4
  40aef2:	f857 2b04 	ldr.w	r2, [r7], #4
  40aef6:	4634      	mov	r4, r6
  40aef8:	6835      	ldr	r5, [r6, #0]
  40aefa:	b290      	uxth	r0, r2
  40aefc:	45bc      	cmp	ip, r7
  40aefe:	b2ab      	uxth	r3, r5
  40af00:	ea4f 4212 	mov.w	r2, r2, lsr #16
  40af04:	fb0e 3000 	mla	r0, lr, r0, r3
  40af08:	ea4f 4315 	mov.w	r3, r5, lsr #16
  40af0c:	4401      	add	r1, r0
  40af0e:	fb0e 3302 	mla	r3, lr, r2, r3
  40af12:	b28a      	uxth	r2, r1
  40af14:	eb03 4111 	add.w	r1, r3, r1, lsr #16
  40af18:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
  40af1c:	ea4f 4111 	mov.w	r1, r1, lsr #16
  40af20:	f844 3b04 	str.w	r3, [r4], #4
  40af24:	d8e4      	bhi.n	40aef0 <__multiply+0x7c>
  40af26:	6071      	str	r1, [r6, #4]
  40af28:	f859 6c04 	ldr.w	r6, [r9, #-4]
  40af2c:	0c36      	lsrs	r6, r6, #16
  40af2e:	d022      	beq.n	40af76 <__multiply+0x102>
  40af30:	f8da 3000 	ldr.w	r3, [sl]
  40af34:	2700      	movs	r7, #0
  40af36:	4655      	mov	r5, sl
  40af38:	4640      	mov	r0, r8
  40af3a:	461a      	mov	r2, r3
  40af3c:	46be      	mov	lr, r7
  40af3e:	e000      	b.n	40af42 <__multiply+0xce>
  40af40:	4625      	mov	r5, r4
  40af42:	8807      	ldrh	r7, [r0, #0]
  40af44:	0c12      	lsrs	r2, r2, #16
  40af46:	b299      	uxth	r1, r3
  40af48:	462c      	mov	r4, r5
  40af4a:	fb06 2207 	mla	r2, r6, r7, r2
  40af4e:	eb02 070e 	add.w	r7, r2, lr
  40af52:	ea41 4307 	orr.w	r3, r1, r7, lsl #16
  40af56:	f844 3b04 	str.w	r3, [r4], #4
  40af5a:	f850 1b04 	ldr.w	r1, [r0], #4
  40af5e:	686a      	ldr	r2, [r5, #4]
  40af60:	0c09      	lsrs	r1, r1, #16
  40af62:	4584      	cmp	ip, r0
  40af64:	b293      	uxth	r3, r2
  40af66:	fb06 3101 	mla	r1, r6, r1, r3
  40af6a:	eb01 4317 	add.w	r3, r1, r7, lsr #16
  40af6e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
  40af72:	d8e5      	bhi.n	40af40 <__multiply+0xcc>
  40af74:	606b      	str	r3, [r5, #4]
  40af76:	45cb      	cmp	fp, r9
  40af78:	f10a 0a04 	add.w	sl, sl, #4
  40af7c:	d8ad      	bhi.n	40aeda <__multiply+0x66>
  40af7e:	f8dd b008 	ldr.w	fp, [sp, #8]
  40af82:	f8dd 800c 	ldr.w	r8, [sp, #12]
  40af86:	f1b8 0f00 	cmp.w	r8, #0
  40af8a:	dd0b      	ble.n	40afa4 <__multiply+0x130>
  40af8c:	f85b 3c04 	ldr.w	r3, [fp, #-4]
  40af90:	f1ab 0b04 	sub.w	fp, fp, #4
  40af94:	b11b      	cbz	r3, 40af9e <__multiply+0x12a>
  40af96:	e005      	b.n	40afa4 <__multiply+0x130>
  40af98:	f85b 3d04 	ldr.w	r3, [fp, #-4]!
  40af9c:	b913      	cbnz	r3, 40afa4 <__multiply+0x130>
  40af9e:	f1b8 0801 	subs.w	r8, r8, #1
  40afa2:	d1f9      	bne.n	40af98 <__multiply+0x124>
  40afa4:	9801      	ldr	r0, [sp, #4]
  40afa6:	f8c0 8010 	str.w	r8, [r0, #16]
  40afaa:	b005      	add	sp, #20
  40afac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40afb0:	4614      	mov	r4, r2
  40afb2:	4689      	mov	r9, r1
  40afb4:	e76b      	b.n	40ae8e <__multiply+0x1a>
  40afb6:	bf00      	nop

0040afb8 <__pow5mult>:
  40afb8:	f012 0303 	ands.w	r3, r2, #3
  40afbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40afc0:	4614      	mov	r4, r2
  40afc2:	4607      	mov	r7, r0
  40afc4:	460e      	mov	r6, r1
  40afc6:	d12d      	bne.n	40b024 <__pow5mult+0x6c>
  40afc8:	10a4      	asrs	r4, r4, #2
  40afca:	d01c      	beq.n	40b006 <__pow5mult+0x4e>
  40afcc:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  40afce:	b395      	cbz	r5, 40b036 <__pow5mult+0x7e>
  40afd0:	07e3      	lsls	r3, r4, #31
  40afd2:	f04f 0800 	mov.w	r8, #0
  40afd6:	d406      	bmi.n	40afe6 <__pow5mult+0x2e>
  40afd8:	1064      	asrs	r4, r4, #1
  40afda:	d014      	beq.n	40b006 <__pow5mult+0x4e>
  40afdc:	6828      	ldr	r0, [r5, #0]
  40afde:	b1a8      	cbz	r0, 40b00c <__pow5mult+0x54>
  40afe0:	4605      	mov	r5, r0
  40afe2:	07e3      	lsls	r3, r4, #31
  40afe4:	d5f8      	bpl.n	40afd8 <__pow5mult+0x20>
  40afe6:	4638      	mov	r0, r7
  40afe8:	4631      	mov	r1, r6
  40afea:	462a      	mov	r2, r5
  40afec:	f7ff ff42 	bl	40ae74 <__multiply>
  40aff0:	b1b6      	cbz	r6, 40b020 <__pow5mult+0x68>
  40aff2:	6872      	ldr	r2, [r6, #4]
  40aff4:	1064      	asrs	r4, r4, #1
  40aff6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40aff8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40affc:	6031      	str	r1, [r6, #0]
  40affe:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40b002:	4606      	mov	r6, r0
  40b004:	d1ea      	bne.n	40afdc <__pow5mult+0x24>
  40b006:	4630      	mov	r0, r6
  40b008:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b00c:	4629      	mov	r1, r5
  40b00e:	462a      	mov	r2, r5
  40b010:	4638      	mov	r0, r7
  40b012:	f7ff ff2f 	bl	40ae74 <__multiply>
  40b016:	6028      	str	r0, [r5, #0]
  40b018:	f8c0 8000 	str.w	r8, [r0]
  40b01c:	4605      	mov	r5, r0
  40b01e:	e7e0      	b.n	40afe2 <__pow5mult+0x2a>
  40b020:	4606      	mov	r6, r0
  40b022:	e7d9      	b.n	40afd8 <__pow5mult+0x20>
  40b024:	1e5a      	subs	r2, r3, #1
  40b026:	4d0b      	ldr	r5, [pc, #44]	; (40b054 <__pow5mult+0x9c>)
  40b028:	2300      	movs	r3, #0
  40b02a:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  40b02e:	f7ff fe81 	bl	40ad34 <__multadd>
  40b032:	4606      	mov	r6, r0
  40b034:	e7c8      	b.n	40afc8 <__pow5mult+0x10>
  40b036:	2101      	movs	r1, #1
  40b038:	4638      	mov	r0, r7
  40b03a:	f7ff fe49 	bl	40acd0 <_Balloc>
  40b03e:	f240 2171 	movw	r1, #625	; 0x271
  40b042:	2201      	movs	r2, #1
  40b044:	2300      	movs	r3, #0
  40b046:	6141      	str	r1, [r0, #20]
  40b048:	4605      	mov	r5, r0
  40b04a:	6102      	str	r2, [r0, #16]
  40b04c:	64b8      	str	r0, [r7, #72]	; 0x48
  40b04e:	6003      	str	r3, [r0, #0]
  40b050:	e7be      	b.n	40afd0 <__pow5mult+0x18>
  40b052:	bf00      	nop
  40b054:	0040d6a8 	.word	0x0040d6a8

0040b058 <__lshift>:
  40b058:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40b05c:	690e      	ldr	r6, [r1, #16]
  40b05e:	ea4f 1962 	mov.w	r9, r2, asr #5
  40b062:	688b      	ldr	r3, [r1, #8]
  40b064:	460d      	mov	r5, r1
  40b066:	444e      	add	r6, r9
  40b068:	4690      	mov	r8, r2
  40b06a:	4607      	mov	r7, r0
  40b06c:	6849      	ldr	r1, [r1, #4]
  40b06e:	1c74      	adds	r4, r6, #1
  40b070:	429c      	cmp	r4, r3
  40b072:	dd03      	ble.n	40b07c <__lshift+0x24>
  40b074:	005b      	lsls	r3, r3, #1
  40b076:	3101      	adds	r1, #1
  40b078:	429c      	cmp	r4, r3
  40b07a:	dcfb      	bgt.n	40b074 <__lshift+0x1c>
  40b07c:	4638      	mov	r0, r7
  40b07e:	f7ff fe27 	bl	40acd0 <_Balloc>
  40b082:	f1b9 0f00 	cmp.w	r9, #0
  40b086:	4684      	mov	ip, r0
  40b088:	f100 0114 	add.w	r1, r0, #20
  40b08c:	dd09      	ble.n	40b0a2 <__lshift+0x4a>
  40b08e:	2300      	movs	r3, #0
  40b090:	460a      	mov	r2, r1
  40b092:	4618      	mov	r0, r3
  40b094:	3301      	adds	r3, #1
  40b096:	f842 0b04 	str.w	r0, [r2], #4
  40b09a:	454b      	cmp	r3, r9
  40b09c:	d1fa      	bne.n	40b094 <__lshift+0x3c>
  40b09e:	eb01 0183 	add.w	r1, r1, r3, lsl #2
  40b0a2:	692a      	ldr	r2, [r5, #16]
  40b0a4:	f105 0314 	add.w	r3, r5, #20
  40b0a8:	eb03 0e82 	add.w	lr, r3, r2, lsl #2
  40b0ac:	f018 021f 	ands.w	r2, r8, #31
  40b0b0:	d023      	beq.n	40b0fa <__lshift+0xa2>
  40b0b2:	f1c2 0920 	rsb	r9, r2, #32
  40b0b6:	f04f 0a00 	mov.w	sl, #0
  40b0ba:	6818      	ldr	r0, [r3, #0]
  40b0bc:	4688      	mov	r8, r1
  40b0be:	4090      	lsls	r0, r2
  40b0c0:	ea4a 0000 	orr.w	r0, sl, r0
  40b0c4:	f841 0b04 	str.w	r0, [r1], #4
  40b0c8:	f853 0b04 	ldr.w	r0, [r3], #4
  40b0cc:	459e      	cmp	lr, r3
  40b0ce:	fa20 fa09 	lsr.w	sl, r0, r9
  40b0d2:	d8f2      	bhi.n	40b0ba <__lshift+0x62>
  40b0d4:	f8c8 a004 	str.w	sl, [r8, #4]
  40b0d8:	f1ba 0f00 	cmp.w	sl, #0
  40b0dc:	d000      	beq.n	40b0e0 <__lshift+0x88>
  40b0de:	1cb4      	adds	r4, r6, #2
  40b0e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40b0e2:	3c01      	subs	r4, #1
  40b0e4:	686a      	ldr	r2, [r5, #4]
  40b0e6:	4660      	mov	r0, ip
  40b0e8:	f8cc 4010 	str.w	r4, [ip, #16]
  40b0ec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40b0f0:	6029      	str	r1, [r5, #0]
  40b0f2:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  40b0f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40b0fa:	3904      	subs	r1, #4
  40b0fc:	f853 2b04 	ldr.w	r2, [r3], #4
  40b100:	459e      	cmp	lr, r3
  40b102:	f841 2f04 	str.w	r2, [r1, #4]!
  40b106:	d8f9      	bhi.n	40b0fc <__lshift+0xa4>
  40b108:	e7ea      	b.n	40b0e0 <__lshift+0x88>
  40b10a:	bf00      	nop

0040b10c <__mcmp>:
  40b10c:	6902      	ldr	r2, [r0, #16]
  40b10e:	690b      	ldr	r3, [r1, #16]
  40b110:	1ad2      	subs	r2, r2, r3
  40b112:	d113      	bne.n	40b13c <__mcmp+0x30>
  40b114:	009a      	lsls	r2, r3, #2
  40b116:	3014      	adds	r0, #20
  40b118:	3114      	adds	r1, #20
  40b11a:	1883      	adds	r3, r0, r2
  40b11c:	4411      	add	r1, r2
  40b11e:	b410      	push	{r4}
  40b120:	e001      	b.n	40b126 <__mcmp+0x1a>
  40b122:	4298      	cmp	r0, r3
  40b124:	d20c      	bcs.n	40b140 <__mcmp+0x34>
  40b126:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  40b12a:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  40b12e:	4294      	cmp	r4, r2
  40b130:	d0f7      	beq.n	40b122 <__mcmp+0x16>
  40b132:	d309      	bcc.n	40b148 <__mcmp+0x3c>
  40b134:	2001      	movs	r0, #1
  40b136:	f85d 4b04 	ldr.w	r4, [sp], #4
  40b13a:	4770      	bx	lr
  40b13c:	4610      	mov	r0, r2
  40b13e:	4770      	bx	lr
  40b140:	2000      	movs	r0, #0
  40b142:	f85d 4b04 	ldr.w	r4, [sp], #4
  40b146:	4770      	bx	lr
  40b148:	f04f 30ff 	mov.w	r0, #4294967295
  40b14c:	f85d 4b04 	ldr.w	r4, [sp], #4
  40b150:	4770      	bx	lr
  40b152:	bf00      	nop

0040b154 <__mdiff>:
  40b154:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40b158:	460c      	mov	r4, r1
  40b15a:	4605      	mov	r5, r0
  40b15c:	4611      	mov	r1, r2
  40b15e:	4617      	mov	r7, r2
  40b160:	4620      	mov	r0, r4
  40b162:	f7ff ffd3 	bl	40b10c <__mcmp>
  40b166:	1e06      	subs	r6, r0, #0
  40b168:	d05c      	beq.n	40b224 <__mdiff+0xd0>
  40b16a:	db55      	blt.n	40b218 <__mdiff+0xc4>
  40b16c:	f04f 0800 	mov.w	r8, #0
  40b170:	6861      	ldr	r1, [r4, #4]
  40b172:	4628      	mov	r0, r5
  40b174:	f7ff fdac 	bl	40acd0 <_Balloc>
  40b178:	f107 0514 	add.w	r5, r7, #20
  40b17c:	693b      	ldr	r3, [r7, #16]
  40b17e:	f104 0114 	add.w	r1, r4, #20
  40b182:	6926      	ldr	r6, [r4, #16]
  40b184:	4684      	mov	ip, r0
  40b186:	eb05 0e83 	add.w	lr, r5, r3, lsl #2
  40b18a:	f100 0414 	add.w	r4, r0, #20
  40b18e:	eb01 0786 	add.w	r7, r1, r6, lsl #2
  40b192:	2300      	movs	r3, #0
  40b194:	f8c0 800c 	str.w	r8, [r0, #12]
  40b198:	f851 9b04 	ldr.w	r9, [r1], #4
  40b19c:	f855 2b04 	ldr.w	r2, [r5], #4
  40b1a0:	fa13 f889 	uxtah	r8, r3, r9
  40b1a4:	4608      	mov	r0, r1
  40b1a6:	b293      	uxth	r3, r2
  40b1a8:	45ae      	cmp	lr, r5
  40b1aa:	ea4f 4212 	mov.w	r2, r2, lsr #16
  40b1ae:	ebc3 0308 	rsb	r3, r3, r8
  40b1b2:	ebc2 4219 	rsb	r2, r2, r9, lsr #16
  40b1b6:	fa1f f883 	uxth.w	r8, r3
  40b1ba:	eb02 4323 	add.w	r3, r2, r3, asr #16
  40b1be:	ea48 4203 	orr.w	r2, r8, r3, lsl #16
  40b1c2:	ea4f 4323 	mov.w	r3, r3, asr #16
  40b1c6:	f844 2b04 	str.w	r2, [r4], #4
  40b1ca:	d8e5      	bhi.n	40b198 <__mdiff+0x44>
  40b1cc:	428f      	cmp	r7, r1
  40b1ce:	4625      	mov	r5, r4
  40b1d0:	d916      	bls.n	40b200 <__mdiff+0xac>
  40b1d2:	f850 2b04 	ldr.w	r2, [r0], #4
  40b1d6:	fa13 f382 	uxtah	r3, r3, r2
  40b1da:	0c12      	lsrs	r2, r2, #16
  40b1dc:	4287      	cmp	r7, r0
  40b1de:	fa1f fe83 	uxth.w	lr, r3
  40b1e2:	eb02 4323 	add.w	r3, r2, r3, asr #16
  40b1e6:	ea4e 4203 	orr.w	r2, lr, r3, lsl #16
  40b1ea:	ea4f 4323 	mov.w	r3, r3, asr #16
  40b1ee:	f844 2b04 	str.w	r2, [r4], #4
  40b1f2:	d8ee      	bhi.n	40b1d2 <__mdiff+0x7e>
  40b1f4:	43c9      	mvns	r1, r1
  40b1f6:	4439      	add	r1, r7
  40b1f8:	f021 0403 	bic.w	r4, r1, #3
  40b1fc:	3404      	adds	r4, #4
  40b1fe:	442c      	add	r4, r5
  40b200:	3c04      	subs	r4, #4
  40b202:	b922      	cbnz	r2, 40b20e <__mdiff+0xba>
  40b204:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  40b208:	3e01      	subs	r6, #1
  40b20a:	2b00      	cmp	r3, #0
  40b20c:	d0fa      	beq.n	40b204 <__mdiff+0xb0>
  40b20e:	4660      	mov	r0, ip
  40b210:	f8cc 6010 	str.w	r6, [ip, #16]
  40b214:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40b218:	4623      	mov	r3, r4
  40b21a:	f04f 0801 	mov.w	r8, #1
  40b21e:	463c      	mov	r4, r7
  40b220:	461f      	mov	r7, r3
  40b222:	e7a5      	b.n	40b170 <__mdiff+0x1c>
  40b224:	4628      	mov	r0, r5
  40b226:	4631      	mov	r1, r6
  40b228:	f7ff fd52 	bl	40acd0 <_Balloc>
  40b22c:	2201      	movs	r2, #1
  40b22e:	4603      	mov	r3, r0
  40b230:	6146      	str	r6, [r0, #20]
  40b232:	611a      	str	r2, [r3, #16]
  40b234:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0040b238 <__d2b>:
  40b238:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40b23c:	461c      	mov	r4, r3
  40b23e:	b082      	sub	sp, #8
  40b240:	2101      	movs	r1, #1
  40b242:	4616      	mov	r6, r2
  40b244:	f3c4 550a 	ubfx	r5, r4, #20, #11
  40b248:	f7ff fd42 	bl	40acd0 <_Balloc>
  40b24c:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40b250:	4607      	mov	r7, r0
  40b252:	b10d      	cbz	r5, 40b258 <__d2b+0x20>
  40b254:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40b258:	9401      	str	r4, [sp, #4]
  40b25a:	b30e      	cbz	r6, 40b2a0 <__d2b+0x68>
  40b25c:	a802      	add	r0, sp, #8
  40b25e:	f840 6d08 	str.w	r6, [r0, #-8]!
  40b262:	f7ff fdcb 	bl	40adfc <__lo0bits>
  40b266:	2800      	cmp	r0, #0
  40b268:	d132      	bne.n	40b2d0 <__d2b+0x98>
  40b26a:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40b26e:	617a      	str	r2, [r7, #20]
  40b270:	2b00      	cmp	r3, #0
  40b272:	61bb      	str	r3, [r7, #24]
  40b274:	bf14      	ite	ne
  40b276:	2402      	movne	r4, #2
  40b278:	2401      	moveq	r4, #1
  40b27a:	613c      	str	r4, [r7, #16]
  40b27c:	b9dd      	cbnz	r5, 40b2b6 <__d2b+0x7e>
  40b27e:	eb07 0384 	add.w	r3, r7, r4, lsl #2
  40b282:	9a08      	ldr	r2, [sp, #32]
  40b284:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40b288:	6010      	str	r0, [r2, #0]
  40b28a:	6918      	ldr	r0, [r3, #16]
  40b28c:	f7ff fd94 	bl	40adb8 <__hi0bits>
  40b290:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40b292:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  40b296:	6018      	str	r0, [r3, #0]
  40b298:	4638      	mov	r0, r7
  40b29a:	b002      	add	sp, #8
  40b29c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b2a0:	a801      	add	r0, sp, #4
  40b2a2:	f7ff fdab 	bl	40adfc <__lo0bits>
  40b2a6:	2301      	movs	r3, #1
  40b2a8:	9a01      	ldr	r2, [sp, #4]
  40b2aa:	3020      	adds	r0, #32
  40b2ac:	461c      	mov	r4, r3
  40b2ae:	613b      	str	r3, [r7, #16]
  40b2b0:	617a      	str	r2, [r7, #20]
  40b2b2:	2d00      	cmp	r5, #0
  40b2b4:	d0e3      	beq.n	40b27e <__d2b+0x46>
  40b2b6:	f2a5 4833 	subw	r8, r5, #1075	; 0x433
  40b2ba:	f1c0 0335 	rsb	r3, r0, #53	; 0x35
  40b2be:	9a08      	ldr	r2, [sp, #32]
  40b2c0:	4440      	add	r0, r8
  40b2c2:	6010      	str	r0, [r2, #0]
  40b2c4:	4638      	mov	r0, r7
  40b2c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40b2c8:	6013      	str	r3, [r2, #0]
  40b2ca:	b002      	add	sp, #8
  40b2cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b2d0:	9b01      	ldr	r3, [sp, #4]
  40b2d2:	f1c0 0120 	rsb	r1, r0, #32
  40b2d6:	9a00      	ldr	r2, [sp, #0]
  40b2d8:	fa03 f101 	lsl.w	r1, r3, r1
  40b2dc:	40c3      	lsrs	r3, r0
  40b2de:	430a      	orrs	r2, r1
  40b2e0:	9301      	str	r3, [sp, #4]
  40b2e2:	617a      	str	r2, [r7, #20]
  40b2e4:	e7c4      	b.n	40b270 <__d2b+0x38>
  40b2e6:	bf00      	nop

0040b2e8 <_realloc_r>:
  40b2e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40b2ec:	4617      	mov	r7, r2
  40b2ee:	b083      	sub	sp, #12
  40b2f0:	460e      	mov	r6, r1
  40b2f2:	2900      	cmp	r1, #0
  40b2f4:	f000 80e2 	beq.w	40b4bc <_realloc_r+0x1d4>
  40b2f8:	f107 040b 	add.w	r4, r7, #11
  40b2fc:	4681      	mov	r9, r0
  40b2fe:	f7ff fce3 	bl	40acc8 <__malloc_lock>
  40b302:	f856 3c04 	ldr.w	r3, [r6, #-4]
  40b306:	2c16      	cmp	r4, #22
  40b308:	f1a6 0808 	sub.w	r8, r6, #8
  40b30c:	f023 0503 	bic.w	r5, r3, #3
  40b310:	d850      	bhi.n	40b3b4 <_realloc_r+0xcc>
  40b312:	2210      	movs	r2, #16
  40b314:	2100      	movs	r1, #0
  40b316:	4614      	mov	r4, r2
  40b318:	42bc      	cmp	r4, r7
  40b31a:	f0c0 80dc 	bcc.w	40b4d6 <_realloc_r+0x1ee>
  40b31e:	2900      	cmp	r1, #0
  40b320:	f040 80d9 	bne.w	40b4d6 <_realloc_r+0x1ee>
  40b324:	4295      	cmp	r5, r2
  40b326:	da4a      	bge.n	40b3be <_realloc_r+0xd6>
  40b328:	f8df b3a8 	ldr.w	fp, [pc, #936]	; 40b6d4 <_realloc_r+0x3ec>
  40b32c:	eb08 0105 	add.w	r1, r8, r5
  40b330:	f8db 0008 	ldr.w	r0, [fp, #8]
  40b334:	4288      	cmp	r0, r1
  40b336:	f000 80d3 	beq.w	40b4e0 <_realloc_r+0x1f8>
  40b33a:	6848      	ldr	r0, [r1, #4]
  40b33c:	f020 0e01 	bic.w	lr, r0, #1
  40b340:	448e      	add	lr, r1
  40b342:	f8de e004 	ldr.w	lr, [lr, #4]
  40b346:	f01e 0f01 	tst.w	lr, #1
  40b34a:	d14e      	bne.n	40b3ea <_realloc_r+0x102>
  40b34c:	f020 0003 	bic.w	r0, r0, #3
  40b350:	4428      	add	r0, r5
  40b352:	4290      	cmp	r0, r2
  40b354:	f280 80b8 	bge.w	40b4c8 <_realloc_r+0x1e0>
  40b358:	07db      	lsls	r3, r3, #31
  40b35a:	f100 808b 	bmi.w	40b474 <_realloc_r+0x18c>
  40b35e:	f856 3c08 	ldr.w	r3, [r6, #-8]
  40b362:	ebc3 0a08 	rsb	sl, r3, r8
  40b366:	f8da 3004 	ldr.w	r3, [sl, #4]
  40b36a:	f023 0303 	bic.w	r3, r3, #3
  40b36e:	eb00 0e03 	add.w	lr, r0, r3
  40b372:	4596      	cmp	lr, r2
  40b374:	db43      	blt.n	40b3fe <_realloc_r+0x116>
  40b376:	68cb      	ldr	r3, [r1, #12]
  40b378:	4657      	mov	r7, sl
  40b37a:	6889      	ldr	r1, [r1, #8]
  40b37c:	1f2a      	subs	r2, r5, #4
  40b37e:	60cb      	str	r3, [r1, #12]
  40b380:	2a24      	cmp	r2, #36	; 0x24
  40b382:	6099      	str	r1, [r3, #8]
  40b384:	f857 1f08 	ldr.w	r1, [r7, #8]!
  40b388:	f8da 300c 	ldr.w	r3, [sl, #12]
  40b38c:	60cb      	str	r3, [r1, #12]
  40b38e:	6099      	str	r1, [r3, #8]
  40b390:	f200 813c 	bhi.w	40b60c <_realloc_r+0x324>
  40b394:	2a13      	cmp	r2, #19
  40b396:	f240 80fa 	bls.w	40b58e <_realloc_r+0x2a6>
  40b39a:	6833      	ldr	r3, [r6, #0]
  40b39c:	2a1b      	cmp	r2, #27
  40b39e:	f8ca 3008 	str.w	r3, [sl, #8]
  40b3a2:	6873      	ldr	r3, [r6, #4]
  40b3a4:	f8ca 300c 	str.w	r3, [sl, #12]
  40b3a8:	f200 813b 	bhi.w	40b622 <_realloc_r+0x33a>
  40b3ac:	3608      	adds	r6, #8
  40b3ae:	f10a 0310 	add.w	r3, sl, #16
  40b3b2:	e0ed      	b.n	40b590 <_realloc_r+0x2a8>
  40b3b4:	f024 0407 	bic.w	r4, r4, #7
  40b3b8:	4622      	mov	r2, r4
  40b3ba:	0fe1      	lsrs	r1, r4, #31
  40b3bc:	e7ac      	b.n	40b318 <_realloc_r+0x30>
  40b3be:	4637      	mov	r7, r6
  40b3c0:	1b2a      	subs	r2, r5, r4
  40b3c2:	f003 0301 	and.w	r3, r3, #1
  40b3c6:	2a0f      	cmp	r2, #15
  40b3c8:	d841      	bhi.n	40b44e <_realloc_r+0x166>
  40b3ca:	eb08 0205 	add.w	r2, r8, r5
  40b3ce:	431d      	orrs	r5, r3
  40b3d0:	f8c8 5004 	str.w	r5, [r8, #4]
  40b3d4:	6853      	ldr	r3, [r2, #4]
  40b3d6:	f043 0301 	orr.w	r3, r3, #1
  40b3da:	6053      	str	r3, [r2, #4]
  40b3dc:	4648      	mov	r0, r9
  40b3de:	f7ff fc75 	bl	40accc <__malloc_unlock>
  40b3e2:	4638      	mov	r0, r7
  40b3e4:	b003      	add	sp, #12
  40b3e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40b3ea:	07d9      	lsls	r1, r3, #31
  40b3ec:	d442      	bmi.n	40b474 <_realloc_r+0x18c>
  40b3ee:	f856 3c08 	ldr.w	r3, [r6, #-8]
  40b3f2:	ebc3 0a08 	rsb	sl, r3, r8
  40b3f6:	f8da 3004 	ldr.w	r3, [sl, #4]
  40b3fa:	f023 0303 	bic.w	r3, r3, #3
  40b3fe:	442b      	add	r3, r5
  40b400:	4293      	cmp	r3, r2
  40b402:	db37      	blt.n	40b474 <_realloc_r+0x18c>
  40b404:	4657      	mov	r7, sl
  40b406:	1f2a      	subs	r2, r5, #4
  40b408:	f8da 100c 	ldr.w	r1, [sl, #12]
  40b40c:	f857 0f08 	ldr.w	r0, [r7, #8]!
  40b410:	2a24      	cmp	r2, #36	; 0x24
  40b412:	60c1      	str	r1, [r0, #12]
  40b414:	6088      	str	r0, [r1, #8]
  40b416:	f200 80c6 	bhi.w	40b5a6 <_realloc_r+0x2be>
  40b41a:	2a13      	cmp	r2, #19
  40b41c:	f240 80ff 	bls.w	40b61e <_realloc_r+0x336>
  40b420:	6831      	ldr	r1, [r6, #0]
  40b422:	2a1b      	cmp	r2, #27
  40b424:	f8ca 1008 	str.w	r1, [sl, #8]
  40b428:	6871      	ldr	r1, [r6, #4]
  40b42a:	f8ca 100c 	str.w	r1, [sl, #12]
  40b42e:	f200 810d 	bhi.w	40b64c <_realloc_r+0x364>
  40b432:	3608      	adds	r6, #8
  40b434:	f10a 0210 	add.w	r2, sl, #16
  40b438:	6831      	ldr	r1, [r6, #0]
  40b43a:	461d      	mov	r5, r3
  40b43c:	46d0      	mov	r8, sl
  40b43e:	6011      	str	r1, [r2, #0]
  40b440:	6873      	ldr	r3, [r6, #4]
  40b442:	6053      	str	r3, [r2, #4]
  40b444:	68b3      	ldr	r3, [r6, #8]
  40b446:	6093      	str	r3, [r2, #8]
  40b448:	f8da 3004 	ldr.w	r3, [sl, #4]
  40b44c:	e7b8      	b.n	40b3c0 <_realloc_r+0xd8>
  40b44e:	eb08 0504 	add.w	r5, r8, r4
  40b452:	f042 0601 	orr.w	r6, r2, #1
  40b456:	431c      	orrs	r4, r3
  40b458:	4648      	mov	r0, r9
  40b45a:	442a      	add	r2, r5
  40b45c:	f105 0108 	add.w	r1, r5, #8
  40b460:	f8c8 4004 	str.w	r4, [r8, #4]
  40b464:	606e      	str	r6, [r5, #4]
  40b466:	6853      	ldr	r3, [r2, #4]
  40b468:	f043 0301 	orr.w	r3, r3, #1
  40b46c:	6053      	str	r3, [r2, #4]
  40b46e:	f7fe fd2b 	bl	409ec8 <_free_r>
  40b472:	e7b3      	b.n	40b3dc <_realloc_r+0xf4>
  40b474:	4639      	mov	r1, r7
  40b476:	4648      	mov	r0, r9
  40b478:	f7ff f836 	bl	40a4e8 <_malloc_r>
  40b47c:	4607      	mov	r7, r0
  40b47e:	2800      	cmp	r0, #0
  40b480:	d0ac      	beq.n	40b3dc <_realloc_r+0xf4>
  40b482:	f856 3c04 	ldr.w	r3, [r6, #-4]
  40b486:	f1a0 0108 	sub.w	r1, r0, #8
  40b48a:	f023 0201 	bic.w	r2, r3, #1
  40b48e:	4442      	add	r2, r8
  40b490:	4291      	cmp	r1, r2
  40b492:	f000 80b4 	beq.w	40b5fe <_realloc_r+0x316>
  40b496:	1f2a      	subs	r2, r5, #4
  40b498:	2a24      	cmp	r2, #36	; 0x24
  40b49a:	f200 80a1 	bhi.w	40b5e0 <_realloc_r+0x2f8>
  40b49e:	2a13      	cmp	r2, #19
  40b4a0:	d86a      	bhi.n	40b578 <_realloc_r+0x290>
  40b4a2:	4603      	mov	r3, r0
  40b4a4:	4632      	mov	r2, r6
  40b4a6:	6811      	ldr	r1, [r2, #0]
  40b4a8:	6019      	str	r1, [r3, #0]
  40b4aa:	6851      	ldr	r1, [r2, #4]
  40b4ac:	6059      	str	r1, [r3, #4]
  40b4ae:	6892      	ldr	r2, [r2, #8]
  40b4b0:	609a      	str	r2, [r3, #8]
  40b4b2:	4631      	mov	r1, r6
  40b4b4:	4648      	mov	r0, r9
  40b4b6:	f7fe fd07 	bl	409ec8 <_free_r>
  40b4ba:	e78f      	b.n	40b3dc <_realloc_r+0xf4>
  40b4bc:	4611      	mov	r1, r2
  40b4be:	b003      	add	sp, #12
  40b4c0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40b4c4:	f7ff b810 	b.w	40a4e8 <_malloc_r>
  40b4c8:	68ca      	ldr	r2, [r1, #12]
  40b4ca:	4637      	mov	r7, r6
  40b4cc:	6889      	ldr	r1, [r1, #8]
  40b4ce:	4605      	mov	r5, r0
  40b4d0:	60ca      	str	r2, [r1, #12]
  40b4d2:	6091      	str	r1, [r2, #8]
  40b4d4:	e774      	b.n	40b3c0 <_realloc_r+0xd8>
  40b4d6:	230c      	movs	r3, #12
  40b4d8:	2000      	movs	r0, #0
  40b4da:	f8c9 3000 	str.w	r3, [r9]
  40b4de:	e781      	b.n	40b3e4 <_realloc_r+0xfc>
  40b4e0:	6841      	ldr	r1, [r0, #4]
  40b4e2:	f104 0010 	add.w	r0, r4, #16
  40b4e6:	f021 0103 	bic.w	r1, r1, #3
  40b4ea:	4429      	add	r1, r5
  40b4ec:	4281      	cmp	r1, r0
  40b4ee:	da63      	bge.n	40b5b8 <_realloc_r+0x2d0>
  40b4f0:	07db      	lsls	r3, r3, #31
  40b4f2:	d4bf      	bmi.n	40b474 <_realloc_r+0x18c>
  40b4f4:	f856 3c08 	ldr.w	r3, [r6, #-8]
  40b4f8:	ebc3 0a08 	rsb	sl, r3, r8
  40b4fc:	f8da 3004 	ldr.w	r3, [sl, #4]
  40b500:	f023 0303 	bic.w	r3, r3, #3
  40b504:	eb01 0c03 	add.w	ip, r1, r3
  40b508:	4560      	cmp	r0, ip
  40b50a:	f73f af78 	bgt.w	40b3fe <_realloc_r+0x116>
  40b50e:	4657      	mov	r7, sl
  40b510:	1f2a      	subs	r2, r5, #4
  40b512:	f8da 300c 	ldr.w	r3, [sl, #12]
  40b516:	f857 1f08 	ldr.w	r1, [r7, #8]!
  40b51a:	2a24      	cmp	r2, #36	; 0x24
  40b51c:	60cb      	str	r3, [r1, #12]
  40b51e:	6099      	str	r1, [r3, #8]
  40b520:	f200 80b8 	bhi.w	40b694 <_realloc_r+0x3ac>
  40b524:	2a13      	cmp	r2, #19
  40b526:	f240 80a8 	bls.w	40b67a <_realloc_r+0x392>
  40b52a:	6833      	ldr	r3, [r6, #0]
  40b52c:	2a1b      	cmp	r2, #27
  40b52e:	f8ca 3008 	str.w	r3, [sl, #8]
  40b532:	6873      	ldr	r3, [r6, #4]
  40b534:	f8ca 300c 	str.w	r3, [sl, #12]
  40b538:	f200 80b5 	bhi.w	40b6a6 <_realloc_r+0x3be>
  40b53c:	3608      	adds	r6, #8
  40b53e:	f10a 0310 	add.w	r3, sl, #16
  40b542:	6832      	ldr	r2, [r6, #0]
  40b544:	601a      	str	r2, [r3, #0]
  40b546:	6872      	ldr	r2, [r6, #4]
  40b548:	605a      	str	r2, [r3, #4]
  40b54a:	68b2      	ldr	r2, [r6, #8]
  40b54c:	609a      	str	r2, [r3, #8]
  40b54e:	ebc4 030c 	rsb	r3, r4, ip
  40b552:	eb0a 0204 	add.w	r2, sl, r4
  40b556:	4648      	mov	r0, r9
  40b558:	f043 0301 	orr.w	r3, r3, #1
  40b55c:	f8cb 2008 	str.w	r2, [fp, #8]
  40b560:	6053      	str	r3, [r2, #4]
  40b562:	f8da 3004 	ldr.w	r3, [sl, #4]
  40b566:	f003 0301 	and.w	r3, r3, #1
  40b56a:	431c      	orrs	r4, r3
  40b56c:	f8ca 4004 	str.w	r4, [sl, #4]
  40b570:	f7ff fbac 	bl	40accc <__malloc_unlock>
  40b574:	4638      	mov	r0, r7
  40b576:	e735      	b.n	40b3e4 <_realloc_r+0xfc>
  40b578:	6833      	ldr	r3, [r6, #0]
  40b57a:	2a1b      	cmp	r2, #27
  40b57c:	6003      	str	r3, [r0, #0]
  40b57e:	6873      	ldr	r3, [r6, #4]
  40b580:	6043      	str	r3, [r0, #4]
  40b582:	d831      	bhi.n	40b5e8 <_realloc_r+0x300>
  40b584:	f100 0308 	add.w	r3, r0, #8
  40b588:	f106 0208 	add.w	r2, r6, #8
  40b58c:	e78b      	b.n	40b4a6 <_realloc_r+0x1be>
  40b58e:	463b      	mov	r3, r7
  40b590:	6832      	ldr	r2, [r6, #0]
  40b592:	4675      	mov	r5, lr
  40b594:	46d0      	mov	r8, sl
  40b596:	601a      	str	r2, [r3, #0]
  40b598:	6872      	ldr	r2, [r6, #4]
  40b59a:	605a      	str	r2, [r3, #4]
  40b59c:	68b2      	ldr	r2, [r6, #8]
  40b59e:	609a      	str	r2, [r3, #8]
  40b5a0:	f8da 3004 	ldr.w	r3, [sl, #4]
  40b5a4:	e70c      	b.n	40b3c0 <_realloc_r+0xd8>
  40b5a6:	4631      	mov	r1, r6
  40b5a8:	4638      	mov	r0, r7
  40b5aa:	461d      	mov	r5, r3
  40b5ac:	46d0      	mov	r8, sl
  40b5ae:	f7ff fb29 	bl	40ac04 <memmove>
  40b5b2:	f8da 3004 	ldr.w	r3, [sl, #4]
  40b5b6:	e703      	b.n	40b3c0 <_realloc_r+0xd8>
  40b5b8:	1b0b      	subs	r3, r1, r4
  40b5ba:	eb08 0204 	add.w	r2, r8, r4
  40b5be:	4648      	mov	r0, r9
  40b5c0:	f043 0301 	orr.w	r3, r3, #1
  40b5c4:	f8cb 2008 	str.w	r2, [fp, #8]
  40b5c8:	6053      	str	r3, [r2, #4]
  40b5ca:	f856 3c04 	ldr.w	r3, [r6, #-4]
  40b5ce:	f003 0301 	and.w	r3, r3, #1
  40b5d2:	431c      	orrs	r4, r3
  40b5d4:	f846 4c04 	str.w	r4, [r6, #-4]
  40b5d8:	f7ff fb78 	bl	40accc <__malloc_unlock>
  40b5dc:	4630      	mov	r0, r6
  40b5de:	e701      	b.n	40b3e4 <_realloc_r+0xfc>
  40b5e0:	4631      	mov	r1, r6
  40b5e2:	f7ff fb0f 	bl	40ac04 <memmove>
  40b5e6:	e764      	b.n	40b4b2 <_realloc_r+0x1ca>
  40b5e8:	68b3      	ldr	r3, [r6, #8]
  40b5ea:	2a24      	cmp	r2, #36	; 0x24
  40b5ec:	6083      	str	r3, [r0, #8]
  40b5ee:	68f3      	ldr	r3, [r6, #12]
  40b5f0:	60c3      	str	r3, [r0, #12]
  40b5f2:	d022      	beq.n	40b63a <_realloc_r+0x352>
  40b5f4:	f100 0310 	add.w	r3, r0, #16
  40b5f8:	f106 0210 	add.w	r2, r6, #16
  40b5fc:	e753      	b.n	40b4a6 <_realloc_r+0x1be>
  40b5fe:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40b602:	4637      	mov	r7, r6
  40b604:	f022 0203 	bic.w	r2, r2, #3
  40b608:	4415      	add	r5, r2
  40b60a:	e6d9      	b.n	40b3c0 <_realloc_r+0xd8>
  40b60c:	4631      	mov	r1, r6
  40b60e:	4638      	mov	r0, r7
  40b610:	4675      	mov	r5, lr
  40b612:	46d0      	mov	r8, sl
  40b614:	f7ff faf6 	bl	40ac04 <memmove>
  40b618:	f8da 3004 	ldr.w	r3, [sl, #4]
  40b61c:	e6d0      	b.n	40b3c0 <_realloc_r+0xd8>
  40b61e:	463a      	mov	r2, r7
  40b620:	e70a      	b.n	40b438 <_realloc_r+0x150>
  40b622:	68b3      	ldr	r3, [r6, #8]
  40b624:	2a24      	cmp	r2, #36	; 0x24
  40b626:	f8ca 3010 	str.w	r3, [sl, #16]
  40b62a:	68f3      	ldr	r3, [r6, #12]
  40b62c:	f8ca 3014 	str.w	r3, [sl, #20]
  40b630:	d018      	beq.n	40b664 <_realloc_r+0x37c>
  40b632:	3610      	adds	r6, #16
  40b634:	f10a 0318 	add.w	r3, sl, #24
  40b638:	e7aa      	b.n	40b590 <_realloc_r+0x2a8>
  40b63a:	6931      	ldr	r1, [r6, #16]
  40b63c:	f100 0318 	add.w	r3, r0, #24
  40b640:	f106 0218 	add.w	r2, r6, #24
  40b644:	6101      	str	r1, [r0, #16]
  40b646:	6971      	ldr	r1, [r6, #20]
  40b648:	6141      	str	r1, [r0, #20]
  40b64a:	e72c      	b.n	40b4a6 <_realloc_r+0x1be>
  40b64c:	68b1      	ldr	r1, [r6, #8]
  40b64e:	2a24      	cmp	r2, #36	; 0x24
  40b650:	f8ca 1010 	str.w	r1, [sl, #16]
  40b654:	68f1      	ldr	r1, [r6, #12]
  40b656:	f8ca 1014 	str.w	r1, [sl, #20]
  40b65a:	d010      	beq.n	40b67e <_realloc_r+0x396>
  40b65c:	3610      	adds	r6, #16
  40b65e:	f10a 0218 	add.w	r2, sl, #24
  40b662:	e6e9      	b.n	40b438 <_realloc_r+0x150>
  40b664:	6932      	ldr	r2, [r6, #16]
  40b666:	f10a 0320 	add.w	r3, sl, #32
  40b66a:	3618      	adds	r6, #24
  40b66c:	f8ca 2018 	str.w	r2, [sl, #24]
  40b670:	f856 2c04 	ldr.w	r2, [r6, #-4]
  40b674:	f8ca 201c 	str.w	r2, [sl, #28]
  40b678:	e78a      	b.n	40b590 <_realloc_r+0x2a8>
  40b67a:	463b      	mov	r3, r7
  40b67c:	e761      	b.n	40b542 <_realloc_r+0x25a>
  40b67e:	6931      	ldr	r1, [r6, #16]
  40b680:	f10a 0220 	add.w	r2, sl, #32
  40b684:	3618      	adds	r6, #24
  40b686:	f8ca 1018 	str.w	r1, [sl, #24]
  40b68a:	f856 1c04 	ldr.w	r1, [r6, #-4]
  40b68e:	f8ca 101c 	str.w	r1, [sl, #28]
  40b692:	e6d1      	b.n	40b438 <_realloc_r+0x150>
  40b694:	4631      	mov	r1, r6
  40b696:	4638      	mov	r0, r7
  40b698:	f8cd c004 	str.w	ip, [sp, #4]
  40b69c:	f7ff fab2 	bl	40ac04 <memmove>
  40b6a0:	f8dd c004 	ldr.w	ip, [sp, #4]
  40b6a4:	e753      	b.n	40b54e <_realloc_r+0x266>
  40b6a6:	68b3      	ldr	r3, [r6, #8]
  40b6a8:	2a24      	cmp	r2, #36	; 0x24
  40b6aa:	f8ca 3010 	str.w	r3, [sl, #16]
  40b6ae:	68f3      	ldr	r3, [r6, #12]
  40b6b0:	f8ca 3014 	str.w	r3, [sl, #20]
  40b6b4:	d003      	beq.n	40b6be <_realloc_r+0x3d6>
  40b6b6:	3610      	adds	r6, #16
  40b6b8:	f10a 0318 	add.w	r3, sl, #24
  40b6bc:	e741      	b.n	40b542 <_realloc_r+0x25a>
  40b6be:	6932      	ldr	r2, [r6, #16]
  40b6c0:	f10a 0320 	add.w	r3, sl, #32
  40b6c4:	3618      	adds	r6, #24
  40b6c6:	f8ca 2018 	str.w	r2, [sl, #24]
  40b6ca:	f856 2c04 	ldr.w	r2, [r6, #-4]
  40b6ce:	f8ca 201c 	str.w	r2, [sl, #28]
  40b6d2:	e736      	b.n	40b542 <_realloc_r+0x25a>
  40b6d4:	20400504 	.word	0x20400504

0040b6d8 <__fpclassifyd>:
  40b6d8:	fab0 f080 	clz	r0, r0
  40b6dc:	f031 4100 	bics.w	r1, r1, #2147483648	; 0x80000000
  40b6e0:	ea4f 1050 	mov.w	r0, r0, lsr #5
  40b6e4:	d102      	bne.n	40b6ec <__fpclassifyd+0x14>
  40b6e6:	b108      	cbz	r0, 40b6ec <__fpclassifyd+0x14>
  40b6e8:	2002      	movs	r0, #2
  40b6ea:	4770      	bx	lr
  40b6ec:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
  40b6f0:	4b08      	ldr	r3, [pc, #32]	; (40b714 <__fpclassifyd+0x3c>)
  40b6f2:	429a      	cmp	r2, r3
  40b6f4:	d801      	bhi.n	40b6fa <__fpclassifyd+0x22>
  40b6f6:	2004      	movs	r0, #4
  40b6f8:	4770      	bx	lr
  40b6fa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40b6fe:	d201      	bcs.n	40b704 <__fpclassifyd+0x2c>
  40b700:	2003      	movs	r0, #3
  40b702:	4770      	bx	lr
  40b704:	4b04      	ldr	r3, [pc, #16]	; (40b718 <__fpclassifyd+0x40>)
  40b706:	4299      	cmp	r1, r3
  40b708:	bf14      	ite	ne
  40b70a:	2000      	movne	r0, #0
  40b70c:	f000 0001 	andeq.w	r0, r0, #1
  40b710:	4770      	bx	lr
  40b712:	bf00      	nop
  40b714:	7fdfffff 	.word	0x7fdfffff
  40b718:	7ff00000 	.word	0x7ff00000

0040b71c <_sbrk_r>:
  40b71c:	b538      	push	{r3, r4, r5, lr}
  40b71e:	2300      	movs	r3, #0
  40b720:	4c06      	ldr	r4, [pc, #24]	; (40b73c <_sbrk_r+0x20>)
  40b722:	4605      	mov	r5, r0
  40b724:	4608      	mov	r0, r1
  40b726:	6023      	str	r3, [r4, #0]
  40b728:	f7f6 ff60 	bl	4025ec <_sbrk>
  40b72c:	1c43      	adds	r3, r0, #1
  40b72e:	d000      	beq.n	40b732 <_sbrk_r+0x16>
  40b730:	bd38      	pop	{r3, r4, r5, pc}
  40b732:	6823      	ldr	r3, [r4, #0]
  40b734:	2b00      	cmp	r3, #0
  40b736:	d0fb      	beq.n	40b730 <_sbrk_r+0x14>
  40b738:	602b      	str	r3, [r5, #0]
  40b73a:	bd38      	pop	{r3, r4, r5, pc}
  40b73c:	20401854 	.word	0x20401854

0040b740 <__sread>:
  40b740:	b510      	push	{r4, lr}
  40b742:	460c      	mov	r4, r1
  40b744:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40b748:	f000 f9ec 	bl	40bb24 <_read_r>
  40b74c:	2800      	cmp	r0, #0
  40b74e:	db03      	blt.n	40b758 <__sread+0x18>
  40b750:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40b752:	4403      	add	r3, r0
  40b754:	6523      	str	r3, [r4, #80]	; 0x50
  40b756:	bd10      	pop	{r4, pc}
  40b758:	89a3      	ldrh	r3, [r4, #12]
  40b75a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40b75e:	81a3      	strh	r3, [r4, #12]
  40b760:	bd10      	pop	{r4, pc}
  40b762:	bf00      	nop

0040b764 <__swrite>:
  40b764:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40b768:	461d      	mov	r5, r3
  40b76a:	898b      	ldrh	r3, [r1, #12]
  40b76c:	4616      	mov	r6, r2
  40b76e:	460c      	mov	r4, r1
  40b770:	05da      	lsls	r2, r3, #23
  40b772:	4607      	mov	r7, r0
  40b774:	d506      	bpl.n	40b784 <__swrite+0x20>
  40b776:	2302      	movs	r3, #2
  40b778:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40b77c:	2200      	movs	r2, #0
  40b77e:	f000 f9bd 	bl	40bafc <_lseek_r>
  40b782:	89a3      	ldrh	r3, [r4, #12]
  40b784:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40b788:	4638      	mov	r0, r7
  40b78a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40b78e:	4632      	mov	r2, r6
  40b790:	81a3      	strh	r3, [r4, #12]
  40b792:	462b      	mov	r3, r5
  40b794:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40b798:	f000 b89e 	b.w	40b8d8 <_write_r>

0040b79c <__sseek>:
  40b79c:	b510      	push	{r4, lr}
  40b79e:	460c      	mov	r4, r1
  40b7a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40b7a4:	f000 f9aa 	bl	40bafc <_lseek_r>
  40b7a8:	1c42      	adds	r2, r0, #1
  40b7aa:	89a3      	ldrh	r3, [r4, #12]
  40b7ac:	d004      	beq.n	40b7b8 <__sseek+0x1c>
  40b7ae:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  40b7b2:	6520      	str	r0, [r4, #80]	; 0x50
  40b7b4:	81a3      	strh	r3, [r4, #12]
  40b7b6:	bd10      	pop	{r4, pc}
  40b7b8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40b7bc:	81a3      	strh	r3, [r4, #12]
  40b7be:	bd10      	pop	{r4, pc}

0040b7c0 <__sclose>:
  40b7c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40b7c4:	f000 b920 	b.w	40ba08 <_close_r>

0040b7c8 <__ssprint_r>:
  40b7c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40b7cc:	6893      	ldr	r3, [r2, #8]
  40b7ce:	b083      	sub	sp, #12
  40b7d0:	4691      	mov	r9, r2
  40b7d2:	f8d2 8000 	ldr.w	r8, [r2]
  40b7d6:	9001      	str	r0, [sp, #4]
  40b7d8:	2b00      	cmp	r3, #0
  40b7da:	d073      	beq.n	40b8c4 <__ssprint_r+0xfc>
  40b7dc:	f04f 0b00 	mov.w	fp, #0
  40b7e0:	460d      	mov	r5, r1
  40b7e2:	6808      	ldr	r0, [r1, #0]
  40b7e4:	688b      	ldr	r3, [r1, #8]
  40b7e6:	465c      	mov	r4, fp
  40b7e8:	2c00      	cmp	r4, #0
  40b7ea:	d046      	beq.n	40b87a <__ssprint_r+0xb2>
  40b7ec:	429c      	cmp	r4, r3
  40b7ee:	461e      	mov	r6, r3
  40b7f0:	469a      	mov	sl, r3
  40b7f2:	d349      	bcc.n	40b888 <__ssprint_r+0xc0>
  40b7f4:	f8b5 e00c 	ldrh.w	lr, [r5, #12]
  40b7f8:	f41e 6f90 	tst.w	lr, #1152	; 0x480
  40b7fc:	d02d      	beq.n	40b85a <__ssprint_r+0x92>
  40b7fe:	696b      	ldr	r3, [r5, #20]
  40b800:	1c62      	adds	r2, r4, #1
  40b802:	6929      	ldr	r1, [r5, #16]
  40b804:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  40b808:	1a46      	subs	r6, r0, r1
  40b80a:	4610      	mov	r0, r2
  40b80c:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
  40b810:	4430      	add	r0, r6
  40b812:	105f      	asrs	r7, r3, #1
  40b814:	4287      	cmp	r7, r0
  40b816:	463a      	mov	r2, r7
  40b818:	d201      	bcs.n	40b81e <__ssprint_r+0x56>
  40b81a:	4607      	mov	r7, r0
  40b81c:	4602      	mov	r2, r0
  40b81e:	f41e 6f80 	tst.w	lr, #1024	; 0x400
  40b822:	d034      	beq.n	40b88e <__ssprint_r+0xc6>
  40b824:	4611      	mov	r1, r2
  40b826:	9801      	ldr	r0, [sp, #4]
  40b828:	f7fe fe5e 	bl	40a4e8 <_malloc_r>
  40b82c:	4682      	mov	sl, r0
  40b82e:	2800      	cmp	r0, #0
  40b830:	d04e      	beq.n	40b8d0 <__ssprint_r+0x108>
  40b832:	4632      	mov	r2, r6
  40b834:	6929      	ldr	r1, [r5, #16]
  40b836:	f7ff f94b 	bl	40aad0 <memcpy>
  40b83a:	89aa      	ldrh	r2, [r5, #12]
  40b83c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40b840:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  40b844:	81aa      	strh	r2, [r5, #12]
  40b846:	eb0a 0006 	add.w	r0, sl, r6
  40b84a:	1bba      	subs	r2, r7, r6
  40b84c:	f8c5 a010 	str.w	sl, [r5, #16]
  40b850:	4626      	mov	r6, r4
  40b852:	46a2      	mov	sl, r4
  40b854:	6028      	str	r0, [r5, #0]
  40b856:	60aa      	str	r2, [r5, #8]
  40b858:	616f      	str	r7, [r5, #20]
  40b85a:	4652      	mov	r2, sl
  40b85c:	4659      	mov	r1, fp
  40b85e:	f7ff f9d1 	bl	40ac04 <memmove>
  40b862:	f8d9 2008 	ldr.w	r2, [r9, #8]
  40b866:	68ab      	ldr	r3, [r5, #8]
  40b868:	6828      	ldr	r0, [r5, #0]
  40b86a:	1b14      	subs	r4, r2, r4
  40b86c:	1b9b      	subs	r3, r3, r6
  40b86e:	4450      	add	r0, sl
  40b870:	60ab      	str	r3, [r5, #8]
  40b872:	6028      	str	r0, [r5, #0]
  40b874:	f8c9 4008 	str.w	r4, [r9, #8]
  40b878:	b324      	cbz	r4, 40b8c4 <__ssprint_r+0xfc>
  40b87a:	f8d8 b000 	ldr.w	fp, [r8]
  40b87e:	f108 0808 	add.w	r8, r8, #8
  40b882:	f858 4c04 	ldr.w	r4, [r8, #-4]
  40b886:	e7af      	b.n	40b7e8 <__ssprint_r+0x20>
  40b888:	4626      	mov	r6, r4
  40b88a:	46a2      	mov	sl, r4
  40b88c:	e7e5      	b.n	40b85a <__ssprint_r+0x92>
  40b88e:	9801      	ldr	r0, [sp, #4]
  40b890:	f7ff fd2a 	bl	40b2e8 <_realloc_r>
  40b894:	4682      	mov	sl, r0
  40b896:	2800      	cmp	r0, #0
  40b898:	d1d5      	bne.n	40b846 <__ssprint_r+0x7e>
  40b89a:	9c01      	ldr	r4, [sp, #4]
  40b89c:	6929      	ldr	r1, [r5, #16]
  40b89e:	4620      	mov	r0, r4
  40b8a0:	f7fe fb12 	bl	409ec8 <_free_r>
  40b8a4:	230c      	movs	r3, #12
  40b8a6:	6023      	str	r3, [r4, #0]
  40b8a8:	89ab      	ldrh	r3, [r5, #12]
  40b8aa:	2200      	movs	r2, #0
  40b8ac:	f04f 30ff 	mov.w	r0, #4294967295
  40b8b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40b8b4:	81ab      	strh	r3, [r5, #12]
  40b8b6:	f8c9 2008 	str.w	r2, [r9, #8]
  40b8ba:	f8c9 2004 	str.w	r2, [r9, #4]
  40b8be:	b003      	add	sp, #12
  40b8c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40b8c4:	2000      	movs	r0, #0
  40b8c6:	f8c9 0004 	str.w	r0, [r9, #4]
  40b8ca:	b003      	add	sp, #12
  40b8cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40b8d0:	230c      	movs	r3, #12
  40b8d2:	9a01      	ldr	r2, [sp, #4]
  40b8d4:	6013      	str	r3, [r2, #0]
  40b8d6:	e7e7      	b.n	40b8a8 <__ssprint_r+0xe0>

0040b8d8 <_write_r>:
  40b8d8:	b570      	push	{r4, r5, r6, lr}
  40b8da:	4c08      	ldr	r4, [pc, #32]	; (40b8fc <_write_r+0x24>)
  40b8dc:	2500      	movs	r5, #0
  40b8de:	4606      	mov	r6, r0
  40b8e0:	4608      	mov	r0, r1
  40b8e2:	4611      	mov	r1, r2
  40b8e4:	461a      	mov	r2, r3
  40b8e6:	6025      	str	r5, [r4, #0]
  40b8e8:	f7f4 fe3c 	bl	400564 <_write>
  40b8ec:	1c43      	adds	r3, r0, #1
  40b8ee:	d000      	beq.n	40b8f2 <_write_r+0x1a>
  40b8f0:	bd70      	pop	{r4, r5, r6, pc}
  40b8f2:	6823      	ldr	r3, [r4, #0]
  40b8f4:	2b00      	cmp	r3, #0
  40b8f6:	d0fb      	beq.n	40b8f0 <_write_r+0x18>
  40b8f8:	6033      	str	r3, [r6, #0]
  40b8fa:	bd70      	pop	{r4, r5, r6, pc}
  40b8fc:	20401854 	.word	0x20401854

0040b900 <__register_exitproc>:
  40b900:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40b904:	4c26      	ldr	r4, [pc, #152]	; (40b9a0 <__register_exitproc+0xa0>)
  40b906:	4606      	mov	r6, r0
  40b908:	4688      	mov	r8, r1
  40b90a:	4691      	mov	r9, r2
  40b90c:	6825      	ldr	r5, [r4, #0]
  40b90e:	469a      	mov	sl, r3
  40b910:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  40b914:	2c00      	cmp	r4, #0
  40b916:	d03a      	beq.n	40b98e <__register_exitproc+0x8e>
  40b918:	6860      	ldr	r0, [r4, #4]
  40b91a:	281f      	cmp	r0, #31
  40b91c:	dc19      	bgt.n	40b952 <__register_exitproc+0x52>
  40b91e:	1c41      	adds	r1, r0, #1
  40b920:	b186      	cbz	r6, 40b944 <__register_exitproc+0x44>
  40b922:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  40b926:	2201      	movs	r2, #1
  40b928:	2e02      	cmp	r6, #2
  40b92a:	f8c5 9088 	str.w	r9, [r5, #136]	; 0x88
  40b92e:	fa02 f200 	lsl.w	r2, r2, r0
  40b932:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
  40b936:	ea43 0302 	orr.w	r3, r3, r2
  40b93a:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
  40b93e:	f8c5 a108 	str.w	sl, [r5, #264]	; 0x108
  40b942:	d01e      	beq.n	40b982 <__register_exitproc+0x82>
  40b944:	1c83      	adds	r3, r0, #2
  40b946:	6061      	str	r1, [r4, #4]
  40b948:	2000      	movs	r0, #0
  40b94a:	f844 8023 	str.w	r8, [r4, r3, lsl #2]
  40b94e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40b952:	4b14      	ldr	r3, [pc, #80]	; (40b9a4 <__register_exitproc+0xa4>)
  40b954:	b303      	cbz	r3, 40b998 <__register_exitproc+0x98>
  40b956:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40b95a:	f7fe fdbd 	bl	40a4d8 <malloc>
  40b95e:	4604      	mov	r4, r0
  40b960:	b1d0      	cbz	r0, 40b998 <__register_exitproc+0x98>
  40b962:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  40b966:	2700      	movs	r7, #0
  40b968:	2101      	movs	r1, #1
  40b96a:	6003      	str	r3, [r0, #0]
  40b96c:	4638      	mov	r0, r7
  40b96e:	6067      	str	r7, [r4, #4]
  40b970:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  40b974:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  40b978:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  40b97c:	2e00      	cmp	r6, #0
  40b97e:	d0e1      	beq.n	40b944 <__register_exitproc+0x44>
  40b980:	e7cf      	b.n	40b922 <__register_exitproc+0x22>
  40b982:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
  40b986:	431a      	orrs	r2, r3
  40b988:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  40b98c:	e7da      	b.n	40b944 <__register_exitproc+0x44>
  40b98e:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  40b992:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  40b996:	e7bf      	b.n	40b918 <__register_exitproc+0x18>
  40b998:	f04f 30ff 	mov.w	r0, #4294967295
  40b99c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40b9a0:	0040d558 	.word	0x0040d558
  40b9a4:	0040a4d9 	.word	0x0040a4d9

0040b9a8 <_calloc_r>:
  40b9a8:	b510      	push	{r4, lr}
  40b9aa:	fb02 f101 	mul.w	r1, r2, r1
  40b9ae:	f7fe fd9b 	bl	40a4e8 <_malloc_r>
  40b9b2:	4604      	mov	r4, r0
  40b9b4:	b168      	cbz	r0, 40b9d2 <_calloc_r+0x2a>
  40b9b6:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40b9ba:	f022 0203 	bic.w	r2, r2, #3
  40b9be:	3a04      	subs	r2, #4
  40b9c0:	2a24      	cmp	r2, #36	; 0x24
  40b9c2:	d814      	bhi.n	40b9ee <_calloc_r+0x46>
  40b9c4:	2a13      	cmp	r2, #19
  40b9c6:	d806      	bhi.n	40b9d6 <_calloc_r+0x2e>
  40b9c8:	4603      	mov	r3, r0
  40b9ca:	2200      	movs	r2, #0
  40b9cc:	601a      	str	r2, [r3, #0]
  40b9ce:	605a      	str	r2, [r3, #4]
  40b9d0:	609a      	str	r2, [r3, #8]
  40b9d2:	4620      	mov	r0, r4
  40b9d4:	bd10      	pop	{r4, pc}
  40b9d6:	2100      	movs	r1, #0
  40b9d8:	2a1b      	cmp	r2, #27
  40b9da:	6001      	str	r1, [r0, #0]
  40b9dc:	6041      	str	r1, [r0, #4]
  40b9de:	d90b      	bls.n	40b9f8 <_calloc_r+0x50>
  40b9e0:	2a24      	cmp	r2, #36	; 0x24
  40b9e2:	6081      	str	r1, [r0, #8]
  40b9e4:	60c1      	str	r1, [r0, #12]
  40b9e6:	d00a      	beq.n	40b9fe <_calloc_r+0x56>
  40b9e8:	f100 0310 	add.w	r3, r0, #16
  40b9ec:	e7ed      	b.n	40b9ca <_calloc_r+0x22>
  40b9ee:	2100      	movs	r1, #0
  40b9f0:	f7fb fbc4 	bl	40717c <memset>
  40b9f4:	4620      	mov	r0, r4
  40b9f6:	bd10      	pop	{r4, pc}
  40b9f8:	f100 0308 	add.w	r3, r0, #8
  40b9fc:	e7e5      	b.n	40b9ca <_calloc_r+0x22>
  40b9fe:	6101      	str	r1, [r0, #16]
  40ba00:	f100 0318 	add.w	r3, r0, #24
  40ba04:	6141      	str	r1, [r0, #20]
  40ba06:	e7e0      	b.n	40b9ca <_calloc_r+0x22>

0040ba08 <_close_r>:
  40ba08:	b538      	push	{r3, r4, r5, lr}
  40ba0a:	2300      	movs	r3, #0
  40ba0c:	4c06      	ldr	r4, [pc, #24]	; (40ba28 <_close_r+0x20>)
  40ba0e:	4605      	mov	r5, r0
  40ba10:	4608      	mov	r0, r1
  40ba12:	6023      	str	r3, [r4, #0]
  40ba14:	f7f6 fe16 	bl	402644 <_close>
  40ba18:	1c43      	adds	r3, r0, #1
  40ba1a:	d000      	beq.n	40ba1e <_close_r+0x16>
  40ba1c:	bd38      	pop	{r3, r4, r5, pc}
  40ba1e:	6823      	ldr	r3, [r4, #0]
  40ba20:	2b00      	cmp	r3, #0
  40ba22:	d0fb      	beq.n	40ba1c <_close_r+0x14>
  40ba24:	602b      	str	r3, [r5, #0]
  40ba26:	bd38      	pop	{r3, r4, r5, pc}
  40ba28:	20401854 	.word	0x20401854

0040ba2c <_fclose_r>:
  40ba2c:	2900      	cmp	r1, #0
  40ba2e:	d03d      	beq.n	40baac <_fclose_r+0x80>
  40ba30:	b570      	push	{r4, r5, r6, lr}
  40ba32:	4605      	mov	r5, r0
  40ba34:	460c      	mov	r4, r1
  40ba36:	b108      	cbz	r0, 40ba3c <_fclose_r+0x10>
  40ba38:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40ba3a:	b37b      	cbz	r3, 40ba9c <_fclose_r+0x70>
  40ba3c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40ba40:	b90b      	cbnz	r3, 40ba46 <_fclose_r+0x1a>
  40ba42:	2000      	movs	r0, #0
  40ba44:	bd70      	pop	{r4, r5, r6, pc}
  40ba46:	4628      	mov	r0, r5
  40ba48:	4621      	mov	r1, r4
  40ba4a:	f7fe f891 	bl	409b70 <__sflush_r>
  40ba4e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40ba50:	4606      	mov	r6, r0
  40ba52:	b133      	cbz	r3, 40ba62 <_fclose_r+0x36>
  40ba54:	4628      	mov	r0, r5
  40ba56:	69e1      	ldr	r1, [r4, #28]
  40ba58:	4798      	blx	r3
  40ba5a:	2800      	cmp	r0, #0
  40ba5c:	bfb8      	it	lt
  40ba5e:	f04f 36ff 	movlt.w	r6, #4294967295
  40ba62:	89a3      	ldrh	r3, [r4, #12]
  40ba64:	061b      	lsls	r3, r3, #24
  40ba66:	d41c      	bmi.n	40baa2 <_fclose_r+0x76>
  40ba68:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40ba6a:	b141      	cbz	r1, 40ba7e <_fclose_r+0x52>
  40ba6c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40ba70:	4299      	cmp	r1, r3
  40ba72:	d002      	beq.n	40ba7a <_fclose_r+0x4e>
  40ba74:	4628      	mov	r0, r5
  40ba76:	f7fe fa27 	bl	409ec8 <_free_r>
  40ba7a:	2300      	movs	r3, #0
  40ba7c:	6323      	str	r3, [r4, #48]	; 0x30
  40ba7e:	6c61      	ldr	r1, [r4, #68]	; 0x44
  40ba80:	b121      	cbz	r1, 40ba8c <_fclose_r+0x60>
  40ba82:	4628      	mov	r0, r5
  40ba84:	f7fe fa20 	bl	409ec8 <_free_r>
  40ba88:	2300      	movs	r3, #0
  40ba8a:	6463      	str	r3, [r4, #68]	; 0x44
  40ba8c:	f7fe f9b4 	bl	409df8 <__sfp_lock_acquire>
  40ba90:	2300      	movs	r3, #0
  40ba92:	81a3      	strh	r3, [r4, #12]
  40ba94:	f7fe f9b2 	bl	409dfc <__sfp_lock_release>
  40ba98:	4630      	mov	r0, r6
  40ba9a:	bd70      	pop	{r4, r5, r6, pc}
  40ba9c:	f7fe f9a6 	bl	409dec <__sinit>
  40baa0:	e7cc      	b.n	40ba3c <_fclose_r+0x10>
  40baa2:	4628      	mov	r0, r5
  40baa4:	6921      	ldr	r1, [r4, #16]
  40baa6:	f7fe fa0f 	bl	409ec8 <_free_r>
  40baaa:	e7dd      	b.n	40ba68 <_fclose_r+0x3c>
  40baac:	2000      	movs	r0, #0
  40baae:	4770      	bx	lr

0040bab0 <_fstat_r>:
  40bab0:	b538      	push	{r3, r4, r5, lr}
  40bab2:	2300      	movs	r3, #0
  40bab4:	4c07      	ldr	r4, [pc, #28]	; (40bad4 <_fstat_r+0x24>)
  40bab6:	4605      	mov	r5, r0
  40bab8:	4608      	mov	r0, r1
  40baba:	4611      	mov	r1, r2
  40babc:	6023      	str	r3, [r4, #0]
  40babe:	f7f6 fdcd 	bl	40265c <_fstat>
  40bac2:	1c43      	adds	r3, r0, #1
  40bac4:	d000      	beq.n	40bac8 <_fstat_r+0x18>
  40bac6:	bd38      	pop	{r3, r4, r5, pc}
  40bac8:	6823      	ldr	r3, [r4, #0]
  40baca:	2b00      	cmp	r3, #0
  40bacc:	d0fb      	beq.n	40bac6 <_fstat_r+0x16>
  40bace:	602b      	str	r3, [r5, #0]
  40bad0:	bd38      	pop	{r3, r4, r5, pc}
  40bad2:	bf00      	nop
  40bad4:	20401854 	.word	0x20401854

0040bad8 <_isatty_r>:
  40bad8:	b538      	push	{r3, r4, r5, lr}
  40bada:	2300      	movs	r3, #0
  40badc:	4c06      	ldr	r4, [pc, #24]	; (40baf8 <_isatty_r+0x20>)
  40bade:	4605      	mov	r5, r0
  40bae0:	4608      	mov	r0, r1
  40bae2:	6023      	str	r3, [r4, #0]
  40bae4:	f7f6 fdca 	bl	40267c <_isatty>
  40bae8:	1c43      	adds	r3, r0, #1
  40baea:	d000      	beq.n	40baee <_isatty_r+0x16>
  40baec:	bd38      	pop	{r3, r4, r5, pc}
  40baee:	6823      	ldr	r3, [r4, #0]
  40baf0:	2b00      	cmp	r3, #0
  40baf2:	d0fb      	beq.n	40baec <_isatty_r+0x14>
  40baf4:	602b      	str	r3, [r5, #0]
  40baf6:	bd38      	pop	{r3, r4, r5, pc}
  40baf8:	20401854 	.word	0x20401854

0040bafc <_lseek_r>:
  40bafc:	b570      	push	{r4, r5, r6, lr}
  40bafe:	4c08      	ldr	r4, [pc, #32]	; (40bb20 <_lseek_r+0x24>)
  40bb00:	2500      	movs	r5, #0
  40bb02:	4606      	mov	r6, r0
  40bb04:	4608      	mov	r0, r1
  40bb06:	4611      	mov	r1, r2
  40bb08:	461a      	mov	r2, r3
  40bb0a:	6025      	str	r5, [r4, #0]
  40bb0c:	f7f6 fdc2 	bl	402694 <_lseek>
  40bb10:	1c43      	adds	r3, r0, #1
  40bb12:	d000      	beq.n	40bb16 <_lseek_r+0x1a>
  40bb14:	bd70      	pop	{r4, r5, r6, pc}
  40bb16:	6823      	ldr	r3, [r4, #0]
  40bb18:	2b00      	cmp	r3, #0
  40bb1a:	d0fb      	beq.n	40bb14 <_lseek_r+0x18>
  40bb1c:	6033      	str	r3, [r6, #0]
  40bb1e:	bd70      	pop	{r4, r5, r6, pc}
  40bb20:	20401854 	.word	0x20401854

0040bb24 <_read_r>:
  40bb24:	b570      	push	{r4, r5, r6, lr}
  40bb26:	4c08      	ldr	r4, [pc, #32]	; (40bb48 <_read_r+0x24>)
  40bb28:	2500      	movs	r5, #0
  40bb2a:	4606      	mov	r6, r0
  40bb2c:	4608      	mov	r0, r1
  40bb2e:	4611      	mov	r1, r2
  40bb30:	461a      	mov	r2, r3
  40bb32:	6025      	str	r5, [r4, #0]
  40bb34:	f7f4 fcea 	bl	40050c <_read>
  40bb38:	1c43      	adds	r3, r0, #1
  40bb3a:	d000      	beq.n	40bb3e <_read_r+0x1a>
  40bb3c:	bd70      	pop	{r4, r5, r6, pc}
  40bb3e:	6823      	ldr	r3, [r4, #0]
  40bb40:	2b00      	cmp	r3, #0
  40bb42:	d0fb      	beq.n	40bb3c <_read_r+0x18>
  40bb44:	6033      	str	r3, [r6, #0]
  40bb46:	bd70      	pop	{r4, r5, r6, pc}
  40bb48:	20401854 	.word	0x20401854

0040bb4c <__aeabi_drsub>:
  40bb4c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  40bb50:	e002      	b.n	40bb58 <__adddf3>
  40bb52:	bf00      	nop

0040bb54 <__aeabi_dsub>:
  40bb54:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0040bb58 <__adddf3>:
  40bb58:	b530      	push	{r4, r5, lr}
  40bb5a:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40bb5e:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40bb62:	ea94 0f05 	teq	r4, r5
  40bb66:	bf08      	it	eq
  40bb68:	ea90 0f02 	teqeq	r0, r2
  40bb6c:	bf1f      	itttt	ne
  40bb6e:	ea54 0c00 	orrsne.w	ip, r4, r0
  40bb72:	ea55 0c02 	orrsne.w	ip, r5, r2
  40bb76:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40bb7a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40bb7e:	f000 80e2 	beq.w	40bd46 <__adddf3+0x1ee>
  40bb82:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40bb86:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40bb8a:	bfb8      	it	lt
  40bb8c:	426d      	neglt	r5, r5
  40bb8e:	dd0c      	ble.n	40bbaa <__adddf3+0x52>
  40bb90:	442c      	add	r4, r5
  40bb92:	ea80 0202 	eor.w	r2, r0, r2
  40bb96:	ea81 0303 	eor.w	r3, r1, r3
  40bb9a:	ea82 0000 	eor.w	r0, r2, r0
  40bb9e:	ea83 0101 	eor.w	r1, r3, r1
  40bba2:	ea80 0202 	eor.w	r2, r0, r2
  40bba6:	ea81 0303 	eor.w	r3, r1, r3
  40bbaa:	2d36      	cmp	r5, #54	; 0x36
  40bbac:	bf88      	it	hi
  40bbae:	bd30      	pophi	{r4, r5, pc}
  40bbb0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40bbb4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40bbb8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  40bbbc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  40bbc0:	d002      	beq.n	40bbc8 <__adddf3+0x70>
  40bbc2:	4240      	negs	r0, r0
  40bbc4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40bbc8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  40bbcc:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40bbd0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  40bbd4:	d002      	beq.n	40bbdc <__adddf3+0x84>
  40bbd6:	4252      	negs	r2, r2
  40bbd8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40bbdc:	ea94 0f05 	teq	r4, r5
  40bbe0:	f000 80a7 	beq.w	40bd32 <__adddf3+0x1da>
  40bbe4:	f1a4 0401 	sub.w	r4, r4, #1
  40bbe8:	f1d5 0e20 	rsbs	lr, r5, #32
  40bbec:	db0d      	blt.n	40bc0a <__adddf3+0xb2>
  40bbee:	fa02 fc0e 	lsl.w	ip, r2, lr
  40bbf2:	fa22 f205 	lsr.w	r2, r2, r5
  40bbf6:	1880      	adds	r0, r0, r2
  40bbf8:	f141 0100 	adc.w	r1, r1, #0
  40bbfc:	fa03 f20e 	lsl.w	r2, r3, lr
  40bc00:	1880      	adds	r0, r0, r2
  40bc02:	fa43 f305 	asr.w	r3, r3, r5
  40bc06:	4159      	adcs	r1, r3
  40bc08:	e00e      	b.n	40bc28 <__adddf3+0xd0>
  40bc0a:	f1a5 0520 	sub.w	r5, r5, #32
  40bc0e:	f10e 0e20 	add.w	lr, lr, #32
  40bc12:	2a01      	cmp	r2, #1
  40bc14:	fa03 fc0e 	lsl.w	ip, r3, lr
  40bc18:	bf28      	it	cs
  40bc1a:	f04c 0c02 	orrcs.w	ip, ip, #2
  40bc1e:	fa43 f305 	asr.w	r3, r3, r5
  40bc22:	18c0      	adds	r0, r0, r3
  40bc24:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  40bc28:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40bc2c:	d507      	bpl.n	40bc3e <__adddf3+0xe6>
  40bc2e:	f04f 0e00 	mov.w	lr, #0
  40bc32:	f1dc 0c00 	rsbs	ip, ip, #0
  40bc36:	eb7e 0000 	sbcs.w	r0, lr, r0
  40bc3a:	eb6e 0101 	sbc.w	r1, lr, r1
  40bc3e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40bc42:	d31b      	bcc.n	40bc7c <__adddf3+0x124>
  40bc44:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  40bc48:	d30c      	bcc.n	40bc64 <__adddf3+0x10c>
  40bc4a:	0849      	lsrs	r1, r1, #1
  40bc4c:	ea5f 0030 	movs.w	r0, r0, rrx
  40bc50:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40bc54:	f104 0401 	add.w	r4, r4, #1
  40bc58:	ea4f 5244 	mov.w	r2, r4, lsl #21
  40bc5c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  40bc60:	f080 809a 	bcs.w	40bd98 <__adddf3+0x240>
  40bc64:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  40bc68:	bf08      	it	eq
  40bc6a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40bc6e:	f150 0000 	adcs.w	r0, r0, #0
  40bc72:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40bc76:	ea41 0105 	orr.w	r1, r1, r5
  40bc7a:	bd30      	pop	{r4, r5, pc}
  40bc7c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  40bc80:	4140      	adcs	r0, r0
  40bc82:	eb41 0101 	adc.w	r1, r1, r1
  40bc86:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40bc8a:	f1a4 0401 	sub.w	r4, r4, #1
  40bc8e:	d1e9      	bne.n	40bc64 <__adddf3+0x10c>
  40bc90:	f091 0f00 	teq	r1, #0
  40bc94:	bf04      	itt	eq
  40bc96:	4601      	moveq	r1, r0
  40bc98:	2000      	moveq	r0, #0
  40bc9a:	fab1 f381 	clz	r3, r1
  40bc9e:	bf08      	it	eq
  40bca0:	3320      	addeq	r3, #32
  40bca2:	f1a3 030b 	sub.w	r3, r3, #11
  40bca6:	f1b3 0220 	subs.w	r2, r3, #32
  40bcaa:	da0c      	bge.n	40bcc6 <__adddf3+0x16e>
  40bcac:	320c      	adds	r2, #12
  40bcae:	dd08      	ble.n	40bcc2 <__adddf3+0x16a>
  40bcb0:	f102 0c14 	add.w	ip, r2, #20
  40bcb4:	f1c2 020c 	rsb	r2, r2, #12
  40bcb8:	fa01 f00c 	lsl.w	r0, r1, ip
  40bcbc:	fa21 f102 	lsr.w	r1, r1, r2
  40bcc0:	e00c      	b.n	40bcdc <__adddf3+0x184>
  40bcc2:	f102 0214 	add.w	r2, r2, #20
  40bcc6:	bfd8      	it	le
  40bcc8:	f1c2 0c20 	rsble	ip, r2, #32
  40bccc:	fa01 f102 	lsl.w	r1, r1, r2
  40bcd0:	fa20 fc0c 	lsr.w	ip, r0, ip
  40bcd4:	bfdc      	itt	le
  40bcd6:	ea41 010c 	orrle.w	r1, r1, ip
  40bcda:	4090      	lslle	r0, r2
  40bcdc:	1ae4      	subs	r4, r4, r3
  40bcde:	bfa2      	ittt	ge
  40bce0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40bce4:	4329      	orrge	r1, r5
  40bce6:	bd30      	popge	{r4, r5, pc}
  40bce8:	ea6f 0404 	mvn.w	r4, r4
  40bcec:	3c1f      	subs	r4, #31
  40bcee:	da1c      	bge.n	40bd2a <__adddf3+0x1d2>
  40bcf0:	340c      	adds	r4, #12
  40bcf2:	dc0e      	bgt.n	40bd12 <__adddf3+0x1ba>
  40bcf4:	f104 0414 	add.w	r4, r4, #20
  40bcf8:	f1c4 0220 	rsb	r2, r4, #32
  40bcfc:	fa20 f004 	lsr.w	r0, r0, r4
  40bd00:	fa01 f302 	lsl.w	r3, r1, r2
  40bd04:	ea40 0003 	orr.w	r0, r0, r3
  40bd08:	fa21 f304 	lsr.w	r3, r1, r4
  40bd0c:	ea45 0103 	orr.w	r1, r5, r3
  40bd10:	bd30      	pop	{r4, r5, pc}
  40bd12:	f1c4 040c 	rsb	r4, r4, #12
  40bd16:	f1c4 0220 	rsb	r2, r4, #32
  40bd1a:	fa20 f002 	lsr.w	r0, r0, r2
  40bd1e:	fa01 f304 	lsl.w	r3, r1, r4
  40bd22:	ea40 0003 	orr.w	r0, r0, r3
  40bd26:	4629      	mov	r1, r5
  40bd28:	bd30      	pop	{r4, r5, pc}
  40bd2a:	fa21 f004 	lsr.w	r0, r1, r4
  40bd2e:	4629      	mov	r1, r5
  40bd30:	bd30      	pop	{r4, r5, pc}
  40bd32:	f094 0f00 	teq	r4, #0
  40bd36:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40bd3a:	bf06      	itte	eq
  40bd3c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  40bd40:	3401      	addeq	r4, #1
  40bd42:	3d01      	subne	r5, #1
  40bd44:	e74e      	b.n	40bbe4 <__adddf3+0x8c>
  40bd46:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40bd4a:	bf18      	it	ne
  40bd4c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40bd50:	d029      	beq.n	40bda6 <__adddf3+0x24e>
  40bd52:	ea94 0f05 	teq	r4, r5
  40bd56:	bf08      	it	eq
  40bd58:	ea90 0f02 	teqeq	r0, r2
  40bd5c:	d005      	beq.n	40bd6a <__adddf3+0x212>
  40bd5e:	ea54 0c00 	orrs.w	ip, r4, r0
  40bd62:	bf04      	itt	eq
  40bd64:	4619      	moveq	r1, r3
  40bd66:	4610      	moveq	r0, r2
  40bd68:	bd30      	pop	{r4, r5, pc}
  40bd6a:	ea91 0f03 	teq	r1, r3
  40bd6e:	bf1e      	ittt	ne
  40bd70:	2100      	movne	r1, #0
  40bd72:	2000      	movne	r0, #0
  40bd74:	bd30      	popne	{r4, r5, pc}
  40bd76:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40bd7a:	d105      	bne.n	40bd88 <__adddf3+0x230>
  40bd7c:	0040      	lsls	r0, r0, #1
  40bd7e:	4149      	adcs	r1, r1
  40bd80:	bf28      	it	cs
  40bd82:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40bd86:	bd30      	pop	{r4, r5, pc}
  40bd88:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  40bd8c:	bf3c      	itt	cc
  40bd8e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40bd92:	bd30      	popcc	{r4, r5, pc}
  40bd94:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40bd98:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  40bd9c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40bda0:	f04f 0000 	mov.w	r0, #0
  40bda4:	bd30      	pop	{r4, r5, pc}
  40bda6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40bdaa:	bf1a      	itte	ne
  40bdac:	4619      	movne	r1, r3
  40bdae:	4610      	movne	r0, r2
  40bdb0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  40bdb4:	bf1c      	itt	ne
  40bdb6:	460b      	movne	r3, r1
  40bdb8:	4602      	movne	r2, r0
  40bdba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40bdbe:	bf06      	itte	eq
  40bdc0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  40bdc4:	ea91 0f03 	teqeq	r1, r3
  40bdc8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  40bdcc:	bd30      	pop	{r4, r5, pc}
  40bdce:	bf00      	nop

0040bdd0 <__aeabi_ui2d>:
  40bdd0:	f090 0f00 	teq	r0, #0
  40bdd4:	bf04      	itt	eq
  40bdd6:	2100      	moveq	r1, #0
  40bdd8:	4770      	bxeq	lr
  40bdda:	b530      	push	{r4, r5, lr}
  40bddc:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40bde0:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40bde4:	f04f 0500 	mov.w	r5, #0
  40bde8:	f04f 0100 	mov.w	r1, #0
  40bdec:	e750      	b.n	40bc90 <__adddf3+0x138>
  40bdee:	bf00      	nop

0040bdf0 <__aeabi_i2d>:
  40bdf0:	f090 0f00 	teq	r0, #0
  40bdf4:	bf04      	itt	eq
  40bdf6:	2100      	moveq	r1, #0
  40bdf8:	4770      	bxeq	lr
  40bdfa:	b530      	push	{r4, r5, lr}
  40bdfc:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40be00:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40be04:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  40be08:	bf48      	it	mi
  40be0a:	4240      	negmi	r0, r0
  40be0c:	f04f 0100 	mov.w	r1, #0
  40be10:	e73e      	b.n	40bc90 <__adddf3+0x138>
  40be12:	bf00      	nop

0040be14 <__aeabi_f2d>:
  40be14:	0042      	lsls	r2, r0, #1
  40be16:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40be1a:	ea4f 0131 	mov.w	r1, r1, rrx
  40be1e:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40be22:	bf1f      	itttt	ne
  40be24:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  40be28:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40be2c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  40be30:	4770      	bxne	lr
  40be32:	f092 0f00 	teq	r2, #0
  40be36:	bf14      	ite	ne
  40be38:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40be3c:	4770      	bxeq	lr
  40be3e:	b530      	push	{r4, r5, lr}
  40be40:	f44f 7460 	mov.w	r4, #896	; 0x380
  40be44:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40be48:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40be4c:	e720      	b.n	40bc90 <__adddf3+0x138>
  40be4e:	bf00      	nop

0040be50 <__aeabi_ul2d>:
  40be50:	ea50 0201 	orrs.w	r2, r0, r1
  40be54:	bf08      	it	eq
  40be56:	4770      	bxeq	lr
  40be58:	b530      	push	{r4, r5, lr}
  40be5a:	f04f 0500 	mov.w	r5, #0
  40be5e:	e00a      	b.n	40be76 <__aeabi_l2d+0x16>

0040be60 <__aeabi_l2d>:
  40be60:	ea50 0201 	orrs.w	r2, r0, r1
  40be64:	bf08      	it	eq
  40be66:	4770      	bxeq	lr
  40be68:	b530      	push	{r4, r5, lr}
  40be6a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40be6e:	d502      	bpl.n	40be76 <__aeabi_l2d+0x16>
  40be70:	4240      	negs	r0, r0
  40be72:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40be76:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40be7a:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40be7e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40be82:	f43f aedc 	beq.w	40bc3e <__adddf3+0xe6>
  40be86:	f04f 0203 	mov.w	r2, #3
  40be8a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40be8e:	bf18      	it	ne
  40be90:	3203      	addne	r2, #3
  40be92:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40be96:	bf18      	it	ne
  40be98:	3203      	addne	r2, #3
  40be9a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40be9e:	f1c2 0320 	rsb	r3, r2, #32
  40bea2:	fa00 fc03 	lsl.w	ip, r0, r3
  40bea6:	fa20 f002 	lsr.w	r0, r0, r2
  40beaa:	fa01 fe03 	lsl.w	lr, r1, r3
  40beae:	ea40 000e 	orr.w	r0, r0, lr
  40beb2:	fa21 f102 	lsr.w	r1, r1, r2
  40beb6:	4414      	add	r4, r2
  40beb8:	e6c1      	b.n	40bc3e <__adddf3+0xe6>
  40beba:	bf00      	nop

0040bebc <__aeabi_dmul>:
  40bebc:	b570      	push	{r4, r5, r6, lr}
  40bebe:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40bec2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40bec6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40beca:	bf1d      	ittte	ne
  40becc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40bed0:	ea94 0f0c 	teqne	r4, ip
  40bed4:	ea95 0f0c 	teqne	r5, ip
  40bed8:	f000 f8de 	bleq	40c098 <__aeabi_dmul+0x1dc>
  40bedc:	442c      	add	r4, r5
  40bede:	ea81 0603 	eor.w	r6, r1, r3
  40bee2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40bee6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40beea:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40beee:	bf18      	it	ne
  40bef0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  40bef4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40bef8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40befc:	d038      	beq.n	40bf70 <__aeabi_dmul+0xb4>
  40befe:	fba0 ce02 	umull	ip, lr, r0, r2
  40bf02:	f04f 0500 	mov.w	r5, #0
  40bf06:	fbe1 e502 	umlal	lr, r5, r1, r2
  40bf0a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40bf0e:	fbe0 e503 	umlal	lr, r5, r0, r3
  40bf12:	f04f 0600 	mov.w	r6, #0
  40bf16:	fbe1 5603 	umlal	r5, r6, r1, r3
  40bf1a:	f09c 0f00 	teq	ip, #0
  40bf1e:	bf18      	it	ne
  40bf20:	f04e 0e01 	orrne.w	lr, lr, #1
  40bf24:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  40bf28:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  40bf2c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  40bf30:	d204      	bcs.n	40bf3c <__aeabi_dmul+0x80>
  40bf32:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40bf36:	416d      	adcs	r5, r5
  40bf38:	eb46 0606 	adc.w	r6, r6, r6
  40bf3c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  40bf40:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40bf44:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  40bf48:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  40bf4c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  40bf50:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40bf54:	bf88      	it	hi
  40bf56:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40bf5a:	d81e      	bhi.n	40bf9a <__aeabi_dmul+0xde>
  40bf5c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  40bf60:	bf08      	it	eq
  40bf62:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40bf66:	f150 0000 	adcs.w	r0, r0, #0
  40bf6a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40bf6e:	bd70      	pop	{r4, r5, r6, pc}
  40bf70:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  40bf74:	ea46 0101 	orr.w	r1, r6, r1
  40bf78:	ea40 0002 	orr.w	r0, r0, r2
  40bf7c:	ea81 0103 	eor.w	r1, r1, r3
  40bf80:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  40bf84:	bfc2      	ittt	gt
  40bf86:	ebd4 050c 	rsbsgt	r5, r4, ip
  40bf8a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40bf8e:	bd70      	popgt	{r4, r5, r6, pc}
  40bf90:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40bf94:	f04f 0e00 	mov.w	lr, #0
  40bf98:	3c01      	subs	r4, #1
  40bf9a:	f300 80ab 	bgt.w	40c0f4 <__aeabi_dmul+0x238>
  40bf9e:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40bfa2:	bfde      	ittt	le
  40bfa4:	2000      	movle	r0, #0
  40bfa6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40bfaa:	bd70      	pople	{r4, r5, r6, pc}
  40bfac:	f1c4 0400 	rsb	r4, r4, #0
  40bfb0:	3c20      	subs	r4, #32
  40bfb2:	da35      	bge.n	40c020 <__aeabi_dmul+0x164>
  40bfb4:	340c      	adds	r4, #12
  40bfb6:	dc1b      	bgt.n	40bff0 <__aeabi_dmul+0x134>
  40bfb8:	f104 0414 	add.w	r4, r4, #20
  40bfbc:	f1c4 0520 	rsb	r5, r4, #32
  40bfc0:	fa00 f305 	lsl.w	r3, r0, r5
  40bfc4:	fa20 f004 	lsr.w	r0, r0, r4
  40bfc8:	fa01 f205 	lsl.w	r2, r1, r5
  40bfcc:	ea40 0002 	orr.w	r0, r0, r2
  40bfd0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  40bfd4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40bfd8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40bfdc:	fa21 f604 	lsr.w	r6, r1, r4
  40bfe0:	eb42 0106 	adc.w	r1, r2, r6
  40bfe4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40bfe8:	bf08      	it	eq
  40bfea:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40bfee:	bd70      	pop	{r4, r5, r6, pc}
  40bff0:	f1c4 040c 	rsb	r4, r4, #12
  40bff4:	f1c4 0520 	rsb	r5, r4, #32
  40bff8:	fa00 f304 	lsl.w	r3, r0, r4
  40bffc:	fa20 f005 	lsr.w	r0, r0, r5
  40c000:	fa01 f204 	lsl.w	r2, r1, r4
  40c004:	ea40 0002 	orr.w	r0, r0, r2
  40c008:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40c00c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40c010:	f141 0100 	adc.w	r1, r1, #0
  40c014:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40c018:	bf08      	it	eq
  40c01a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40c01e:	bd70      	pop	{r4, r5, r6, pc}
  40c020:	f1c4 0520 	rsb	r5, r4, #32
  40c024:	fa00 f205 	lsl.w	r2, r0, r5
  40c028:	ea4e 0e02 	orr.w	lr, lr, r2
  40c02c:	fa20 f304 	lsr.w	r3, r0, r4
  40c030:	fa01 f205 	lsl.w	r2, r1, r5
  40c034:	ea43 0302 	orr.w	r3, r3, r2
  40c038:	fa21 f004 	lsr.w	r0, r1, r4
  40c03c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40c040:	fa21 f204 	lsr.w	r2, r1, r4
  40c044:	ea20 0002 	bic.w	r0, r0, r2
  40c048:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  40c04c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40c050:	bf08      	it	eq
  40c052:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40c056:	bd70      	pop	{r4, r5, r6, pc}
  40c058:	f094 0f00 	teq	r4, #0
  40c05c:	d10f      	bne.n	40c07e <__aeabi_dmul+0x1c2>
  40c05e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40c062:	0040      	lsls	r0, r0, #1
  40c064:	eb41 0101 	adc.w	r1, r1, r1
  40c068:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40c06c:	bf08      	it	eq
  40c06e:	3c01      	subeq	r4, #1
  40c070:	d0f7      	beq.n	40c062 <__aeabi_dmul+0x1a6>
  40c072:	ea41 0106 	orr.w	r1, r1, r6
  40c076:	f095 0f00 	teq	r5, #0
  40c07a:	bf18      	it	ne
  40c07c:	4770      	bxne	lr
  40c07e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40c082:	0052      	lsls	r2, r2, #1
  40c084:	eb43 0303 	adc.w	r3, r3, r3
  40c088:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  40c08c:	bf08      	it	eq
  40c08e:	3d01      	subeq	r5, #1
  40c090:	d0f7      	beq.n	40c082 <__aeabi_dmul+0x1c6>
  40c092:	ea43 0306 	orr.w	r3, r3, r6
  40c096:	4770      	bx	lr
  40c098:	ea94 0f0c 	teq	r4, ip
  40c09c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40c0a0:	bf18      	it	ne
  40c0a2:	ea95 0f0c 	teqne	r5, ip
  40c0a6:	d00c      	beq.n	40c0c2 <__aeabi_dmul+0x206>
  40c0a8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40c0ac:	bf18      	it	ne
  40c0ae:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40c0b2:	d1d1      	bne.n	40c058 <__aeabi_dmul+0x19c>
  40c0b4:	ea81 0103 	eor.w	r1, r1, r3
  40c0b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40c0bc:	f04f 0000 	mov.w	r0, #0
  40c0c0:	bd70      	pop	{r4, r5, r6, pc}
  40c0c2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40c0c6:	bf06      	itte	eq
  40c0c8:	4610      	moveq	r0, r2
  40c0ca:	4619      	moveq	r1, r3
  40c0cc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40c0d0:	d019      	beq.n	40c106 <__aeabi_dmul+0x24a>
  40c0d2:	ea94 0f0c 	teq	r4, ip
  40c0d6:	d102      	bne.n	40c0de <__aeabi_dmul+0x222>
  40c0d8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  40c0dc:	d113      	bne.n	40c106 <__aeabi_dmul+0x24a>
  40c0de:	ea95 0f0c 	teq	r5, ip
  40c0e2:	d105      	bne.n	40c0f0 <__aeabi_dmul+0x234>
  40c0e4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  40c0e8:	bf1c      	itt	ne
  40c0ea:	4610      	movne	r0, r2
  40c0ec:	4619      	movne	r1, r3
  40c0ee:	d10a      	bne.n	40c106 <__aeabi_dmul+0x24a>
  40c0f0:	ea81 0103 	eor.w	r1, r1, r3
  40c0f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40c0f8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40c0fc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40c100:	f04f 0000 	mov.w	r0, #0
  40c104:	bd70      	pop	{r4, r5, r6, pc}
  40c106:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40c10a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40c10e:	bd70      	pop	{r4, r5, r6, pc}

0040c110 <__aeabi_ddiv>:
  40c110:	b570      	push	{r4, r5, r6, lr}
  40c112:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40c116:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40c11a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40c11e:	bf1d      	ittte	ne
  40c120:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40c124:	ea94 0f0c 	teqne	r4, ip
  40c128:	ea95 0f0c 	teqne	r5, ip
  40c12c:	f000 f8a7 	bleq	40c27e <__aeabi_ddiv+0x16e>
  40c130:	eba4 0405 	sub.w	r4, r4, r5
  40c134:	ea81 0e03 	eor.w	lr, r1, r3
  40c138:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40c13c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40c140:	f000 8088 	beq.w	40c254 <__aeabi_ddiv+0x144>
  40c144:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40c148:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  40c14c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  40c150:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40c154:	ea4f 2202 	mov.w	r2, r2, lsl #8
  40c158:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  40c15c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  40c160:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40c164:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  40c168:	429d      	cmp	r5, r3
  40c16a:	bf08      	it	eq
  40c16c:	4296      	cmpeq	r6, r2
  40c16e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40c172:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40c176:	d202      	bcs.n	40c17e <__aeabi_ddiv+0x6e>
  40c178:	085b      	lsrs	r3, r3, #1
  40c17a:	ea4f 0232 	mov.w	r2, r2, rrx
  40c17e:	1ab6      	subs	r6, r6, r2
  40c180:	eb65 0503 	sbc.w	r5, r5, r3
  40c184:	085b      	lsrs	r3, r3, #1
  40c186:	ea4f 0232 	mov.w	r2, r2, rrx
  40c18a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40c18e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40c192:	ebb6 0e02 	subs.w	lr, r6, r2
  40c196:	eb75 0e03 	sbcs.w	lr, r5, r3
  40c19a:	bf22      	ittt	cs
  40c19c:	1ab6      	subcs	r6, r6, r2
  40c19e:	4675      	movcs	r5, lr
  40c1a0:	ea40 000c 	orrcs.w	r0, r0, ip
  40c1a4:	085b      	lsrs	r3, r3, #1
  40c1a6:	ea4f 0232 	mov.w	r2, r2, rrx
  40c1aa:	ebb6 0e02 	subs.w	lr, r6, r2
  40c1ae:	eb75 0e03 	sbcs.w	lr, r5, r3
  40c1b2:	bf22      	ittt	cs
  40c1b4:	1ab6      	subcs	r6, r6, r2
  40c1b6:	4675      	movcs	r5, lr
  40c1b8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40c1bc:	085b      	lsrs	r3, r3, #1
  40c1be:	ea4f 0232 	mov.w	r2, r2, rrx
  40c1c2:	ebb6 0e02 	subs.w	lr, r6, r2
  40c1c6:	eb75 0e03 	sbcs.w	lr, r5, r3
  40c1ca:	bf22      	ittt	cs
  40c1cc:	1ab6      	subcs	r6, r6, r2
  40c1ce:	4675      	movcs	r5, lr
  40c1d0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40c1d4:	085b      	lsrs	r3, r3, #1
  40c1d6:	ea4f 0232 	mov.w	r2, r2, rrx
  40c1da:	ebb6 0e02 	subs.w	lr, r6, r2
  40c1de:	eb75 0e03 	sbcs.w	lr, r5, r3
  40c1e2:	bf22      	ittt	cs
  40c1e4:	1ab6      	subcs	r6, r6, r2
  40c1e6:	4675      	movcs	r5, lr
  40c1e8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40c1ec:	ea55 0e06 	orrs.w	lr, r5, r6
  40c1f0:	d018      	beq.n	40c224 <__aeabi_ddiv+0x114>
  40c1f2:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40c1f6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40c1fa:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40c1fe:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40c202:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40c206:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40c20a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40c20e:	d1c0      	bne.n	40c192 <__aeabi_ddiv+0x82>
  40c210:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40c214:	d10b      	bne.n	40c22e <__aeabi_ddiv+0x11e>
  40c216:	ea41 0100 	orr.w	r1, r1, r0
  40c21a:	f04f 0000 	mov.w	r0, #0
  40c21e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40c222:	e7b6      	b.n	40c192 <__aeabi_ddiv+0x82>
  40c224:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40c228:	bf04      	itt	eq
  40c22a:	4301      	orreq	r1, r0
  40c22c:	2000      	moveq	r0, #0
  40c22e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40c232:	bf88      	it	hi
  40c234:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40c238:	f63f aeaf 	bhi.w	40bf9a <__aeabi_dmul+0xde>
  40c23c:	ebb5 0c03 	subs.w	ip, r5, r3
  40c240:	bf04      	itt	eq
  40c242:	ebb6 0c02 	subseq.w	ip, r6, r2
  40c246:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40c24a:	f150 0000 	adcs.w	r0, r0, #0
  40c24e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40c252:	bd70      	pop	{r4, r5, r6, pc}
  40c254:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  40c258:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  40c25c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  40c260:	bfc2      	ittt	gt
  40c262:	ebd4 050c 	rsbsgt	r5, r4, ip
  40c266:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40c26a:	bd70      	popgt	{r4, r5, r6, pc}
  40c26c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40c270:	f04f 0e00 	mov.w	lr, #0
  40c274:	3c01      	subs	r4, #1
  40c276:	e690      	b.n	40bf9a <__aeabi_dmul+0xde>
  40c278:	ea45 0e06 	orr.w	lr, r5, r6
  40c27c:	e68d      	b.n	40bf9a <__aeabi_dmul+0xde>
  40c27e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40c282:	ea94 0f0c 	teq	r4, ip
  40c286:	bf08      	it	eq
  40c288:	ea95 0f0c 	teqeq	r5, ip
  40c28c:	f43f af3b 	beq.w	40c106 <__aeabi_dmul+0x24a>
  40c290:	ea94 0f0c 	teq	r4, ip
  40c294:	d10a      	bne.n	40c2ac <__aeabi_ddiv+0x19c>
  40c296:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40c29a:	f47f af34 	bne.w	40c106 <__aeabi_dmul+0x24a>
  40c29e:	ea95 0f0c 	teq	r5, ip
  40c2a2:	f47f af25 	bne.w	40c0f0 <__aeabi_dmul+0x234>
  40c2a6:	4610      	mov	r0, r2
  40c2a8:	4619      	mov	r1, r3
  40c2aa:	e72c      	b.n	40c106 <__aeabi_dmul+0x24a>
  40c2ac:	ea95 0f0c 	teq	r5, ip
  40c2b0:	d106      	bne.n	40c2c0 <__aeabi_ddiv+0x1b0>
  40c2b2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40c2b6:	f43f aefd 	beq.w	40c0b4 <__aeabi_dmul+0x1f8>
  40c2ba:	4610      	mov	r0, r2
  40c2bc:	4619      	mov	r1, r3
  40c2be:	e722      	b.n	40c106 <__aeabi_dmul+0x24a>
  40c2c0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40c2c4:	bf18      	it	ne
  40c2c6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40c2ca:	f47f aec5 	bne.w	40c058 <__aeabi_dmul+0x19c>
  40c2ce:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40c2d2:	f47f af0d 	bne.w	40c0f0 <__aeabi_dmul+0x234>
  40c2d6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40c2da:	f47f aeeb 	bne.w	40c0b4 <__aeabi_dmul+0x1f8>
  40c2de:	e712      	b.n	40c106 <__aeabi_dmul+0x24a>

0040c2e0 <__gedf2>:
  40c2e0:	f04f 3cff 	mov.w	ip, #4294967295
  40c2e4:	e006      	b.n	40c2f4 <__cmpdf2+0x4>
  40c2e6:	bf00      	nop

0040c2e8 <__ledf2>:
  40c2e8:	f04f 0c01 	mov.w	ip, #1
  40c2ec:	e002      	b.n	40c2f4 <__cmpdf2+0x4>
  40c2ee:	bf00      	nop

0040c2f0 <__cmpdf2>:
  40c2f0:	f04f 0c01 	mov.w	ip, #1
  40c2f4:	f84d cd04 	str.w	ip, [sp, #-4]!
  40c2f8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40c2fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40c300:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40c304:	bf18      	it	ne
  40c306:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40c30a:	d01b      	beq.n	40c344 <__cmpdf2+0x54>
  40c30c:	b001      	add	sp, #4
  40c30e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40c312:	bf0c      	ite	eq
  40c314:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40c318:	ea91 0f03 	teqne	r1, r3
  40c31c:	bf02      	ittt	eq
  40c31e:	ea90 0f02 	teqeq	r0, r2
  40c322:	2000      	moveq	r0, #0
  40c324:	4770      	bxeq	lr
  40c326:	f110 0f00 	cmn.w	r0, #0
  40c32a:	ea91 0f03 	teq	r1, r3
  40c32e:	bf58      	it	pl
  40c330:	4299      	cmppl	r1, r3
  40c332:	bf08      	it	eq
  40c334:	4290      	cmpeq	r0, r2
  40c336:	bf2c      	ite	cs
  40c338:	17d8      	asrcs	r0, r3, #31
  40c33a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40c33e:	f040 0001 	orr.w	r0, r0, #1
  40c342:	4770      	bx	lr
  40c344:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40c348:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40c34c:	d102      	bne.n	40c354 <__cmpdf2+0x64>
  40c34e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40c352:	d107      	bne.n	40c364 <__cmpdf2+0x74>
  40c354:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40c358:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40c35c:	d1d6      	bne.n	40c30c <__cmpdf2+0x1c>
  40c35e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40c362:	d0d3      	beq.n	40c30c <__cmpdf2+0x1c>
  40c364:	f85d 0b04 	ldr.w	r0, [sp], #4
  40c368:	4770      	bx	lr
  40c36a:	bf00      	nop

0040c36c <__aeabi_cdrcmple>:
  40c36c:	4684      	mov	ip, r0
  40c36e:	4610      	mov	r0, r2
  40c370:	4662      	mov	r2, ip
  40c372:	468c      	mov	ip, r1
  40c374:	4619      	mov	r1, r3
  40c376:	4663      	mov	r3, ip
  40c378:	e000      	b.n	40c37c <__aeabi_cdcmpeq>
  40c37a:	bf00      	nop

0040c37c <__aeabi_cdcmpeq>:
  40c37c:	b501      	push	{r0, lr}
  40c37e:	f7ff ffb7 	bl	40c2f0 <__cmpdf2>
  40c382:	2800      	cmp	r0, #0
  40c384:	bf48      	it	mi
  40c386:	f110 0f00 	cmnmi.w	r0, #0
  40c38a:	bd01      	pop	{r0, pc}

0040c38c <__aeabi_dcmpeq>:
  40c38c:	f84d ed08 	str.w	lr, [sp, #-8]!
  40c390:	f7ff fff4 	bl	40c37c <__aeabi_cdcmpeq>
  40c394:	bf0c      	ite	eq
  40c396:	2001      	moveq	r0, #1
  40c398:	2000      	movne	r0, #0
  40c39a:	f85d fb08 	ldr.w	pc, [sp], #8
  40c39e:	bf00      	nop

0040c3a0 <__aeabi_dcmplt>:
  40c3a0:	f84d ed08 	str.w	lr, [sp, #-8]!
  40c3a4:	f7ff ffea 	bl	40c37c <__aeabi_cdcmpeq>
  40c3a8:	bf34      	ite	cc
  40c3aa:	2001      	movcc	r0, #1
  40c3ac:	2000      	movcs	r0, #0
  40c3ae:	f85d fb08 	ldr.w	pc, [sp], #8
  40c3b2:	bf00      	nop

0040c3b4 <__aeabi_dcmple>:
  40c3b4:	f84d ed08 	str.w	lr, [sp, #-8]!
  40c3b8:	f7ff ffe0 	bl	40c37c <__aeabi_cdcmpeq>
  40c3bc:	bf94      	ite	ls
  40c3be:	2001      	movls	r0, #1
  40c3c0:	2000      	movhi	r0, #0
  40c3c2:	f85d fb08 	ldr.w	pc, [sp], #8
  40c3c6:	bf00      	nop

0040c3c8 <__aeabi_dcmpge>:
  40c3c8:	f84d ed08 	str.w	lr, [sp, #-8]!
  40c3cc:	f7ff ffce 	bl	40c36c <__aeabi_cdrcmple>
  40c3d0:	bf94      	ite	ls
  40c3d2:	2001      	movls	r0, #1
  40c3d4:	2000      	movhi	r0, #0
  40c3d6:	f85d fb08 	ldr.w	pc, [sp], #8
  40c3da:	bf00      	nop

0040c3dc <__aeabi_dcmpgt>:
  40c3dc:	f84d ed08 	str.w	lr, [sp, #-8]!
  40c3e0:	f7ff ffc4 	bl	40c36c <__aeabi_cdrcmple>
  40c3e4:	bf34      	ite	cc
  40c3e6:	2001      	movcc	r0, #1
  40c3e8:	2000      	movcs	r0, #0
  40c3ea:	f85d fb08 	ldr.w	pc, [sp], #8
  40c3ee:	bf00      	nop

0040c3f0 <__aeabi_d2iz>:
  40c3f0:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40c3f4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40c3f8:	d215      	bcs.n	40c426 <__aeabi_d2iz+0x36>
  40c3fa:	d511      	bpl.n	40c420 <__aeabi_d2iz+0x30>
  40c3fc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40c400:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40c404:	d912      	bls.n	40c42c <__aeabi_d2iz+0x3c>
  40c406:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40c40a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40c40e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40c412:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40c416:	fa23 f002 	lsr.w	r0, r3, r2
  40c41a:	bf18      	it	ne
  40c41c:	4240      	negne	r0, r0
  40c41e:	4770      	bx	lr
  40c420:	f04f 0000 	mov.w	r0, #0
  40c424:	4770      	bx	lr
  40c426:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40c42a:	d105      	bne.n	40c438 <__aeabi_d2iz+0x48>
  40c42c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40c430:	bf08      	it	eq
  40c432:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40c436:	4770      	bx	lr
  40c438:	f04f 0000 	mov.w	r0, #0
  40c43c:	4770      	bx	lr
  40c43e:	bf00      	nop

0040c440 <__aeabi_uldivmod>:
  40c440:	b953      	cbnz	r3, 40c458 <__aeabi_uldivmod+0x18>
  40c442:	b94a      	cbnz	r2, 40c458 <__aeabi_uldivmod+0x18>
  40c444:	2900      	cmp	r1, #0
  40c446:	bf08      	it	eq
  40c448:	2800      	cmpeq	r0, #0
  40c44a:	bf1c      	itt	ne
  40c44c:	f04f 31ff 	movne.w	r1, #4294967295
  40c450:	f04f 30ff 	movne.w	r0, #4294967295
  40c454:	f000 b83c 	b.w	40c4d0 <__aeabi_idiv0>
  40c458:	b082      	sub	sp, #8
  40c45a:	46ec      	mov	ip, sp
  40c45c:	e92d 5000 	stmdb	sp!, {ip, lr}
  40c460:	f000 f81e 	bl	40c4a0 <__gnu_uldivmod_helper>
  40c464:	f8dd e004 	ldr.w	lr, [sp, #4]
  40c468:	b002      	add	sp, #8
  40c46a:	bc0c      	pop	{r2, r3}
  40c46c:	4770      	bx	lr
  40c46e:	bf00      	nop

0040c470 <__gnu_ldivmod_helper>:
  40c470:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40c474:	4690      	mov	r8, r2
  40c476:	4606      	mov	r6, r0
  40c478:	460f      	mov	r7, r1
  40c47a:	461d      	mov	r5, r3
  40c47c:	9c06      	ldr	r4, [sp, #24]
  40c47e:	f000 f829 	bl	40c4d4 <__divdi3>
  40c482:	fb08 fc01 	mul.w	ip, r8, r1
  40c486:	4686      	mov	lr, r0
  40c488:	fba8 2300 	umull	r2, r3, r8, r0
  40c48c:	fb00 c505 	mla	r5, r0, r5, ip
  40c490:	1ab2      	subs	r2, r6, r2
  40c492:	442b      	add	r3, r5
  40c494:	eb67 0303 	sbc.w	r3, r7, r3
  40c498:	e9c4 2300 	strd	r2, r3, [r4]
  40c49c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040c4a0 <__gnu_uldivmod_helper>:
  40c4a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40c4a4:	461d      	mov	r5, r3
  40c4a6:	4617      	mov	r7, r2
  40c4a8:	4680      	mov	r8, r0
  40c4aa:	4689      	mov	r9, r1
  40c4ac:	9e08      	ldr	r6, [sp, #32]
  40c4ae:	f000 f953 	bl	40c758 <__udivdi3>
  40c4b2:	fb00 f305 	mul.w	r3, r0, r5
  40c4b6:	fba0 4507 	umull	r4, r5, r0, r7
  40c4ba:	fb07 3701 	mla	r7, r7, r1, r3
  40c4be:	ebb8 0404 	subs.w	r4, r8, r4
  40c4c2:	443d      	add	r5, r7
  40c4c4:	eb69 0505 	sbc.w	r5, r9, r5
  40c4c8:	e9c6 4500 	strd	r4, r5, [r6]
  40c4cc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0040c4d0 <__aeabi_idiv0>:
  40c4d0:	4770      	bx	lr
  40c4d2:	bf00      	nop

0040c4d4 <__divdi3>:
  40c4d4:	2900      	cmp	r1, #0
  40c4d6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40c4da:	f2c0 80a2 	blt.w	40c622 <__divdi3+0x14e>
  40c4de:	2600      	movs	r6, #0
  40c4e0:	2b00      	cmp	r3, #0
  40c4e2:	f2c0 8098 	blt.w	40c616 <__divdi3+0x142>
  40c4e6:	468c      	mov	ip, r1
  40c4e8:	4690      	mov	r8, r2
  40c4ea:	469e      	mov	lr, r3
  40c4ec:	4615      	mov	r5, r2
  40c4ee:	4604      	mov	r4, r0
  40c4f0:	460f      	mov	r7, r1
  40c4f2:	bbcb      	cbnz	r3, 40c568 <__divdi3+0x94>
  40c4f4:	428a      	cmp	r2, r1
  40c4f6:	d956      	bls.n	40c5a6 <__divdi3+0xd2>
  40c4f8:	fab2 f382 	clz	r3, r2
  40c4fc:	b13b      	cbz	r3, 40c50e <__divdi3+0x3a>
  40c4fe:	f1c3 0220 	rsb	r2, r3, #32
  40c502:	409f      	lsls	r7, r3
  40c504:	409d      	lsls	r5, r3
  40c506:	409c      	lsls	r4, r3
  40c508:	fa20 f202 	lsr.w	r2, r0, r2
  40c50c:	4317      	orrs	r7, r2
  40c50e:	0c28      	lsrs	r0, r5, #16
  40c510:	0c22      	lsrs	r2, r4, #16
  40c512:	fa1f fe85 	uxth.w	lr, r5
  40c516:	fbb7 f1f0 	udiv	r1, r7, r0
  40c51a:	fb00 7711 	mls	r7, r0, r1, r7
  40c51e:	fb0e f301 	mul.w	r3, lr, r1
  40c522:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
  40c526:	42bb      	cmp	r3, r7
  40c528:	d907      	bls.n	40c53a <__divdi3+0x66>
  40c52a:	197f      	adds	r7, r7, r5
  40c52c:	f080 8101 	bcs.w	40c732 <__divdi3+0x25e>
  40c530:	42bb      	cmp	r3, r7
  40c532:	f240 80fe 	bls.w	40c732 <__divdi3+0x25e>
  40c536:	3902      	subs	r1, #2
  40c538:	442f      	add	r7, r5
  40c53a:	1aff      	subs	r7, r7, r3
  40c53c:	b2a4      	uxth	r4, r4
  40c53e:	fbb7 f3f0 	udiv	r3, r7, r0
  40c542:	fb00 7713 	mls	r7, r0, r3, r7
  40c546:	fb0e fe03 	mul.w	lr, lr, r3
  40c54a:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  40c54e:	45be      	cmp	lr, r7
  40c550:	d906      	bls.n	40c560 <__divdi3+0x8c>
  40c552:	197f      	adds	r7, r7, r5
  40c554:	f080 80eb 	bcs.w	40c72e <__divdi3+0x25a>
  40c558:	45be      	cmp	lr, r7
  40c55a:	f240 80e8 	bls.w	40c72e <__divdi3+0x25a>
  40c55e:	3b02      	subs	r3, #2
  40c560:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  40c564:	2200      	movs	r2, #0
  40c566:	e003      	b.n	40c570 <__divdi3+0x9c>
  40c568:	428b      	cmp	r3, r1
  40c56a:	d90f      	bls.n	40c58c <__divdi3+0xb8>
  40c56c:	2200      	movs	r2, #0
  40c56e:	4613      	mov	r3, r2
  40c570:	1c34      	adds	r4, r6, #0
  40c572:	f04f 0500 	mov.w	r5, #0
  40c576:	bf18      	it	ne
  40c578:	2401      	movne	r4, #1
  40c57a:	4260      	negs	r0, r4
  40c57c:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
  40c580:	4058      	eors	r0, r3
  40c582:	4051      	eors	r1, r2
  40c584:	1900      	adds	r0, r0, r4
  40c586:	4169      	adcs	r1, r5
  40c588:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40c58c:	fab3 f283 	clz	r2, r3
  40c590:	2a00      	cmp	r2, #0
  40c592:	f040 8083 	bne.w	40c69c <__divdi3+0x1c8>
  40c596:	4580      	cmp	r8, r0
  40c598:	f240 80cd 	bls.w	40c736 <__divdi3+0x262>
  40c59c:	428b      	cmp	r3, r1
  40c59e:	f0c0 80ca 	bcc.w	40c736 <__divdi3+0x262>
  40c5a2:	4613      	mov	r3, r2
  40c5a4:	e7e4      	b.n	40c570 <__divdi3+0x9c>
  40c5a6:	b912      	cbnz	r2, 40c5ae <__divdi3+0xda>
  40c5a8:	2301      	movs	r3, #1
  40c5aa:	fbb3 f5f2 	udiv	r5, r3, r2
  40c5ae:	fab5 f285 	clz	r2, r5
  40c5b2:	2a00      	cmp	r2, #0
  40c5b4:	d13b      	bne.n	40c62e <__divdi3+0x15a>
  40c5b6:	1b78      	subs	r0, r7, r5
  40c5b8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  40c5bc:	fa1f fc85 	uxth.w	ip, r5
  40c5c0:	2201      	movs	r2, #1
  40c5c2:	0c21      	lsrs	r1, r4, #16
  40c5c4:	fbb0 f8fe 	udiv	r8, r0, lr
  40c5c8:	fb0e 0018 	mls	r0, lr, r8, r0
  40c5cc:	fb0c f308 	mul.w	r3, ip, r8
  40c5d0:	ea41 4700 	orr.w	r7, r1, r0, lsl #16
  40c5d4:	42bb      	cmp	r3, r7
  40c5d6:	d908      	bls.n	40c5ea <__divdi3+0x116>
  40c5d8:	197f      	adds	r7, r7, r5
  40c5da:	f080 80b0 	bcs.w	40c73e <__divdi3+0x26a>
  40c5de:	42bb      	cmp	r3, r7
  40c5e0:	f240 80ad 	bls.w	40c73e <__divdi3+0x26a>
  40c5e4:	f1a8 0802 	sub.w	r8, r8, #2
  40c5e8:	442f      	add	r7, r5
  40c5ea:	1aff      	subs	r7, r7, r3
  40c5ec:	b2a4      	uxth	r4, r4
  40c5ee:	fbb7 f3fe 	udiv	r3, r7, lr
  40c5f2:	fb0e 7713 	mls	r7, lr, r3, r7
  40c5f6:	fb0c fc03 	mul.w	ip, ip, r3
  40c5fa:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  40c5fe:	45bc      	cmp	ip, r7
  40c600:	d906      	bls.n	40c610 <__divdi3+0x13c>
  40c602:	197f      	adds	r7, r7, r5
  40c604:	f080 8099 	bcs.w	40c73a <__divdi3+0x266>
  40c608:	45bc      	cmp	ip, r7
  40c60a:	f240 8096 	bls.w	40c73a <__divdi3+0x266>
  40c60e:	3b02      	subs	r3, #2
  40c610:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  40c614:	e7ac      	b.n	40c570 <__divdi3+0x9c>
  40c616:	4252      	negs	r2, r2
  40c618:	ea6f 0606 	mvn.w	r6, r6
  40c61c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40c620:	e761      	b.n	40c4e6 <__divdi3+0x12>
  40c622:	4240      	negs	r0, r0
  40c624:	f04f 36ff 	mov.w	r6, #4294967295
  40c628:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40c62c:	e758      	b.n	40c4e0 <__divdi3+0xc>
  40c62e:	4095      	lsls	r5, r2
  40c630:	f1c2 0120 	rsb	r1, r2, #32
  40c634:	fa07 f302 	lsl.w	r3, r7, r2
  40c638:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  40c63c:	40cf      	lsrs	r7, r1
  40c63e:	fa24 f101 	lsr.w	r1, r4, r1
  40c642:	4094      	lsls	r4, r2
  40c644:	fa1f fc85 	uxth.w	ip, r5
  40c648:	4319      	orrs	r1, r3
  40c64a:	fbb7 f2fe 	udiv	r2, r7, lr
  40c64e:	ea4f 4811 	mov.w	r8, r1, lsr #16
  40c652:	fb0e 7712 	mls	r7, lr, r2, r7
  40c656:	fb0c f302 	mul.w	r3, ip, r2
  40c65a:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
  40c65e:	42bb      	cmp	r3, r7
  40c660:	d905      	bls.n	40c66e <__divdi3+0x19a>
  40c662:	197f      	adds	r7, r7, r5
  40c664:	d271      	bcs.n	40c74a <__divdi3+0x276>
  40c666:	42bb      	cmp	r3, r7
  40c668:	d96f      	bls.n	40c74a <__divdi3+0x276>
  40c66a:	3a02      	subs	r2, #2
  40c66c:	442f      	add	r7, r5
  40c66e:	1aff      	subs	r7, r7, r3
  40c670:	b289      	uxth	r1, r1
  40c672:	fbb7 f8fe 	udiv	r8, r7, lr
  40c676:	fb0e 7718 	mls	r7, lr, r8, r7
  40c67a:	fb0c f008 	mul.w	r0, ip, r8
  40c67e:	ea41 4307 	orr.w	r3, r1, r7, lsl #16
  40c682:	4298      	cmp	r0, r3
  40c684:	d906      	bls.n	40c694 <__divdi3+0x1c0>
  40c686:	195b      	adds	r3, r3, r5
  40c688:	d261      	bcs.n	40c74e <__divdi3+0x27a>
  40c68a:	4298      	cmp	r0, r3
  40c68c:	d95f      	bls.n	40c74e <__divdi3+0x27a>
  40c68e:	f1a8 0802 	sub.w	r8, r8, #2
  40c692:	442b      	add	r3, r5
  40c694:	1a18      	subs	r0, r3, r0
  40c696:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
  40c69a:	e792      	b.n	40c5c2 <__divdi3+0xee>
  40c69c:	f1c2 0720 	rsb	r7, r2, #32
  40c6a0:	fa03 fe02 	lsl.w	lr, r3, r2
  40c6a4:	fa08 f502 	lsl.w	r5, r8, r2
  40c6a8:	4091      	lsls	r1, r2
  40c6aa:	fa28 f307 	lsr.w	r3, r8, r7
  40c6ae:	fa2c fc07 	lsr.w	ip, ip, r7
  40c6b2:	40f8      	lsrs	r0, r7
  40c6b4:	ea43 0e0e 	orr.w	lr, r3, lr
  40c6b8:	4308      	orrs	r0, r1
  40c6ba:	ea4f 481e 	mov.w	r8, lr, lsr #16
  40c6be:	0c07      	lsrs	r7, r0, #16
  40c6c0:	fa1f fa8e 	uxth.w	sl, lr
  40c6c4:	fbbc f9f8 	udiv	r9, ip, r8
  40c6c8:	fb08 cc19 	mls	ip, r8, r9, ip
  40c6cc:	fb0a f109 	mul.w	r1, sl, r9
  40c6d0:	ea47 4c0c 	orr.w	ip, r7, ip, lsl #16
  40c6d4:	4561      	cmp	r1, ip
  40c6d6:	d907      	bls.n	40c6e8 <__divdi3+0x214>
  40c6d8:	eb1c 0c0e 	adds.w	ip, ip, lr
  40c6dc:	d232      	bcs.n	40c744 <__divdi3+0x270>
  40c6de:	4561      	cmp	r1, ip
  40c6e0:	d930      	bls.n	40c744 <__divdi3+0x270>
  40c6e2:	f1a9 0902 	sub.w	r9, r9, #2
  40c6e6:	44f4      	add	ip, lr
  40c6e8:	ebc1 0c0c 	rsb	ip, r1, ip
  40c6ec:	b280      	uxth	r0, r0
  40c6ee:	fbbc f3f8 	udiv	r3, ip, r8
  40c6f2:	fb08 cc13 	mls	ip, r8, r3, ip
  40c6f6:	fb0a fa03 	mul.w	sl, sl, r3
  40c6fa:	ea40 410c 	orr.w	r1, r0, ip, lsl #16
  40c6fe:	458a      	cmp	sl, r1
  40c700:	d906      	bls.n	40c710 <__divdi3+0x23c>
  40c702:	eb11 010e 	adds.w	r1, r1, lr
  40c706:	d225      	bcs.n	40c754 <__divdi3+0x280>
  40c708:	458a      	cmp	sl, r1
  40c70a:	d923      	bls.n	40c754 <__divdi3+0x280>
  40c70c:	3b02      	subs	r3, #2
  40c70e:	4471      	add	r1, lr
  40c710:	ea43 4309 	orr.w	r3, r3, r9, lsl #16
  40c714:	ebca 0101 	rsb	r1, sl, r1
  40c718:	fba3 8905 	umull	r8, r9, r3, r5
  40c71c:	4549      	cmp	r1, r9
  40c71e:	d303      	bcc.n	40c728 <__divdi3+0x254>
  40c720:	d103      	bne.n	40c72a <__divdi3+0x256>
  40c722:	4094      	lsls	r4, r2
  40c724:	4544      	cmp	r4, r8
  40c726:	d200      	bcs.n	40c72a <__divdi3+0x256>
  40c728:	3b01      	subs	r3, #1
  40c72a:	2200      	movs	r2, #0
  40c72c:	e720      	b.n	40c570 <__divdi3+0x9c>
  40c72e:	3b01      	subs	r3, #1
  40c730:	e716      	b.n	40c560 <__divdi3+0x8c>
  40c732:	3901      	subs	r1, #1
  40c734:	e701      	b.n	40c53a <__divdi3+0x66>
  40c736:	2301      	movs	r3, #1
  40c738:	e71a      	b.n	40c570 <__divdi3+0x9c>
  40c73a:	3b01      	subs	r3, #1
  40c73c:	e768      	b.n	40c610 <__divdi3+0x13c>
  40c73e:	f108 38ff 	add.w	r8, r8, #4294967295
  40c742:	e752      	b.n	40c5ea <__divdi3+0x116>
  40c744:	f109 39ff 	add.w	r9, r9, #4294967295
  40c748:	e7ce      	b.n	40c6e8 <__divdi3+0x214>
  40c74a:	3a01      	subs	r2, #1
  40c74c:	e78f      	b.n	40c66e <__divdi3+0x19a>
  40c74e:	f108 38ff 	add.w	r8, r8, #4294967295
  40c752:	e79f      	b.n	40c694 <__divdi3+0x1c0>
  40c754:	3b01      	subs	r3, #1
  40c756:	e7db      	b.n	40c710 <__divdi3+0x23c>

0040c758 <__udivdi3>:
  40c758:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40c75c:	2b00      	cmp	r3, #0
  40c75e:	d140      	bne.n	40c7e2 <__udivdi3+0x8a>
  40c760:	428a      	cmp	r2, r1
  40c762:	4604      	mov	r4, r0
  40c764:	4615      	mov	r5, r2
  40c766:	d94a      	bls.n	40c7fe <__udivdi3+0xa6>
  40c768:	fab2 f382 	clz	r3, r2
  40c76c:	460f      	mov	r7, r1
  40c76e:	b14b      	cbz	r3, 40c784 <__udivdi3+0x2c>
  40c770:	f1c3 0620 	rsb	r6, r3, #32
  40c774:	4099      	lsls	r1, r3
  40c776:	fa00 f403 	lsl.w	r4, r0, r3
  40c77a:	fa02 f503 	lsl.w	r5, r2, r3
  40c77e:	40f0      	lsrs	r0, r6
  40c780:	ea40 0701 	orr.w	r7, r0, r1
  40c784:	0c29      	lsrs	r1, r5, #16
  40c786:	0c26      	lsrs	r6, r4, #16
  40c788:	fa1f fe85 	uxth.w	lr, r5
  40c78c:	fbb7 f0f1 	udiv	r0, r7, r1
  40c790:	fb01 7710 	mls	r7, r1, r0, r7
  40c794:	fb0e f200 	mul.w	r2, lr, r0
  40c798:	ea46 4307 	orr.w	r3, r6, r7, lsl #16
  40c79c:	429a      	cmp	r2, r3
  40c79e:	d907      	bls.n	40c7b0 <__udivdi3+0x58>
  40c7a0:	195b      	adds	r3, r3, r5
  40c7a2:	f080 80ea 	bcs.w	40c97a <__udivdi3+0x222>
  40c7a6:	429a      	cmp	r2, r3
  40c7a8:	f240 80e7 	bls.w	40c97a <__udivdi3+0x222>
  40c7ac:	3802      	subs	r0, #2
  40c7ae:	442b      	add	r3, r5
  40c7b0:	1a9a      	subs	r2, r3, r2
  40c7b2:	b2a4      	uxth	r4, r4
  40c7b4:	fbb2 f3f1 	udiv	r3, r2, r1
  40c7b8:	fb01 2213 	mls	r2, r1, r3, r2
  40c7bc:	fb0e fe03 	mul.w	lr, lr, r3
  40c7c0:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
  40c7c4:	4596      	cmp	lr, r2
  40c7c6:	d906      	bls.n	40c7d6 <__udivdi3+0x7e>
  40c7c8:	1952      	adds	r2, r2, r5
  40c7ca:	f080 80da 	bcs.w	40c982 <__udivdi3+0x22a>
  40c7ce:	4596      	cmp	lr, r2
  40c7d0:	f240 80d7 	bls.w	40c982 <__udivdi3+0x22a>
  40c7d4:	3b02      	subs	r3, #2
  40c7d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  40c7da:	2600      	movs	r6, #0
  40c7dc:	4631      	mov	r1, r6
  40c7de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40c7e2:	428b      	cmp	r3, r1
  40c7e4:	d844      	bhi.n	40c870 <__udivdi3+0x118>
  40c7e6:	fab3 f683 	clz	r6, r3
  40c7ea:	2e00      	cmp	r6, #0
  40c7ec:	d145      	bne.n	40c87a <__udivdi3+0x122>
  40c7ee:	4282      	cmp	r2, r0
  40c7f0:	f240 80bf 	bls.w	40c972 <__udivdi3+0x21a>
  40c7f4:	428b      	cmp	r3, r1
  40c7f6:	f0c0 80bc 	bcc.w	40c972 <__udivdi3+0x21a>
  40c7fa:	4630      	mov	r0, r6
  40c7fc:	e7ee      	b.n	40c7dc <__udivdi3+0x84>
  40c7fe:	b912      	cbnz	r2, 40c806 <__udivdi3+0xae>
  40c800:	2501      	movs	r5, #1
  40c802:	fbb5 f5f2 	udiv	r5, r5, r2
  40c806:	fab5 f285 	clz	r2, r5
  40c80a:	2a00      	cmp	r2, #0
  40c80c:	d17b      	bne.n	40c906 <__udivdi3+0x1ae>
  40c80e:	1b4a      	subs	r2, r1, r5
  40c810:	0c2f      	lsrs	r7, r5, #16
  40c812:	fa1f fe85 	uxth.w	lr, r5
  40c816:	2601      	movs	r6, #1
  40c818:	0c23      	lsrs	r3, r4, #16
  40c81a:	fbb2 f0f7 	udiv	r0, r2, r7
  40c81e:	fb07 2210 	mls	r2, r7, r0, r2
  40c822:	fb0e fc00 	mul.w	ip, lr, r0
  40c826:	ea43 4102 	orr.w	r1, r3, r2, lsl #16
  40c82a:	458c      	cmp	ip, r1
  40c82c:	d907      	bls.n	40c83e <__udivdi3+0xe6>
  40c82e:	1949      	adds	r1, r1, r5
  40c830:	f080 80a1 	bcs.w	40c976 <__udivdi3+0x21e>
  40c834:	458c      	cmp	ip, r1
  40c836:	f240 809e 	bls.w	40c976 <__udivdi3+0x21e>
  40c83a:	3802      	subs	r0, #2
  40c83c:	4429      	add	r1, r5
  40c83e:	ebcc 0101 	rsb	r1, ip, r1
  40c842:	b2a4      	uxth	r4, r4
  40c844:	fbb1 f3f7 	udiv	r3, r1, r7
  40c848:	fb07 1113 	mls	r1, r7, r3, r1
  40c84c:	fb0e fe03 	mul.w	lr, lr, r3
  40c850:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
  40c854:	45a6      	cmp	lr, r4
  40c856:	d906      	bls.n	40c866 <__udivdi3+0x10e>
  40c858:	1964      	adds	r4, r4, r5
  40c85a:	f080 8090 	bcs.w	40c97e <__udivdi3+0x226>
  40c85e:	45a6      	cmp	lr, r4
  40c860:	f240 808d 	bls.w	40c97e <__udivdi3+0x226>
  40c864:	3b02      	subs	r3, #2
  40c866:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  40c86a:	4631      	mov	r1, r6
  40c86c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40c870:	2600      	movs	r6, #0
  40c872:	4630      	mov	r0, r6
  40c874:	4631      	mov	r1, r6
  40c876:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40c87a:	f1c6 0520 	rsb	r5, r6, #32
  40c87e:	40b3      	lsls	r3, r6
  40c880:	fa02 f706 	lsl.w	r7, r2, r6
  40c884:	fa01 f406 	lsl.w	r4, r1, r6
  40c888:	40ea      	lsrs	r2, r5
  40c88a:	40e9      	lsrs	r1, r5
  40c88c:	fa20 f505 	lsr.w	r5, r0, r5
  40c890:	431a      	orrs	r2, r3
  40c892:	4325      	orrs	r5, r4
  40c894:	ea4f 4c12 	mov.w	ip, r2, lsr #16
  40c898:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  40c89c:	b293      	uxth	r3, r2
  40c89e:	fbb1 f8fc 	udiv	r8, r1, ip
  40c8a2:	fb0c 1118 	mls	r1, ip, r8, r1
  40c8a6:	fb03 f408 	mul.w	r4, r3, r8
  40c8aa:	ea4e 4101 	orr.w	r1, lr, r1, lsl #16
  40c8ae:	428c      	cmp	r4, r1
  40c8b0:	d906      	bls.n	40c8c0 <__udivdi3+0x168>
  40c8b2:	1889      	adds	r1, r1, r2
  40c8b4:	d269      	bcs.n	40c98a <__udivdi3+0x232>
  40c8b6:	428c      	cmp	r4, r1
  40c8b8:	d967      	bls.n	40c98a <__udivdi3+0x232>
  40c8ba:	f1a8 0802 	sub.w	r8, r8, #2
  40c8be:	4411      	add	r1, r2
  40c8c0:	1b09      	subs	r1, r1, r4
  40c8c2:	b2ad      	uxth	r5, r5
  40c8c4:	fbb1 f4fc 	udiv	r4, r1, ip
  40c8c8:	fb0c 1114 	mls	r1, ip, r4, r1
  40c8cc:	fb03 fe04 	mul.w	lr, r3, r4
  40c8d0:	ea45 4301 	orr.w	r3, r5, r1, lsl #16
  40c8d4:	459e      	cmp	lr, r3
  40c8d6:	d905      	bls.n	40c8e4 <__udivdi3+0x18c>
  40c8d8:	189b      	adds	r3, r3, r2
  40c8da:	d254      	bcs.n	40c986 <__udivdi3+0x22e>
  40c8dc:	459e      	cmp	lr, r3
  40c8de:	d952      	bls.n	40c986 <__udivdi3+0x22e>
  40c8e0:	3c02      	subs	r4, #2
  40c8e2:	4413      	add	r3, r2
  40c8e4:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
  40c8e8:	ebce 0303 	rsb	r3, lr, r3
  40c8ec:	fba4 8907 	umull	r8, r9, r4, r7
  40c8f0:	454b      	cmp	r3, r9
  40c8f2:	d303      	bcc.n	40c8fc <__udivdi3+0x1a4>
  40c8f4:	d151      	bne.n	40c99a <__udivdi3+0x242>
  40c8f6:	40b0      	lsls	r0, r6
  40c8f8:	4540      	cmp	r0, r8
  40c8fa:	d24e      	bcs.n	40c99a <__udivdi3+0x242>
  40c8fc:	2600      	movs	r6, #0
  40c8fe:	1e60      	subs	r0, r4, #1
  40c900:	4631      	mov	r1, r6
  40c902:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40c906:	f1c2 0620 	rsb	r6, r2, #32
  40c90a:	4095      	lsls	r5, r2
  40c90c:	fa01 f302 	lsl.w	r3, r1, r2
  40c910:	fa00 f402 	lsl.w	r4, r0, r2
  40c914:	0c2f      	lsrs	r7, r5, #16
  40c916:	40f1      	lsrs	r1, r6
  40c918:	40f0      	lsrs	r0, r6
  40c91a:	fa1f fe85 	uxth.w	lr, r5
  40c91e:	fbb1 f6f7 	udiv	r6, r1, r7
  40c922:	4318      	orrs	r0, r3
  40c924:	fb07 1116 	mls	r1, r7, r6, r1
  40c928:	fb0e f206 	mul.w	r2, lr, r6
  40c92c:	ea4f 4c10 	mov.w	ip, r0, lsr #16
  40c930:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
  40c934:	429a      	cmp	r2, r3
  40c936:	d905      	bls.n	40c944 <__udivdi3+0x1ec>
  40c938:	195b      	adds	r3, r3, r5
  40c93a:	d229      	bcs.n	40c990 <__udivdi3+0x238>
  40c93c:	429a      	cmp	r2, r3
  40c93e:	d927      	bls.n	40c990 <__udivdi3+0x238>
  40c940:	3e02      	subs	r6, #2
  40c942:	442b      	add	r3, r5
  40c944:	1a9b      	subs	r3, r3, r2
  40c946:	b280      	uxth	r0, r0
  40c948:	fbb3 fcf7 	udiv	ip, r3, r7
  40c94c:	fb07 331c 	mls	r3, r7, ip, r3
  40c950:	fb0e f10c 	mul.w	r1, lr, ip
  40c954:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
  40c958:	4299      	cmp	r1, r3
  40c95a:	d906      	bls.n	40c96a <__udivdi3+0x212>
  40c95c:	195b      	adds	r3, r3, r5
  40c95e:	d219      	bcs.n	40c994 <__udivdi3+0x23c>
  40c960:	4299      	cmp	r1, r3
  40c962:	d917      	bls.n	40c994 <__udivdi3+0x23c>
  40c964:	f1ac 0c02 	sub.w	ip, ip, #2
  40c968:	442b      	add	r3, r5
  40c96a:	1a5a      	subs	r2, r3, r1
  40c96c:	ea4c 4606 	orr.w	r6, ip, r6, lsl #16
  40c970:	e752      	b.n	40c818 <__udivdi3+0xc0>
  40c972:	2001      	movs	r0, #1
  40c974:	e732      	b.n	40c7dc <__udivdi3+0x84>
  40c976:	3801      	subs	r0, #1
  40c978:	e761      	b.n	40c83e <__udivdi3+0xe6>
  40c97a:	3801      	subs	r0, #1
  40c97c:	e718      	b.n	40c7b0 <__udivdi3+0x58>
  40c97e:	3b01      	subs	r3, #1
  40c980:	e771      	b.n	40c866 <__udivdi3+0x10e>
  40c982:	3b01      	subs	r3, #1
  40c984:	e727      	b.n	40c7d6 <__udivdi3+0x7e>
  40c986:	3c01      	subs	r4, #1
  40c988:	e7ac      	b.n	40c8e4 <__udivdi3+0x18c>
  40c98a:	f108 38ff 	add.w	r8, r8, #4294967295
  40c98e:	e797      	b.n	40c8c0 <__udivdi3+0x168>
  40c990:	3e01      	subs	r6, #1
  40c992:	e7d7      	b.n	40c944 <__udivdi3+0x1ec>
  40c994:	f10c 3cff 	add.w	ip, ip, #4294967295
  40c998:	e7e7      	b.n	40c96a <__udivdi3+0x212>
  40c99a:	4620      	mov	r0, r4
  40c99c:	2600      	movs	r6, #0
  40c99e:	e71d      	b.n	40c7dc <__udivdi3+0x84>
  40c9a0:	00000001 	.word	0x00000001
  40c9a4:	00000002 	.word	0x00000002
  40c9a8:	00000004 	.word	0x00000004
  40c9ac:	00000008 	.word	0x00000008
  40c9b0:	00000010 	.word	0x00000010
  40c9b4:	00000020 	.word	0x00000020
  40c9b8:	00000040 	.word	0x00000040
  40c9bc:	00000080 	.word	0x00000080
  40c9c0:	00000100 	.word	0x00000100
  40c9c4:	00000200 	.word	0x00000200
  40c9c8:	00000400 	.word	0x00000400
  40c9cc:	39414350 	.word	0x39414350
  40c9d0:	3a323539 	.word	0x3a323539
  40c9d4:	706d7420 	.word	0x706d7420
  40c9d8:	25203a31 	.word	0x25203a31
  40c9dc:	6d742078 	.word	0x6d742078
  40c9e0:	203a3270 	.word	0x203a3270
  40c9e4:	74207825 	.word	0x74207825
  40c9e8:	3a33706d 	.word	0x3a33706d
  40c9ec:	20782520 	.word	0x20782520
  40c9f0:	34706d74 	.word	0x34706d74
  40c9f4:	7825203a 	.word	0x7825203a
  40c9f8:	00000a0d 	.word	0x00000a0d
  40c9fc:	0001c200 	.word	0x0001c200
  40ca00:	000000c0 	.word	0x000000c0
  40ca04:	00000800 	.word	0x00000800
	...
  40ca14:	202d462d 	.word	0x202d462d
  40ca18:	74737953 	.word	0x74737953
  40ca1c:	206b6369 	.word	0x206b6369
  40ca20:	666e6f63 	.word	0x666e6f63
  40ca24:	72756769 	.word	0x72756769
  40ca28:	6f697461 	.word	0x6f697461
  40ca2c:	7265206e 	.word	0x7265206e
  40ca30:	0d726f72 	.word	0x0d726f72
  40ca34:	00000000 	.word	0x00000000
  40ca38:	00000960 	.word	0x00000960
  40ca3c:	000000c0 	.word	0x000000c0
  40ca40:	00000800 	.word	0x00000800
  40ca44:	00000000 	.word	0x00000000
  40ca48:	00006325 	.word	0x00006325
  40ca4c:	2042504b 	.word	0x2042504b
  40ca50:	52415453 	.word	0x52415453
  40ca54:	6c202c54 	.word	0x6c202c54
  40ca58:	5f747361 	.word	0x5f747361
  40ca5c:	4b746572 	.word	0x4b746572
  40ca60:	203d4250 	.word	0x203d4250
  40ca64:	00000000 	.word	0x00000000
  40ca68:	00000a0d 	.word	0x00000a0d
  40ca6c:	2042504b 	.word	0x2042504b
  40ca70:	2c315753 	.word	0x2c315753
  40ca74:	73616c20 	.word	0x73616c20
  40ca78:	65725f74 	.word	0x65725f74
  40ca7c:	42504b74 	.word	0x42504b74
  40ca80:	0000203d 	.word	0x0000203d
  40ca84:	2042504b 	.word	0x2042504b
  40ca88:	2c325753 	.word	0x2c325753
  40ca8c:	73616c20 	.word	0x73616c20
  40ca90:	65725f74 	.word	0x65725f74
  40ca94:	42504b74 	.word	0x42504b74
  40ca98:	0000203d 	.word	0x0000203d
  40ca9c:	2042504b 	.word	0x2042504b
  40caa0:	2c335753 	.word	0x2c335753
  40caa4:	73616c20 	.word	0x73616c20
  40caa8:	65725f74 	.word	0x65725f74
  40caac:	42504b74 	.word	0x42504b74
  40cab0:	0000203d 	.word	0x0000203d
  40cab4:	2042504b 	.word	0x2042504b
  40cab8:	2c345753 	.word	0x2c345753
  40cabc:	73616c20 	.word	0x73616c20
  40cac0:	65725f74 	.word	0x65725f74
  40cac4:	42504b74 	.word	0x42504b74
  40cac8:	0000203d 	.word	0x0000203d
  40cacc:	2042504b 	.word	0x2042504b
  40cad0:	2c355753 	.word	0x2c355753
  40cad4:	73616c20 	.word	0x73616c20
  40cad8:	65725f74 	.word	0x65725f74
  40cadc:	42504b74 	.word	0x42504b74
  40cae0:	0000203d 	.word	0x0000203d
  40cae4:	73616843 	.word	0x73616843
  40cae8:	20736973 	.word	0x20736973
  40caec:	6f727265 	.word	0x6f727265
  40caf0:	2e2e2e72 	.word	0x2e2e2e72
  40caf4:	74756873 	.word	0x74756873
  40caf8:	676e6974 	.word	0x676e6974
  40cafc:	776f6420 	.word	0x776f6420
  40cb00:	0a0d2e6e 	.word	0x0a0d2e6e
  40cb04:	00000000 	.word	0x00000000
  40cb08:	00006425 	.word	0x00006425
  40cb0c:	2044454c 	.word	0x2044454c
  40cb10:	72616f62 	.word	0x72616f62
  40cb14:	65642064 	.word	0x65642064
  40cb18:	74636574 	.word	0x74636574
  40cb1c:	69206465 	.word	0x69206465
  40cb20:	6c73206e 	.word	0x6c73206e
  40cb24:	0020746f 	.word	0x0020746f
  40cb28:	6c656853 	.word	0x6c656853
  40cb2c:	20302066 	.word	0x20302066
  40cb30:	73657270 	.word	0x73657270
  40cb34:	0d746e65 	.word	0x0d746e65
  40cb38:	0000000a 	.word	0x0000000a
  40cb3c:	6c656853 	.word	0x6c656853
  40cb40:	20312066 	.word	0x20312066
  40cb44:	73657270 	.word	0x73657270
  40cb48:	0d746e65 	.word	0x0d746e65
  40cb4c:	0000000a 	.word	0x0000000a
  40cb50:	6c656853 	.word	0x6c656853
  40cb54:	20322066 	.word	0x20322066
  40cb58:	73657270 	.word	0x73657270
  40cb5c:	0d746e65 	.word	0x0d746e65
  40cb60:	0000000a 	.word	0x0000000a
  40cb64:	6c656853 	.word	0x6c656853
  40cb68:	20332066 	.word	0x20332066
  40cb6c:	73657270 	.word	0x73657270
  40cb70:	0d746e65 	.word	0x0d746e65
  40cb74:	0000000a 	.word	0x0000000a
  40cb78:	61766e49 	.word	0x61766e49
  40cb7c:	2064696c 	.word	0x2064696c
  40cb80:	69726573 	.word	0x69726573
  40cb84:	49206c61 	.word	0x49206c61
  40cb88:	68632044 	.word	0x68632044
  40cb8c:	736b6365 	.word	0x736b6365
  40cb90:	0d2e6d75 	.word	0x0d2e6d75
  40cb94:	0000000a 	.word	0x0000000a
  40cb98:	6c656873 	.word	0x6c656873
  40cb9c:	64252066 	.word	0x64252066
  40cba0:	6c62203a 	.word	0x6c62203a
  40cba4:	65736575 	.word	0x65736575
  40cba8:	5b65736e 	.word	0x5b65736e
  40cbac:	3d5d6425 	.word	0x3d5d6425
  40cbb0:	58257830 	.word	0x58257830
  40cbb4:	00000a0d 	.word	0x00000a0d
  40cbb8:	69766544 	.word	0x69766544
  40cbbc:	20736563 	.word	0x20736563
  40cbc0:	65746564 	.word	0x65746564
  40cbc4:	64657463 	.word	0x64657463
  40cbc8:	206e6f20 	.word	0x206e6f20
  40cbcc:	6c656873 	.word	0x6c656873
  40cbd0:	00002066 	.word	0x00002066
  40cbd4:	39414350 	.word	0x39414350
  40cbd8:	20323539 	.word	0x20323539
  40cbdc:	6f727245 	.word	0x6f727245
  40cbe0:	29732872 	.word	0x29732872
  40cbe4:	206e6f20 	.word	0x206e6f20
  40cbe8:	44504f54 	.word	0x44504f54
  40cbec:	45564952 	.word	0x45564952
  40cbf0:	00000020 	.word	0x00000020
  40cbf4:	00000020 	.word	0x00000020
  40cbf8:	4f525245 	.word	0x4f525245
  40cbfc:	6e6f2052 	.word	0x6e6f2052
  40cc00:	756e7520 	.word	0x756e7520
  40cc04:	20646573 	.word	0x20646573
  40cc08:	6e616863 	.word	0x6e616863
  40cc0c:	736c656e 	.word	0x736c656e
  40cc10:	4350203a 	.word	0x4350203a
  40cc14:	35393941 	.word	0x35393941
  40cc18:	202d2032 	.word	0x202d2032
  40cc1c:	746e6f43 	.word	0x746e6f43
  40cc20:	6c6c6f72 	.word	0x6c6c6f72
  40cc24:	62207265 	.word	0x62207265
  40cc28:	6472616f 	.word	0x6472616f
  40cc2c:	0d375520 	.word	0x0d375520
  40cc30:	0000000a 	.word	0x0000000a
  40cc34:	39414350 	.word	0x39414350
  40cc38:	20323539 	.word	0x20323539
  40cc3c:	6f727245 	.word	0x6f727245
  40cc40:	29732872 	.word	0x29732872
  40cc44:	206e6f20 	.word	0x206e6f20
  40cc48:	44544f42 	.word	0x44544f42
  40cc4c:	45564952 	.word	0x45564952
  40cc50:	00000020 	.word	0x00000020
  40cc54:	4f525245 	.word	0x4f525245
  40cc58:	6e6f2052 	.word	0x6e6f2052
  40cc5c:	756e7520 	.word	0x756e7520
  40cc60:	20646573 	.word	0x20646573
  40cc64:	6e616863 	.word	0x6e616863
  40cc68:	736c656e 	.word	0x736c656e
  40cc6c:	4350203a 	.word	0x4350203a
  40cc70:	35393941 	.word	0x35393941
  40cc74:	202d2032 	.word	0x202d2032
  40cc78:	746e6f43 	.word	0x746e6f43
  40cc7c:	6c6c6f72 	.word	0x6c6c6f72
  40cc80:	62207265 	.word	0x62207265
  40cc84:	6472616f 	.word	0x6472616f
  40cc88:	0d385520 	.word	0x0d385520
  40cc8c:	0000000a 	.word	0x0000000a
  40cc90:	6c656853 	.word	0x6c656853
  40cc94:	20302066 	.word	0x20302066
  40cc98:	69746361 	.word	0x69746361
  40cc9c:	0a0d6576 	.word	0x0a0d6576
  40cca0:	00000000 	.word	0x00000000
  40cca4:	6c656853 	.word	0x6c656853
  40cca8:	20312066 	.word	0x20312066
  40ccac:	69746361 	.word	0x69746361
  40ccb0:	0a0d6576 	.word	0x0a0d6576
  40ccb4:	00000000 	.word	0x00000000
  40ccb8:	6c656853 	.word	0x6c656853
  40ccbc:	20322066 	.word	0x20322066
  40ccc0:	69746361 	.word	0x69746361
  40ccc4:	0a0d6576 	.word	0x0a0d6576
  40ccc8:	00000000 	.word	0x00000000
  40cccc:	6c656853 	.word	0x6c656853
  40ccd0:	20332066 	.word	0x20332066
  40ccd4:	69746361 	.word	0x69746361
  40ccd8:	0a0d6576 	.word	0x0a0d6576
  40ccdc:	00000000 	.word	0x00000000
  40cce0:	726f6f44 	.word	0x726f6f44
  40cce4:	74616c20 	.word	0x74616c20
  40cce8:	6f206863 	.word	0x6f206863
  40ccec:	656e6570 	.word	0x656e6570
  40ccf0:	6b202c64 	.word	0x6b202c64
  40ccf4:	206c6c69 	.word	0x206c6c69
  40ccf8:	206c6c61 	.word	0x206c6c61
  40ccfc:	6c656873 	.word	0x6c656873
  40cd00:	20736576 	.word	0x20736576
  40cd04:	20726f66 	.word	0x20726f66
  40cd08:	65666173 	.word	0x65666173
  40cd0c:	0d2e7974 	.word	0x0d2e7974
  40cd10:	0000000a 	.word	0x0000000a
  40cd14:	6d206f4e 	.word	0x6d206f4e
  40cd18:	2065726f 	.word	0x2065726f
  40cd1c:	6d6f6f72 	.word	0x6d6f6f72
  40cd20:	726f6620 	.word	0x726f6620
  40cd24:	44454c20 	.word	0x44454c20
  40cd28:	616f6220 	.word	0x616f6220
  40cd2c:	69206472 	.word	0x69206472
  40cd30:	2e6f666e 	.word	0x2e6f666e
  40cd34:	6e614320 	.word	0x6e614320
  40cd38:	20746f6e 	.word	0x20746f6e
  40cd3c:	63617274 	.word	0x63617274
  40cd40:	696d206b 	.word	0x696d206b
  40cd44:	6574756e 	.word	0x6574756e
  40cd48:	61737520 	.word	0x61737520
  40cd4c:	66206567 	.word	0x66206567
  40cd50:	6120726f 	.word	0x6120726f
  40cd54:	74696464 	.word	0x74696464
  40cd58:	616e6f69 	.word	0x616e6f69
  40cd5c:	6f62206c 	.word	0x6f62206c
  40cd60:	73647261 	.word	0x73647261
  40cd64:	000a0d2e 	.word	0x000a0d2e
  40cd68:	2d2a0a0d 	.word	0x2d2a0a0d
  40cd6c:	2d2d2d2d 	.word	0x2d2d2d2d
  40cd70:	2d2d2d2d 	.word	0x2d2d2d2d
  40cd74:	2d2d2d2d 	.word	0x2d2d2d2d
  40cd78:	2d2d2d2d 	.word	0x2d2d2d2d
  40cd7c:	2d2d2d2d 	.word	0x2d2d2d2d
  40cd80:	2d2d2d2d 	.word	0x2d2d2d2d
  40cd84:	2d2d2d2d 	.word	0x2d2d2d2d
  40cd88:	2d2d2d2d 	.word	0x2d2d2d2d
  40cd8c:	2d2d2d2d 	.word	0x2d2d2d2d
  40cd90:	2d2d2d2d 	.word	0x2d2d2d2d
  40cd94:	2d2d2d2d 	.word	0x2d2d2d2d
  40cd98:	2d2d2d2d 	.word	0x2d2d2d2d
  40cd9c:	0d2a2d2d 	.word	0x0d2a2d2d
  40cda0:	0000000a 	.word	0x0000000a
  40cda4:	43454c45 	.word	0x43454c45
  40cda8:	434f5254 	.word	0x434f5254
  40cdac:	4556414c 	.word	0x4556414c
  40cdb0:	6f430a0d 	.word	0x6f430a0d
  40cdb4:	69727970 	.word	0x69727970
  40cdb8:	20746867 	.word	0x20746867
  40cdbc:	20296328 	.word	0x20296328
  40cdc0:	36313032 	.word	0x36313032
  40cdc4:	61655320 	.word	0x61655320
  40cdc8:	6853206c 	.word	0x6853206c
  40cdcc:	646c6569 	.word	0x646c6569
  40cdd0:	6e49202c 	.word	0x6e49202c
  40cdd4:	0d202e63 	.word	0x0d202e63
  40cdd8:	0000000a 	.word	0x0000000a
  40cddc:	64726148 	.word	0x64726148
  40cde0:	65726177 	.word	0x65726177
  40cde4:	72655620 	.word	0x72655620
  40cde8:	6e6f6973 	.word	0x6e6f6973
  40cdec:	6c43203a 	.word	0x6c43203a
  40cdf0:	69737361 	.word	0x69737361
  40cdf4:	2b2b2063 	.word	0x2b2b2063
  40cdf8:	6f53202b 	.word	0x6f53202b
  40cdfc:	61777466 	.word	0x61777466
  40ce00:	56206572 	.word	0x56206572
  40ce04:	69737265 	.word	0x69737265
  40ce08:	203a6e6f 	.word	0x203a6e6f
  40ce0c:	37302e30 	.word	0x37302e30
  40ce10:	000a0d38 	.word	0x000a0d38
  40ce14:	2a2a0a0d 	.word	0x2a2a0a0d
  40ce18:	534e492a 	.word	0x534e492a
  40ce1c:	4c4c4154 	.word	0x4c4c4154
  40ce20:	4c204445 	.word	0x4c204445
  40ce24:	42204445 	.word	0x42204445
  40ce28:	4452414f 	.word	0x4452414f
  40ce2c:	2a2a2a53 	.word	0x2a2a2a53
  40ce30:	0a0d0a0d 	.word	0x0a0d0a0d
  40ce34:	00000000 	.word	0x00000000
  40ce38:	44454c20 	.word	0x44454c20
  40ce3c:	4c207c20 	.word	0x4c207c20
  40ce40:	42204445 	.word	0x42204445
  40ce44:	4452414f 	.word	0x4452414f
  40ce48:	20202020 	.word	0x20202020
  40ce4c:	2020207c 	.word	0x2020207c
  40ce50:	45505055 	.word	0x45505055
  40ce54:	49532052 	.word	0x49532052
  40ce58:	20204544 	.word	0x20204544
  40ce5c:	7c202020 	.word	0x7c202020
  40ce60:	4c202020 	.word	0x4c202020
  40ce64:	5245574f 	.word	0x5245574f
  40ce68:	44495320 	.word	0x44495320
  40ce6c:	20202045 	.word	0x20202045
  40ce70:	000a0d20 	.word	0x000a0d20
  40ce74:	544f4c53 	.word	0x544f4c53
  40ce78:	20207c20 	.word	0x20207c20
  40ce7c:	44492020 	.word	0x44492020
  40ce80:	20202020 	.word	0x20202020
  40ce84:	20202020 	.word	0x20202020
  40ce88:	5248207c 	.word	0x5248207c
  40ce8c:	494d3a53 	.word	0x494d3a53
  40ce90:	2020204e 	.word	0x2020204e
  40ce94:	45544420 	.word	0x45544420
  40ce98:	7c202020 	.word	0x7c202020
  40ce9c:	53524820 	.word	0x53524820
  40cea0:	4e494d3a 	.word	0x4e494d3a
  40cea4:	20202020 	.word	0x20202020
  40cea8:	20455444 	.word	0x20455444
  40ceac:	0a0d2020 	.word	0x0a0d2020
  40ceb0:	00000000 	.word	0x00000000
  40ceb4:	2d2d2d2d 	.word	0x2d2d2d2d
  40ceb8:	2d2d2d2d 	.word	0x2d2d2d2d
  40cebc:	2d2d2d2d 	.word	0x2d2d2d2d
  40cec0:	2d2d2d2d 	.word	0x2d2d2d2d
  40cec4:	2d2d2d2d 	.word	0x2d2d2d2d
  40cec8:	2d2d2d2d 	.word	0x2d2d2d2d
  40cecc:	2d2d2d2d 	.word	0x2d2d2d2d
  40ced0:	2d2d2d2d 	.word	0x2d2d2d2d
  40ced4:	2d2d2d2d 	.word	0x2d2d2d2d
  40ced8:	2d2d2d2d 	.word	0x2d2d2d2d
  40cedc:	2d2d2d2d 	.word	0x2d2d2d2d
  40cee0:	2d2d2d2d 	.word	0x2d2d2d2d
  40cee4:	2d2d2d2d 	.word	0x2d2d2d2d
  40cee8:	2d2d2d2d 	.word	0x2d2d2d2d
  40ceec:	0a0d2d2d 	.word	0x0a0d2d2d
  40cef0:	00000000 	.word	0x00000000
  40cef4:	20643225 	.word	0x20643225
  40cef8:	20202020 	.word	0x20202020
  40cefc:	58323025 	.word	0x58323025
  40cf00:	58323025 	.word	0x58323025
  40cf04:	58323025 	.word	0x58323025
  40cf08:	58323025 	.word	0x58323025
  40cf0c:	58323025 	.word	0x58323025
  40cf10:	58323025 	.word	0x58323025
  40cf14:	30252020 	.word	0x30252020
  40cf18:	253a6434 	.word	0x253a6434
  40cf1c:	20643230 	.word	0x20643230
  40cf20:	20202020 	.word	0x20202020
  40cf24:	64323025 	.word	0x64323025
  40cf28:	20202020 	.word	0x20202020
  40cf2c:	34302520 	.word	0x34302520
  40cf30:	30253a64 	.word	0x30253a64
  40cf34:	20206432 	.word	0x20206432
  40cf38:	25202020 	.word	0x25202020
  40cf3c:	0d643230 	.word	0x0d643230
  40cf40:	0000000a 	.word	0x0000000a
  40cf44:	2058414d 	.word	0x2058414d
  40cf48:	3a455444 	.word	0x3a455444
  40cf4c:	00000020 	.word	0x00000020
  40cf50:	4e494d20 	.word	0x4e494d20
  40cf54:	45544420 	.word	0x45544420
  40cf58:	0000203a 	.word	0x0000203a
  40cf5c:	41544f54 	.word	0x41544f54
  40cf60:	4153204c 	.word	0x4153204c
  40cf64:	4954494e 	.word	0x4954494e
  40cf68:	5420455a 	.word	0x5420455a
  40cf6c:	3a454d49 	.word	0x3a454d49
  40cf70:	00000020 	.word	0x00000020
  40cf74:	00000030 	.word	0x00000030
  40cf78:	0000003a 	.word	0x0000003a
  40cf7c:	4f542020 	.word	0x4f542020
  40cf80:	204c4154 	.word	0x204c4154
  40cf84:	494e4153 	.word	0x494e4153
  40cf88:	455a4954 	.word	0x455a4954
  40cf8c:	43594320 	.word	0x43594320
  40cf90:	3a53454c 	.word	0x3a53454c
  40cf94:	00000020 	.word	0x00000020
  40cf98:	2a2a0a0d 	.word	0x2a2a0a0d
  40cf9c:	5359532a 	.word	0x5359532a
  40cfa0:	204d4554 	.word	0x204d4554
  40cfa4:	54534554 	.word	0x54534554
  40cfa8:	2a2a2a53 	.word	0x2a2a2a53
  40cfac:	0a0d0a0d 	.word	0x0a0d0a0d
  40cfb0:	00000000 	.word	0x00000000
  40cfb4:	2044454c 	.word	0x2044454c
  40cfb8:	76697244 	.word	0x76697244
  40cfbc:	203a7265 	.word	0x203a7265
  40cfc0:	20504f54 	.word	0x20504f54
  40cfc4:	2e2e3028 	.word	0x2e2e3028
  40cfc8:	20202937 	.word	0x20202937
  40cfcc:	20202020 	.word	0x20202020
  40cfd0:	20202020 	.word	0x20202020
  40cfd4:	20202020 	.word	0x20202020
  40cfd8:	00202020 	.word	0x00202020
  40cfdc:	00002046 	.word	0x00002046
  40cfe0:	00002050 	.word	0x00002050
  40cfe4:	2044454c 	.word	0x2044454c
  40cfe8:	76697244 	.word	0x76697244
  40cfec:	203a7265 	.word	0x203a7265
  40cff0:	54544f42 	.word	0x54544f42
  40cff4:	28204d4f 	.word	0x28204d4f
  40cff8:	312e2e30 	.word	0x312e2e30
  40cffc:	20202931 	.word	0x20202931
  40d000:	20202020 	.word	0x20202020
  40d004:	20202020 	.word	0x20202020
  40d008:	00202020 	.word	0x00202020
  40d00c:	73616c46 	.word	0x73616c46
  40d010:	30282068 	.word	0x30282068
  40d014:	29342e2e 	.word	0x29342e2e
  40d018:	20202020 	.word	0x20202020
  40d01c:	20202020 	.word	0x20202020
  40d020:	20202020 	.word	0x20202020
  40d024:	20202020 	.word	0x20202020
  40d028:	20202020 	.word	0x20202020
  40d02c:	20202020 	.word	0x20202020
  40d030:	00202020 	.word	0x00202020
  40d034:	2044454c 	.word	0x2044454c
  40d038:	72616f42 	.word	0x72616f42
  40d03c:	65532064 	.word	0x65532064
  40d040:	6c616972 	.word	0x6c616972
  40d044:	20444920 	.word	0x20444920
  40d048:	63656843 	.word	0x63656843
  40d04c:	6d75736b 	.word	0x6d75736b
  40d050:	30282073 	.word	0x30282073
  40d054:	29342e2e 	.word	0x29342e2e
  40d058:	00202020 	.word	0x00202020
  40d05c:	2044454c 	.word	0x2044454c
  40d060:	72616f42 	.word	0x72616f42
  40d064:	69532064 	.word	0x69532064
  40d068:	4d206564 	.word	0x4d206564
  40d06c:	55207861 	.word	0x55207861
  40d070:	65676173 	.word	0x65676173
  40d074:	2e302820 	.word	0x2e302820
  40d078:	2029372e 	.word	0x2029372e
  40d07c:	20202020 	.word	0x20202020
  40d080:	00202020 	.word	0x00202020
  40d084:	67617355 	.word	0x67617355
  40d088:	74532065 	.word	0x74532065
  40d08c:	74637572 	.word	0x74637572
  40d090:	65704f20 	.word	0x65704f20
  40d094:	6c53206e 	.word	0x6c53206e
  40d098:	2073746f 	.word	0x2073746f
  40d09c:	20202020 	.word	0x20202020
  40d0a0:	20202020 	.word	0x20202020
  40d0a4:	20202020 	.word	0x20202020
  40d0a8:	00202020 	.word	0x00202020
  40d0ac:	0a0d2046 	.word	0x0a0d2046
  40d0b0:	00000000 	.word	0x00000000
  40d0b4:	0a0d2050 	.word	0x0a0d2050
  40d0b8:	00000000 	.word	0x00000000
  40d0bc:	2a2a0a0d 	.word	0x2a2a0a0d
  40d0c0:	44454c2a 	.word	0x44454c2a
  40d0c4:	414f4220 	.word	0x414f4220
  40d0c8:	20534452 	.word	0x20534452
  40d0cc:	5453414d 	.word	0x5453414d
  40d0d0:	4c205245 	.word	0x4c205245
  40d0d4:	2a545349 	.word	0x2a545349
  40d0d8:	0a0d2a2a 	.word	0x0a0d2a2a
  40d0dc:	00000a0d 	.word	0x00000a0d
  40d0e0:	29643225 	.word	0x29643225
  40d0e4:	32302520 	.word	0x32302520
  40d0e8:	32302558 	.word	0x32302558
  40d0ec:	32302558 	.word	0x32302558
  40d0f0:	32302558 	.word	0x32302558
  40d0f4:	32302558 	.word	0x32302558
  40d0f8:	32302558 	.word	0x32302558
  40d0fc:	00002058 	.word	0x00002058
  40d100:	504f5420 	.word	0x504f5420
  40d104:	00000a0d 	.word	0x00000a0d
  40d108:	544f4220 	.word	0x544f4220
  40d10c:	00000a0d 	.word	0x00000a0d
  40d110:	0a0d0a0d 	.word	0x0a0d0a0d
  40d114:	00000000 	.word	0x00000000
  40d118:	65707954 	.word	0x65707954
  40d11c:	27482720 	.word	0x27482720
  40d120:	726f6620 	.word	0x726f6620
  40d124:	6c656820 	.word	0x6c656820
  40d128:	0a0d2e70 	.word	0x0a0d2e70
  40d12c:	00000a0d 	.word	0x00000a0d
  40d130:	2a2a0a0d 	.word	0x2a2a0a0d
  40d134:	2d2d2d2d 	.word	0x2d2d2d2d
  40d138:	2d2d2d2d 	.word	0x2d2d2d2d
  40d13c:	2d2d2d2d 	.word	0x2d2d2d2d
  40d140:	2d2d2d2d 	.word	0x2d2d2d2d
  40d144:	0d2a2a2d 	.word	0x0d2a2a2d
  40d148:	0000000a 	.word	0x0000000a
  40d14c:	6c452020 	.word	0x6c452020
  40d150:	72746365 	.word	0x72746365
  40d154:	616c636f 	.word	0x616c636f
  40d158:	48206576 	.word	0x48206576
  40d15c:	0d504c45 	.word	0x0d504c45
  40d160:	0000000a 	.word	0x0000000a
  40d164:	2d2d2a2a 	.word	0x2d2d2a2a
  40d168:	2d2d2d2d 	.word	0x2d2d2d2d
  40d16c:	2d2d2d2d 	.word	0x2d2d2d2d
  40d170:	2d2d2d2d 	.word	0x2d2d2d2d
  40d174:	2a2d2d2d 	.word	0x2a2d2d2d
  40d178:	000a0d2a 	.word	0x000a0d2a
  40d17c:	20202020 	.word	0x20202020
  40d180:	20202048 	.word	0x20202048
  40d184:	20202020 	.word	0x20202020
  40d188:	54202d20 	.word	0x54202d20
  40d18c:	20736968 	.word	0x20736968
  40d190:	706c6568 	.word	0x706c6568
  40d194:	6e656d20 	.word	0x6e656d20
  40d198:	000a0d75 	.word	0x000a0d75
  40d19c:	20202020 	.word	0x20202020
  40d1a0:	20202044 	.word	0x20202044
  40d1a4:	20202020 	.word	0x20202020
  40d1a8:	53202d20 	.word	0x53202d20
  40d1ac:	20776f68 	.word	0x20776f68
  40d1b0:	72727563 	.word	0x72727563
  40d1b4:	20746e65 	.word	0x20746e65
  40d1b8:	20455444 	.word	0x20455444
  40d1bc:	74746573 	.word	0x74746573
  40d1c0:	0d676e69 	.word	0x0d676e69
  40d1c4:	0000000a 	.word	0x0000000a
  40d1c8:	20202020 	.word	0x20202020
  40d1cc:	78202044 	.word	0x78202044
  40d1d0:	20202078 	.word	0x20202078
  40d1d4:	43202d20 	.word	0x43202d20
  40d1d8:	676e6168 	.word	0x676e6168
  40d1dc:	6e692065 	.word	0x6e692065
  40d1e0:	61697469 	.word	0x61697469
  40d1e4:	5444206c 	.word	0x5444206c
  40d1e8:	6f742045 	.word	0x6f742045
  40d1ec:	20787820 	.word	0x20787820
  40d1f0:	756e696d 	.word	0x756e696d
  40d1f4:	20736574 	.word	0x20736574
  40d1f8:	72656877 	.word	0x72656877
  40d1fc:	20322065 	.word	0x20322065
  40d200:	78203d3e 	.word	0x78203d3e
  40d204:	3d3e2078 	.word	0x3d3e2078
  40d208:	2e393520 	.word	0x2e393520
  40d20c:	00000a0d 	.word	0x00000a0d
  40d210:	20202020 	.word	0x20202020
  40d214:	20202053 	.word	0x20202053
  40d218:	20202020 	.word	0x20202020
  40d21c:	53202d20 	.word	0x53202d20
  40d220:	65747379 	.word	0x65747379
  40d224:	7473206d 	.word	0x7473206d
  40d228:	73757461 	.word	0x73757461
  40d22c:	00000a0d 	.word	0x00000a0d
  40d230:	0000003e 	.word	0x0000003e
  40d234:	74696e49 	.word	0x74696e49
  40d238:	206c6169 	.word	0x206c6169
  40d23c:	20455444 	.word	0x20455444
  40d240:	20746573 	.word	0x20746573
  40d244:	203a6f74 	.word	0x203a6f74
  40d248:	00000000 	.word	0x00000000
  40d24c:	6e696d20 	.word	0x6e696d20
  40d250:	73657475 	.word	0x73657475
  40d254:	3e0a0d2e 	.word	0x3e0a0d2e
  40d258:	00000000 	.word	0x00000000
  40d25c:	696c6156 	.word	0x696c6156
  40d260:	654b2064 	.word	0x654b2064
  40d264:	64617079 	.word	0x64617079
  40d268:	646f4320 	.word	0x646f4320
  40d26c:	000a0d65 	.word	0x000a0d65
  40d270:	72617453 	.word	0x72617453
  40d274:	75622074 	.word	0x75622074
  40d278:	6e6f7474 	.word	0x6e6f7474
  40d27c:	65727020 	.word	0x65727020
  40d280:	64657373 	.word	0x64657373
  40d284:	00000a0d 	.word	0x00000a0d
  40d288:	74696e49 	.word	0x74696e49
  40d28c:	206c6169 	.word	0x206c6169
  40d290:	20455444 	.word	0x20455444
  40d294:	20776f6e 	.word	0x20776f6e
  40d298:	20746573 	.word	0x20746573
  40d29c:	203a6f74 	.word	0x203a6f74
  40d2a0:	00000000 	.word	0x00000000
  40d2a4:	003e0a0d 	.word	0x003e0a0d
  40d2a8:	6f727245 	.word	0x6f727245
  40d2ac:	49202e72 	.word	0x49202e72
  40d2b0:	6974696e 	.word	0x6974696e
  40d2b4:	44206c61 	.word	0x44206c61
  40d2b8:	6e204554 	.word	0x6e204554
  40d2bc:	6d20746f 	.word	0x6d20746f
  40d2c0:	6669646f 	.word	0x6669646f
  40d2c4:	2e646569 	.word	0x2e646569
  40d2c8:	000a0d20 	.word	0x000a0d20
  40d2cc:	7473754d 	.word	0x7473754d
  40d2d0:	20656220 	.word	0x20656220
  40d2d4:	61762061 	.word	0x61762061
  40d2d8:	2065756c 	.word	0x2065756c
  40d2dc:	77746562 	.word	0x77746562
  40d2e0:	206e6565 	.word	0x206e6565
  40d2e4:	6e612032 	.word	0x6e612032
  40d2e8:	39352064 	.word	0x39352064
  40d2ec:	3e0a0d2e 	.word	0x3e0a0d2e
  40d2f0:	00000000 	.word	0x00000000
  40d2f4:	54415453 	.word	0x54415453
  40d2f8:	4f445f45 	.word	0x4f445f45
  40d2fc:	4f5f524f 	.word	0x4f5f524f
  40d300:	0d4e4550 	.word	0x0d4e4550
  40d304:	0000000a 	.word	0x0000000a
  40d308:	54415453 	.word	0x54415453
  40d30c:	4f445f45 	.word	0x4f445f45
  40d310:	415f524f 	.word	0x415f524f
  40d314:	0d52414a 	.word	0x0d52414a
  40d318:	0000000a 	.word	0x0000000a
  40d31c:	54415453 	.word	0x54415453
  40d320:	4f445f45 	.word	0x4f445f45
  40d324:	4c5f524f 	.word	0x4c5f524f
  40d328:	48435441 	.word	0x48435441
  40d32c:	0a0d4445 	.word	0x0a0d4445
  40d330:	00000000 	.word	0x00000000
  40d334:	54415453 	.word	0x54415453
  40d338:	43455f45 	.word	0x43455f45
  40d33c:	4c44495f 	.word	0x4c44495f
  40d340:	000a0d45 	.word	0x000a0d45
  40d344:	54415453 	.word	0x54415453
  40d348:	54535f45 	.word	0x54535f45
  40d34c:	5f545241 	.word	0x5f545241
  40d350:	494e4153 	.word	0x494e4153
  40d354:	455a4954 	.word	0x455a4954
  40d358:	00000a0d 	.word	0x00000a0d
  40d35c:	696e6153 	.word	0x696e6153
  40d360:	697a6974 	.word	0x697a6974
  40d364:	0a0d676e 	.word	0x0a0d676e
  40d368:	00000000 	.word	0x00000000
  40d36c:	6c207441 	.word	0x6c207441
  40d370:	74736165 	.word	0x74736165
  40d374:	656e6f20 	.word	0x656e6f20
  40d378:	65687320 	.word	0x65687320
  40d37c:	6920666c 	.word	0x6920666c
  40d380:	72702073 	.word	0x72702073
  40d384:	6e657365 	.word	0x6e657365
  40d388:	62202c74 	.word	0x62202c74
  40d38c:	6e207475 	.word	0x6e207475
  40d390:	6564206f 	.word	0x6564206f
  40d394:	65636976 	.word	0x65636976
  40d398:	6f742073 	.word	0x6f742073
  40d39c:	20656220 	.word	0x20656220
  40d3a0:	61656c63 	.word	0x61656c63
  40d3a4:	2e64656e 	.word	0x2e64656e
  40d3a8:	00000a0d 	.word	0x00000a0d
  40d3ac:	73206f4e 	.word	0x73206f4e
  40d3b0:	766c6568 	.word	0x766c6568
  40d3b4:	202c7365 	.word	0x202c7365
  40d3b8:	7320726f 	.word	0x7320726f
  40d3bc:	766c6568 	.word	0x766c6568
  40d3c0:	61207365 	.word	0x61207365
  40d3c4:	70206572 	.word	0x70206572
  40d3c8:	20747361 	.word	0x20747361
  40d3cc:	6566696c 	.word	0x6566696c
  40d3d0:	656d6974 	.word	0x656d6974
  40d3d4:	00000a0d 	.word	0x00000a0d
  40d3d8:	696e6173 	.word	0x696e6173
  40d3dc:	657a6974 	.word	0x657a6974
  40d3e0:	756e694d 	.word	0x756e694d
  40d3e4:	3a736574 	.word	0x3a736574
  40d3e8:	646c2520 	.word	0x646c2520
  40d3ec:	706d7420 	.word	0x706d7420
  40d3f0:	696e6153 	.word	0x696e6153
  40d3f4:	657a6974 	.word	0x657a6974
  40d3f8:	756e694d 	.word	0x756e694d
  40d3fc:	3a736574 	.word	0x3a736574
  40d400:	646c2520 	.word	0x646c2520
  40d404:	00000a0d 	.word	0x00000a0d
  40d408:	54415453 	.word	0x54415453
  40d40c:	41535f45 	.word	0x41535f45
  40d410:	4954494e 	.word	0x4954494e
  40d414:	0a0d455a 	.word	0x0a0d455a
  40d418:	00000000 	.word	0x00000000
  40d41c:	6c656853 	.word	0x6c656853
  40d420:	6c632066 	.word	0x6c632066
  40d424:	0d6e6165 	.word	0x0d6e6165
  40d428:	0000000a 	.word	0x0000000a
  40d42c:	54415453 	.word	0x54415453
  40d430:	54535f45 	.word	0x54535f45
  40d434:	5f545241 	.word	0x5f545241
  40d438:	41454c43 	.word	0x41454c43
  40d43c:	000a0d4e 	.word	0x000a0d4e
  40d440:	54415453 	.word	0x54415453
  40d444:	4c435f45 	.word	0x4c435f45
  40d448:	0d4e4145 	.word	0x0d4e4145
  40d44c:	0000000a 	.word	0x0000000a

0040d450 <_ctype_>:
  40d450:	20202000 20202020 28282020 20282828     .         ((((( 
  40d460:	20202020 20202020 20202020 20202020                     
  40d470:	10108820 10101010 10101010 10101010      ...............
  40d480:	04040410 04040404 10040404 10101010     ................
  40d490:	41411010 41414141 01010101 01010101     ..AAAAAA........
  40d4a0:	01010101 01010101 01010101 10101010     ................
  40d4b0:	42421010 42424242 02020202 02020202     ..BBBBBB........
  40d4c0:	02020202 02020202 02020202 10101010     ................
  40d4d0:	00000020 00000000 00000000 00000000      ...............
	...
  40d554:	00000043                                C...

0040d558 <_global_impure_ptr>:
  40d558:	204000a0 0000000a                       ..@ ....

0040d560 <zeroes.6911>:
  40d560:	30303030 30303030 30303030 30303030     0000000000000000

0040d570 <blanks.6910>:
  40d570:	20202020 20202020 20202020 20202020                     
  40d580:	00464e49 00666e69 004e414e 006e616e     INF.inf.NAN.nan.
  40d590:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  40d5a0:	00000000 33323130 37363534 62613938     ....0123456789ab
  40d5b0:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
  40d5c0:	00000030 69666e49 7974696e 00000000     0...Infinity....
  40d5d0:	004e614e 49534f50 00000058 0000002e     NaN.POSIX.......

0040d5e0 <__mprec_tens>:
  40d5e0:	00000000 3ff00000 00000000 40240000     .......?......$@
  40d5f0:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  40d600:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  40d610:	00000000 412e8480 00000000 416312d0     .......A......cA
  40d620:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  40d630:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  40d640:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  40d650:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  40d660:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  40d670:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  40d680:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  40d690:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  40d6a0:	79d99db4 44ea7843                       ...yCx.D

0040d6a8 <p05.5302>:
  40d6a8:	00000005 00000019 0000007d 00000000     ........}.......

0040d6b8 <__mprec_bigtens>:
  40d6b8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  40d6c8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  40d6d8:	7f73bf3c 75154fdd                       <.s..O.u

0040d6e0 <_init>:
  40d6e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40d6e2:	bf00      	nop
  40d6e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40d6e6:	bc08      	pop	{r3}
  40d6e8:	469e      	mov	lr, r3
  40d6ea:	4770      	bx	lr

0040d6ec <__init_array_start>:
  40d6ec:	00408b25 	.word	0x00408b25

0040d6f0 <__frame_dummy_init_array_entry>:
  40d6f0:	00400165                                e.@.

0040d6f4 <_fini>:
  40d6f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40d6f6:	bf00      	nop
  40d6f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40d6fa:	bc08      	pop	{r3}
  40d6fc:	469e      	mov	lr, r3
  40d6fe:	4770      	bx	lr

0040d700 <__fini_array_start>:
  40d700:	00400141 	.word	0x00400141
