{
  "processor": "Hitachi HD64180",
  "manufacturer": "Hitachi",
  "year": 1985,
  "schema_version": "1.0",
  "base_architecture": "z180",
  "source": "HD64180 datasheet (Hitachi); Z180 Programmer's Reference; equivalent to Zilog Z180",
  "instruction_count": 65,
  "instructions": [
    {"mnemonic": "ADD_A_r", "opcode": "0x80", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "SZHPC", "notes": "Add register to A; 1 cycle faster than Z80"},
    {"mnemonic": "ADD_A_n", "opcode": "0xC6", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "immediate", "flags_affected": "SZHPC", "notes": "Add immediate to A"},
    {"mnemonic": "ADD_A_HL", "opcode": "0x86", "bytes": 1, "cycles": 6, "category": "alu", "addressing_mode": "indirect", "flags_affected": "SZHPC", "notes": "Add (HL) to A"},
    {"mnemonic": "ADC_A_r", "opcode": "0x88", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "SZHPC", "notes": "Add with carry register"},
    {"mnemonic": "SUB_r", "opcode": "0x90", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "SZHPC", "notes": "Subtract register from A"},
    {"mnemonic": "SUB_n", "opcode": "0xD6", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "immediate", "flags_affected": "SZHPC", "notes": "Subtract immediate from A"},
    {"mnemonic": "SBC_A_r", "opcode": "0x98", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "SZHPC", "notes": "Subtract with carry register"},
    {"mnemonic": "CP_r", "opcode": "0xB8", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "SZHPC", "notes": "Compare register with A"},
    {"mnemonic": "CP_n", "opcode": "0xFE", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "immediate", "flags_affected": "SZHPC", "notes": "Compare immediate with A"},
    {"mnemonic": "AND_r", "opcode": "0xA0", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "SZHPC", "notes": "AND register with A"},
    {"mnemonic": "AND_n", "opcode": "0xE6", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "immediate", "flags_affected": "SZHPC", "notes": "AND immediate with A"},
    {"mnemonic": "OR_r", "opcode": "0xB0", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "SZHPC", "notes": "OR register with A"},
    {"mnemonic": "XOR_r", "opcode": "0xA8", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "SZHPC", "notes": "XOR register with A"},
    {"mnemonic": "INC_r", "opcode": "0x04", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "SZHP", "notes": "Increment register"},
    {"mnemonic": "DEC_r", "opcode": "0x05", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "SZHP", "notes": "Decrement register"},
    {"mnemonic": "ADD_HL_ss", "opcode": "0x09", "bytes": 1, "cycles": 7, "category": "alu", "addressing_mode": "register", "flags_affected": "HNC", "notes": "Add register pair to HL; 16-bit add"},
    {"mnemonic": "INC_ss", "opcode": "0x03", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Increment register pair"},
    {"mnemonic": "DEC_ss", "opcode": "0x0B", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Decrement register pair"},
    {"mnemonic": "NEG", "opcode": "0xED44", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "SZHPC", "notes": "Negate A (twos complement)"},
    {"mnemonic": "CPL", "opcode": "0x2F", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "HN", "notes": "Complement A (ones complement)"},
    {"mnemonic": "RLCA", "opcode": "0x07", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "HC", "notes": "Rotate left circular A"},
    {"mnemonic": "RRCA", "opcode": "0x0F", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "HC", "notes": "Rotate right circular A"},
    {"mnemonic": "RLA", "opcode": "0x17", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "HC", "notes": "Rotate left through carry A"},
    {"mnemonic": "RRA", "opcode": "0x1F", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "HC", "notes": "Rotate right through carry A"},
    {"mnemonic": "SLA_r", "opcode": "0xCB20", "bytes": 2, "cycles": 7, "category": "alu", "addressing_mode": "register", "flags_affected": "SZHPC", "notes": "Shift left arithmetic register"},
    {"mnemonic": "SRA_r", "opcode": "0xCB28", "bytes": 2, "cycles": 7, "category": "alu", "addressing_mode": "register", "flags_affected": "SZHPC", "notes": "Shift right arithmetic register"},
    {"mnemonic": "SRL_r", "opcode": "0xCB38", "bytes": 2, "cycles": 7, "category": "alu", "addressing_mode": "register", "flags_affected": "SZHPC", "notes": "Shift right logical register"},
    {"mnemonic": "BIT_b_r", "opcode": "0xCB40", "bytes": 2, "cycles": 6, "category": "bit", "addressing_mode": "register", "flags_affected": "SZH", "notes": "Test bit b of register"},
    {"mnemonic": "SET_b_r", "opcode": "0xCBC0", "bytes": 2, "cycles": 6, "category": "bit", "addressing_mode": "register", "flags_affected": "none", "notes": "Set bit b of register"},
    {"mnemonic": "RES_b_r", "opcode": "0xCB80", "bytes": 2, "cycles": 6, "category": "bit", "addressing_mode": "register", "flags_affected": "none", "notes": "Reset bit b of register"},
    {"mnemonic": "TST_r", "opcode": "0xED04", "bytes": 2, "cycles": 7, "category": "alu", "addressing_mode": "register", "flags_affected": "SZHP", "notes": "Test register (Z180-specific; AND with itself)"},
    {"mnemonic": "MLT_ss", "opcode": "0xED4C", "bytes": 2, "cycles": 17, "category": "multiply", "addressing_mode": "register", "flags_affected": "none", "notes": "8x8 unsigned multiply; Z180/HD64180 specific; 17 cycles"},
    {"mnemonic": "LD_r_r", "opcode": "0x40", "bytes": 1, "cycles": 3, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Load register to register"},
    {"mnemonic": "LD_r_n", "opcode": "0x06", "bytes": 2, "cycles": 6, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Load immediate to register"},
    {"mnemonic": "LD_r_HL", "opcode": "0x46", "bytes": 1, "cycles": 6, "category": "data_transfer", "addressing_mode": "indirect", "flags_affected": "none", "notes": "Load (HL) to register"},
    {"mnemonic": "LD_HL_r", "opcode": "0x70", "bytes": 1, "cycles": 6, "category": "data_transfer", "addressing_mode": "indirect", "flags_affected": "none", "notes": "Load register to (HL)"},
    {"mnemonic": "LD_dd_nn", "opcode": "0x01", "bytes": 3, "cycles": 9, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Load 16-bit immediate to register pair"},
    {"mnemonic": "LD_A_nn", "opcode": "0x3A", "bytes": 3, "cycles": 12, "category": "memory", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Load A from absolute address"},
    {"mnemonic": "LD_nn_A", "opcode": "0x32", "bytes": 3, "cycles": 12, "category": "memory", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Store A to absolute address"},
    {"mnemonic": "LD_HL_nn_ind", "opcode": "0x2A", "bytes": 3, "cycles": 15, "category": "memory", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Load HL from (nn)"},
    {"mnemonic": "LD_IX_d_r", "opcode": "0xDD70", "bytes": 3, "cycles": 15, "category": "memory", "addressing_mode": "indexed", "flags_affected": "none", "notes": "Store register to (IX+d)"},
    {"mnemonic": "LD_r_IX_d", "opcode": "0xDD46", "bytes": 3, "cycles": 15, "category": "memory", "addressing_mode": "indexed", "flags_affected": "none", "notes": "Load register from (IX+d)"},
    {"mnemonic": "EX_DE_HL", "opcode": "0xEB", "bytes": 1, "cycles": 3, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Exchange DE and HL"},
    {"mnemonic": "EXX", "opcode": "0xD9", "bytes": 1, "cycles": 3, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Exchange BC,DE,HL with shadow registers"},
    {"mnemonic": "PUSH_qq", "opcode": "0xC5", "bytes": 1, "cycles": 10, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Push register pair; 10 cycles (optimized vs Z80's 11)"},
    {"mnemonic": "POP_qq", "opcode": "0xC1", "bytes": 1, "cycles": 9, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Pop register pair; 9 cycles (optimized vs Z80's 10)"},
    {"mnemonic": "LDIR", "opcode": "0xEDB0", "bytes": 2, "cycles": 12, "category": "block", "addressing_mode": "register", "flags_affected": "HP", "notes": "Block transfer; 12 cycles/byte (faster than Z80's 21); repeat until BC=0"},
    {"mnemonic": "LDDR", "opcode": "0xEDB8", "bytes": 2, "cycles": 12, "category": "block", "addressing_mode": "register", "flags_affected": "HP", "notes": "Block transfer decrement; 12 cycles/byte"},
    {"mnemonic": "CPIR", "opcode": "0xEDB1", "bytes": 2, "cycles": 14, "category": "block", "addressing_mode": "register", "flags_affected": "SZHP", "notes": "Block compare; 14 cycles/byte repeat"},
    {"mnemonic": "OTIR", "opcode": "0xEDB3", "bytes": 2, "cycles": 14, "category": "block", "addressing_mode": "register", "flags_affected": "ZN", "notes": "Block output; 14 cycles/byte"},
    {"mnemonic": "JP_nn", "opcode": "0xC3", "bytes": 3, "cycles": 9, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump to absolute address"},
    {"mnemonic": "JP_cc_nn", "opcode": "0xC2", "bytes": 3, "cycles": 9, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Conditional jump; 9 cycles taken, 6 not taken"},
    {"mnemonic": "JR_e", "opcode": "0x18", "bytes": 2, "cycles": 8, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Relative jump; 8 cycles taken, 6 not taken"},
    {"mnemonic": "JR_cc_e", "opcode": "0x20", "bytes": 2, "cycles": 8, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Conditional relative jump"},
    {"mnemonic": "DJNZ_e", "opcode": "0x10", "bytes": 2, "cycles": 9, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Decrement B and jump if not zero; 9 taken, 7 not taken"},
    {"mnemonic": "JP_HL", "opcode": "0xE9", "bytes": 1, "cycles": 3, "category": "control", "addressing_mode": "indirect", "flags_affected": "none", "notes": "Jump to (HL)"},
    {"mnemonic": "CALL_nn", "opcode": "0xCD", "bytes": 3, "cycles": 16, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Call subroutine absolute"},
    {"mnemonic": "CALL_cc_nn", "opcode": "0xC4", "bytes": 3, "cycles": 16, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Conditional call; 16 taken, 6 not taken"},
    {"mnemonic": "RET", "opcode": "0xC9", "bytes": 1, "cycles": 9, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from subroutine"},
    {"mnemonic": "RETI", "opcode": "0xED4D", "bytes": 2, "cycles": 12, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from interrupt"},
    {"mnemonic": "IN_A_n", "opcode": "0xDB", "bytes": 2, "cycles": 9, "category": "io", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Input from port n"},
    {"mnemonic": "IN0_r_n", "opcode": "0xED00", "bytes": 3, "cycles": 12, "category": "io", "addressing_mode": "immediate", "flags_affected": "SZHP", "notes": "Input from internal I/O; Z180/HD64180 specific"},
    {"mnemonic": "OUT_n_A", "opcode": "0xD3", "bytes": 2, "cycles": 9, "category": "io", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Output to port n"},
    {"mnemonic": "OUT0_n_r", "opcode": "0xED01", "bytes": 3, "cycles": 12, "category": "io", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Output to internal I/O; Z180/HD64180 specific"},
    {"mnemonic": "NOP", "opcode": "0x00", "bytes": 1, "cycles": 3, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation; 3 cycles"}
  ]
}
