15:04:08 **** Build of configuration Debug for project phased_array_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 54488 C:/Users/dylan/Documents/projects/Ultrasonic_phased_array/Vitis/phased_array_platform/export/phased_array_platform/phased_array_platform.xpfm standalone_domain C:/Users/dylan/Documents/projects/Ultrasonic_phased_array/Vitis/phased_array_system/Debug/system.bif
sdcard_gen --xpfm C:/Users/dylan/Documents/projects/Ultrasonic_phased_array/Vitis/phased_array_platform/export/phased_array_platform/phased_array_platform.xpfm --sys_config phased_array_platform --bif C:/Users/dylan/Documents/projects/Ultrasonic_phased_array/Vitis/phased_array_system/Debug/system.bif --bitstream C:/Users/dylan/Documents/projects/Ultrasonic_phased_array/Vitis/phased_array/_ide/bitstream/design_1_wrapper.bit --elf C:/Users/dylan/Documents/projects/Ultrasonic_phased_array/Vitis/phased_array/Debug/phased_array.elf,ps7_cortexa9_0
creating BOOT.BIN using C:/Users/dylan/Documents/projects/Ultrasonic_phased_array/Vitis/phased_array/_ide/bitstream/design_1_wrapper.bit
Running C:/Xilinx/Vitis/2022.1/bin/bootgen  -image C:/Users/dylan/Documents/projects/Ultrasonic_phased_array/Vitis/phased_array_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

15:04:16 Build Finished (took 7s.971ms)

