Classic Timing Analyzer report for Qinka-5
Fri Nov 19 09:26:55 2010
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'T4'
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                              ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                      ; To                                                                                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.877 ns                                       ; CLR                                                                                       ; 74273b:inst3|16                                                                           ; --         ; T4       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.236 ns                                       ; 74273b:inst3|16                                                                           ; Q[4]                                                                                      ; T4         ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 10.875 ns                                      ; B[1]                                                                                      ; LED[1]                                                                                    ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.137 ns                                      ; B[2]                                                                                      ; 74273b:inst3|17                                                                           ; --         ; T4       ; 0            ;
; Clock Setup: 'T4'            ; N/A   ; None          ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[0] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[7] ; T4         ; T4       ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                           ;                                                                                           ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; T4              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; LDPC            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'T4'                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                      ; To                                                                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[0] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[7] ; T4         ; T4       ; None                        ; None                      ; 2.320 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[0] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[6] ; T4         ; T4       ; None                        ; None                      ; 2.234 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[1] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[7] ; T4         ; T4       ; None                        ; None                      ; 2.189 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[0] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[5] ; T4         ; T4       ; None                        ; None                      ; 2.148 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[1] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[6] ; T4         ; T4       ; None                        ; None                      ; 2.103 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[0] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[4] ; T4         ; T4       ; None                        ; None                      ; 2.062 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[2] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[7] ; T4         ; T4       ; None                        ; None                      ; 2.060 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[7] ; 74273b:inst3|12                                                                           ; T4         ; T4       ; None                        ; None                      ; 2.042 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[1] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[5] ; T4         ; T4       ; None                        ; None                      ; 2.017 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[0] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[3] ; T4         ; T4       ; None                        ; None                      ; 1.976 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[2] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[6] ; T4         ; T4       ; None                        ; None                      ; 1.974 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[1] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[4] ; T4         ; T4       ; None                        ; None                      ; 1.931 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[3] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[7] ; T4         ; T4       ; None                        ; None                      ; 1.916 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[0] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[2] ; T4         ; T4       ; None                        ; None                      ; 1.890 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[4] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[7] ; T4         ; T4       ; None                        ; None                      ; 1.888 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[2] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[5] ; T4         ; T4       ; None                        ; None                      ; 1.888 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[5] ; 74273b:inst3|14                                                                           ; T4         ; T4       ; None                        ; None                      ; 1.885 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[2] ; 74273b:inst3|17                                                                           ; T4         ; T4       ; None                        ; None                      ; 1.857 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[6] ; 74273b:inst3|13                                                                           ; T4         ; T4       ; None                        ; None                      ; 1.855 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[4] ; 74273b:inst3|15                                                                           ; T4         ; T4       ; None                        ; None                      ; 1.855 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[1] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[3] ; T4         ; T4       ; None                        ; None                      ; 1.845 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[3] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[6] ; T4         ; T4       ; None                        ; None                      ; 1.830 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[1] ; 74273b:inst3|18                                                                           ; T4         ; T4       ; None                        ; None                      ; 1.816 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[4] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[6] ; T4         ; T4       ; None                        ; None                      ; 1.802 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[2] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[4] ; T4         ; T4       ; None                        ; None                      ; 1.802 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[0] ; 74273b:inst3|19                                                                           ; T4         ; T4       ; None                        ; None                      ; 1.772 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[1] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[2] ; T4         ; T4       ; None                        ; None                      ; 1.759 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[5] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[7] ; T4         ; T4       ; None                        ; None                      ; 1.744 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[3] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[5] ; T4         ; T4       ; None                        ; None                      ; 1.744 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[6] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[7] ; T4         ; T4       ; None                        ; None                      ; 1.717 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[4] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[5] ; T4         ; T4       ; None                        ; None                      ; 1.716 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[2] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[3] ; T4         ; T4       ; None                        ; None                      ; 1.716 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[3] ; 74273b:inst3|16                                                                           ; T4         ; T4       ; None                        ; None                      ; 1.714 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[0] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[1] ; T4         ; T4       ; None                        ; None                      ; 1.700 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[5] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[6] ; T4         ; T4       ; None                        ; None                      ; 1.658 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[3] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[4] ; T4         ; T4       ; None                        ; None                      ; 1.658 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[6] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[6] ; T4         ; T4       ; None                        ; None                      ; 1.236 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[4] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[4] ; T4         ; T4       ; None                        ; None                      ; 1.235 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[2] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[2] ; T4         ; T4       ; None                        ; None                      ; 1.235 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[0] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[0] ; T4         ; T4       ; None                        ; None                      ; 1.223 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[5] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[5] ; T4         ; T4       ; None                        ; None                      ; 1.179 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[3] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[3] ; T4         ; T4       ; None                        ; None                      ; 1.179 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[1] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[1] ; T4         ; T4       ; None                        ; None                      ; 1.170 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[7] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[7] ; T4         ; T4       ; None                        ; None                      ; 0.746 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                   ;
+-------+--------------+------------+------+-------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                                                                                              ; To Clock ;
+-------+--------------+------------+------+-------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 6.877 ns   ; CLR  ; 74273b:inst3|16                                                                                 ; T4       ;
; N/A   ; None         ; 6.834 ns   ; CLR  ; 74273b:inst3|17                                                                                 ; T4       ;
; N/A   ; None         ; 6.815 ns   ; CLR  ; 74273b:inst3|18                                                                                 ; T4       ;
; N/A   ; None         ; 6.791 ns   ; CLR  ; 74273b:inst3|19                                                                                 ; T4       ;
; N/A   ; None         ; 6.762 ns   ; B[4] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|latch_signal[4]~123 ; LDPC     ;
; N/A   ; None         ; 6.733 ns   ; B[5] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|latch_signal[5]~122 ; LDPC     ;
; N/A   ; None         ; 6.314 ns   ; B[7] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|latch_signal[7]~120 ; LDPC     ;
; N/A   ; None         ; 6.210 ns   ; LDAR ; 74273b:inst3|13                                                                                 ; T4       ;
; N/A   ; None         ; 6.210 ns   ; LDAR ; 74273b:inst3|18                                                                                 ; T4       ;
; N/A   ; None         ; 6.209 ns   ; LDAR ; 74273b:inst3|12                                                                                 ; T4       ;
; N/A   ; None         ; 6.209 ns   ; LDAR ; 74273b:inst3|15                                                                                 ; T4       ;
; N/A   ; None         ; 6.209 ns   ; LDAR ; 74273b:inst3|19                                                                                 ; T4       ;
; N/A   ; None         ; 6.208 ns   ; LDAR ; 74273b:inst3|17                                                                                 ; T4       ;
; N/A   ; None         ; 6.202 ns   ; LDAR ; 74273b:inst3|14                                                                                 ; T4       ;
; N/A   ; None         ; 6.166 ns   ; B[6] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|latch_signal[6]~121 ; LDPC     ;
; N/A   ; None         ; 6.093 ns   ; B[1] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|latch_signal[1]~126 ; LDPC     ;
; N/A   ; None         ; 6.051 ns   ; CLR  ; 74273b:inst3|15                                                                                 ; T4       ;
; N/A   ; None         ; 6.014 ns   ; CLR  ; 74273b:inst3|14                                                                                 ; T4       ;
; N/A   ; None         ; 5.929 ns   ; B[0] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|latch_signal[0]~127 ; LDPC     ;
; N/A   ; None         ; 5.864 ns   ; LDAR ; 74273b:inst3|16                                                                                 ; T4       ;
; N/A   ; None         ; 5.789 ns   ; CLR  ; 74273b:inst3|13                                                                                 ; T4       ;
; N/A   ; None         ; 5.788 ns   ; CLR  ; 74273b:inst3|12                                                                                 ; T4       ;
; N/A   ; None         ; 5.613 ns   ; B[1] ; 74273b:inst3|18                                                                                 ; T4       ;
; N/A   ; None         ; 5.395 ns   ; B[4] ; 74273b:inst3|15                                                                                 ; T4       ;
; N/A   ; None         ; 5.246 ns   ; B[0] ; 74273b:inst3|19                                                                                 ; T4       ;
; N/A   ; None         ; 5.214 ns   ; B[7] ; 74273b:inst3|12                                                                                 ; T4       ;
; N/A   ; None         ; 5.190 ns   ; B[5] ; 74273b:inst3|14                                                                                 ; T4       ;
; N/A   ; None         ; 5.112 ns   ; B[6] ; 74273b:inst3|13                                                                                 ; T4       ;
; N/A   ; None         ; 2.792 ns   ; B[3] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|latch_signal[3]~124 ; LDPC     ;
; N/A   ; None         ; 2.473 ns   ; LDPC ; 74273b:inst3|16                                                                                 ; T4       ;
; N/A   ; None         ; 2.430 ns   ; LDPC ; 74273b:inst3|17                                                                                 ; T4       ;
; N/A   ; None         ; 2.411 ns   ; LDPC ; 74273b:inst3|18                                                                                 ; T4       ;
; N/A   ; None         ; 2.387 ns   ; LDPC ; 74273b:inst3|19                                                                                 ; T4       ;
; N/A   ; None         ; 1.647 ns   ; LDPC ; 74273b:inst3|15                                                                                 ; T4       ;
; N/A   ; None         ; 1.610 ns   ; LDPC ; 74273b:inst3|14                                                                                 ; T4       ;
; N/A   ; None         ; 1.526 ns   ; B[2] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|latch_signal[2]~125 ; LDPC     ;
; N/A   ; None         ; 1.436 ns   ; LDPC ; 74273b:inst3|13                                                                                 ; T4       ;
; N/A   ; None         ; 1.435 ns   ; LDPC ; 74273b:inst3|12                                                                                 ; T4       ;
; N/A   ; None         ; 1.008 ns   ; B[3] ; 74273b:inst3|16                                                                                 ; T4       ;
; N/A   ; None         ; 0.403 ns   ; B[2] ; 74273b:inst3|17                                                                                 ; T4       ;
+-------+--------------+------------+------+-------------------------------------------------------------------------------------------------+----------+


+-------------------------------------------------------------------------+
; tco                                                                     ;
+-------+--------------+------------+-----------------+------+------------+
; Slack ; Required tco ; Actual tco ; From            ; To   ; From Clock ;
+-------+--------------+------------+-----------------+------+------------+
; N/A   ; None         ; 9.236 ns   ; 74273b:inst3|16 ; Q[4] ; T4         ;
; N/A   ; None         ; 9.026 ns   ; 74273b:inst3|13 ; Q[7] ; T4         ;
; N/A   ; None         ; 8.600 ns   ; 74273b:inst3|12 ; Q[8] ; T4         ;
; N/A   ; None         ; 8.595 ns   ; 74273b:inst3|17 ; Q[3] ; T4         ;
; N/A   ; None         ; 8.576 ns   ; 74273b:inst3|19 ; Q[1] ; T4         ;
; N/A   ; None         ; 8.146 ns   ; 74273b:inst3|14 ; Q[6] ; T4         ;
; N/A   ; None         ; 8.071 ns   ; 74273b:inst3|15 ; Q[5] ; T4         ;
; N/A   ; None         ; 7.277 ns   ; 74273b:inst3|18 ; Q[2] ; T4         ;
+-------+--------------+------------+-----------------+------+------------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To     ;
+-------+-------------------+-----------------+------+--------+
; N/A   ; None              ; 10.875 ns       ; B[1] ; LED[1] ;
; N/A   ; None              ; 10.582 ns       ; B[0] ; LED[0] ;
; N/A   ; None              ; 10.527 ns       ; B[6] ; LED[6] ;
; N/A   ; None              ; 10.261 ns       ; B[4] ; LED[4] ;
; N/A   ; None              ; 9.970 ns        ; B[5] ; LED[5] ;
; N/A   ; None              ; 9.220 ns        ; B[7] ; LED[7] ;
; N/A   ; None              ; 5.118 ns        ; B[3] ; LED[3] ;
; N/A   ; None              ; 5.111 ns        ; B[2] ; LED[2] ;
+-------+-------------------+-----------------+------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                          ;
+---------------+-------------+-----------+------+-------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                                                                                              ; To Clock ;
+---------------+-------------+-----------+------+-------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -0.137 ns ; B[2] ; 74273b:inst3|17                                                                                 ; T4       ;
; N/A           ; None        ; -0.267 ns ; B[2] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|latch_signal[2]~125 ; LDPC     ;
; N/A           ; None        ; -0.742 ns ; B[3] ; 74273b:inst3|16                                                                                 ; T4       ;
; N/A           ; None        ; -0.744 ns ; LDPC ; 74273b:inst3|16                                                                                 ; T4       ;
; N/A           ; None        ; -0.822 ns ; LDPC ; 74273b:inst3|12                                                                                 ; T4       ;
; N/A           ; None        ; -0.825 ns ; LDPC ; 74273b:inst3|13                                                                                 ; T4       ;
; N/A           ; None        ; -0.864 ns ; B[3] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|latch_signal[3]~124 ; LDPC     ;
; N/A           ; None        ; -1.162 ns ; LDPC ; 74273b:inst3|14                                                                                 ; T4       ;
; N/A           ; None        ; -1.168 ns ; LDPC ; 74273b:inst3|17                                                                                 ; T4       ;
; N/A           ; None        ; -1.169 ns ; LDPC ; 74273b:inst3|15                                                                                 ; T4       ;
; N/A           ; None        ; -1.169 ns ; LDPC ; 74273b:inst3|19                                                                                 ; T4       ;
; N/A           ; None        ; -1.170 ns ; LDPC ; 74273b:inst3|18                                                                                 ; T4       ;
; N/A           ; None        ; -4.682 ns ; B[1] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|latch_signal[1]~126 ; LDPC     ;
; N/A           ; None        ; -4.846 ns ; B[6] ; 74273b:inst3|13                                                                                 ; T4       ;
; N/A           ; None        ; -4.924 ns ; B[5] ; 74273b:inst3|14                                                                                 ; T4       ;
; N/A           ; None        ; -4.948 ns ; B[7] ; 74273b:inst3|12                                                                                 ; T4       ;
; N/A           ; None        ; -4.972 ns ; B[6] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|latch_signal[6]~121 ; LDPC     ;
; N/A           ; None        ; -4.980 ns ; B[0] ; 74273b:inst3|19                                                                                 ; T4       ;
; N/A           ; None        ; -4.995 ns ; B[0] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|latch_signal[0]~127 ; LDPC     ;
; N/A           ; None        ; -5.077 ns ; B[7] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|latch_signal[7]~120 ; LDPC     ;
; N/A           ; None        ; -5.097 ns ; CLR  ; 74273b:inst3|16                                                                                 ; T4       ;
; N/A           ; None        ; -5.129 ns ; B[4] ; 74273b:inst3|15                                                                                 ; T4       ;
; N/A           ; None        ; -5.226 ns ; CLR  ; 74273b:inst3|12                                                                                 ; T4       ;
; N/A           ; None        ; -5.229 ns ; CLR  ; 74273b:inst3|13                                                                                 ; T4       ;
; N/A           ; None        ; -5.347 ns ; B[1] ; 74273b:inst3|18                                                                                 ; T4       ;
; N/A           ; None        ; -5.473 ns ; B[5] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|latch_signal[5]~122 ; LDPC     ;
; N/A           ; None        ; -5.502 ns ; B[4] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|latch_signal[4]~123 ; LDPC     ;
; N/A           ; None        ; -5.515 ns ; CLR  ; 74273b:inst3|14                                                                                 ; T4       ;
; N/A           ; None        ; -5.518 ns ; LDAR ; 74273b:inst3|16                                                                                 ; T4       ;
; N/A           ; None        ; -5.521 ns ; CLR  ; 74273b:inst3|17                                                                                 ; T4       ;
; N/A           ; None        ; -5.522 ns ; CLR  ; 74273b:inst3|15                                                                                 ; T4       ;
; N/A           ; None        ; -5.522 ns ; CLR  ; 74273b:inst3|19                                                                                 ; T4       ;
; N/A           ; None        ; -5.523 ns ; CLR  ; 74273b:inst3|18                                                                                 ; T4       ;
; N/A           ; None        ; -5.721 ns ; LDAR ; 74273b:inst3|18                                                                                 ; T4       ;
; N/A           ; None        ; -5.740 ns ; LDAR ; 74273b:inst3|13                                                                                 ; T4       ;
; N/A           ; None        ; -5.743 ns ; LDAR ; 74273b:inst3|17                                                                                 ; T4       ;
; N/A           ; None        ; -5.744 ns ; LDAR ; 74273b:inst3|15                                                                                 ; T4       ;
; N/A           ; None        ; -5.770 ns ; LDAR ; 74273b:inst3|14                                                                                 ; T4       ;
; N/A           ; None        ; -5.857 ns ; LDAR ; 74273b:inst3|19                                                                                 ; T4       ;
; N/A           ; None        ; -5.937 ns ; LDAR ; 74273b:inst3|12                                                                                 ; T4       ;
+---------------+-------------+-----------+------+-------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Fri Nov 19 09:26:55 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Qinka-5 -c Qinka-5 --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|latch_signal[6]~121" is a latch
    Warning: Node "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|latch_signal[5]~122" is a latch
    Warning: Node "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|latch_signal[4]~123" is a latch
    Warning: Node "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|latch_signal[3]~124" is a latch
    Warning: Node "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|latch_signal[2]~125" is a latch
    Warning: Node "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|latch_signal[1]~126" is a latch
    Warning: Node "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|latch_signal[0]~127" is a latch
    Warning: Node "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|latch_signal[7]~120" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "T4" is an undefined clock
    Info: Assuming node "LDPC" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Info: Clock "T4" Internal fmax is restricted to 340.02 MHz between source register "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[0]" and destination register "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[7]"
    Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.320 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y4_N13; Fanout = 3; REG Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[0]'
            Info: 2: + IC(0.465 ns) + CELL(0.621 ns) = 1.086 ns; Loc. = LCCOMB_X14_Y4_N12; Fanout = 2; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita0~COUT'
            Info: 3: + IC(0.000 ns) + CELL(0.190 ns) = 1.276 ns; Loc. = LCCOMB_X14_Y4_N14; Fanout = 2; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita1~COUT'
            Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.362 ns; Loc. = LCCOMB_X14_Y4_N16; Fanout = 2; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita2~COUT'
            Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.448 ns; Loc. = LCCOMB_X14_Y4_N18; Fanout = 2; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita3~COUT'
            Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.534 ns; Loc. = LCCOMB_X14_Y4_N20; Fanout = 2; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita4~COUT'
            Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.620 ns; Loc. = LCCOMB_X14_Y4_N22; Fanout = 2; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita5~COUT'
            Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.706 ns; Loc. = LCCOMB_X14_Y4_N24; Fanout = 1; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita6~COUT'
            Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 2.212 ns; Loc. = LCCOMB_X14_Y4_N26; Fanout = 1; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita7'
            Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 2.320 ns; Loc. = LCFF_X14_Y4_N27; Fanout = 2; REG Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[7]'
            Info: Total cell delay = 1.855 ns ( 79.96 % )
            Info: Total interconnect delay = 0.465 ns ( 20.04 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "T4" to destination register is 2.736 ns
                Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'T4'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'T4~clkctrl'
                Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X14_Y4_N27; Fanout = 2; REG Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[7]'
                Info: Total cell delay = 1.766 ns ( 64.55 % )
                Info: Total interconnect delay = 0.970 ns ( 35.45 % )
            Info: - Longest clock path from clock "T4" to source register is 2.736 ns
                Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'T4'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'T4~clkctrl'
                Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X14_Y4_N13; Fanout = 3; REG Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[0]'
                Info: Total cell delay = 1.766 ns ( 64.55 % )
                Info: Total interconnect delay = 0.970 ns ( 35.45 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "74273b:inst3|16" (data pin = "CLR", clock pin = "T4") is 6.877 ns
    Info: + Longest pin to register delay is 9.654 ns
        Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_60; Fanout = 10; PIN Node = 'CLR'
        Info: 2: + IC(5.842 ns) + CELL(0.624 ns) = 7.410 ns; Loc. = LCCOMB_X15_Y4_N14; Fanout = 9; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|aclr_actual~2'
        Info: 3: + IC(0.651 ns) + CELL(0.529 ns) = 8.590 ns; Loc. = LCCOMB_X14_Y4_N30; Fanout = 1; COMB Node = 'busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~918'
        Info: 4: + IC(0.637 ns) + CELL(0.319 ns) = 9.546 ns; Loc. = LCCOMB_X15_Y4_N4; Fanout = 1; COMB Node = 'busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~919'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 9.654 ns; Loc. = LCFF_X15_Y4_N5; Fanout = 1; REG Node = '74273b:inst3|16'
        Info: Total cell delay = 2.524 ns ( 26.14 % )
        Info: Total interconnect delay = 7.130 ns ( 73.86 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "T4" to destination register is 2.737 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'T4'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'T4~clkctrl'
        Info: 3: + IC(0.828 ns) + CELL(0.666 ns) = 2.737 ns; Loc. = LCFF_X15_Y4_N5; Fanout = 1; REG Node = '74273b:inst3|16'
        Info: Total cell delay = 1.766 ns ( 64.52 % )
        Info: Total interconnect delay = 0.971 ns ( 35.48 % )
Info: tco from clock "T4" to destination pin "Q[4]" through register "74273b:inst3|16" is 9.236 ns
    Info: + Longest clock path from clock "T4" to source register is 2.737 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'T4'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'T4~clkctrl'
        Info: 3: + IC(0.828 ns) + CELL(0.666 ns) = 2.737 ns; Loc. = LCFF_X15_Y4_N5; Fanout = 1; REG Node = '74273b:inst3|16'
        Info: Total cell delay = 1.766 ns ( 64.52 % )
        Info: Total interconnect delay = 0.971 ns ( 35.48 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.195 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y4_N5; Fanout = 1; REG Node = '74273b:inst3|16'
        Info: 2: + IC(2.965 ns) + CELL(3.230 ns) = 6.195 ns; Loc. = PIN_104; Fanout = 0; PIN Node = 'Q[4]'
        Info: Total cell delay = 3.230 ns ( 52.14 % )
        Info: Total interconnect delay = 2.965 ns ( 47.86 % )
Info: Longest tpd from source pin "B[1]" to destination pin "LED[1]" is 10.875 ns
    Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_64; Fanout = 3; PIN Node = 'B[1]'
    Info: 2: + IC(6.695 ns) + CELL(3.236 ns) = 10.875 ns; Loc. = PIN_48; Fanout = 0; PIN Node = 'LED[1]'
    Info: Total cell delay = 4.180 ns ( 38.44 % )
    Info: Total interconnect delay = 6.695 ns ( 61.56 % )
Info: th for register "74273b:inst3|17" (data pin = "B[2]", clock pin = "T4") is -0.137 ns
    Info: + Longest clock path from clock "T4" to destination register is 2.737 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'T4'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'T4~clkctrl'
        Info: 3: + IC(0.828 ns) + CELL(0.666 ns) = 2.737 ns; Loc. = LCFF_X15_Y4_N29; Fanout = 1; REG Node = '74273b:inst3|17'
        Info: Total cell delay = 1.766 ns ( 64.52 % )
        Info: Total interconnect delay = 0.971 ns ( 35.48 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 3.180 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_22; Fanout = 3; PIN Node = 'B[2]'
        Info: 2: + IC(1.606 ns) + CELL(0.366 ns) = 3.072 ns; Loc. = LCCOMB_X15_Y4_N28; Fanout = 1; COMB Node = 'busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[2]~921'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.180 ns; Loc. = LCFF_X15_Y4_N29; Fanout = 1; REG Node = '74273b:inst3|17'
        Info: Total cell delay = 1.574 ns ( 49.50 % )
        Info: Total interconnect delay = 1.606 ns ( 50.50 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Allocated 155 megabytes of memory during processing
    Info: Processing ended: Fri Nov 19 09:26:55 2010
    Info: Elapsed time: 00:00:00


