
*** Running vivado
    with args -log wrap_around_led.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source wrap_around_led.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source wrap_around_led.tcl -notrace
Command: synth_design -top wrap_around_led -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7206
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2618.617 ; gain = 0.000 ; free physical = 22318 ; free virtual = 36679
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'wrap_around_led' [/ad/eng/users/h/h/hhn/Downloads/Lab3_ver3/Lab3.srcs/sources_1/new/wrap_around_led.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_divider_1Hz' [/ad/eng/users/h/h/hhn/Downloads/Lab3_ver3/Lab3.srcs/sources_1/new/clk_divider_1Hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_divider_1Hz' (1#1) [/ad/eng/users/h/h/hhn/Downloads/Lab3_ver3/Lab3.srcs/sources_1/new/clk_divider_1Hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter_8_bit' [/ad/eng/users/h/h/hhn/Downloads/Lab3_ver3/Lab3.srcs/sources_1/new/counter_8_bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter_8_bit' (2#1) [/ad/eng/users/h/h/hhn/Downloads/Lab3_ver3/Lab3.srcs/sources_1/new/counter_8_bit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/ad/eng/users/h/h/hhn/Downloads/Lab3_ver3/Lab3.srcs/sources_1/new/wrap_around_led.v:57]
INFO: [Synth 8-6155] done synthesizing module 'wrap_around_led' (3#1) [/ad/eng/users/h/h/hhn/Downloads/Lab3_ver3/Lab3.srcs/sources_1/new/wrap_around_led.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2618.617 ; gain = 0.000 ; free physical = 21480 ; free virtual = 35841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2618.617 ; gain = 0.000 ; free physical = 21474 ; free virtual = 35836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2618.617 ; gain = 0.000 ; free physical = 21474 ; free virtual = 35836
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2618.617 ; gain = 0.000 ; free physical = 22303 ; free virtual = 36665
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/ad/eng/users/h/h/hhn/Downloads/Lab3_ver3/Lab3.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [/ad/eng/users/h/h/hhn/Downloads/Lab3_ver3/Lab3.srcs/constrs_1/new/const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/ad/eng/users/h/h/hhn/Downloads/Lab3_ver3/Lab3.srcs/constrs_1/new/const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/wrap_around_led_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/wrap_around_led_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.504 ; gain = 0.000 ; free physical = 22151 ; free virtual = 36513
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.504 ; gain = 0.000 ; free physical = 22151 ; free virtual = 36513
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2682.504 ; gain = 63.887 ; free physical = 22294 ; free virtual = 36656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2682.504 ; gain = 63.887 ; free physical = 22294 ; free virtual = 36656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2682.504 ; gain = 63.887 ; free physical = 22294 ; free virtual = 36656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2682.504 ; gain = 63.887 ; free physical = 22284 ; free virtual = 36647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 3     
+---Registers : 
	               33 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   33 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 3     
	   7 Input    2 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2682.504 ; gain = 63.887 ; free physical = 22271 ; free virtual = 36637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2682.504 ; gain = 63.887 ; free physical = 22153 ; free virtual = 36519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2682.504 ; gain = 63.887 ; free physical = 22153 ; free virtual = 36519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2682.504 ; gain = 63.887 ; free physical = 22151 ; free virtual = 36517
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2682.504 ; gain = 63.887 ; free physical = 22143 ; free virtual = 36509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2682.504 ; gain = 63.887 ; free physical = 22143 ; free virtual = 36509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2682.504 ; gain = 63.887 ; free physical = 22143 ; free virtual = 36509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2682.504 ; gain = 63.887 ; free physical = 22143 ; free virtual = 36509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2682.504 ; gain = 63.887 ; free physical = 22143 ; free virtual = 36509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2682.504 ; gain = 63.887 ; free physical = 22143 ; free virtual = 36509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |     7|
|5     |LUT3   |     3|
|6     |LUT4   |    10|
|7     |LUT5   |    52|
|8     |LUT6   |    26|
|9     |MUXF7  |     2|
|10    |FDCE   |    48|
|11    |IBUF   |    13|
|12    |OBUF   |     4|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2682.504 ; gain = 63.887 ; free physical = 22143 ; free virtual = 36509
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2682.504 ; gain = 0.000 ; free physical = 22195 ; free virtual = 36561
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2682.504 ; gain = 63.887 ; free physical = 22196 ; free virtual = 36562
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.504 ; gain = 0.000 ; free physical = 22284 ; free virtual = 36650
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.504 ; gain = 0.000 ; free physical = 22220 ; free virtual = 36586
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 582da47a
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2682.504 ; gain = 68.156 ; free physical = 22372 ; free virtual = 36738
INFO: [Common 17-1381] The checkpoint '/ad/eng/users/h/h/hhn/Downloads/Lab3_ver3/Lab3.runs/synth_1/wrap_around_led.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file wrap_around_led_utilization_synth.rpt -pb wrap_around_led_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 19 19:22:22 2021...
