# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do CLA_DE2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/SoC_document/CLA_DE2 {D:/SoC_document/CLA_DE2/full_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:37 on Nov 08,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/SoC_document/CLA_DE2" D:/SoC_document/CLA_DE2/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 09:39:37 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/SoC_document/CLA_DE2 {D:/SoC_document/CLA_DE2/carry_lookahead_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:37 on Nov 08,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/SoC_document/CLA_DE2" D:/SoC_document/CLA_DE2/carry_lookahead_adder.v 
# -- Compiling module carry_lookahead_adder
# 
# Top level modules:
# 	carry_lookahead_adder
# End time: 09:39:37 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/SoC_document/CLA_DE2 {D:/SoC_document/CLA_DE2/CLA_DE2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:37 on Nov 08,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/SoC_document/CLA_DE2" D:/SoC_document/CLA_DE2/CLA_DE2.v 
# -- Compiling module CLA_DE2
# 
# Top level modules:
# 	CLA_DE2
# End time: 09:39:37 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib system
# ** Warning: (vlib-34) Library already exists at "system".
# vmap system system
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap system system 
# Modifying modelsim.ini
# vlog -vlog01compat -work system +incdir+D:/SoC_document/CLA_DE2/system/synthesis {D:/SoC_document/CLA_DE2/system/synthesis/system.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:38 on Nov 08,2023
# vlog -reportprogress 300 -vlog01compat -work system "+incdir+D:/SoC_document/CLA_DE2/system/synthesis" D:/SoC_document/CLA_DE2/system/synthesis/system.v 
# -- Compiling module system
# 
# Top level modules:
# 	system
# End time: 09:39:38 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work system +incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules {D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:38 on Nov 08,2023
# vlog -reportprogress 300 -vlog01compat -work system "+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules" D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 09:39:38 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work system +incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules {D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:38 on Nov 08,2023
# vlog -reportprogress 300 -vlog01compat -work system "+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules" D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 09:39:38 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work system +incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules {D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:38 on Nov 08,2023
# vlog -reportprogress 300 -vlog01compat -work system "+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules" D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0.v 
# -- Compiling module system_mm_interconnect_0
# 
# Top level modules:
# 	system_mm_interconnect_0
# End time: 09:39:38 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work system +incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules {D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:38 on Nov 08,2023
# vlog -reportprogress 300 -vlog01compat -work system "+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules" D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module system_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	system_mm_interconnect_0_avalon_st_adapter
# End time: 09:39:38 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work system +incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules {D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:38 on Nov 08,2023
# vlog -reportprogress 300 -vlog01compat -work system "+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules" D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 09:39:38 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work system +incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules {D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_onchip_memory2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:38 on Nov 08,2023
# vlog -reportprogress 300 -vlog01compat -work system "+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules" D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_onchip_memory2_0.v 
# -- Compiling module system_onchip_memory2_0
# 
# Top level modules:
# 	system_onchip_memory2_0
# End time: 09:39:38 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work system +incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules {D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_nios2_gen2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:38 on Nov 08,2023
# vlog -reportprogress 300 -vlog01compat -work system "+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules" D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_nios2_gen2_0.v 
# -- Compiling module system_nios2_gen2_0
# 
# Top level modules:
# 	system_nios2_gen2_0
# End time: 09:39:38 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work system +incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules {D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_nios2_gen2_0_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:38 on Nov 08,2023
# vlog -reportprogress 300 -vlog01compat -work system "+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules" D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_nios2_gen2_0_cpu.v 
# -- Compiling module system_nios2_gen2_0_cpu_register_bank_a_module
# -- Compiling module system_nios2_gen2_0_cpu_register_bank_b_module
# -- Compiling module system_nios2_gen2_0_cpu_nios2_oci_debug
# -- Compiling module system_nios2_gen2_0_cpu_nios2_oci_break
# -- Compiling module system_nios2_gen2_0_cpu_nios2_oci_xbrk
# -- Compiling module system_nios2_gen2_0_cpu_nios2_oci_dbrk
# -- Compiling module system_nios2_gen2_0_cpu_nios2_oci_itrace
# -- Compiling module system_nios2_gen2_0_cpu_nios2_oci_td_mode
# -- Compiling module system_nios2_gen2_0_cpu_nios2_oci_dtrace
# -- Compiling module system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module system_nios2_gen2_0_cpu_nios2_oci_fifo
# -- Compiling module system_nios2_gen2_0_cpu_nios2_oci_pib
# -- Compiling module system_nios2_gen2_0_cpu_nios2_oci_im
# -- Compiling module system_nios2_gen2_0_cpu_nios2_performance_monitors
# -- Compiling module system_nios2_gen2_0_cpu_nios2_avalon_reg
# -- Compiling module system_nios2_gen2_0_cpu_ociram_sp_ram_module
# -- Compiling module system_nios2_gen2_0_cpu_nios2_ocimem
# -- Compiling module system_nios2_gen2_0_cpu_nios2_oci
# -- Compiling module system_nios2_gen2_0_cpu
# 
# Top level modules:
# 	system_nios2_gen2_0_cpu_nios2_performance_monitors
# 	system_nios2_gen2_0_cpu
# End time: 09:39:38 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work system +incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules {D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:38 on Nov 08,2023
# vlog -reportprogress 300 -vlog01compat -work system "+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules" D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v 
# -- Compiling module system_nios2_gen2_0_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	system_nios2_gen2_0_cpu_debug_slave_sysclk
# End time: 09:39:39 on Nov 08,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work system +incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules {D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:39 on Nov 08,2023
# vlog -reportprogress 300 -vlog01compat -work system "+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules" D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v 
# -- Compiling module system_nios2_gen2_0_cpu_debug_slave_tck
# 
# Top level modules:
# 	system_nios2_gen2_0_cpu_debug_slave_tck
# End time: 09:39:39 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work system +incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules {D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:39 on Nov 08,2023
# vlog -reportprogress 300 -vlog01compat -work system "+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules" D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v 
# -- Compiling module system_nios2_gen2_0_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	system_nios2_gen2_0_cpu_debug_slave_wrapper
# End time: 09:39:39 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work system +incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules {D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_nios2_gen2_0_cpu_test_bench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:39 on Nov 08,2023
# vlog -reportprogress 300 -vlog01compat -work system "+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules" D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_nios2_gen2_0_cpu_test_bench.v 
# -- Compiling module system_nios2_gen2_0_cpu_test_bench
# 
# Top level modules:
# 	system_nios2_gen2_0_cpu_test_bench
# End time: 09:39:39 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work system +incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules {D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_jtag_uart_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:39 on Nov 08,2023
# vlog -reportprogress 300 -vlog01compat -work system "+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules" D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_jtag_uart_0.v 
# -- Compiling module system_jtag_uart_0_sim_scfifo_w
# -- Compiling module system_jtag_uart_0_scfifo_w
# -- Compiling module system_jtag_uart_0_sim_scfifo_r
# -- Compiling module system_jtag_uart_0_scfifo_r
# -- Compiling module system_jtag_uart_0
# 
# Top level modules:
# 	system_jtag_uart_0
# End time: 09:39:39 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work system +incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules {D:/SoC_document/CLA_DE2/system/synthesis/submodules/carry_lookahead_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:39 on Nov 08,2023
# vlog -reportprogress 300 -vlog01compat -work system "+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules" D:/SoC_document/CLA_DE2/system/synthesis/submodules/carry_lookahead_adder.v 
# -- Compiling module carry_lookahead_adder
# 
# Top level modules:
# 	carry_lookahead_adder
# End time: 09:39:39 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work system +incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules {D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_irq_mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:39 on Nov 08,2023
# vlog -reportprogress 300 -sv -work system "+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules" D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_irq_mapper.sv 
# -- Compiling module system_irq_mapper
# 
# Top level modules:
# 	system_irq_mapper
# End time: 09:39:39 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work system +incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules {D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:39 on Nov 08,2023
# vlog -reportprogress 300 -sv -work system "+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules" D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 09:39:39 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work system +incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules {D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:39 on Nov 08,2023
# vlog -reportprogress 300 -sv -work system "+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules" D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv 
# -- Compiling module system_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	system_mm_interconnect_0_rsp_mux_001
# End time: 09:39:39 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work system +incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules {D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:39 on Nov 08,2023
# vlog -reportprogress 300 -sv -work system "+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules" D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 09:39:39 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work system +incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules {D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:39 on Nov 08,2023
# vlog -reportprogress 300 -sv -work system "+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules" D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module system_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	system_mm_interconnect_0_rsp_mux
# End time: 09:39:39 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work system +incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules {D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:39 on Nov 08,2023
# vlog -reportprogress 300 -sv -work system "+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules" D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_001.sv 
# -- Compiling module system_mm_interconnect_0_rsp_demux_001
# 
# Top level modules:
# 	system_mm_interconnect_0_rsp_demux_001
# End time: 09:39:40 on Nov 08,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work system +incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules {D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:40 on Nov 08,2023
# vlog -reportprogress 300 -sv -work system "+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules" D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module system_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	system_mm_interconnect_0_rsp_demux
# End time: 09:39:40 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work system +incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules {D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:40 on Nov 08,2023
# vlog -reportprogress 300 -sv -work system "+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules" D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv 
# -- Compiling module system_mm_interconnect_0_cmd_mux_001
# 
# Top level modules:
# 	system_mm_interconnect_0_cmd_mux_001
# End time: 09:39:40 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work system +incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules {D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:40 on Nov 08,2023
# vlog -reportprogress 300 -sv -work system "+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules" D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module system_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	system_mm_interconnect_0_cmd_mux
# End time: 09:39:40 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work system +incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules {D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:40 on Nov 08,2023
# vlog -reportprogress 300 -sv -work system "+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules" D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv 
# -- Compiling module system_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	system_mm_interconnect_0_cmd_demux_001
# End time: 09:39:40 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work system +incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules {D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:40 on Nov 08,2023
# vlog -reportprogress 300 -sv -work system "+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules" D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module system_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	system_mm_interconnect_0_cmd_demux
# End time: 09:39:40 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work system +incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules {D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_router_003.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:40 on Nov 08,2023
# vlog -reportprogress 300 -sv -work system "+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules" D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_router_003.sv 
# -- Compiling module system_mm_interconnect_0_router_003_default_decode
# -- Compiling module system_mm_interconnect_0_router_003
# 
# Top level modules:
# 	system_mm_interconnect_0_router_003
# End time: 09:39:40 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work system +incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules {D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:40 on Nov 08,2023
# vlog -reportprogress 300 -sv -work system "+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules" D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv 
# -- Compiling module system_mm_interconnect_0_router_002_default_decode
# -- Compiling module system_mm_interconnect_0_router_002
# 
# Top level modules:
# 	system_mm_interconnect_0_router_002
# End time: 09:39:40 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work system +incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules {D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:40 on Nov 08,2023
# vlog -reportprogress 300 -sv -work system "+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules" D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv 
# -- Compiling module system_mm_interconnect_0_router_001_default_decode
# -- Compiling module system_mm_interconnect_0_router_001
# 
# Top level modules:
# 	system_mm_interconnect_0_router_001
# End time: 09:39:40 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work system +incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules {D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:40 on Nov 08,2023
# vlog -reportprogress 300 -sv -work system "+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules" D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_router.sv 
# -- Compiling module system_mm_interconnect_0_router_default_decode
# -- Compiling module system_mm_interconnect_0_router
# 
# Top level modules:
# 	system_mm_interconnect_0_router
# End time: 09:39:40 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work system +incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules {D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:40 on Nov 08,2023
# vlog -reportprogress 300 -sv -work system "+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules" D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 09:39:40 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work system +incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules {D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:41 on Nov 08,2023
# vlog -reportprogress 300 -sv -work system "+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules" D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 09:39:41 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work system +incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules {D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:41 on Nov 08,2023
# vlog -reportprogress 300 -sv -work system "+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules" D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 09:39:41 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work system +incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules {D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:41 on Nov 08,2023
# vlog -reportprogress 300 -sv -work system "+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules" D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 09:39:41 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work system +incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules {D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:41 on Nov 08,2023
# vlog -reportprogress 300 -sv -work system "+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules" D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 09:39:41 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/SoC_document/CLA_DE2/../CLA {D:/SoC_document/CLA_DE2/../CLA/CLA_32bit_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:41 on Nov 08,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/SoC_document/CLA_DE2/../CLA" D:/SoC_document/CLA_DE2/../CLA/CLA_32bit_TB.v 
# -- Compiling module CLA_32bit_TB
# 
# Top level modules:
# 	CLA_32bit_TB
# End time: 09:39:41 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L system -voptargs="+acc"  CLA_32bit_TB.v
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L system -voptargs=""+acc"" CLA_32bit_TB.v 
# Start time: 09:39:42 on Nov 08,2023
# ** Error (suppressible): (vsim-19) Failed to access library 'CLA_32bit_TB' at "CLA_32bit_TB".
# No such file or directory. (errno = ENOENT)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./CLA_DE2_run_msim_rtl_verilog.do PAUSED at line 51
# End time: 09:40:00 on Nov 08,2023, Elapsed time: 0:00:18
# Errors: 1, Warnings: 0
