Benveniste, A., Caspi, P., Edwards, S. A., Halbwachs, N., Le Guernic, P., and Simone, R. D.2003. The synchronous languages 12 years later.Proc. IEEE 91, 1, 64--83.
G. Bilsen , M. Engels , R. Lauwereins , J. Peperstraete, Cycle-static dataflow, IEEE Transactions on Signal Processing, v.44 n.2, p.397-408, February 1996[doi>10.1109/78.485935]
Jean-Yves Le Boudec , Patrick Thiran, Network calculus: a theory of deterministic queuing systems for the internet, Springer-Verlag, Berlin, Heidelberg, 2001
Samarjit Chakraborty , Simon Kunzli , Lothar Thiele, A General Framework for Analysing System Properties in Platform-Based Embedded System Designs, Proceedings of the conference on Design, Automation and Test in Europe, p.10190, March 03-07, 2003
Samarjit Chakraborty , Linh T.  X. Phan , P. S. Thiagarajan, Event Count Automata: A State-Based Model for Stream Processing Systems, Proceedings of the 26th IEEE International Real-Time Systems Symposium, p.87-98, December 05-08, 2005[doi>10.1109/RTSS.2005.21]
Sumanta Chaudhuri , Sylvain Guilley , Florent Flament , Philippe Hoogvorst , Jean-Luc Danger, An 8x8 run-time reconfigurable FPGA embedded in a SoC, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391500]
Kaiyu Chen , Sharad Malik , David I. August, Retargetable static timing analysis for embedded software, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada[doi>10.1145/500001.500011]
R. L. Cruz, Quality of service guarantees in virtual circuit switched networks, IEEE Journal on Selected Areas in Communications, v.13 n.6, p.1048-1056, September 2006[doi>10.1109/49.400660]
Gecode. 2009. Generic Constraint Development Environment. http://www.gecode.org/.
Marc Geilen , Twan Basten, Reactive process networks, Proceedings of the 4th ACM international conference on Embedded software, September 27-29, 2004, Pisa, Italy[doi>10.1145/1017753.1017778]
A. H. Ghamarian , M. C. W. Geilen , T. Basten , B. D. Theelen , M. R. Mousavi , S. Stuijk, Liveness and Boundedness of Synchronous Data Flow Graphs, Proceedings of the Formal Methods in Computer Aided Design, p.68-75, November 12-16, 2006[doi>10.1109/FMCAD.2006.20]
R. Govindarajan , Guang R. Gao , Palash Desai, Minimizing Buffer Requirements under Rate-Optimal Schedule in Regular Dataflow Networks, Journal of VLSI Signal Processing Systems, v.31 n.3, p.207-229, July 2002[doi>10.1023/A:1015452903532]
Valeri Kirischian , Vadim Geurkov , Lev Kirischian, A multi-mode video-stream processor with cyclically reconfigurable architecture, Proceedings of the 5th conference on Computing frontiers, May 05-07, 2008, Ischia, Italy[doi>10.1145/1366230.1366247]
Edward Ashford Lee , David G. Messerschmitt, Static scheduling of synchronous data flow programs for digital signal processing, IEEE Transactions on Computers, v.36 n.1, p.24-35, Jan. 1987[doi>10.1109/TC.1987.5009446]
E. A. Lee , A. Sangiovanni-Vincentelli, A framework for comparing models of computation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.17 n.12, p.1217-1229, November 2006[doi>10.1109/43.736561]
Edward A. Lee , Haiyang Zheng, Leveraging synchronous language principles for heterogeneous modeling and design of embedded systems, Proceedings of the 7th ACM & IEEE international conference on Embedded software, September 30-October 03, 2007, Salzburg, Austria[doi>10.1145/1289927.1289949]
lp_solve. 2009. lp_solve reference guide. http://lpsolve.sourceforge.net/5.5/.
Lublinerman, R. and Tripakis, S.2008. Translating dataflow to synchronous block diagrams. InProceedings of the 6th Workshop on Embedded Systems for Real-Time Multimedia (ESTIMedia’08). 101--106.
Orlando Moreira , Twan Basten , Marc Geilen , Sander Stuijk, Buffer Sizing for Rate-Optimal Single-Rate Data-Flow Scheduling Revisited, IEEE Transactions on Computers, v.59 n.2, p.188-201, February 2010[doi>10.1109/TC.2009.155]
Praveen K. Murthy , Shuvra S. Bhattacharyya, Buffer merging—a powerful technique for reducing memory requirements of synchronous dataflow specifications, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.9 n.2, p.212-237, April 2004[doi>10.1145/989995.989999]
Linh T. X. Phan , Samarjit Chakraborty , P. S. Thiagarajan, A Multi-mode Real-Time Calculus, Proceedings of the 2008 Real-Time Systems Symposium, p.59-69, November 30-December 03, 2008[doi>10.1109/RTSS.2008.47]
Jorge Real , Alfons Crespo, Mode Change Protocols for Real-Time Systems: A Survey and a New Proposal, Real-Time Systems, v.26 n.2, p.161-197, March 2004[doi>10.1023/B:TIME.0000016129.97430.c6]
Kai Richter , Dirk Ziegenbein , Marek Jersak , Rolf Ernst, Model composition for scheduling analysis in platform design, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.513993]
Ingo Sander , Axel Jantsch, Modelling Adaptive Systems in ForSyDe, Electronic Notes in Theoretical Computer Science (ENTCS), v.200 n.2, p.39-54, February, 2008[doi>10.1016/j.entcs.2008.02.011]
Youngsoo Shin , Daehong Kim , Kiyoung Choi, Schedulability-driven performance analysis of multiple mode embedded real-time systems, Proceedings of the 37th Annual Design Automation Conference, p.495-500, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337556]
Sundararajan Sriram , Shuvra S. Bhattacharyya, Embedded Multiprocessors: Scheduling and Synchronization, Marcel Dekker, Inc., New York, NY, 2000
Sander Stuijk , Marc Geilen , Twan Basten, Exploring trade-offs in buffer requirements and throughput constraints for synchronous dataflow graphs, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147138]
Maarten H. Wiggers , Marco J. G. Bekooij , Gerard J. M. Smit, Computation of buffer capacities for throughput constrained and data dependent inter-task communication, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403530]
Xilinx Ltd. http://www.xilinx.com.
Jun Zhu , Ingo Sander , Axel Jantsch, Energy efficient streaming applications with guaranteed throughput on MPSoCs, Proceedings of the 8th ACM international conference on Embedded software, October 19-24, 2008, Atlanta, GA, USA[doi>10.1145/1450058.1450075]
Zhu, J., Sander, I., and Jantsch, A.2008b. Performance analysis of reconfiguration in adaptive real-time streaming applications. InProceedings of the 6th Workshop on Embedded Systems for Real-Time Multimedia (ESTIMedia’08). 53--58.
Jun Zhu , Ingo Sander , Axel Jantsch, Buffer minimization of real-time streaming applications scheduling on hybrid CPU/FPGA architectures, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
