0.7
2020.2
May  7 2023
15:24:31
D:/Study/Core_Electronics/Projects/APB_Interface/APB_Interface.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
D:/Study/Core_Electronics/Projects/APB_Interface/APB_Interface.srcs/sim_1/new/APB_Testbench.v,1707728883,verilog,,,,APB_Testbench,,,,,,,,
D:/Study/Core_Electronics/Projects/APB_Interface/APB_Interface.srcs/sources_1/new/APB_Bridge.v,1707728690,verilog,,D:/Study/Core_Electronics/Projects/APB_Interface/APB_Interface.srcs/sources_1/new/APB_Slave.v,,APB_Bridge,,,,,,,,
D:/Study/Core_Electronics/Projects/APB_Interface/APB_Interface.srcs/sources_1/new/APB_Slave.v,1707717599,verilog,,D:/Study/Core_Electronics/Projects/APB_Interface/APB_Interface.srcs/sources_1/new/APB_Top.v,,APB_Slave,,,,,,,,
D:/Study/Core_Electronics/Projects/APB_Interface/APB_Interface.srcs/sources_1/new/APB_Top.v,1707721529,verilog,,D:/Study/Core_Electronics/Projects/APB_Interface/APB_Interface.srcs/sim_1/new/APB_Testbench.v,,APB_Top,,,,,,,,
