{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.0218,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.08721,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.078199,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0400229,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.011879,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0400229,
	"finish__design__instance__count__class:macro": 28,
	"finish__design__instance__area__class:macro": 471245,
	"finish__design__instance__count__class:fill_cell": 142564,
	"finish__design__instance__area__class:fill_cell": 358619,
	"finish__design__instance__count__class:tap_cell": 7380,
	"finish__design__instance__area__class:tap_cell": 1963.08,
	"finish__design__instance__count__class:buffer": 270,
	"finish__design__instance__area__class:buffer": 215.46,
	"finish__design__instance__count__class:clock_buffer": 1962,
	"finish__design__instance__area__class:clock_buffer": 2565.84,
	"finish__design__instance__count__class:timing_repair_buffer": 10156,
	"finish__design__instance__area__class:timing_repair_buffer": 13823.8,
	"finish__design__instance__count__class:inverter": 5665,
	"finish__design__instance__area__class:inverter": 4637.71,
	"finish__design__instance__count__class:clock_inverter": 1496,
	"finish__design__instance__area__class:clock_inverter": 1940.2,
	"finish__design__instance__count__class:sequential_cell": 11306,
	"finish__design__instance__area__class:sequential_cell": 63669.5,
	"finish__design__instance__count__class:multi_input_combinational_cell": 64861,
	"finish__design__instance__area__class:multi_input_combinational_cell": 106186,
	"finish__design__instance__count": 245688,
	"finish__design__instance__area": 1.02486e+06,
	"finish__timing__setup__tns": -152.638,
	"finish__timing__hold__tns": -5.79924,
	"finish__timing__setup__ws": -0.209657,
	"finish__timing__hold__ws": -0.0407524,
	"finish__clock__skew__setup": 0.18476,
	"finish__clock__skew__hold": 0.18476,
	"finish__timing__drv__max_slew_limit": 0.286317,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": -0.183424,
	"finish__timing__drv__max_cap": 44,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 1084,
	"finish__timing__drv__hold_violation_count": 367,
	"finish__power__internal__total": 0.220423,
	"finish__power__switching__total": 0.0795593,
	"finish__power__leakage__total": 0.0253613,
	"finish__power__total": 0.325344,
	"finish__design__io": 1416,
	"finish__design__die__area": 1.1e+06,
	"finish__design__core__area": 1.05666e+06,
	"finish__design__instance__count": 103124,
	"finish__design__instance__area": 666246,
	"finish__design__instance__count__stdcell": 103096,
	"finish__design__instance__area__stdcell": 195002,
	"finish__design__instance__count__macros": 28,
	"finish__design__instance__area__macros": 471245,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.630519,
	"finish__design__instance__utilization__stdcell": 0.333098,
	"finish__design__rows": 2989,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 2989,
	"finish__design__sites": 2081279,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 2081279,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}