Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7217af95670b44819a7bc067edad03c4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cseladd32tb_behav xil_defaultlib.cseladd32tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Code/Verilog/11.22.2/11.22.2.srcs/sources_1/new/seladd32.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Code/Verilog/11.22.2/11.22.2.srcs/sources_1/new/seladd32.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add16
Compiling module xil_defaultlib.seladd32
Compiling module xil_defaultlib.cseladd32tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cseladd32tb_behav
