$date
  Tue Sep 26 11:38:50 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module two_bit_comparitor_tb $end
$var reg 4 ! test_bits_in[3:0] $end
$var reg 1 " test_bit_out $end
$scope module dut $end
$var reg 2 # a[1:0] $end
$var reg 2 $ b[1:0] $end
$var reg 1 % output $end
$var reg 1 & p0 $end
$var reg 1 ' p1 $end
$scope module lsb $end
$var reg 1 ( i0 $end
$var reg 1 ) i1 $end
$var reg 1 * eq $end
$var reg 1 + p0 $end
$var reg 1 , p1 $end
$upscope $end
$scope module msb $end
$var reg 1 - i0 $end
$var reg 1 . i1 $end
$var reg 1 / eq $end
$var reg 1 0 p0 $end
$var reg 1 1 p1 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000 !
1"
b00 #
b00 $
1%
1&
1'
0(
0)
1*
1+
0,
0-
0.
1/
10
01
#1000000
b0001 !
0"
b01 #
0%
0&
1(
0*
0+
#2000000
b0010 !
b10 #
1&
0'
0(
1*
1+
1-
0/
00
#3000000
b0011 !
b11 #
0&
1(
0*
0+
#4000000
b0100 !
b00 #
b01 $
1'
0(
1)
0-
1/
10
#5000000
b0101 !
1"
b01 #
1%
1&
1(
1*
1,
#6000000
b0110 !
0"
b10 #
0%
0&
0'
0(
0*
0,
1-
0/
00
#7000000
b0111 !
b11 #
1&
1(
1*
1,
#8000000
b1000 !
b00 #
b10 $
0(
0)
1+
0,
0-
1.
#9000000
b1001 !
b01 #
0&
1(
0*
0+
#10000000
b1010 !
1"
b10 #
1%
1&
1'
0(
1*
1+
1-
1/
11
#11000000
b1011 !
0"
b11 #
0%
0&
1(
0*
0+
#12000000
b1100 !
b00 #
b11 $
0'
0(
1)
0-
0/
01
#13000000
b1101 !
b01 #
1&
1(
1*
1,
#14000000
b1110 !
b10 #
0&
1'
0(
0*
0,
1-
1/
11
#15000000
b1111 !
1"
b11 #
1%
1&
1(
1*
1,
#16000000
b0000 !
b00 #
b00 $
0(
0)
1+
0,
0-
0.
10
01
#17000000
