
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035621                       # Number of seconds simulated
sim_ticks                                 35620536150                       # Number of ticks simulated
final_tick                               565184916087                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 121835                       # Simulator instruction rate (inst/s)
host_op_rate                                   156830                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1002399                       # Simulator tick rate (ticks/s)
host_mem_usage                               16923084                       # Number of bytes of host memory used
host_seconds                                 35535.28                       # Real time elapsed on the host
sim_insts                                  4329437031                       # Number of instructions simulated
sim_ops                                    5573001717                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2124416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2003200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2239872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       950272                       # Number of bytes read from this memory
system.physmem.bytes_read::total              7324544                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1913984                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1913984                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16597                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15650                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        17499                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         7424                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 57223                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14953                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14953                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39528                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     59640203                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53901                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     56237222                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        46715                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     62881479                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        50308                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     26677644                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               205627000                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39528                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53901                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        46715                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        50308                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             190452                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          53732599                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               53732599                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          53732599                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39528                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     59640203                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53901                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     56237222                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        46715                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     62881479                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        50308                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     26677644                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              259359600                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85420951                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30996176                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25422285                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2017738                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13061015                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12090263                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3157496                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87243                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32035818                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170325934                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30996176                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15247759                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36595820                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10811770                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6709304                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15670040                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       805832                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84102449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.488523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.334208                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47506629     56.49%     56.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3655855      4.35%     60.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3196372      3.80%     64.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3441625      4.09%     68.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3002411      3.57%     72.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1572829      1.87%     74.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1027045      1.22%     75.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2716077      3.23%     78.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17983606     21.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84102449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.362864                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.993960                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33693178                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6293869                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34816915                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       543429                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8755049                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5080164                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6679                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201997069                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51113                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8755049                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35368827                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2772881                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       828315                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33655700                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2721669                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195137273                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        12630                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1697606                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       750315                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          276                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271080052                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909951957                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909951957                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102820793                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33954                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17932                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7244436                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19227107                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10025152                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       243764                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3174178                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183951602                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33942                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147834519                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       282090                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61029241                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186410332                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1898                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84102449                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.757791                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.909729                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29888179     35.54%     35.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17853082     21.23%     56.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11955406     14.22%     70.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7629963      9.07%     80.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7553312      8.98%     89.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4424233      5.26%     94.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3397283      4.04%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       745303      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       655688      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84102449                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084119     70.16%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            39      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        202202     13.08%     83.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       258952     16.76%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121611031     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2018194      1.37%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15751219     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8438053      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147834519                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.730659                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1545312                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010453                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381598885                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245015856                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143683653                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149379831                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       264679                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7014978                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          464                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1090                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2283479                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          568                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8755049                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2012241                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       165583                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183985544                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       314545                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19227107                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10025152                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17920                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        120850                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         8051                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1090                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1235361                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1127970                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2363331                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145252497                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14801203                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2582018                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22997875                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20589894                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8196672                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.700432                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143830352                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143683653                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93729535                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261803150                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.682066                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358015                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61566845                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2043042                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75347400                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.624766                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.171387                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30036439     39.86%     39.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20453315     27.15%     67.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8373992     11.11%     78.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4293595      5.70%     83.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3688888      4.90%     88.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1811720      2.40%     91.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1990641      2.64%     93.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008642      1.34%     95.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3690168      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75347400                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3690168                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255645997                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376740951                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42739                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1318502                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.854210                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.854210                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.170673                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.170673                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655831899                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197098895                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189454581                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85420951                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31093120                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27191079                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1964817                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15602395                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14964775                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2233627                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62209                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36665754                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             173052251                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31093120                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17198402                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35626609                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9650710                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4216488                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18074490                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       778140                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84183570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.365854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.170923                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48556961     57.68%     57.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1762135      2.09%     59.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3236718      3.84%     63.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3025602      3.59%     67.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4999563      5.94%     73.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5194246      6.17%     79.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1229516      1.46%     80.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          923562      1.10%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15255267     18.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84183570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.363999                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.025876                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37823463                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4073938                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34480060                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       137071                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7669037                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3375629                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5666                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     193580286                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1390                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7669037                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39411679                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1417012                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       460347                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33015442                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2210052                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188499278                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        752523                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       896612                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    250183355                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    857980353                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    857980353                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163074150                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87109175                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22219                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10856                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5912171                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29048278                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6303610                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       104075                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2000502                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178447694                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21696                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150698380                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       200503                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53362763                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146591753                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84183570                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.790116                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.840815                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29063877     34.52%     34.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15758714     18.72%     53.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13670675     16.24%     69.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8396867      9.97%     79.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8805961     10.46%     89.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5184470      6.16%     96.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2278680      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       605167      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       419159      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84183570                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         591110     66.27%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        189997     21.30%     87.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       110873     12.43%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118164636     78.41%     78.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1186375      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10842      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25977068     17.24%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5359459      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150698380                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.764185                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             891980                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005919                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    386672809                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    231832622                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145805671                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151590360                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       369811                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8264417                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          855                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          470                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1542332                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7669037                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         765596                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        65213                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    178469394                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       209532                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29048278                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6303610                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10856                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33672                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          238                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          470                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1049213                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1155079                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2204292                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147897642                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24973935                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2800734                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30201690                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22360571                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5227755                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.731398                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145968061                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145805671                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89578040                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        218485359                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.706908                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409996                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109595337                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124469858                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     54000222                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21680                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1970026                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76514533                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.626748                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.322173                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35128289     45.91%     45.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16239189     21.22%     67.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9093752     11.88%     79.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3075564      4.02%     83.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2946681      3.85%     86.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1224619      1.60%     88.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3294481      4.31%     92.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       955896      1.25%     94.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4556062      5.95%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76514533                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109595337                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124469858                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25545136                       # Number of memory references committed
system.switch_cpus1.commit.loads             20783858                       # Number of loads committed
system.switch_cpus1.commit.membars              10840                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19494628                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108646420                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1680022                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4556062                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           250428551                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          364615640                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33200                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1237381                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109595337                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124469858                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109595337                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.779421                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.779421                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.283003                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.283003                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       684253305                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191044745                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      199635989                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21680                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85420951                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30810445                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25043852                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2103582                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13077651                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12032420                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3255159                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89227                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30941283                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             170875030                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30810445                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15287579                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37592391                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11290357                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6242273                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15156474                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       907230                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83916086                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.515973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.305995                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46323695     55.20%     55.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3303354      3.94%     59.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2667535      3.18%     62.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6494251      7.74%     70.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1754356      2.09%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2267962      2.70%     74.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1635811      1.95%     76.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          915681      1.09%     77.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18553441     22.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83916086                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.360690                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.000388                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32369403                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6055765                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36148314                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       243374                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9099221                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5259857                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        41225                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     204305356                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        77564                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9099221                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34738023                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1373840                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1193953                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33966462                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3544579                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     197073201                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        31868                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1468856                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1101878                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1637                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    275935387                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    920047241                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    920047241                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    169148332                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       106787022                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40036                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22360                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9714287                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18376942                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9347291                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       146194                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2941577                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         186372814                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38488                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        148076120                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       285613                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64382888                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    196602080                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5720                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83916086                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.764574                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.887504                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29048747     34.62%     34.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18126658     21.60%     56.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11798374     14.06%     70.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8775261     10.46%     80.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7562399      9.01%     89.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3909700      4.66%     94.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3351463      3.99%     98.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       627815      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       715669      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83916086                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         867480     71.11%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             5      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        176238     14.45%     85.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       176233     14.45%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    123368278     83.31%     83.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2106655      1.42%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16384      0.01%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14707226      9.93%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7877577      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     148076120                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.733487                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1219956                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008239                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    381573894                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    250794846                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    144298758                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     149296076                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       553631                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7244836                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2828                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          657                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2385196                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9099221                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         561316                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        81109                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    186411304                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       408764                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18376942                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9347291                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22104                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         72561                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          657                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1263379                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1178902                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2442281                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    145714392                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13791079                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2361727                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21459345                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20551122                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7668266                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.705839                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             144395026                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            144298758                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         94032031                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        265518127                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.689267                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354145                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     99092973                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121695763                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64716429                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32768                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2108928                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74816865                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.626582                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.140639                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29005134     38.77%     38.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20771405     27.76%     66.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8460035     11.31%     77.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4742288      6.34%     84.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3881161      5.19%     89.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1574034      2.10%     91.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1870246      2.50%     93.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       939362      1.26%     95.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3573200      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74816865                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     99092973                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121695763                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18094197                       # Number of memory references committed
system.switch_cpus2.commit.loads             11132102                       # Number of loads committed
system.switch_cpus2.commit.membars              16384                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17485304                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109652332                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2477529                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3573200                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           257655857                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          381929417                       # The number of ROB writes
system.switch_cpus2.timesIdled                  44664                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1504865                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           99092973                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121695763                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     99092973                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.862028                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.862028                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.160055                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.160055                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       655542059                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      199453790                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      188512886                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32768                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                85420951                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31499258                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25679516                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2102874                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13372922                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12323615                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3398348                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        93310                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     31513911                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             172973182                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31499258                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15721963                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             38439831                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11168447                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5358204                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         15559368                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1022217                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     84351594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.541456                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.293278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        45911763     54.43%     54.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2542986      3.01%     57.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4763391      5.65%     63.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         4734620      5.61%     68.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2940691      3.49%     72.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2342643      2.78%     74.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1463357      1.73%     76.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1371069      1.63%     78.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        18281074     21.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     84351594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.368753                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.024950                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        32861427                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5298946                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         36925328                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       226499                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       9039387                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5329056                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          259                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     207546454                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1382                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       9039387                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        35249961                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1012394                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1021140                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         34717814                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      3310892                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     200109557                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1376221                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents      1013524                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    280975778                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    933546591                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    933546591                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    173918009                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       107057769                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        35688                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17127                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          9217025                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18516419                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9447424                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       120574                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3469316                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         188686538                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34253                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        150344197                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       293712                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     63729875                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    194970011                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     84351594                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.782352                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.895740                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     28823335     34.17%     34.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18300330     21.70%     55.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12247897     14.52%     70.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7932611      9.40%     79.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8348665      9.90%     89.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4045910      4.80%     94.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3184393      3.78%     98.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       727952      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       740501      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     84351594                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         936599     72.57%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        178218     13.81%     86.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       175845     13.62%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    125764100     83.65%     83.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2020400      1.34%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17124      0.01%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14547487      9.68%     94.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7995086      5.32%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     150344197                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.760039                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1290662                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008585                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    386624362                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    252451016                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    146910927                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     151634859                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       470695                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7178624                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         1971                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          351                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2265012                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       9039387                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         530083                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        90967                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    188720794                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       377222                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18516419                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9447424                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17127                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         71358                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          351                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1316571                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1167440                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2484011                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    148358639                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13879467                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1985558                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21689667                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21038470                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7810200                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.736795                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             146957197                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            146910927                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         93652189                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        268751729                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.719847                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.348471                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    101289478                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    124717011                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     64004247                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34252                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2128324                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     75312207                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.656000                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.148984                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     28505718     37.85%     37.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21124818     28.05%     65.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8776981     11.65%     77.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4376921      5.81%     83.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4371134      5.80%     89.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1772491      2.35%     91.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1781231      2.37%     93.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       950213      1.26%     95.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3652700      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     75312207                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    101289478                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     124717011                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18520207                       # Number of memory references committed
system.switch_cpus3.commit.loads             11337795                       # Number of loads committed
system.switch_cpus3.commit.membars              17126                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18001561                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112360460                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2572279                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3652700                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           260380765                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          386487798                       # The number of ROB writes
system.switch_cpus3.timesIdled                  34007                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1069357                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          101289478                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            124717011                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    101289478                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.843335                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.843335                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.185769                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.185769                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       666453638                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      204085309                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      190645759                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34252                       # number of misc regfile writes
system.l2.replacements                          57227                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1438337                       # Total number of references to valid blocks.
system.l2.sampled_refs                          89995                       # Sample count of references to valid blocks.
system.l2.avg_refs                          15.982410                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           355.215340                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      5.546220                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5977.069380                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      7.014314                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5480.763945                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      6.342391                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   4867.764804                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      5.466030                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2634.383568                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4145.531014                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3265.440997                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3505.421035                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2512.040963                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.010840                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000169                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.182406                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000214                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.167260                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000194                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.148552                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000167                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.080395                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.126512                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.099653                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.106977                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.076661                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        78949                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        38419                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        54518                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        31983                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  203869                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            55003                       # number of Writeback hits
system.l2.Writeback_hits::total                 55003                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        78949                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        38419                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        54518                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        31983                       # number of demand (read+write) hits
system.l2.demand_hits::total                   203869                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        78949                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        38419                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        54518                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        31983                       # number of overall hits
system.l2.overall_hits::total                  203869                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        16597                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        15650                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        17499                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         7424                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 57223                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        16597                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        15650                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        17499                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         7424                       # number of demand (read+write) misses
system.l2.demand_misses::total                  57223                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        16597                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        15650                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        17499                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         7424                       # number of overall misses
system.l2.overall_misses::total                 57223                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       436528                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    913977620                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       668558                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    845301012                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       589012                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    914316749                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       589732                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    419212949                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3095092160                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       436528                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    913977620                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       668558                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    845301012                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       589012                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    914316749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       589732                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    419212949                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3095092160                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       436528                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    913977620                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       668558                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    845301012                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       589012                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    914316749                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       589732                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    419212949                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3095092160                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95546                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        54069                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        72017                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        39407                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              261092                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        55003                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             55003                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95546                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        54069                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        72017                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        39407                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               261092                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95546                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        54069                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        72017                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        39407                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              261092                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.173707                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.289445                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.242984                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.188393                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.219168                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.173707                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.289445                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.242984                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.188393                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.219168                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.173707                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.289445                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.242984                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.188393                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.219168                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 39684.363636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 55068.844972                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44570.533333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 54012.844217                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 45308.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 52249.657066                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 42123.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 56467.261449                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54088.254024                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 39684.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 55068.844972                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44570.533333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 54012.844217                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 45308.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 52249.657066                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 42123.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 56467.261449                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54088.254024                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 39684.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 55068.844972                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44570.533333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 54012.844217                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 45308.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 52249.657066                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 42123.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 56467.261449                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54088.254024                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                14953                       # number of writebacks
system.l2.writebacks::total                     14953                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        16597                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        15650                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        17499                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         7424                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            57223                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        16597                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        15650                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        17499                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         7424                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             57223                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        16597                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        15650                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        17499                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         7424                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            57223                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       373509                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    818749292                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       582182                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    754615128                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       514056                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    813131848                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       509507                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    376347444                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2764822966                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       373509                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    818749292                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       582182                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    754615128                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       514056                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    813131848                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       509507                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    376347444                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2764822966                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       373509                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    818749292                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       582182                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    754615128                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       514056                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    813131848                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       509507                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    376347444                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2764822966                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.173707                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.289445                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.242984                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.188393                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.219168                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.173707                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.289445                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.242984                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.188393                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.219168                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.173707                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.289445                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.242984                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.188393                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.219168                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 33955.363636                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 49331.161776                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 38812.133333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48218.219042                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 39542.769231                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 46467.332305                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 36393.357143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 50693.351832                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48316.637820                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 33955.363636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 49331.161776                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 38812.133333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 48218.219042                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 39542.769231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 46467.332305                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 36393.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 50693.351832                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48316.637820                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 33955.363636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 49331.161776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 38812.133333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 48218.219042                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 39542.769231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 46467.332305                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 36393.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 50693.351832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48316.637820                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996608                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015677689                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843335.188748                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996608                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15670028                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15670028                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15670028                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15670028                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15670028                       # number of overall hits
system.cpu0.icache.overall_hits::total       15670028                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       526957                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       526957                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       526957                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       526957                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       526957                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       526957                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15670040                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15670040                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15670040                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15670040                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15670040                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15670040                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 43913.083333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 43913.083333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 43913.083333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 43913.083333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 43913.083333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 43913.083333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       448198                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       448198                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       448198                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       448198                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       448198                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       448198                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 40745.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 40745.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 40745.272727                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 40745.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 40745.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 40745.272727                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95546                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191899289                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95802                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2003.082284                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.483791                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.516209                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915952                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084048                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11634894                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11634894                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709460                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709460                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17091                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17091                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19344354                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19344354                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19344354                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19344354                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       357296                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       357296                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           65                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           65                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       357361                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        357361                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       357361                       # number of overall misses
system.cpu0.dcache.overall_misses::total       357361                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  10671076842                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10671076842                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2039658                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2039658                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  10673116500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10673116500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  10673116500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10673116500                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11992190                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11992190                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17091                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17091                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19701715                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19701715                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19701715                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19701715                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029794                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029794                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018139                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018139                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018139                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018139                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29866.208527                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29866.208527                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 31379.353846                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31379.353846                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29866.483752                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29866.483752                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29866.483752                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29866.483752                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        16910                       # number of writebacks
system.cpu0.dcache.writebacks::total            16910                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       261750                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       261750                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           65                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           65                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       261815                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       261815                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       261815                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       261815                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95546                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95546                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95546                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95546                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95546                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95546                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1699211366                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1699211366                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1699211366                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1699211366                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1699211366                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1699211366                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007967                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007967                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004850                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004850                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004850                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004850                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 17784.222950                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17784.222950                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17784.222950                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17784.222950                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17784.222950                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17784.222950                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993943                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929540464                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1715019.306273                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993943                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18074474                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18074474                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18074474                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18074474                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18074474                       # number of overall hits
system.cpu1.icache.overall_hits::total       18074474                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       783294                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       783294                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       783294                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       783294                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       783294                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       783294                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18074490                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18074490                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18074490                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18074490                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18074490                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18074490                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 48955.875000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48955.875000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 48955.875000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48955.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 48955.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48955.875000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       705922                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       705922                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       705922                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       705922                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       705922                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       705922                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 47061.466667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 47061.466667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 47061.466667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 47061.466667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 47061.466667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 47061.466667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54069                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232406157                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54325                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4278.070078                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.839514                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.160486                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.831404                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.168596                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22675679                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22675679                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4739578                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4739578                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10856                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10856                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10840                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10840                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27415257                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27415257                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27415257                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27415257                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       175032                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       175032                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       175032                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        175032                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       175032                       # number of overall misses
system.cpu1.dcache.overall_misses::total       175032                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7306380218                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7306380218                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7306380218                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7306380218                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7306380218                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7306380218                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22850711                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22850711                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4739578                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4739578                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10840                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10840                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27590289                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27590289                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27590289                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27590289                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007660                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007660                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006344                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006344                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006344                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006344                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 41743.111077                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 41743.111077                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 41743.111077                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 41743.111077                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 41743.111077                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41743.111077                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10791                       # number of writebacks
system.cpu1.dcache.writebacks::total            10791                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       120963                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       120963                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       120963                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       120963                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       120963                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       120963                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54069                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54069                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54069                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54069                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54069                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54069                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1201074586                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1201074586                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1201074586                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1201074586                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1201074586                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1201074586                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002366                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002366                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001960                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001960                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001960                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001960                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 22213.737743                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22213.737743                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 22213.737743                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22213.737743                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 22213.737743                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22213.737743                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.997119                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1020237213                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2056929.864919                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.997119                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020829                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15156458                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15156458                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15156458                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15156458                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15156458                       # number of overall hits
system.cpu2.icache.overall_hits::total       15156458                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       765623                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       765623                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       765623                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       765623                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       765623                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       765623                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15156474                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15156474                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15156474                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15156474                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15156474                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15156474                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 47851.437500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 47851.437500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 47851.437500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 47851.437500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 47851.437500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 47851.437500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       603907                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       603907                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       603907                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       603907                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       603907                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       603907                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 46454.384615                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 46454.384615                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 46454.384615                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 46454.384615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 46454.384615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 46454.384615                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 72017                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               181178773                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 72273                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2506.866645                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.719122                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.280878                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901247                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098753                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10477754                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10477754                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6929327                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6929327                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21748                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21748                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16384                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16384                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17407081                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17407081                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17407081                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17407081                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       154405                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       154405                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       154405                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        154405                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       154405                       # number of overall misses
system.cpu2.dcache.overall_misses::total       154405                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   5032355629                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   5032355629                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   5032355629                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   5032355629                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   5032355629                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   5032355629                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10632159                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10632159                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6929327                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6929327                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21748                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21748                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16384                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16384                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17561486                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17561486                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17561486                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17561486                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014522                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014522                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008792                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008792                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008792                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008792                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32591.921434                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32591.921434                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32591.921434                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32591.921434                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32591.921434                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32591.921434                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        18326                       # number of writebacks
system.cpu2.dcache.writebacks::total            18326                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        82388                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        82388                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        82388                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        82388                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        82388                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        82388                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        72017                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        72017                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        72017                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        72017                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        72017                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        72017                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1443814195                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1443814195                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1443814195                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1443814195                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1443814195                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1443814195                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006774                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006774                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004101                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004101                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004101                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004101                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20048.241318                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20048.241318                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 20048.241318                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20048.241318                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 20048.241318                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20048.241318                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.997728                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1018519225                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2199825.539957                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.997728                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          449                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022432                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.719551                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     15559351                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15559351                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     15559351                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15559351                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     15559351                       # number of overall hits
system.cpu3.icache.overall_hits::total       15559351                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       788721                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       788721                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       788721                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       788721                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       788721                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       788721                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     15559368                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15559368                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     15559368                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15559368                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     15559368                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15559368                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 46395.352941                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 46395.352941                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 46395.352941                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 46395.352941                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 46395.352941                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 46395.352941                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       636757                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       636757                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       636757                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       636757                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       636757                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       636757                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 45482.642857                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 45482.642857                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 45482.642857                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 45482.642857                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 45482.642857                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 45482.642857                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 39407                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               169869889                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 39663                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4282.830068                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.835995                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.164005                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.905609                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.094391                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10587148                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10587148                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7148724                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7148724                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17127                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17127                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17126                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17126                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17735872                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17735872                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17735872                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17735872                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       103775                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       103775                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       103775                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        103775                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       103775                       # number of overall misses
system.cpu3.dcache.overall_misses::total       103775                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   3576263596                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   3576263596                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   3576263596                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   3576263596                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   3576263596                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   3576263596                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10690923                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10690923                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7148724                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7148724                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17127                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17127                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17126                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17126                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17839647                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17839647                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17839647                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17839647                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009707                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009707                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005817                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005817                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005817                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005817                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 34461.706538                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 34461.706538                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 34461.706538                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 34461.706538                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 34461.706538                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 34461.706538                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8976                       # number of writebacks
system.cpu3.dcache.writebacks::total             8976                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        64368                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        64368                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        64368                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        64368                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        64368                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        64368                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        39407                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        39407                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        39407                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        39407                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        39407                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        39407                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    685028333                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    685028333                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    685028333                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    685028333                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    685028333                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    685028333                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003686                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003686                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002209                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002209                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002209                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002209                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 17383.417489                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 17383.417489                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 17383.417489                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 17383.417489                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 17383.417489                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 17383.417489                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
