{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1519832817044 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519832817045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 28 23:46:56 2018 " "Processing started: Wed Feb 28 23:46:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519832817045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832817045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DDR2_control -c DDR2_control " "Command: quartus_sta DDR2_control -c DDR2_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832817045 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1519832817169 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832817570 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832817570 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832817620 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832817620 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altpll_28l3 " "Entity altpll_28l3" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *phasedone_state*  " "set_false_path -from ** -to *phasedone_state* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1519832818250 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *internal_phasestep*  " "set_false_path -from ** -to *internal_phasestep* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1519832818250 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1519832818250 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1519832818250 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1519832818250 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1519832818250 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832818250 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr2_controller_example_top.sdc " "Reading SDC File: 'ddr2_controller_example_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832818315 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_controller_example_top.sdc 1 pnf port " "Ignored filter at ddr2_controller_example_top.sdc(1): pnf could not be matched with a port" {  } { { "E:/Git_FPGA/DDR2/ddr2_controller_example_top.sdc" "" { Text "E:/Git_FPGA/DDR2/ddr2_controller_example_top.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832818316 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_controller_example_top.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_controller_example_top.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf\"\] " "set_false_path -from * -to \[get_ports \"pnf\"\]" {  } { { "E:/Git_FPGA/DDR2/ddr2_controller_example_top.sdc" "" { Text "E:/Git_FPGA/DDR2/ddr2_controller_example_top.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1519832818316 ""}  } { { "E:/Git_FPGA/DDR2/ddr2_controller_example_top.sdc" "" { Text "E:/Git_FPGA/DDR2/ddr2_controller_example_top.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832818316 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_controller_example_top.sdc 2 test_complete port " "Ignored filter at ddr2_controller_example_top.sdc(2): test_complete could not be matched with a port" {  } { { "E:/Git_FPGA/DDR2/ddr2_controller_example_top.sdc" "" { Text "E:/Git_FPGA/DDR2/ddr2_controller_example_top.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832818316 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_controller_example_top.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_controller_example_top.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"test_complete\"\] " "set_false_path -from * -to \[get_ports \"test_complete\"\]" {  } { { "E:/Git_FPGA/DDR2/ddr2_controller_example_top.sdc" "" { Text "E:/Git_FPGA/DDR2/ddr2_controller_example_top.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1519832818316 ""}  } { { "E:/Git_FPGA/DDR2/ddr2_controller_example_top.sdc" "" { Text "E:/Git_FPGA/DDR2/ddr2_controller_example_top.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832818316 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_controller_example_top.sdc 3 pnf_per_byte\[*\] port " "Ignored filter at ddr2_controller_example_top.sdc(3): pnf_per_byte\[*\] could not be matched with a port" {  } { { "E:/Git_FPGA/DDR2/ddr2_controller_example_top.sdc" "" { Text "E:/Git_FPGA/DDR2/ddr2_controller_example_top.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832818317 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_controller_example_top.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_controller_example_top.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\] " "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\]" {  } { { "E:/Git_FPGA/DDR2/ddr2_controller_example_top.sdc" "" { Text "E:/Git_FPGA/DDR2/ddr2_controller_example_top.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1519832818317 ""}  } { { "E:/Git_FPGA/DDR2/ddr2_controller_example_top.sdc" "" { Text "E:/Git_FPGA/DDR2/ddr2_controller_example_top.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832818317 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ext_clk " "Node: ext_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ddr2_controller:u3_ddr2_controller_inst\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dm\[0\].dm_ddio_out~DFFLO ext_clk " "Register ddr2_controller:u3_ddr2_controller_inst\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dm\[0\].dm_ddio_out~DFFLO is being clocked by ext_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1519832818342 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832818342 "|DDR2_control|ext_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ddr2_controller:u3_ddr2_controller_inst\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|scan_clk " "Node: ddr2_controller:u3_ddr2_controller_inst\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|scan_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ddr2_controller:u3_ddr2_controller_inst\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|pll1~OBSERVABLEPHASEUPDOWNDFF ddr2_controller:u3_ddr2_controller_inst\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|scan_clk " "Register ddr2_controller:u3_ddr2_controller_inst\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|pll1~OBSERVABLEPHASEUPDOWNDFF is being clocked by ddr2_controller:u3_ddr2_controller_inst\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|scan_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1519832818343 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832818343 "|DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u1_sys_ctrl\|pll_control_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000 " "Node: u1_sys_ctrl\|pll_control_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519832818376 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u1_sys_ctrl\|pll_control_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000 " "Node: u1_sys_ctrl\|pll_control_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519832818376 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u3_ddr2_controller_inst\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u3_ddr2_controller_inst\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519832818376 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u3_ddr2_controller_inst\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u3_ddr2_controller_inst\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519832818376 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u3_ddr2_controller_inst\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u3_ddr2_controller_inst\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519832818376 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u3_ddr2_controller_inst\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u3_ddr2_controller_inst\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519832818376 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u3_ddr2_controller_inst\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u3_ddr2_controller_inst\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519832818376 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832818376 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1519832818376 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1519832818376 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832818376 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1519832818377 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1519832818405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.548 " "Worst-case setup slack is 45.548" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832818434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832818434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.548               0.000 altera_reserved_tck  " "   45.548               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832818434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832818434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832818439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832818439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 altera_reserved_tck  " "    0.453               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832818439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832818439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.218 " "Worst-case recovery slack is 97.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832818442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832818442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.218               0.000 altera_reserved_tck  " "   97.218               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832818442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832818442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.336 " "Worst-case removal slack is 1.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832818446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832818446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.336               0.000 altera_reserved_tck  " "    1.336               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832818446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832818446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.626 " "Worst-case minimum pulse width slack is 49.626" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832818449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832818449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.626               0.000 altera_reserved_tck  " "   49.626               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832818449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832818449 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1519832818513 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1519832818513 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1519832818513 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1519832818513 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.300 ns " "Worst Case Available Settling Time: 343.300 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1519832818513 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1519832818513 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832818513 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1519832818521 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832818575 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832819799 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ext_clk " "Node: ext_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ddr2_controller:u3_ddr2_controller_inst\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dm\[0\].dm_ddio_out~DFFLO ext_clk " "Register ddr2_controller:u3_ddr2_controller_inst\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dm\[0\].dm_ddio_out~DFFLO is being clocked by ext_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1519832820210 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832820210 "|DDR2_control|ext_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ddr2_controller:u3_ddr2_controller_inst\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|scan_clk " "Node: ddr2_controller:u3_ddr2_controller_inst\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|scan_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ddr2_controller:u3_ddr2_controller_inst\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|pll1~OBSERVABLEPHASEUPDOWNDFF ddr2_controller:u3_ddr2_controller_inst\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|scan_clk " "Register ddr2_controller:u3_ddr2_controller_inst\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|pll1~OBSERVABLEPHASEUPDOWNDFF is being clocked by ddr2_controller:u3_ddr2_controller_inst\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|scan_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1519832820211 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832820211 "|DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u1_sys_ctrl\|pll_control_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000 " "Node: u1_sys_ctrl\|pll_control_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519832820221 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u1_sys_ctrl\|pll_control_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000 " "Node: u1_sys_ctrl\|pll_control_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519832820221 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u3_ddr2_controller_inst\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u3_ddr2_controller_inst\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519832820221 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u3_ddr2_controller_inst\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u3_ddr2_controller_inst\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519832820221 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u3_ddr2_controller_inst\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u3_ddr2_controller_inst\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519832820221 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u3_ddr2_controller_inst\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u3_ddr2_controller_inst\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519832820221 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u3_ddr2_controller_inst\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u3_ddr2_controller_inst\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519832820221 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832820221 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1519832820222 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1519832820222 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832820222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.023 " "Worst-case setup slack is 46.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832820238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832820238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.023               0.000 altera_reserved_tck  " "   46.023               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832820238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832820238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832820245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832820245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832820245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832820245 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.410 " "Worst-case recovery slack is 97.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832820250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832820250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.410               0.000 altera_reserved_tck  " "   97.410               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832820250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832820250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.241 " "Worst-case removal slack is 1.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832820259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832820259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.241               0.000 altera_reserved_tck  " "    1.241               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832820259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832820259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.483 " "Worst-case minimum pulse width slack is 49.483" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832820262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832820262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.483               0.000 altera_reserved_tck  " "   49.483               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832820262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832820262 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1519832820316 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1519832820316 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1519832820316 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1519832820316 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.864 ns " "Worst Case Available Settling Time: 343.864 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1519832820316 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1519832820316 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832820316 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1519832820324 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ext_clk " "Node: ext_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ddr2_controller:u3_ddr2_controller_inst\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dm\[0\].dm_ddio_out~DFFLO ext_clk " "Register ddr2_controller:u3_ddr2_controller_inst\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|dm\[0\].dm_ddio_out~DFFLO is being clocked by ext_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1519832820659 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832820659 "|DDR2_control|ext_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ddr2_controller:u3_ddr2_controller_inst\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|scan_clk " "Node: ddr2_controller:u3_ddr2_controller_inst\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|scan_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ddr2_controller:u3_ddr2_controller_inst\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|pll1~OBSERVABLEPHASEUPDOWNDFF ddr2_controller:u3_ddr2_controller_inst\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|scan_clk " "Register ddr2_controller:u3_ddr2_controller_inst\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|pll1~OBSERVABLEPHASEUPDOWNDFF is being clocked by ddr2_controller:u3_ddr2_controller_inst\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|scan_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1519832820659 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832820659 "|DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u1_sys_ctrl\|pll_control_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000 " "Node: u1_sys_ctrl\|pll_control_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519832820670 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u1_sys_ctrl\|pll_control_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000 " "Node: u1_sys_ctrl\|pll_control_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519832820670 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u3_ddr2_controller_inst\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u3_ddr2_controller_inst\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519832820670 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u3_ddr2_controller_inst\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u3_ddr2_controller_inst\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519832820670 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u3_ddr2_controller_inst\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u3_ddr2_controller_inst\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519832820670 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u3_ddr2_controller_inst\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u3_ddr2_controller_inst\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519832820670 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u3_ddr2_controller_inst\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u3_ddr2_controller_inst\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519832820670 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832820670 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1519832820670 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1519832820670 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832820670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.314 " "Worst-case setup slack is 48.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832820678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832820678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.314               0.000 altera_reserved_tck  " "   48.314               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832820678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832820678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832820691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832820691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832820691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832820691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.758 " "Worst-case recovery slack is 98.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832820700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832820700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.758               0.000 altera_reserved_tck  " "   98.758               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832820700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832820700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.565 " "Worst-case removal slack is 0.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832820706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832820706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.565               0.000 altera_reserved_tck  " "    0.565               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832820706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832820706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.522 " "Worst-case minimum pulse width slack is 49.522" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832820710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832820710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.522               0.000 altera_reserved_tck  " "   49.522               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519832820710 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832820710 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1519832820769 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1519832820769 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1519832820769 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1519832820769 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 347.389 ns " "Worst Case Available Settling Time: 347.389 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1519832820769 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1519832820769 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832820769 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832821248 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832821249 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 47 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "744 " "Peak virtual memory: 744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519832821388 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 28 23:47:01 2018 " "Processing ended: Wed Feb 28 23:47:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519832821388 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519832821388 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519832821388 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519832821388 ""}
