// Seed: 2627286979
module module_0 ();
  assign id_1 = 'd0;
  wire id_2, id_3;
  assign id_2 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  always_comb
    if (id_4) begin : LABEL_0
      id_3[1'd0] <= 1 && 1;
      $display(1'b0, 1);
    end else assume (id_3);
  module_0 modCall_1 ();
endmodule
