{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1464569392961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 32-bit " "Running Quartus II 32-bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464569392961 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 30 08:49:51 2016 " "Processing started: Mon May 30 08:49:51 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464569392961 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1464569392961 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map TemperatureControl -c TemperatureControl --generate_functional_sim_netlist " "Command: quartus_map TemperatureControl -c TemperatureControl --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1464569392961 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1464569395036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/testadda.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/testadda.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestADDA " "Found entity 1: TestADDA" {  } { { "verilog/TestADDA.v" "" { Text "F:/TemperatureControl/verilog/TestADDA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464569395160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464569395160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/pwmgeneratorpre.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/pwmgeneratorpre.v" { { "Info" "ISGN_ENTITY_NAME" "1 PwmGenerator " "Found entity 1: PwmGenerator" {  } { { "verilog/PwmGeneratorPre.v" "" { Text "F:/TemperatureControl/verilog/PwmGeneratorPre.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464569395192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464569395192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/ad.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/ad.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD " "Found entity 1: AD" {  } { { "verilog/AD.v" "" { Text "F:/TemperatureControl/verilog/AD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464569395207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464569395207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/clockgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/clockgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockGenerator " "Found entity 1: ClockGenerator" {  } { { "verilog/ClockGenerator.v" "" { Text "F:/TemperatureControl/verilog/ClockGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464569395238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464569395238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/fixfreqpwmgen.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/fixfreqpwmgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 FixFreqPwmGen " "Found entity 1: FixFreqPwmGen" {  } { { "verilog/FixFreqPwmGen.v" "" { Text "F:/TemperatureControl/verilog/FixFreqPwmGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464569395254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464569395254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/pidcore.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/pidcore.v" { { "Info" "ISGN_ENTITY_NAME" "1 PidCore " "Found entity 1: PidCore" {  } { { "verilog/PidCore.v" "" { Text "F:/TemperatureControl/verilog/PidCore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464569395301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464569395301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/da.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/da.v" { { "Info" "ISGN_ENTITY_NAME" "1 DA " "Found entity 1: DA" {  } { { "verilog/DA.v" "" { Text "F:/TemperatureControl/verilog/DA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464569395316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464569395316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/top.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "verilog/Top.v" "" { Text "F:/TemperatureControl/verilog/Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464569395348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464569395348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/testpwm.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/testpwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestPwm " "Found entity 1: TestPwm" {  } { { "verilog/TestPwm.v" "" { Text "F:/TemperatureControl/verilog/TestPwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464569395363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464569395363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/displaydifference.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/displaydifference.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayDifference " "Found entity 1: DisplayDifference" {  } { { "verilog/DisplayDifference.v" "" { Text "F:/TemperatureControl/verilog/DisplayDifference.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464569395394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464569395394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/destsetting.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/destsetting.v" { { "Info" "ISGN_ENTITY_NAME" "1 DestSetting " "Found entity 1: DestSetting" {  } { { "verilog/DestSetting.v" "" { Text "F:/TemperatureControl/verilog/DestSetting.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464569395426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464569395426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/dispalydestandcurr.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/dispalydestandcurr.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayDestAndCurr " "Found entity 1: DisplayDestAndCurr" {  } { { "verilog/DispalyDestAndCurr.v" "" { Text "F:/TemperatureControl/verilog/DispalyDestAndCurr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464569395441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464569395441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/simplecore.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/simplecore.v" { { "Info" "ISGN_ENTITY_NAME" "1 SimpleCore " "Found entity 1: SimpleCore" {  } { { "verilog/SimpleCore.v" "" { Text "F:/TemperatureControl/verilog/SimpleCore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464569395472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464569395472 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TestADDA.v(13) " "Verilog HDL Instantiation warning at TestADDA.v(13): instance has no name" {  } { { "verilog/TestADDA.v" "" { Text "F:/TemperatureControl/verilog/TestADDA.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1464569395472 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TestADDA.v(14) " "Verilog HDL Instantiation warning at TestADDA.v(14): instance has no name" {  } { { "verilog/TestADDA.v" "" { Text "F:/TemperatureControl/verilog/TestADDA.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1464569395472 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top.v(23) " "Verilog HDL Instantiation warning at Top.v(23): instance has no name" {  } { { "verilog/Top.v" "" { Text "F:/TemperatureControl/verilog/Top.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1464569395472 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top.v(24) " "Verilog HDL Instantiation warning at Top.v(24): instance has no name" {  } { { "verilog/Top.v" "" { Text "F:/TemperatureControl/verilog/Top.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1464569395472 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top.v(25) " "Verilog HDL Instantiation warning at Top.v(25): instance has no name" {  } { { "verilog/Top.v" "" { Text "F:/TemperatureControl/verilog/Top.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1464569395472 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top.v(26) " "Verilog HDL Instantiation warning at Top.v(26): instance has no name" {  } { { "verilog/Top.v" "" { Text "F:/TemperatureControl/verilog/Top.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1464569395472 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top.v(27) " "Verilog HDL Instantiation warning at Top.v(27): instance has no name" {  } { { "verilog/Top.v" "" { Text "F:/TemperatureControl/verilog/Top.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1464569395472 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top.v(28) " "Verilog HDL Instantiation warning at Top.v(28): instance has no name" {  } { { "verilog/Top.v" "" { Text "F:/TemperatureControl/verilog/Top.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1464569395472 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top.v(29) " "Verilog HDL Instantiation warning at Top.v(29): instance has no name" {  } { { "verilog/Top.v" "" { Text "F:/TemperatureControl/verilog/Top.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1464569395472 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DispalyDestAndCurr.v(9) " "Verilog HDL Instantiation warning at DispalyDestAndCurr.v(9): instance has no name" {  } { { "verilog/DispalyDestAndCurr.v" "" { Text "F:/TemperatureControl/verilog/DispalyDestAndCurr.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1464569395472 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top.v(30) " "Verilog HDL Instantiation warning at Top.v(30): instance has no name" {  } { { "verilog/Top.v" "" { Text "F:/TemperatureControl/verilog/Top.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1464569395472 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TestPwm.v(11) " "Verilog HDL Instantiation warning at TestPwm.v(11): instance has no name" {  } { { "verilog/TestPwm.v" "" { Text "F:/TemperatureControl/verilog/TestPwm.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1464569395472 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TestPwm.v(12) " "Verilog HDL Instantiation warning at TestPwm.v(12): instance has no name" {  } { { "verilog/TestPwm.v" "" { Text "F:/TemperatureControl/verilog/TestPwm.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1464569395472 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AD " "Elaborating entity \"AD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1464569395519 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 14 s Quartus II 32-bit " "Quartus II 32-bit Functional Simulation Netlist Generation was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "319 " "Peak virtual memory: 319 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464569395800 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 30 08:49:55 2016 " "Processing ended: Mon May 30 08:49:55 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464569395800 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464569395800 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464569395800 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1464569395800 ""}
