#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f14cb3d0f0 .scope module, "processor_tb" "processor_tb" 2 98;
 .timescale 0 0;
v000001f14cb43990_0 .var "clk", 0 0;
v000001f14cb43350_0 .net "result", 7 0, v000001f14cb43080_0;  1 drivers
v000001f14cb44070_0 .var "rst", 0 0;
S_000001f14cb3d560 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 2 159, 2 159 0, S_000001f14cb3d0f0;
 .timescale 0 0;
v000001f14cb12e90_0 .var/i "i", 31 0;
S_000001f14cb12830 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 2 163, 2 163 0, S_000001f14cb3d0f0;
 .timescale 0 0;
v000001f14cb130b0_0 .var/i "i", 31 0;
S_000001f14cb129c0 .scope module, "uut" "processor" 2 105, 2 6 0, S_000001f14cb3d0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 8 "result";
v000001f14cb12b50_0 .net "clk", 0 0, v000001f14cb43990_0;  1 drivers
v000001f14cb12bf0_0 .var "instruction", 7 0;
v000001f14cb42cc0_0 .net "mem_addr", 2 0, L_000001f14cb43df0;  1 drivers
v000001f14cb42d60 .array "memory", 7 0, 7 0;
v000001f14cb42e00_0 .net "opcode", 1 0, L_000001f14cb43a30;  1 drivers
v000001f14cb42ea0_0 .var "pc", 2 0;
v000001f14cb42f40_0 .net "reg_addr", 2 0, L_000001f14cb433f0;  1 drivers
v000001f14cb42fe0 .array "registers", 7 0, 7 0;
v000001f14cb43080_0 .var "result", 7 0;
v000001f14cb43d50_0 .net "rst", 0 0, v000001f14cb44070_0;  1 drivers
E_000001f14cb375c0 .event posedge, v000001f14cb43d50_0, v000001f14cb12b50_0;
L_000001f14cb43a30 .part v000001f14cb12bf0_0, 6, 2;
L_000001f14cb433f0 .part v000001f14cb12bf0_0, 3, 3;
L_000001f14cb43df0 .part v000001f14cb12bf0_0, 0, 3;
S_000001f14cb42b30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 46, 2 46 0, S_000001f14cb129c0;
 .timescale 0 0;
v000001f14cb3d6f0_0 .var/i "i", 31 0;
    .scope S_000001f14cb129c0;
T_0 ;
    %wait E_000001f14cb375c0;
    %load/vec4 v000001f14cb43d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f14cb42ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f14cb43080_0, 0;
    %fork t_1, S_000001f14cb42b30;
    %jmp t_0;
    .scope S_000001f14cb42b30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f14cb3d6f0_0, 0, 32;
T_0.2 ;
    %load/vec4 v000001f14cb3d6f0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v000001f14cb3d6f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f14cb42fe0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v000001f14cb3d6f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f14cb42d60, 0, 4;
    %load/vec4 v000001f14cb3d6f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f14cb3d6f0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .scope S_000001f14cb129c0;
t_0 %join;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f14cb42e00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v000001f14cb42cc0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001f14cb42d60, 4;
    %load/vec4 v000001f14cb42f40_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f14cb42fe0, 0, 4;
    %load/vec4 v000001f14cb42cc0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001f14cb42d60, 4;
    %assign/vec4 v000001f14cb43080_0, 0;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v000001f14cb42f40_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001f14cb42fe0, 4;
    %load/vec4 v000001f14cb42cc0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f14cb42d60, 0, 4;
    %load/vec4 v000001f14cb42f40_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001f14cb42fe0, 4;
    %assign/vec4 v000001f14cb43080_0, 0;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v000001f14cb42f40_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001f14cb42fe0, 4;
    %load/vec4 v000001f14cb42cc0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001f14cb42fe0, 4;
    %add;
    %load/vec4 v000001f14cb42f40_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f14cb42fe0, 0, 4;
    %load/vec4 v000001f14cb42f40_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001f14cb42fe0, 4;
    %load/vec4 v000001f14cb42cc0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001f14cb42fe0, 4;
    %add;
    %assign/vec4 v000001f14cb43080_0, 0;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v000001f14cb42f40_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001f14cb42fe0, 4;
    %load/vec4 v000001f14cb42cc0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001f14cb42fe0, 4;
    %sub;
    %load/vec4 v000001f14cb42f40_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f14cb42fe0, 0, 4;
    %load/vec4 v000001f14cb42f40_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001f14cb42fe0, 4;
    %load/vec4 v000001f14cb42cc0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001f14cb42fe0, 4;
    %sub;
    %assign/vec4 v000001f14cb43080_0, 0;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %load/vec4 v000001f14cb42ea0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001f14cb42ea0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001f14cb3d0f0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f14cb43990_0, 0, 1;
T_1.0 ;
    %delay 5, 0;
    %load/vec4 v000001f14cb43990_0;
    %inv;
    %store/vec4 v000001f14cb43990_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_000001f14cb3d0f0;
T_2 ;
    %vpi_call 2 119 "$monitor", "Time=%0t rst=%b result=%h", $time, v000001f14cb44070_0, v000001f14cb43350_0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001f14cb3d0f0;
T_3 ;
    %vpi_call 2 125 "$dumpfile", "processor.vcd" {0 0 0};
    %vpi_call 2 126 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f14cb3d0f0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f14cb44070_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f14cb44070_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001f14cb12bf0_0, 0, 8;
    %pushi/vec4 90, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f14cb42d60, 4, 0;
    %delay 10, 0;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v000001f14cb12bf0_0, 0, 8;
    %pushi/vec4 60, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f14cb42d60, 4, 0;
    %delay 10, 0;
    %pushi/vec4 144, 0, 8;
    %store/vec4 v000001f14cb12bf0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 145, 0, 8;
    %store/vec4 v000001f14cb12bf0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 83, 0, 8;
    %store/vec4 v000001f14cb12bf0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 217, 0, 8;
    %store/vec4 v000001f14cb12bf0_0, 0, 8;
    %delay 10, 0;
    %vpi_call 2 158 "$display", "Final register values:" {0 0 0};
    %fork t_3, S_000001f14cb3d560;
    %jmp t_2;
    .scope S_000001f14cb3d560;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f14cb12e90_0, 0, 32;
T_3.0 ;
    %load/vec4 v000001f14cb12e90_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.1, 5;
    %vpi_call 2 160 "$display", "R%0d = %h", v000001f14cb12e90_0, &A<v000001f14cb42fe0, v000001f14cb12e90_0 > {0 0 0};
    %load/vec4 v000001f14cb12e90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f14cb12e90_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .scope S_000001f14cb3d0f0;
t_2 %join;
    %vpi_call 2 162 "$display", "\012Final memory values:" {0 0 0};
    %fork t_5, S_000001f14cb12830;
    %jmp t_4;
    .scope S_000001f14cb12830;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f14cb130b0_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001f14cb130b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.3, 5;
    %vpi_call 2 164 "$display", "M%0d = %h", v000001f14cb130b0_0, &A<v000001f14cb42d60, v000001f14cb130b0_0 > {0 0 0};
    %load/vec4 v000001f14cb130b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f14cb130b0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_000001f14cb3d0f0;
t_4 %join;
    %delay 10, 0;
    %vpi_call 2 167 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "processor.v";
