# vsim work.top "+UVM_VERBOSITY=UVM_DEBUG" "+UVM_RESOURCE_DB_TRACE" -l run.log 
# Start time: 12:58:37 on Sep 26,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading C:/questasim64_10.7c/uvm-1.1d\win64\uvm_dpi.dll
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(216) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(192) @ 0: reporter [Questa UVM] Add Phase
# UVM_INFO @ 0: reporter [RNTST] Running test phases_test...
# UVM_INFO phases_test.sv(14) @ 0: uvm_test_top [phases_test] MESSAGE FROM TEST BUILD PHASE WITH NONE
# UVM_INFO phases_test.sv(15) @ 0: uvm_test_top [uvm_test_top] MESSAGE FROM TEST BUILD PHASE WITH NONE
# UVM_INFO phases_test.sv(16) @ 0: uvm_test_top [uvm_test_top] MESSAGE FROM TEST BUILD PHASE WITH NONE
# UVM_INFO phases_test.sv(17) @ 0: uvm_test_top [phases_test] MESSAGE FROM TEST BUILD PHASE WITH NONE
# UVM_INFO phases_test.sv(18) @ 0: uvm_test_top [phases_test] MESSAGE FROM TEST BUILD PHASE WITH NONE
# UVM_INFO phases_test.sv(19) @ 0: uvm_test_top [phases_test] MESSAGE FROM TEST BUILD PHASE WITH NONE
# UVM_INFO environment.sv(14) @ 0: uvm_test_top.env_h [env_h] MESSAGE IS FROM ENVIRONMENT BUILD PHASE WITH NONE
# UVM_INFO agent.sv(18) @ 0: uvm_test_top.env_h.agt_h [AGENT] MESSAGE IS FROM BUILD PHASE WITH NONE
# UVM_INFO mem_driver.sv(10) @ 0: uvm_test_top.env_h.agt_h.drv_h [DRIVER] MESSAGE IS FROM OLD DRIVER BUILD PHASE WITH NONE
# UVM_INFO mem_driver.sv(11) @ 0: uvm_test_top.env_h.agt_h.drv_h [DRIVER] MESSAGE IS FROM OLD DRIVER BUILD PHASE WITH LOW
# UVM_INFO mem_driver.sv(12) @ 0: uvm_test_top.env_h.agt_h.drv_h [DRIVER] MESSAGE IS FROM OLD DRIVER BUILD PHASE WITH MEDIUM
# UVM_INFO monitor.sv(10) @ 0: uvm_test_top.env_h.agt_h.mon_h [monitor] message is from monitor build phase with none
# UVM_INFO monitor.sv(11) @ 0: uvm_test_top.env_h.agt_h.mon_h [MONITOR] MESSAGE IS FROM MONITOR BUILD PHASE WITH NONE
# UVM_INFO monitor.sv(12) @ 0: uvm_test_top.env_h.agt_h.mon_h [MONITOR] MESSAGE IS FROM MONITOR BUILD PHASE WITH LOW
# UVM_INFO monitor.sv(13) @ 0: uvm_test_top.env_h.agt_h.mon_h [MONITOR] MESSAGE IS FROM MONITOR BUILD PHASE WITH MEDIUM
# UVM_INFO monitor.sv(14) @ 0: uvm_test_top.env_h.agt_h.mon_h [MONITOR] MESSAGE IS FROM MONITOR BUILD PHASE WITH HIGH
# UVM_INFO monitor.sv(15) @ 0: uvm_test_top.env_h.agt_h.mon_h [MONITOR] MESSAGE IS FROM MONITOR BUILD PHASE WITH FULL
# UVM_INFO monitor.sv(16) @ 0: uvm_test_top.env_h.agt_h.mon_h [MONITOR] MESSAGE IS FROM MONITOR BUILD PHASE WITH DEBUG
# UVM_INFO agent_1.sv(11) @ 0: uvm_test_top.env_h.agt_h_1 [AGENT_1] AGENT_1 BUILD_PHASE
# UVM_INFO monitor_1.sv(11) @ 0: uvm_test_top.env_h.agt_h_1.mon_h_1 [MONITOR_1] MONITOR_1 BUILD PHASE
# UVM_INFO monitor_1.sv(12) @ 0: uvm_test_top.env_h.agt_h_1.mon_h_1 [MONITOR_1] MONITOR_1 BUILD PHASE
# UVM_INFO monitor_1.sv(13) @ 0: uvm_test_top.env_h.agt_h_1.mon_h_1 [MONITOR_1] MONITOR_1 BUILD PHASE
# UVM_INFO monitor_1.sv(14) @ 0: uvm_test_top.env_h.agt_h_1.mon_h_1 [MONITOR_1] MONITOR_1 BUILD PHASE
# UVM_INFO agent.sv(24) @ 0: uvm_test_top.env_h.agt_h [AGENT] MESSAGE IS FROM AGENT CONNECT PHASE WITH MEDIUM
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               phases_test             -     @466 
#   env_h                    environment             -     @473 
#     agt_h                  agent                   -     @480 
#       drv_h                mem_driver              -     @494 
#         rsp_port           uvm_analysis_port       -     @509 
#         seq_item_port      uvm_seq_item_pull_port  -     @501 
#       mon_h                monitor                 -     @626 
#       sqr_h                mem_sequencer           -     @517 
#         rsp_export         uvm_analysis_export     -     @524 
#         seq_item_export    uvm_seq_item_pull_imp   -     @618 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     agt_h_1                agent_1                 -     @487 
#       mon_h_1              monitor_1               -     @638 
# --------------------------------------------------------------
# 
# UVM_INFO environment.sv(19) @ 0: uvm_test_top.env_h [uvm_test_top.env_h] END OF ELABORATION
# UVM_INFO environment.sv(20) @ 0: uvm_test_top.env_h [ENVIRONMENT] ENVIRONMENT FUNCTION
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# UVM_INFO phases_test.sv(25) @ 0: uvm_test_top [TEST] message is from test run_phase with none
# UVM_INFO phases_test.sv(26) @ 0: uvm_test_top [TEST] message is from test run_phase with none
# UVM_INFO phases_test.sv(27) @ 0: uvm_test_top [TEST] message is from test run_phase with none
# UVM_INFO phases_test.sv(28) @ 0: uvm_test_top [TEST] message is from test run_phase with none
# UVM_INFO phases_test.sv(29) @ 0: uvm_test_top [TEST] message is from test run_phase with none
# UVM_INFO phases_test.sv(30) @ 0: uvm_test_top [TEST] message is from test run_phase with none
# UVM_INFO agent_1.sv(15) @ 0: uvm_test_top.env_h.agt_h_1 [AGENT_1] AGENT_1 RUN_PHASE
# UVM_INFO agent_1.sv(16) @ 0: uvm_test_top.env_h.agt_h_1 [AGENT_1] AGENT_1 RUN_PHASE
# UVM_INFO agent_1.sv(17) @ 0: uvm_test_top.env_h.agt_h_1 [AGENT_1] AGENT_1 RUN_PHASE
# UVM_INFO agent_1.sv(18) @ 0: uvm_test_top.env_h.agt_h_1 [AGENT_1] AGENT_1 RUN_PHASE
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env_h.agt_h.sqr_h [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env_h.agt_h.sqr_h [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO mem_sequence.sv(13) @ 0: uvm_test_top.env_h.agt_h.sqr_h@@seq_h [uvm_test_top.env_h.agt_h.sqr_h.seq_h] sequence_print
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_reset' (id=172) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env_h.agt_h.sqr_h [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.reset' (id=184) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env_h.agt_h.sqr_h [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_reset' (id=196) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env_h.agt_h.sqr_h [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_configure' (id=208) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env_h.agt_h.sqr_h [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.configure' (id=220) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env_h.agt_h.sqr_h [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_configure' (id=232) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env_h.agt_h.sqr_h [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_main' (id=244) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env_h.agt_h.sqr_h [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.main' (id=256) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env_h.agt_h.sqr_h [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_main' (id=268) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env_h.agt_h.sqr_h [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_shutdown' (id=280) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env_h.agt_h.sqr_h [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.shutdown' (id=292) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env_h.agt_h.sqr_h [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# ----------------------------------------------------------------------------------------
# Name                           Type           Size  Value                               
# ----------------------------------------------------------------------------------------
# req                            sequence_item  -     @652                                
#   addr                         integral       4     'd3                                 
#   data                         integral       4     11                                  
#   wr_rd                        integral       4     'd0                                 
#   begin_time                   time           64    0                                   
#   depth                        int            32    'd2                                 
#   parent sequence (name)       string         5     seq_h                               
#   parent sequence (full name)  string         36    uvm_test_top.env_h.agt_h.sqr_h.seq_h
#   sequencer                    string         30    uvm_test_top.env_h.agt_h.sqr_h      
# ----------------------------------------------------------------------------------------
# UVM_INFO mem_driver.sv(22) @ 1: uvm_test_top.env_h.agt_h.drv_h [mem_driver] MESSAGE IS FROM OLD DRIVER RUN PHASE WITH NONE
# UVM_INFO mem_driver.sv(23) @ 1: uvm_test_top.env_h.agt_h.drv_h [uvm_test_top.env_h.agt_h.drv_h] MESSAGE IS FROM OLD DRIVER RUN PHASE WITH LOW
# UVM_INFO mem_driver.sv(24) @ 1: uvm_test_top.env_h.agt_h.drv_h [drv_h] MESSAGE IS FROM OLD DRIVER RUN PHASE WITH MEDIUM
# UVM_INFO mem_driver.sv(25) @ 1: uvm_test_top.env_h.agt_h.drv_h [DRIVER] MESSAGE IS FROM OLD DRIVER RUN PHASE WITH HIGH
# UVM_INFO mem_driver.sv(26) @ 1: uvm_test_top.env_h.agt_h.drv_h [DRIVER] MESSAGE IS FROM OLD DRIVER RUN PHASE WITH FULL
# UVM_INFO mem_driver.sv(27) @ 1: uvm_test_top.env_h.agt_h.drv_h [DRIVER] MESSAGE IS FROM OLD DRIVER RUN PHASE WITH DEBUG
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1243) @ 1: reporter [TEST_DONE] All end-of-test objections have been dropped. Calling stop tasks
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 1: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1199) @ 1: reporter [PH/TRC/EXE/ALLDROP] Phase 'common.run' (id=93) PHASE EXIT ALL_DROPPED
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 1: reporter [PH_READY_TO_END] Phase 'common.run' (id=93) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 1: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_shutdown' (id=304) PHASE READY TO END
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   78
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [AGENT]     2
# [AGENT_1]     5
# [DRIVER]     6
# [ENVIRONMENT]     1
# [MONITOR]     6
# [MONITOR_1]     4
# [PH/TRC/EXE/ALLDROP]     1
# [PHASESEQ]    13
# [PH_READY_TO_END]    13
# [Questa UVM]     4
# [RNTST]     1
# [TEST]     6
# [TEST_DONE]     2
# [UVMTOP]     1
# [drv_h]     1
# [env_h]     1
# [mem_driver]     1
# [monitor]     1
# [phases_test]     4
# [uvm_test_top]     2
# [uvm_test_top.env_h]     1
# [uvm_test_top.env_h.agt_h.drv_h]     1
# [uvm_test_top.env_h.agt_h.sqr_h.seq_h]     1
# ** Note: $finish    : C:/questasim64_10.7c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1 ns  Iteration: 60  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_10.7c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# End time: 13:40:09 on Sep 26,2024, Elapsed time: 0:41:32
# Errors: 0, Warnings: 0
