# do topo_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying /opt/altera/15.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /opt/altera/15.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/topo.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:01:28 on Jun 01,2017
# vcom -reportprogress 300 -93 -work work /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/topo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity topo
# -- Compiling architecture topo_estru of topo
# End time: 14:01:28 on Jun 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:01:28 on Jun 01,2017
# vcom -reportprogress 300 -93 -work work /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity C1
# -- Compiling architecture c1_estr of C1
# End time: 14:01:28 on Jun 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C2.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:01:28 on Jun 01,2017
# vcom -reportprogress 300 -93 -work work /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity C2
# -- Compiling architecture c2_estr of C2
# End time: 14:01:28 on Jun 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C3.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:01:28 on Jun 01,2017
# vcom -reportprogress 300 -93 -work work /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity C3
# -- Compiling architecture c3_estr of C3
# ** Error: /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C3.vhd(16): near "then": expecting ')'
# ** Error: /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C3.vhd(20): Cannot drive signal 'A' of mode IN.
# ** Error: /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C3.vhd(21): near "if": expecting ';'
# End time: 14:01:28 on Jun 01,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /opt/altera/15.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./topo_run_msim_rtl_vhdl.do line 11
# /opt/altera/15.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C3.vhd}"
vcom -reportprogress 300 -work work /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C3.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:02:17 on Jun 01,2017
# vcom -reportprogress 300 -work work /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity C3
# -- Compiling architecture c3_estr of C3
# ** Error: /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C3.vhd(16): near "then": expecting ')'
# ** Error: /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C3.vhd(20): Cannot drive signal 'A' of mode IN.
# ** Error: /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C3.vhd(21): near "if": expecting ';'
# End time: 14:02:17 on Jun 01,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C3.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:05:23 on Jun 01,2017
# vcom -reportprogress 300 -work work /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity C3
# -- Compiling architecture c3_estr of C3
# ** Error: /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C3.vhd(17): Cannot drive signal 'A' of mode IN.
# ** Error: /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C3.vhd(19): Cannot drive signal 'A' of mode IN.
# ** Error: /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C3.vhd(20): Cannot drive signal 'A' of mode IN.
# ** Error: /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C3.vhd(24): VHDL Compiler exiting
# End time: 14:05:24 on Jun 01,2017, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C3.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:09:25 on Jun 01,2017
# vcom -reportprogress 300 -work work /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity C3
# -- Compiling architecture c3_estr of C3
# ** Error: /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C3.vhd(17): Cannot drive signal 'A' of mode IN.
# ** Error: /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C3.vhd(19): Cannot drive signal 'A' of mode IN.
# ** Error: /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C3.vhd(20): Cannot drive signal 'A' of mode IN.
# ** Error: /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C3.vhd(24): VHDL Compiler exiting
# End time: 14:09:25 on Jun 01,2017, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C3.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:09:27 on Jun 01,2017
# vcom -reportprogress 300 -work work /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity C3
# -- Compiling architecture c3_estr of C3
# ** Error: /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C3.vhd(17): Cannot drive signal 'A' of mode IN.
# ** Error: /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C3.vhd(19): Cannot drive signal 'A' of mode IN.
# ** Error: /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C3.vhd(20): Cannot drive signal 'A' of mode IN.
# ** Error: /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C3.vhd(24): VHDL Compiler exiting
# End time: 14:09:27 on Jun 01,2017, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C3.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:11:50 on Jun 01,2017
# vcom -reportprogress 300 -work work /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity C3
# -- Compiling architecture c3_estr of C3
# ** Error: /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C3.vhd(17): Cannot drive signal 'A' of mode IN.
# ** Error: /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C3.vhd(19): Cannot drive signal 'A' of mode IN.
# ** Error: /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C3.vhd(20): Cannot drive signal 'A' of mode IN.
# ** Error: /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C3.vhd(24): VHDL Compiler exiting
# End time: 14:11:50 on Jun 01,2017, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C3.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:14:24 on Jun 01,2017
# vcom -reportprogress 300 -work work /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity C3
# -- Compiling architecture c3_estr of C3
# End time: 14:14:24 on Jun 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.c3
# vsim -i -l msim_transcript -do "topo_run_msim_rtl_vhdl.do" 
# Start time: 14:16:45 on Jun 01,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.c3(c3_estr)
add wave  \
sim:/c3/N \
sim:/c3/A \
sim:/c3/Clock_50 \
sim:/c3/RST \
sim:/c3/F \
sim:/c3/signalshift
run
force -freeze sim:/c3/A 00000010 0
force -freeze sim:/c3/Clock_50 1 0, 0 {50 ps} -r 100
force -freeze sim:/c3/RST 0 0
run
run
run
run
run
run
run
run
force -freeze sim:/c3/RST 1 0
run
run
force -freeze sim:/c3/RST 0 0
run
run
run
force -freeze sim:/c3/RST 1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/c3/A 01000010 0
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/c3/A 01100010 0
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/c3/A 00000001 0
run
run
vcom -reportprogress 300 -work work /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C4.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:25:32 on Jun 01,2017
# vcom -reportprogress 300 -work work /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity C4
# -- Compiling architecture c4_estr of C4
# End time: 14:25:32 on Jun 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.c4
# vsim 
# Start time: 14:25:39 on Jun 01,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.c4(c4_estr)
add wave  \
sim:/c4/N \
sim:/c4/A \
sim:/c4/Clock_50 \
sim:/c4/RST \
sim:/c4/F \
sim:/c4/signalshift
force -freeze sim:/c4/Clock_50 1 0, 0 {50 ps} -r 100
force -freeze sim:/c4/A 00010000 0
force -freeze sim:/c4/RST 1 0
run
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 6 (6 downto 1). Right is 8 (7 downto 0).
#    Time: 100 ps  Iteration: 0  Process: /c4/line__15 File: /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C4.vhd
# Fatal error in Process line__15 at /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C4.vhd line 20
# 
# HDL call sequence:
# Stopped at /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C4.vhd 20 Process line__15
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C4.vhd 20 Process line__15
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C4.vhd 20 Process line__15
# 
force -freeze sim:/c4/RST 0 0
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C4.vhd 20 Process line__15
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C4.vhd 20 Process line__15
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C4.vhd 20 Process line__15
# 
vcom -reportprogress 300 -work work /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C4.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:28:08 on Jun 01,2017
# vcom -reportprogress 300 -work work /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity C4
# -- Compiling architecture c4_estr of C4
# End time: 14:28:08 on Jun 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.c4
# vsim 
# Start time: 14:28:16 on Jun 01,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.c4(c4_estr)
add wave  \
sim:/c4/N \
sim:/c4/A \
sim:/c4/Clock_50 \
sim:/c4/RST \
sim:/c4/F \
sim:/c4/signalshift
force -freeze sim:/c4/A 11000000 0
force -freeze sim:/c4/RST 0 0
force -freeze sim:/c4/Clock_50 1 0, 0 {50 ps} -r 100
run
run
run
run
force -freeze sim:/c4/RST 1 0
run
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 6 (6 downto 1). Right is 8 (7 downto 0).
#    Time: 500 ps  Iteration: 0  Process: /c4/line__15 File: /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C4.vhd
# Fatal error in Process line__15 at /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C4.vhd line 20
# 
# HDL call sequence:
# Stopped at /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C4.vhd 20 Process line__15
# 
vcom -reportprogress 300 -work work /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C4.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:29:34 on Jun 01,2017
# vcom -reportprogress 300 -work work /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity C4
# -- Compiling architecture c4_estr of C4
# End time: 14:29:34 on Jun 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C4.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:29:35 on Jun 01,2017
# vcom -reportprogress 300 -work work /home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity C4
# -- Compiling architecture c4_estr of C4
# End time: 14:29:35 on Jun 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.c4
# vsim 
# Start time: 14:29:42 on Jun 01,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.c4(c4_estr)
wave 0 sim:/c4/*
# unknown or ambiguous subcommand "0": must be activecursor, addcursor, clipboard, collapse, configcursor, create, cursor, cursorconfig, cursortime, deletecursor, edit, editwrite, expand, export, group, guiObjGetUPFInfo, guiObjHasUPFInfo, import, interrupt, map, modify, pah, positioncursor, refresh, seecursor, seetime, sort, ungroup, write, zoom, zoomcursor, zoomfull, zoomin, zoomlast, zoomout, or zoomrange
add wave  \
sim:/c4/N \
sim:/c4/A \
sim:/c4/Clock_50 \
sim:/c4/RST \
sim:/c4/F \
sim:/c4/signalshift
force -freeze sim:/c4/Clock_50 1 0, 0 {50 ps} -r 100
force -freeze sim:/c4/A 11000000 0
force -freeze sim:/c4/RST 1 0
run
run
run
run
run
force -freeze sim:/c4/A 00001101 0
run
run
run
run
# End time: 15:03:16 on Jun 01,2017, Elapsed time: 0:33:34
# Errors: 1, Warnings: 0
