PPA Report for pipeline_parity.v (Module: pipeline_parity)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 13
FF Count: 66
IO Count: 66
Cell Count: 279

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 654.88 MHz
Reg-to-Reg Critical Path Delay: 1.324 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
