#-----------------------------------------------------------
# xsim v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Oct 14 15:38:47 2022
# Process ID: 11548
# Current directory: D:/Course/111-1AAHLS/LabA/Design_Optimization/lab2/matrixmul_prj/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/matrixmul/xsim_script.tcl}
# Log file: D:/Course/111-1AAHLS/LabA/Design_Optimization/lab2/matrixmul_prj/solution1/sim/verilog/xsim.log
# Journal file: D:/Course/111-1AAHLS/LabA/Design_Optimization/lab2/matrixmul_prj/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/matrixmul/xsim_script.tcl
# xsim {matrixmul} -autoloadwcfg -tclbatch {matrixmul.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source matrixmul.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "127000"
// RTL Simulation : 1 / 1 [100.00%] @ "287000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 340170 ps : File "D:/Course/111-1AAHLS/LabA/Design_Optimization/lab2/matrixmul_prj/solution1/sim/verilog/matrixmul.autotb.v" Line 326
## quit
INFO: [Common 17-206] Exiting xsim at Fri Oct 14 15:38:54 2022...
