static unsigned long clk_sama5d4_h32mx_recalc_rate(struct clk_hw *hw,\r\nunsigned long parent_rate)\r\n{\r\nstruct clk_sama5d4_h32mx *h32mxclk = to_clk_sama5d4_h32mx(hw);\r\nif (pmc_read(h32mxclk->pmc, AT91_PMC_MCKR) & AT91_PMC_H32MXDIV)\r\nreturn parent_rate / 2;\r\nif (parent_rate > H32MX_MAX_FREQ)\r\npr_warn("H32MX clock is too fast\n");\r\nreturn parent_rate;\r\n}\r\nstatic long clk_sama5d4_h32mx_round_rate(struct clk_hw *hw, unsigned long rate,\r\nunsigned long *parent_rate)\r\n{\r\nunsigned long div;\r\nif (rate > *parent_rate)\r\nreturn *parent_rate;\r\ndiv = *parent_rate / 2;\r\nif (rate < div)\r\nreturn div;\r\nif (rate - div < *parent_rate - rate)\r\nreturn div;\r\nreturn *parent_rate;\r\n}\r\nstatic int clk_sama5d4_h32mx_set_rate(struct clk_hw *hw, unsigned long rate,\r\nunsigned long parent_rate)\r\n{\r\nstruct clk_sama5d4_h32mx *h32mxclk = to_clk_sama5d4_h32mx(hw);\r\nstruct at91_pmc *pmc = h32mxclk->pmc;\r\nu32 tmp;\r\nif (parent_rate != rate && (parent_rate / 2) != rate)\r\nreturn -EINVAL;\r\npmc_lock(pmc);\r\ntmp = pmc_read(pmc, AT91_PMC_MCKR) & ~AT91_PMC_H32MXDIV;\r\nif ((parent_rate / 2) == rate)\r\ntmp |= AT91_PMC_H32MXDIV;\r\npmc_write(pmc, AT91_PMC_MCKR, tmp);\r\npmc_unlock(pmc);\r\nreturn 0;\r\n}\r\nvoid __init of_sama5d4_clk_h32mx_setup(struct device_node *np,\r\nstruct at91_pmc *pmc)\r\n{\r\nstruct clk_sama5d4_h32mx *h32mxclk;\r\nstruct clk_init_data init;\r\nconst char *parent_name;\r\nstruct clk *clk;\r\nh32mxclk = kzalloc(sizeof(*h32mxclk), GFP_KERNEL);\r\nif (!h32mxclk)\r\nreturn;\r\nparent_name = of_clk_get_parent_name(np, 0);\r\ninit.name = np->name;\r\ninit.ops = &h32mx_ops;\r\ninit.parent_names = parent_name ? &parent_name : NULL;\r\ninit.num_parents = parent_name ? 1 : 0;\r\ninit.flags = CLK_SET_RATE_GATE;\r\nh32mxclk->hw.init = &init;\r\nh32mxclk->pmc = pmc;\r\nclk = clk_register(NULL, &h32mxclk->hw);\r\nif (!clk) {\r\nkfree(h32mxclk);\r\nreturn;\r\n}\r\nof_clk_add_provider(np, of_clk_src_simple_get, clk);\r\n}
