Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 17 13:08:52 2024
| Host         : Manue7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alien_top_st_timing_summary_routed.rpt -pb alien_top_st_timing_summary_routed.pb -rpx alien_top_st_timing_summary_routed.rpx -warn_on_violation
| Design       : alien_top_st
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.848        0.000                      0                  320        0.094        0.000                      0                  320        4.500        0.000                       0                   180  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.848        0.000                      0                  320        0.094        0.000                      0                  320        4.500        0.000                       0                   180  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.848ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.848ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/smallRockOne_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.935ns  (logic 2.357ns (33.987%)  route 4.578ns (66.013%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.821     5.424    alien_graph_st_unit/CLK
    SLICE_X9Y48          FDCE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDCE (Prop_fdce_C_Q)         0.456     5.880 r  alien_graph_st_unit/smallRockOne_x_reg_reg[0]/Q
                         net (fo=22, routed)          0.899     6.779    alien_graph_st_unit/smallRockOne_x_reg_reg[9]_0[0]
    SLICE_X10Y49         LUT2 (Prop_lut2_I1_O)        0.153     6.932 r  alien_graph_st_unit/x_small_delta_next2_carry_i_14/O
                         net (fo=1, routed)           0.692     7.624    alien_graph_st_unit/x_small_delta_next2_carry_i_14_n_0
    SLICE_X10Y49         LUT6 (Prop_lut6_I4_O)        0.331     7.955 r  alien_graph_st_unit/x_small_delta_next2_carry_i_10/O
                         net (fo=6, routed)           0.675     8.630    alien_graph_st_unit/smallRockOne_x_reg_reg[6]_0
    SLICE_X7Y49          LUT4 (Prop_lut4_I2_O)        0.124     8.754 r  alien_graph_st_unit/i__carry_i_5__23/O
                         net (fo=1, routed)           0.000     8.754    alien_graph_st_unit/i__carry_i_5__23_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.155 r  alien_graph_st_unit/graph_rgb5_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.001     9.156    alien_graph_st_unit/graph_rgb5_inferred__7/i__carry_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.427 f  alien_graph_st_unit/graph_rgb5_inferred__7/i__carry__0/CO[0]
                         net (fo=1, routed)           0.788    10.215    alien_graph_st_unit/graph_rgb529_in
    SLICE_X6Y42          LUT5 (Prop_lut5_I4_O)        0.373    10.588 f  alien_graph_st_unit/rgb_reg[2]_i_11/O
                         net (fo=1, routed)           0.681    11.269    alien_graph_st_unit/rgb_reg[2]_i_11_n_0
    SLICE_X5Y47          LUT3 (Prop_lut3_I1_O)        0.124    11.393 r  alien_graph_st_unit/rgb_reg[2]_i_5/O
                         net (fo=3, routed)           0.842    12.235    alien_graph_st_unit/rgb_reg[2]_i_5_n_0
    SLICE_X5Y55          LUT4 (Prop_lut4_I2_O)        0.124    12.359 r  alien_graph_st_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    12.359    rgb_next[1]
    SLICE_X5Y55          FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.603    15.026    clk_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism              0.187    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X5Y55          FDRE (Setup_fdre_C_D)        0.029    15.206    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -12.359    
  -------------------------------------------------------------------
                         slack                                  2.848    

Slack (MET) :             2.868ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/smallRockOne_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.961ns  (logic 2.383ns (34.234%)  route 4.578ns (65.766%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.821     5.424    alien_graph_st_unit/CLK
    SLICE_X9Y48          FDCE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDCE (Prop_fdce_C_Q)         0.456     5.880 r  alien_graph_st_unit/smallRockOne_x_reg_reg[0]/Q
                         net (fo=22, routed)          0.899     6.779    alien_graph_st_unit/smallRockOne_x_reg_reg[9]_0[0]
    SLICE_X10Y49         LUT2 (Prop_lut2_I1_O)        0.153     6.932 r  alien_graph_st_unit/x_small_delta_next2_carry_i_14/O
                         net (fo=1, routed)           0.692     7.624    alien_graph_st_unit/x_small_delta_next2_carry_i_14_n_0
    SLICE_X10Y49         LUT6 (Prop_lut6_I4_O)        0.331     7.955 r  alien_graph_st_unit/x_small_delta_next2_carry_i_10/O
                         net (fo=6, routed)           0.675     8.630    alien_graph_st_unit/smallRockOne_x_reg_reg[6]_0
    SLICE_X7Y49          LUT4 (Prop_lut4_I2_O)        0.124     8.754 r  alien_graph_st_unit/i__carry_i_5__23/O
                         net (fo=1, routed)           0.000     8.754    alien_graph_st_unit/i__carry_i_5__23_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.155 r  alien_graph_st_unit/graph_rgb5_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.001     9.156    alien_graph_st_unit/graph_rgb5_inferred__7/i__carry_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.427 r  alien_graph_st_unit/graph_rgb5_inferred__7/i__carry__0/CO[0]
                         net (fo=1, routed)           0.788    10.215    alien_graph_st_unit/graph_rgb529_in
    SLICE_X6Y42          LUT5 (Prop_lut5_I4_O)        0.373    10.588 r  alien_graph_st_unit/rgb_reg[2]_i_11/O
                         net (fo=1, routed)           0.681    11.269    alien_graph_st_unit/rgb_reg[2]_i_11_n_0
    SLICE_X5Y47          LUT3 (Prop_lut3_I1_O)        0.124    11.393 f  alien_graph_st_unit/rgb_reg[2]_i_5/O
                         net (fo=3, routed)           0.842    12.235    alien_graph_st_unit/rgb_reg[2]_i_5_n_0
    SLICE_X5Y55          LUT4 (Prop_lut4_I3_O)        0.150    12.385 r  alien_graph_st_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    12.385    rgb_next[2]
    SLICE_X5Y55          FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.603    15.026    clk_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism              0.187    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X5Y55          FDRE (Setup_fdre_C_D)        0.075    15.252    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.252    
                         arrival time                         -12.385    
  -------------------------------------------------------------------
                         slack                                  2.868    

Slack (MET) :             3.052ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/smallRockOne_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.733ns  (logic 2.357ns (35.007%)  route 4.376ns (64.993%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.821     5.424    alien_graph_st_unit/CLK
    SLICE_X9Y48          FDCE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDCE (Prop_fdce_C_Q)         0.456     5.880 r  alien_graph_st_unit/smallRockOne_x_reg_reg[0]/Q
                         net (fo=22, routed)          0.899     6.779    alien_graph_st_unit/smallRockOne_x_reg_reg[9]_0[0]
    SLICE_X10Y49         LUT2 (Prop_lut2_I1_O)        0.153     6.932 r  alien_graph_st_unit/x_small_delta_next2_carry_i_14/O
                         net (fo=1, routed)           0.692     7.624    alien_graph_st_unit/x_small_delta_next2_carry_i_14_n_0
    SLICE_X10Y49         LUT6 (Prop_lut6_I4_O)        0.331     7.955 r  alien_graph_st_unit/x_small_delta_next2_carry_i_10/O
                         net (fo=6, routed)           0.675     8.630    alien_graph_st_unit/smallRockOne_x_reg_reg[6]_0
    SLICE_X7Y49          LUT4 (Prop_lut4_I2_O)        0.124     8.754 r  alien_graph_st_unit/i__carry_i_5__23/O
                         net (fo=1, routed)           0.000     8.754    alien_graph_st_unit/i__carry_i_5__23_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.155 r  alien_graph_st_unit/graph_rgb5_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.001     9.156    alien_graph_st_unit/graph_rgb5_inferred__7/i__carry_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.427 f  alien_graph_st_unit/graph_rgb5_inferred__7/i__carry__0/CO[0]
                         net (fo=1, routed)           0.788    10.215    alien_graph_st_unit/graph_rgb529_in
    SLICE_X6Y42          LUT5 (Prop_lut5_I4_O)        0.373    10.588 f  alien_graph_st_unit/rgb_reg[2]_i_11/O
                         net (fo=1, routed)           0.681    11.269    alien_graph_st_unit/rgb_reg[2]_i_11_n_0
    SLICE_X5Y47          LUT3 (Prop_lut3_I1_O)        0.124    11.393 r  alien_graph_st_unit/rgb_reg[2]_i_5/O
                         net (fo=3, routed)           0.640    12.033    alien_graph_st_unit/rgb_reg[2]_i_5_n_0
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.124    12.157 r  alien_graph_st_unit/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    12.157    rgb_next[0]
    SLICE_X5Y55          FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.603    15.026    clk_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism              0.187    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X5Y55          FDRE (Setup_fdre_C_D)        0.031    15.208    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                         -12.157    
  -------------------------------------------------------------------
                         slack                                  3.052    

Slack (MET) :             3.704ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bar_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_small_delta_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 2.031ns (32.175%)  route 4.281ns (67.825%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.725     5.328    alien_graph_st_unit/CLK
    SLICE_X2Y56          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  alien_graph_st_unit/bar_x_reg_reg[3]/Q
                         net (fo=26, routed)          1.495     7.341    alien_graph_st_unit/bar_x_reg_reg[9]_0[2]
    SLICE_X7Y53          LUT3 (Prop_lut3_I0_O)        0.124     7.465 f  alien_graph_st_unit/x_big_delta_next2_carry_i_13/O
                         net (fo=8, routed)           0.962     8.426    alien_graph_st_unit/x_big_delta_next2_carry_i_13_n_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I0_O)        0.124     8.550 r  alien_graph_st_unit/x_small_delta_next2_carry_i_3/O
                         net (fo=1, routed)           0.466     9.016    alien_graph_st_unit/x_small_delta_next2_carry_i_3_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.536 r  alien_graph_st_unit/x_small_delta_next2_carry/CO[3]
                         net (fo=1, routed)           0.001     9.537    alien_graph_st_unit/x_small_delta_next2_carry_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.791 r  alien_graph_st_unit/x_small_delta_next2_carry__0/CO[0]
                         net (fo=1, routed)           0.839    10.630    alien_graph_st_unit/x_small_delta_next2_carry__0_n_3
    SLICE_X8Y48          LUT6 (Prop_lut6_I3_O)        0.367    10.997 r  alien_graph_st_unit/x_small_delta_reg[8]_i_3/O
                         net (fo=3, routed)           0.519    11.516    alien_graph_st_unit/x_small_delta_next
    SLICE_X8Y48          LUT5 (Prop_lut5_I3_O)        0.124    11.640 r  alien_graph_st_unit/x_small_delta_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.640    alien_graph_st_unit/x_small_delta_reg[0]_i_1_n_0
    SLICE_X8Y48          FDCE                                         r  alien_graph_st_unit/x_small_delta_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.693    15.115    alien_graph_st_unit/CLK
    SLICE_X8Y48          FDCE                                         r  alien_graph_st_unit/x_small_delta_reg_reg[0]/C
                         clock pessimism              0.187    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X8Y48          FDCE (Setup_fdce_C_D)        0.077    15.344    alien_graph_st_unit/x_small_delta_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.344    
                         arrival time                         -11.640    
  -------------------------------------------------------------------
                         slack                                  3.704    

Slack (MET) :             3.711ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bar_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_small_delta_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 2.031ns (32.190%)  route 4.278ns (67.810%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.725     5.328    alien_graph_st_unit/CLK
    SLICE_X2Y56          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  alien_graph_st_unit/bar_x_reg_reg[3]/Q
                         net (fo=26, routed)          1.495     7.341    alien_graph_st_unit/bar_x_reg_reg[9]_0[2]
    SLICE_X7Y53          LUT3 (Prop_lut3_I0_O)        0.124     7.465 f  alien_graph_st_unit/x_big_delta_next2_carry_i_13/O
                         net (fo=8, routed)           0.962     8.426    alien_graph_st_unit/x_big_delta_next2_carry_i_13_n_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I0_O)        0.124     8.550 r  alien_graph_st_unit/x_small_delta_next2_carry_i_3/O
                         net (fo=1, routed)           0.466     9.016    alien_graph_st_unit/x_small_delta_next2_carry_i_3_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.536 r  alien_graph_st_unit/x_small_delta_next2_carry/CO[3]
                         net (fo=1, routed)           0.001     9.537    alien_graph_st_unit/x_small_delta_next2_carry_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.791 r  alien_graph_st_unit/x_small_delta_next2_carry__0/CO[0]
                         net (fo=1, routed)           0.839    10.630    alien_graph_st_unit/x_small_delta_next2_carry__0_n_3
    SLICE_X8Y48          LUT6 (Prop_lut6_I3_O)        0.367    10.997 r  alien_graph_st_unit/x_small_delta_reg[8]_i_3/O
                         net (fo=3, routed)           0.516    11.513    alien_graph_st_unit/x_small_delta_next
    SLICE_X8Y48          LUT5 (Prop_lut5_I3_O)        0.124    11.637 r  alien_graph_st_unit/x_small_delta_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.637    alien_graph_st_unit/x_small_delta_reg[2]_i_1_n_0
    SLICE_X8Y48          FDPE                                         r  alien_graph_st_unit/x_small_delta_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.693    15.115    alien_graph_st_unit/CLK
    SLICE_X8Y48          FDPE                                         r  alien_graph_st_unit/x_small_delta_reg_reg[2]/C
                         clock pessimism              0.187    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X8Y48          FDPE (Setup_fdpe_C_D)        0.081    15.348    alien_graph_st_unit/x_small_delta_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -11.637    
  -------------------------------------------------------------------
                         slack                                  3.711    

Slack (MET) :             3.924ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_cnt_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/smallRockOne_y_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.807ns  (logic 0.966ns (16.635%)  route 4.841ns (83.365%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.724     5.327    vga_sync_unit/CLK
    SLICE_X4Y56          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDCE (Prop_fdce_C_Q)         0.419     5.746 f  vga_sync_unit/h_cnt_reg_reg[9]/Q
                         net (fo=31, routed)          1.315     7.060    vga_sync_unit/Q[9]
    SLICE_X1Y54          LUT3 (Prop_lut3_I2_O)        0.299     7.359 r  vga_sync_unit/rgb_reg[0]_i_3/O
                         net (fo=2, routed)           0.866     8.225    vga_sync_unit/rgb_reg[0]_i_3_n_0
    SLICE_X0Y46          LUT5 (Prop_lut5_I0_O)        0.124     8.349 f  vga_sync_unit/bigRockTwo_y_reg[9]_i_3/O
                         net (fo=1, routed)           0.582     8.931    vga_sync_unit/bigRockTwo_y_reg[9]_i_3_n_0
    SLICE_X0Y49          LUT6 (Prop_lut6_I5_O)        0.124     9.055 r  vga_sync_unit/bigRockTwo_y_reg[9]_i_1/O
                         net (fo=102, routed)         2.079    11.134    alien_graph_st_unit/E[0]
    SLICE_X9Y38          FDCE                                         r  alien_graph_st_unit/smallRockOne_y_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.689    15.111    alien_graph_st_unit/CLK
    SLICE_X9Y38          FDCE                                         r  alien_graph_st_unit/smallRockOne_y_reg_reg[8]/C
                         clock pessimism              0.187    15.298    
                         clock uncertainty           -0.035    15.263    
    SLICE_X9Y38          FDCE (Setup_fdce_C_CE)      -0.205    15.058    alien_graph_st_unit/smallRockOne_y_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -11.134    
  -------------------------------------------------------------------
                         slack                                  3.924    

Slack (MET) :             3.924ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_cnt_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/smallRockOne_y_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.807ns  (logic 0.966ns (16.635%)  route 4.841ns (83.365%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.724     5.327    vga_sync_unit/CLK
    SLICE_X4Y56          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDCE (Prop_fdce_C_Q)         0.419     5.746 f  vga_sync_unit/h_cnt_reg_reg[9]/Q
                         net (fo=31, routed)          1.315     7.060    vga_sync_unit/Q[9]
    SLICE_X1Y54          LUT3 (Prop_lut3_I2_O)        0.299     7.359 r  vga_sync_unit/rgb_reg[0]_i_3/O
                         net (fo=2, routed)           0.866     8.225    vga_sync_unit/rgb_reg[0]_i_3_n_0
    SLICE_X0Y46          LUT5 (Prop_lut5_I0_O)        0.124     8.349 f  vga_sync_unit/bigRockTwo_y_reg[9]_i_3/O
                         net (fo=1, routed)           0.582     8.931    vga_sync_unit/bigRockTwo_y_reg[9]_i_3_n_0
    SLICE_X0Y49          LUT6 (Prop_lut6_I5_O)        0.124     9.055 r  vga_sync_unit/bigRockTwo_y_reg[9]_i_1/O
                         net (fo=102, routed)         2.079    11.134    alien_graph_st_unit/E[0]
    SLICE_X9Y38          FDCE                                         r  alien_graph_st_unit/smallRockOne_y_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.689    15.111    alien_graph_st_unit/CLK
    SLICE_X9Y38          FDCE                                         r  alien_graph_st_unit/smallRockOne_y_reg_reg[9]/C
                         clock pessimism              0.187    15.298    
                         clock uncertainty           -0.035    15.263    
    SLICE_X9Y38          FDCE (Setup_fdce_C_CE)      -0.205    15.058    alien_graph_st_unit/smallRockOne_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -11.134    
  -------------------------------------------------------------------
                         slack                                  3.924    

Slack (MET) :             3.931ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bar_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_small_delta_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 2.031ns (33.363%)  route 4.057ns (66.637%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.725     5.328    alien_graph_st_unit/CLK
    SLICE_X2Y56          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  alien_graph_st_unit/bar_x_reg_reg[3]/Q
                         net (fo=26, routed)          1.495     7.341    alien_graph_st_unit/bar_x_reg_reg[9]_0[2]
    SLICE_X7Y53          LUT3 (Prop_lut3_I0_O)        0.124     7.465 f  alien_graph_st_unit/x_big_delta_next2_carry_i_13/O
                         net (fo=8, routed)           0.962     8.426    alien_graph_st_unit/x_big_delta_next2_carry_i_13_n_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I0_O)        0.124     8.550 r  alien_graph_st_unit/x_small_delta_next2_carry_i_3/O
                         net (fo=1, routed)           0.466     9.016    alien_graph_st_unit/x_small_delta_next2_carry_i_3_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.536 r  alien_graph_st_unit/x_small_delta_next2_carry/CO[3]
                         net (fo=1, routed)           0.001     9.537    alien_graph_st_unit/x_small_delta_next2_carry_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.791 r  alien_graph_st_unit/x_small_delta_next2_carry__0/CO[0]
                         net (fo=1, routed)           0.839    10.630    alien_graph_st_unit/x_small_delta_next2_carry__0_n_3
    SLICE_X8Y48          LUT6 (Prop_lut6_I3_O)        0.367    10.997 r  alien_graph_st_unit/x_small_delta_reg[8]_i_3/O
                         net (fo=3, routed)           0.294    11.291    alien_graph_st_unit/x_small_delta_next
    SLICE_X8Y48          LUT5 (Prop_lut5_I3_O)        0.124    11.415 r  alien_graph_st_unit/x_small_delta_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    11.415    alien_graph_st_unit/x_small_delta_reg[8]_i_1_n_0
    SLICE_X8Y48          FDCE                                         r  alien_graph_st_unit/x_small_delta_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.693    15.115    alien_graph_st_unit/CLK
    SLICE_X8Y48          FDCE                                         r  alien_graph_st_unit/x_small_delta_reg_reg[8]/C
                         clock pessimism              0.187    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X8Y48          FDCE (Setup_fdce_C_D)        0.079    15.346    alien_graph_st_unit/x_small_delta_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.346    
                         arrival time                         -11.415    
  -------------------------------------------------------------------
                         slack                                  3.931    

Slack (MET) :             3.947ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bar_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_smallTwo_delta_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.100ns  (logic 2.031ns (33.296%)  route 4.069ns (66.704%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.194ns = ( 15.194 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.725     5.328    alien_graph_st_unit/CLK
    SLICE_X2Y56          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  alien_graph_st_unit/bar_x_reg_reg[3]/Q
                         net (fo=26, routed)          1.495     7.341    alien_graph_st_unit/bar_x_reg_reg[9]_0[2]
    SLICE_X7Y53          LUT3 (Prop_lut3_I0_O)        0.124     7.465 f  alien_graph_st_unit/x_big_delta_next2_carry_i_13/O
                         net (fo=8, routed)           0.594     8.059    alien_graph_st_unit/x_big_delta_next2_carry_i_13_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I0_O)        0.124     8.183 r  alien_graph_st_unit/x_smallTwo_delta_next2_carry_i_3/O
                         net (fo=1, routed)           0.527     8.711    alien_graph_st_unit/x_smallTwo_delta_next2_carry_i_3_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.231 r  alien_graph_st_unit/x_smallTwo_delta_next2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.231    alien_graph_st_unit/x_smallTwo_delta_next2_carry_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.485 r  alien_graph_st_unit/x_smallTwo_delta_next2_carry__0/CO[0]
                         net (fo=1, routed)           0.937    10.421    alien_graph_st_unit/x_smallTwo_delta_next2_carry__0_n_3
    SLICE_X0Y48          LUT6 (Prop_lut6_I3_O)        0.367    10.788 r  alien_graph_st_unit/x_smallTwo_delta_reg[8]_i_3/O
                         net (fo=3, routed)           0.515    11.303    alien_graph_st_unit/x_smallTwo_delta_next
    SLICE_X0Y48          LUT5 (Prop_lut5_I3_O)        0.124    11.427 r  alien_graph_st_unit/x_smallTwo_delta_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.427    alien_graph_st_unit/x_smallTwo_delta_reg[0]_i_1_n_0
    SLICE_X0Y48          FDCE                                         r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.772    15.194    alien_graph_st_unit/CLK
    SLICE_X0Y48          FDCE                                         r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[0]/C
                         clock pessimism              0.187    15.381    
                         clock uncertainty           -0.035    15.346    
    SLICE_X0Y48          FDCE (Setup_fdce_C_D)        0.029    15.375    alien_graph_st_unit/x_smallTwo_delta_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                         -11.427    
  -------------------------------------------------------------------
                         slack                                  3.947    

Slack (MET) :             3.949ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bar_x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_smallThree_delta_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 2.031ns (33.728%)  route 3.991ns (66.272%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.116ns = ( 15.116 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.725     5.328    alien_graph_st_unit/CLK
    SLICE_X2Y56          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  alien_graph_st_unit/bar_x_reg_reg[2]/Q
                         net (fo=26, routed)          1.033     6.878    alien_graph_st_unit/bar_x_reg_reg[9]_0[1]
    SLICE_X4Y55          LUT2 (Prop_lut2_I0_O)        0.124     7.002 f  alien_graph_st_unit/x_big_delta_next2_carry_i_14/O
                         net (fo=8, routed)           1.205     8.207    alien_graph_st_unit/x_big_delta_next2_carry_i_14_n_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I5_O)        0.124     8.331 r  alien_graph_st_unit/x_smallThree_delta_next2_carry_i_3/O
                         net (fo=1, routed)           0.615     8.947    alien_graph_st_unit/x_smallThree_delta_next2_carry_i_3_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.467 r  alien_graph_st_unit/x_smallThree_delta_next2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.467    alien_graph_st_unit/x_smallThree_delta_next2_carry_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.721 r  alien_graph_st_unit/x_smallThree_delta_next2_carry__0/CO[0]
                         net (fo=1, routed)           0.711    10.431    alien_graph_st_unit/x_smallThree_delta_next2_carry__0_n_3
    SLICE_X11Y49         LUT6 (Prop_lut6_I3_O)        0.367    10.798 r  alien_graph_st_unit/x_smallThree_delta_reg[8]_i_3/O
                         net (fo=3, routed)           0.427    11.225    alien_graph_st_unit/x_smallThree_delta_next
    SLICE_X11Y49         LUT5 (Prop_lut5_I3_O)        0.124    11.349 r  alien_graph_st_unit/x_smallThree_delta_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.349    alien_graph_st_unit/x_smallThree_delta_reg[2]_i_1_n_0
    SLICE_X11Y49         FDPE                                         r  alien_graph_st_unit/x_smallThree_delta_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.694    15.116    alien_graph_st_unit/CLK
    SLICE_X11Y49         FDPE                                         r  alien_graph_st_unit/x_smallThree_delta_reg_reg[2]/C
                         clock pessimism              0.187    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X11Y49         FDPE (Setup_fdpe_C_D)        0.031    15.299    alien_graph_st_unit/x_smallThree_delta_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                         -11.349    
  -------------------------------------------------------------------
                         slack                                  3.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/bigRockOne_x_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/bigRockOne_x_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.308ns (76.982%)  route 0.092ns (23.018%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.671     1.591    alien_graph_st_unit/CLK
    SLICE_X1Y49          FDCE                                         r  alien_graph_st_unit/bigRockOne_x_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDCE (Prop_fdce_C_Q)         0.141     1.732 r  alien_graph_st_unit/bigRockOne_x_reg_reg[7]/Q
                         net (fo=8, routed)           0.091     1.823    alien_graph_st_unit/bigRockOne_x_reg_reg[9]_0[7]
    SLICE_X1Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.936 r  alien_graph_st_unit/bigRockOne_x_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.937    alien_graph_st_unit/bigRockOne_x_reg0_carry__0_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.991 r  alien_graph_st_unit/bigRockOne_x_reg0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.991    alien_graph_st_unit/bigRockOne_x_reg0[8]
    SLICE_X1Y50          FDCE                                         r  alien_graph_st_unit/bigRockOne_x_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.878     2.043    alien_graph_st_unit/CLK
    SLICE_X1Y50          FDCE                                         r  alien_graph_st_unit/bigRockOne_x_reg_reg[8]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X1Y50          FDCE (Hold_fdce_C_D)         0.105     1.897    alien_graph_st_unit/bigRockOne_x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/smallRockOne_x_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/smallRockOne_x_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.308ns (77.206%)  route 0.091ns (22.794%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.642     1.562    alien_graph_st_unit/CLK
    SLICE_X9Y49          FDCE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.141     1.703 r  alien_graph_st_unit/smallRockOne_x_reg_reg[7]/Q
                         net (fo=8, routed)           0.090     1.793    alien_graph_st_unit/smallRockOne_x_reg_reg[9]_0[7]
    SLICE_X9Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.906 r  alien_graph_st_unit/smallRockOne_x_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.907    alien_graph_st_unit/smallRockOne_x_reg0_carry__0_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  alien_graph_st_unit/smallRockOne_x_reg0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.961    alien_graph_st_unit/smallRockOne_x_reg0[8]
    SLICE_X9Y50          FDCE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.847     2.012    alien_graph_st_unit/CLK
    SLICE_X9Y50          FDCE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[8]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X9Y50          FDCE (Hold_fdce_C_D)         0.105     1.866    alien_graph_st_unit/smallRockOne_x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/bigRockOne_x_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/bigRockOne_x_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.344ns (78.883%)  route 0.092ns (21.117%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.671     1.591    alien_graph_st_unit/CLK
    SLICE_X1Y49          FDCE                                         r  alien_graph_st_unit/bigRockOne_x_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDCE (Prop_fdce_C_Q)         0.141     1.732 r  alien_graph_st_unit/bigRockOne_x_reg_reg[7]/Q
                         net (fo=8, routed)           0.091     1.823    alien_graph_st_unit/bigRockOne_x_reg_reg[9]_0[7]
    SLICE_X1Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.936 r  alien_graph_st_unit/bigRockOne_x_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.937    alien_graph_st_unit/bigRockOne_x_reg0_carry__0_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.027 r  alien_graph_st_unit/bigRockOne_x_reg0_carry__1/O[1]
                         net (fo=1, routed)           0.000     2.027    alien_graph_st_unit/bigRockOne_x_reg0[9]
    SLICE_X1Y50          FDCE                                         r  alien_graph_st_unit/bigRockOne_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.878     2.043    alien_graph_st_unit/CLK
    SLICE_X1Y50          FDCE                                         r  alien_graph_st_unit/bigRockOne_x_reg_reg[9]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X1Y50          FDCE (Hold_fdce_C_D)         0.105     1.897    alien_graph_st_unit/bigRockOne_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/smallRockOne_x_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/smallRockOne_x_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.344ns (79.092%)  route 0.091ns (20.908%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.642     1.562    alien_graph_st_unit/CLK
    SLICE_X9Y49          FDCE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.141     1.703 r  alien_graph_st_unit/smallRockOne_x_reg_reg[7]/Q
                         net (fo=8, routed)           0.090     1.793    alien_graph_st_unit/smallRockOne_x_reg_reg[9]_0[7]
    SLICE_X9Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.906 r  alien_graph_st_unit/smallRockOne_x_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.907    alien_graph_st_unit/smallRockOne_x_reg0_carry__0_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.997 r  alien_graph_st_unit/smallRockOne_x_reg0_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.997    alien_graph_st_unit/smallRockOne_x_reg0[9]
    SLICE_X9Y50          FDCE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.847     2.012    alien_graph_st_unit/CLK
    SLICE_X9Y50          FDCE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[9]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X9Y50          FDCE (Hold_fdce_C_D)         0.105     1.866    alien_graph_st_unit/smallRockOne_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/x_smallThree_delta_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/smallRockThree_x_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.251ns (51.262%)  route 0.239ns (48.738%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.642     1.562    alien_graph_st_unit/CLK
    SLICE_X11Y49         FDPE                                         r  alien_graph_st_unit/x_smallThree_delta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.703 r  alien_graph_st_unit/x_smallThree_delta_reg_reg[2]/Q
                         net (fo=2, routed)           0.239     1.942    alien_graph_st_unit/x_smallThree_delta_reg[2]
    SLICE_X10Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.987 r  alien_graph_st_unit/smallRockThree_x_reg0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.987    alien_graph_st_unit/smallRockThree_x_reg0_carry_i_2_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.052 r  alien_graph_st_unit/smallRockThree_x_reg0_carry/O[2]
                         net (fo=1, routed)           0.000     2.052    alien_graph_st_unit/smallRockThree_x_reg0[2]
    SLICE_X10Y50         FDCE                                         r  alien_graph_st_unit/smallRockThree_x_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.847     2.012    alien_graph_st_unit/CLK
    SLICE_X10Y50         FDCE                                         r  alien_graph_st_unit/smallRockThree_x_reg_reg[2]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X10Y50         FDCE (Hold_fdce_C_D)         0.134     1.895    alien_graph_st_unit/smallRockThree_x_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/x_smallTwo_delta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/smallRockTwo_x_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.256ns (54.421%)  route 0.214ns (45.579%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.671     1.591    alien_graph_st_unit/CLK
    SLICE_X0Y48          FDCE                                         r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDCE (Prop_fdce_C_Q)         0.141     1.732 r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[0]/Q
                         net (fo=2, routed)           0.214     1.946    alien_graph_st_unit/x_smallTwo_delta_reg[0]
    SLICE_X1Y51          LUT2 (Prop_lut2_I1_O)        0.045     1.991 r  alien_graph_st_unit/smallRockTwo_x_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.991    alien_graph_st_unit/smallRockTwo_x_reg0_carry_i_4_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.061 r  alien_graph_st_unit/smallRockTwo_x_reg0_carry/O[0]
                         net (fo=1, routed)           0.000     2.061    alien_graph_st_unit/smallRockTwo_x_reg0[0]
    SLICE_X1Y51          FDCE                                         r  alien_graph_st_unit/smallRockTwo_x_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.878     2.043    alien_graph_st_unit/CLK
    SLICE_X1Y51          FDCE                                         r  alien_graph_st_unit/smallRockTwo_x_reg_reg[0]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X1Y51          FDCE (Hold_fdce_C_D)         0.105     1.897    alien_graph_st_unit/smallRockTwo_x_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/x_smallThree_delta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/smallRockThree_x_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.256ns (51.316%)  route 0.243ns (48.684%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.642     1.562    alien_graph_st_unit/CLK
    SLICE_X11Y49         FDCE                                         r  alien_graph_st_unit/x_smallThree_delta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDCE (Prop_fdce_C_Q)         0.141     1.703 r  alien_graph_st_unit/x_smallThree_delta_reg_reg[0]/Q
                         net (fo=2, routed)           0.243     1.946    alien_graph_st_unit/x_smallThree_delta_reg[0]
    SLICE_X10Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.991 r  alien_graph_st_unit/smallRockThree_x_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.991    alien_graph_st_unit/smallRockThree_x_reg0_carry_i_4_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.061 r  alien_graph_st_unit/smallRockThree_x_reg0_carry/O[0]
                         net (fo=1, routed)           0.000     2.061    alien_graph_st_unit/smallRockThree_x_reg0[0]
    SLICE_X10Y50         FDCE                                         r  alien_graph_st_unit/smallRockThree_x_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.847     2.012    alien_graph_st_unit/CLK
    SLICE_X10Y50         FDCE                                         r  alien_graph_st_unit/smallRockThree_x_reg_reg[0]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X10Y50         FDCE (Hold_fdce_C_D)         0.134     1.895    alien_graph_st_unit/smallRockThree_x_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/y_big_delta_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/bigRockOne_y_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.251ns (79.378%)  route 0.065ns (20.622%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.668     1.588    alien_graph_st_unit/CLK
    SLICE_X3Y38          FDPE                                         r  alien_graph_st_unit/y_big_delta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDPE (Prop_fdpe_C_Q)         0.141     1.729 r  alien_graph_st_unit/y_big_delta_reg_reg[2]/Q
                         net (fo=2, routed)           0.065     1.794    alien_graph_st_unit/y_big_delta_reg[2]
    SLICE_X2Y38          LUT2 (Prop_lut2_I1_O)        0.045     1.839 r  alien_graph_st_unit/bigRockOne_y_reg0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.839    alien_graph_st_unit/bigRockOne_y_reg0_carry_i_2_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.904 r  alien_graph_st_unit/bigRockOne_y_reg0_carry/O[2]
                         net (fo=1, routed)           0.000     1.904    alien_graph_st_unit/bigRockOne_y_reg0[2]
    SLICE_X2Y38          FDCE                                         r  alien_graph_st_unit/bigRockOne_y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.945     2.110    alien_graph_st_unit/CLK
    SLICE_X2Y38          FDCE                                         r  alien_graph_st_unit/bigRockOne_y_reg_reg[2]/C
                         clock pessimism             -0.509     1.601    
    SLICE_X2Y38          FDCE (Hold_fdce_C_D)         0.134     1.735    alien_graph_st_unit/bigRockOne_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/x_smallThree_delta_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/smallRockThree_x_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.250ns (48.773%)  route 0.263ns (51.227%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.642     1.562    alien_graph_st_unit/CLK
    SLICE_X11Y49         FDCE                                         r  alien_graph_st_unit/x_smallThree_delta_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDCE (Prop_fdce_C_Q)         0.141     1.703 r  alien_graph_st_unit/x_smallThree_delta_reg_reg[8]/Q
                         net (fo=9, routed)           0.263     1.966    alien_graph_st_unit/x_smallThree_delta_reg[8]
    SLICE_X10Y51         LUT2 (Prop_lut2_I1_O)        0.045     2.011 r  alien_graph_st_unit/smallRockThree_x_reg0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     2.011    alien_graph_st_unit/smallRockThree_x_reg0_carry__0_i_1_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.075 r  alien_graph_st_unit/smallRockThree_x_reg0_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.075    alien_graph_st_unit/smallRockThree_x_reg0[7]
    SLICE_X10Y51         FDCE                                         r  alien_graph_st_unit/smallRockThree_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.847     2.012    alien_graph_st_unit/CLK
    SLICE_X10Y51         FDCE                                         r  alien_graph_st_unit/smallRockThree_x_reg_reg[7]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X10Y51         FDCE (Hold_fdce_C_D)         0.134     1.895    alien_graph_st_unit/smallRockThree_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/x_smallThree_delta_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/smallRockThree_x_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.252ns (48.782%)  route 0.265ns (51.218%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.642     1.562    alien_graph_st_unit/CLK
    SLICE_X11Y49         FDCE                                         r  alien_graph_st_unit/x_smallThree_delta_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDCE (Prop_fdce_C_Q)         0.141     1.703 r  alien_graph_st_unit/x_smallThree_delta_reg_reg[8]/Q
                         net (fo=9, routed)           0.265     1.968    alien_graph_st_unit/x_smallThree_delta_reg[8]
    SLICE_X10Y51         LUT2 (Prop_lut2_I1_O)        0.045     2.013 r  alien_graph_st_unit/smallRockThree_x_reg0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.013    alien_graph_st_unit/smallRockThree_x_reg0_carry__0_i_3_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.079 r  alien_graph_st_unit/smallRockThree_x_reg0_carry__0/O[1]
                         net (fo=1, routed)           0.000     2.079    alien_graph_st_unit/smallRockThree_x_reg0[5]
    SLICE_X10Y51         FDCE                                         r  alien_graph_st_unit/smallRockThree_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.847     2.012    alien_graph_st_unit/CLK
    SLICE_X10Y51         FDCE                                         r  alien_graph_st_unit/smallRockThree_x_reg_reg[5]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X10Y51         FDCE (Hold_fdce_C_D)         0.134     1.895    alien_graph_st_unit/smallRockThree_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y55     rgb_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y55     rgb_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y55     rgb_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y56     alien_graph_st_unit/bar_x_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y56     alien_graph_st_unit/bar_x_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y56     alien_graph_st_unit/bar_x_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y57     alien_graph_st_unit/bar_x_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y57     alien_graph_st_unit/bar_x_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y57     alien_graph_st_unit/bar_x_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y55     rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y55     rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y55     rgb_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y55     rgb_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y55     rgb_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y55     rgb_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y56     alien_graph_st_unit/bar_x_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y56     alien_graph_st_unit/bar_x_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y56     alien_graph_st_unit/bar_x_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y56     alien_graph_st_unit/bar_x_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y55     rgb_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y55     rgb_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y55     rgb_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y55     rgb_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y55     rgb_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y55     rgb_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y56     alien_graph_st_unit/bar_x_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y56     alien_graph_st_unit/bar_x_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y56     alien_graph_st_unit/bar_x_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y56     alien_graph_st_unit/bar_x_reg_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.709ns  (logic 4.002ns (37.374%)  route 6.707ns (62.626%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.724     5.327    clk_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           6.707    12.490    rgb_top_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         3.546    16.036 r  rgb_top_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.036    rgb_top[1]
    A6                                                                r  rgb_top[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.613ns  (logic 4.146ns (39.060%)  route 6.468ns (60.940%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.724     5.327    clk_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.419     5.746 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           6.468    12.214    rgb_top_OBUF[2]
    A4                   OBUF (Prop_obuf_I_O)         3.727    15.940 r  rgb_top_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.940    rgb_top[2]
    A4                                                                r  rgb_top[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.537ns  (logic 4.008ns (38.032%)  route 6.530ns (61.968%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.724     5.327    clk_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           6.530    12.312    rgb_top_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    15.864 r  rgb_top_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.864    rgb_top[0]
    D8                                                                r  rgb_top[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_sync_delay2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.183ns  (logic 4.083ns (44.457%)  route 5.101ns (55.543%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.645     5.248    vga_sync_unit/CLK
    SLICE_X8Y58          FDCE                                         r  vga_sync_unit/h_sync_delay2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDCE (Prop_fdce_C_Q)         0.518     5.766 r  vga_sync_unit/h_sync_delay2_reg_reg/Q
                         net (fo=1, routed)           5.101    10.866    hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565    14.431 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    14.431    hsync
    B11                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_cnt_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blank
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.589ns  (logic 4.783ns (55.691%)  route 3.806ns (44.309%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.898     5.501    vga_sync_unit/CLK
    SLICE_X2Y42          FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDCE (Prop_fdce_C_Q)         0.518     6.019 f  vga_sync_unit/v_cnt_reg_reg[7]/Q
                         net (fo=29, routed)          0.849     6.868    vga_sync_unit/v_cnt_reg_reg[9]_1[7]
    SLICE_X1Y42          LUT4 (Prop_lut4_I0_O)        0.154     7.022 f  vga_sync_unit/blank_OBUF_inst_i_2/O
                         net (fo=4, routed)           1.241     8.263    vga_sync_unit/blank_OBUF_inst_i_2_n_0
    SLICE_X1Y54          LUT5 (Prop_lut5_I0_O)        0.355     8.618 r  vga_sync_unit/blank_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.716    10.333    blank_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.756    14.089 r  blank_OBUF_inst/O
                         net (fo=0)                   0.000    14.089    blank
    V14                                                               r  blank (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_sync_delay2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.832ns  (logic 4.021ns (45.532%)  route 4.811ns (54.468%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.645     5.248    vga_sync_unit/CLK
    SLICE_X9Y57          FDCE                                         r  vga_sync_unit/v_sync_delay2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDCE (Prop_fdce_C_Q)         0.456     5.704 r  vga_sync_unit/v_sync_delay2_reg_reg/Q
                         net (fo=1, routed)           4.811    10.514    vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565    14.079 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    14.079    vsync
    B12                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.936ns  (logic 4.149ns (59.819%)  route 2.787ns (40.181%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.819     5.422    vga_sync_unit/CLK
    SLICE_X9Y41          FDCE                                         r  vga_sync_unit/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456     5.878 r  vga_sync_unit/v_sync_reg_reg/Q
                         net (fo=2, routed)           0.863     6.741    vga_sync_unit/v_sync_reg
    SLICE_X8Y57          LUT2 (Prop_lut2_I0_O)        0.124     6.865 r  vga_sync_unit/comp_sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.923     8.789    comp_sync_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.569    12.358 r  comp_sync_OBUF_inst/O
                         net (fo=0)                   0.000    12.358    comp_sync
    V11                                                               r  comp_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/clk_div_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_pixel_tick
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.007ns  (logic 4.524ns (64.568%)  route 2.483ns (35.432%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.724     5.327    vga_sync_unit/CLK
    SLICE_X3Y57          FDCE                                         r  vga_sync_unit/clk_div_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDCE (Prop_fdce_C_Q)         0.419     5.746 r  vga_sync_unit/clk_div_reg_reg[1]/Q
                         net (fo=3, routed)           0.661     6.407    vga_sync_unit/clk_div_reg[1]
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.327     6.734 r  vga_sync_unit/vga_pixel_tick_OBUF_inst_i_1/O
                         net (fo=14, routed)          1.822     8.555    vga_pixel_tick_OBUF
    V12                  OBUF (Prop_obuf_I_O)         3.778    12.334 r  vga_pixel_tick_OBUF_inst/O
                         net (fo=0)                   0.000    12.334    vga_pixel_tick
    V12                                                               r  vga_pixel_tick (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/clk_div_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_pixel_tick
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.115ns  (logic 1.524ns (72.062%)  route 0.591ns (27.938%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.603     1.522    vga_sync_unit/CLK
    SLICE_X3Y57          FDCE                                         r  vga_sync_unit/clk_div_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  vga_sync_unit/clk_div_reg_reg[0]/Q
                         net (fo=4, routed)           0.207     1.870    vga_sync_unit/clk_div_reg[0]
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.045     1.915 r  vga_sync_unit/vga_pixel_tick_OBUF_inst_i_1/O
                         net (fo=14, routed)          0.384     2.299    vga_pixel_tick_OBUF
    V12                  OBUF (Prop_obuf_I_O)         1.338     3.637 r  vga_pixel_tick_OBUF_inst/O
                         net (fo=0)                   0.000     3.637    vga_pixel_tick
    V12                                                               r  vga_pixel_tick (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.186ns  (logic 1.478ns (67.635%)  route 0.707ns (32.365%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.575     1.494    vga_sync_unit/CLK
    SLICE_X8Y56          FDCE                                         r  vga_sync_unit/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDCE (Prop_fdce_C_Q)         0.164     1.658 r  vga_sync_unit/h_sync_reg_reg/Q
                         net (fo=2, routed)           0.229     1.887    vga_sync_unit/h_sync_reg
    SLICE_X8Y57          LUT2 (Prop_lut2_I1_O)        0.045     1.932 r  vga_sync_unit/comp_sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.478     2.411    comp_sync_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.680 r  comp_sync_OBUF_inst/O
                         net (fo=0)                   0.000     3.680    comp_sync
    V11                                                               r  comp_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_cnt_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blank
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.167ns  (logic 1.506ns (69.472%)  route 0.662ns (30.528%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.603     1.522    vga_sync_unit/CLK
    SLICE_X4Y56          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDCE (Prop_fdce_C_Q)         0.141     1.663 f  vga_sync_unit/h_cnt_reg_reg[8]/Q
                         net (fo=32, routed)          0.298     1.961    vga_sync_unit/Q[8]
    SLICE_X1Y54          LUT5 (Prop_lut5_I2_O)        0.048     2.009 r  vga_sync_unit/blank_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.364     2.373    blank_OBUF
    V14                  OBUF (Prop_obuf_I_O)         1.317     3.690 r  blank_OBUF_inst/O
                         net (fo=0)                   0.000     3.690    blank
    V14                                                               r  blank (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_sync_delay2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.171ns  (logic 1.407ns (44.360%)  route 1.765ns (55.640%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.574     1.493    vga_sync_unit/CLK
    SLICE_X9Y57          FDCE                                         r  vga_sync_unit/v_sync_delay2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDCE (Prop_fdce_C_Q)         0.141     1.634 r  vga_sync_unit/v_sync_delay2_reg_reg/Q
                         net (fo=1, routed)           1.765     3.399    vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     4.665 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.665    vsync
    B12                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_sync_delay2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.385ns  (logic 1.429ns (42.222%)  route 1.956ns (57.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.574     1.493    vga_sync_unit/CLK
    SLICE_X8Y58          FDCE                                         r  vga_sync_unit/h_sync_delay2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDCE (Prop_fdce_C_Q)         0.164     1.657 r  vga_sync_unit/h_sync_delay2_reg_reg/Q
                         net (fo=1, routed)           1.956     3.613    hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     4.878 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.878    hsync
    B11                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.076ns  (logic 1.393ns (34.182%)  route 2.683ns (65.818%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           2.683     4.346    rgb_top_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         1.252     5.598 r  rgb_top_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.598    rgb_top[0]
    D8                                                                r  rgb_top[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.102ns  (logic 1.434ns (34.963%)  route 2.668ns (65.037%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.128     1.650 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           2.668     4.318    rgb_top_OBUF[2]
    A4                   OBUF (Prop_obuf_I_O)         1.306     5.624 r  rgb_top_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.624    rgb_top[2]
    A4                                                                r  rgb_top[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.167ns  (logic 1.388ns (33.313%)  route 2.779ns (66.687%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           2.779     4.442    rgb_top_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         1.247     5.689 r  rgb_top_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.689    rgb_top[1]
    A6                                                                r  rgb_top[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           210 Endpoints
Min Delay           210 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            alien_graph_st_unit/bar_y_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.587ns  (logic 2.574ns (39.075%)  route 4.013ns (60.925%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.986     4.466    alien_graph_st_unit/btn_IBUF[1]
    SLICE_X3Y42          LUT6 (Prop_lut6_I4_O)        0.124     4.590 r  alien_graph_st_unit/p_0_out__24_carry_i_2/O
                         net (fo=4, routed)           1.027     5.617    alien_graph_st_unit/p_0_out__24_carry_i_2_n_0
    SLICE_X4Y42          LUT2 (Prop_lut2_I0_O)        0.124     5.741 r  alien_graph_st_unit/p_0_out__24_carry_i_4/O
                         net (fo=1, routed)           0.000     5.741    alien_graph_st_unit/p_0_out__24_carry_i_4_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.139 r  alien_graph_st_unit/p_0_out__24_carry/CO[3]
                         net (fo=1, routed)           0.000     6.139    alien_graph_st_unit/p_0_out__24_carry_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.253 r  alien_graph_st_unit/p_0_out__24_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.253    alien_graph_st_unit/p_0_out__24_carry__0_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.587 r  alien_graph_st_unit/p_0_out__24_carry__1/O[1]
                         net (fo=1, routed)           0.000     6.587    alien_graph_st_unit/p_0_out__24_carry__1_n_6
    SLICE_X4Y44          FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.770     5.192    alien_graph_st_unit/CLK
    SLICE_X4Y44          FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[9]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            alien_graph_st_unit/bar_y_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.476ns  (logic 2.463ns (38.031%)  route 4.013ns (61.969%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.986     4.466    alien_graph_st_unit/btn_IBUF[1]
    SLICE_X3Y42          LUT6 (Prop_lut6_I4_O)        0.124     4.590 r  alien_graph_st_unit/p_0_out__24_carry_i_2/O
                         net (fo=4, routed)           1.027     5.617    alien_graph_st_unit/p_0_out__24_carry_i_2_n_0
    SLICE_X4Y42          LUT2 (Prop_lut2_I0_O)        0.124     5.741 r  alien_graph_st_unit/p_0_out__24_carry_i_4/O
                         net (fo=1, routed)           0.000     5.741    alien_graph_st_unit/p_0_out__24_carry_i_4_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.139 r  alien_graph_st_unit/p_0_out__24_carry/CO[3]
                         net (fo=1, routed)           0.000     6.139    alien_graph_st_unit/p_0_out__24_carry_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.253 r  alien_graph_st_unit/p_0_out__24_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.253    alien_graph_st_unit/p_0_out__24_carry__0_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.476 r  alien_graph_st_unit/p_0_out__24_carry__1/O[0]
                         net (fo=1, routed)           0.000     6.476    alien_graph_st_unit/p_0_out__24_carry__1_n_7
    SLICE_X4Y44          FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.770     5.192    alien_graph_st_unit/CLK
    SLICE_X4Y44          FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[8]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            alien_graph_st_unit/bar_y_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.473ns  (logic 2.460ns (38.002%)  route 4.013ns (61.998%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.986     4.466    alien_graph_st_unit/btn_IBUF[1]
    SLICE_X3Y42          LUT6 (Prop_lut6_I4_O)        0.124     4.590 r  alien_graph_st_unit/p_0_out__24_carry_i_2/O
                         net (fo=4, routed)           1.027     5.617    alien_graph_st_unit/p_0_out__24_carry_i_2_n_0
    SLICE_X4Y42          LUT2 (Prop_lut2_I0_O)        0.124     5.741 r  alien_graph_st_unit/p_0_out__24_carry_i_4/O
                         net (fo=1, routed)           0.000     5.741    alien_graph_st_unit/p_0_out__24_carry_i_4_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.139 r  alien_graph_st_unit/p_0_out__24_carry/CO[3]
                         net (fo=1, routed)           0.000     6.139    alien_graph_st_unit/p_0_out__24_carry_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.473 r  alien_graph_st_unit/p_0_out__24_carry__0/O[1]
                         net (fo=1, routed)           0.000     6.473    alien_graph_st_unit/p_0_out__24_carry__0_n_6
    SLICE_X4Y43          FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.770     5.192    alien_graph_st_unit/CLK
    SLICE_X4Y43          FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[5]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            alien_graph_st_unit/bar_y_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.452ns  (logic 2.439ns (37.800%)  route 4.013ns (62.200%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.986     4.466    alien_graph_st_unit/btn_IBUF[1]
    SLICE_X3Y42          LUT6 (Prop_lut6_I4_O)        0.124     4.590 r  alien_graph_st_unit/p_0_out__24_carry_i_2/O
                         net (fo=4, routed)           1.027     5.617    alien_graph_st_unit/p_0_out__24_carry_i_2_n_0
    SLICE_X4Y42          LUT2 (Prop_lut2_I0_O)        0.124     5.741 r  alien_graph_st_unit/p_0_out__24_carry_i_4/O
                         net (fo=1, routed)           0.000     5.741    alien_graph_st_unit/p_0_out__24_carry_i_4_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.139 r  alien_graph_st_unit/p_0_out__24_carry/CO[3]
                         net (fo=1, routed)           0.000     6.139    alien_graph_st_unit/p_0_out__24_carry_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.452 r  alien_graph_st_unit/p_0_out__24_carry__0/O[3]
                         net (fo=1, routed)           0.000     6.452    alien_graph_st_unit/p_0_out__24_carry__0_n_4
    SLICE_X4Y43          FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.770     5.192    alien_graph_st_unit/CLK
    SLICE_X4Y43          FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[7]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            alien_graph_st_unit/bar_y_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.378ns  (logic 2.365ns (37.079%)  route 4.013ns (62.921%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.986     4.466    alien_graph_st_unit/btn_IBUF[1]
    SLICE_X3Y42          LUT6 (Prop_lut6_I4_O)        0.124     4.590 r  alien_graph_st_unit/p_0_out__24_carry_i_2/O
                         net (fo=4, routed)           1.027     5.617    alien_graph_st_unit/p_0_out__24_carry_i_2_n_0
    SLICE_X4Y42          LUT2 (Prop_lut2_I0_O)        0.124     5.741 r  alien_graph_st_unit/p_0_out__24_carry_i_4/O
                         net (fo=1, routed)           0.000     5.741    alien_graph_st_unit/p_0_out__24_carry_i_4_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.139 r  alien_graph_st_unit/p_0_out__24_carry/CO[3]
                         net (fo=1, routed)           0.000     6.139    alien_graph_st_unit/p_0_out__24_carry_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.378 r  alien_graph_st_unit/p_0_out__24_carry__0/O[2]
                         net (fo=1, routed)           0.000     6.378    alien_graph_st_unit/p_0_out__24_carry__0_n_5
    SLICE_X4Y43          FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.770     5.192    alien_graph_st_unit/CLK
    SLICE_X4Y43          FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[6]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            alien_graph_st_unit/bar_y_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.362ns  (logic 2.349ns (36.921%)  route 4.013ns (63.079%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.986     4.466    alien_graph_st_unit/btn_IBUF[1]
    SLICE_X3Y42          LUT6 (Prop_lut6_I4_O)        0.124     4.590 r  alien_graph_st_unit/p_0_out__24_carry_i_2/O
                         net (fo=4, routed)           1.027     5.617    alien_graph_st_unit/p_0_out__24_carry_i_2_n_0
    SLICE_X4Y42          LUT2 (Prop_lut2_I0_O)        0.124     5.741 r  alien_graph_st_unit/p_0_out__24_carry_i_4/O
                         net (fo=1, routed)           0.000     5.741    alien_graph_st_unit/p_0_out__24_carry_i_4_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.139 r  alien_graph_st_unit/p_0_out__24_carry/CO[3]
                         net (fo=1, routed)           0.000     6.139    alien_graph_st_unit/p_0_out__24_carry_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.362 r  alien_graph_st_unit/p_0_out__24_carry__0/O[0]
                         net (fo=1, routed)           0.000     6.362    alien_graph_st_unit/p_0_out__24_carry__0_n_7
    SLICE_X4Y43          FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.770     5.192    alien_graph_st_unit/CLK
    SLICE_X4Y43          FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[4]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            alien_graph_st_unit/bar_y_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.250ns  (logic 1.734ns (27.739%)  route 4.517ns (72.261%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           3.266     4.752    alien_graph_st_unit/btn_IBUF[0]
    SLICE_X5Y42          LUT6 (Prop_lut6_I0_O)        0.124     4.876 r  alien_graph_st_unit/bar_y_reg[9]_i_2/O
                         net (fo=1, routed)           0.670     5.546    alien_graph_st_unit/bar_y_reg[9]_i_2_n_0
    SLICE_X5Y42          LUT3 (Prop_lut3_I1_O)        0.124     5.670 r  alien_graph_st_unit/bar_y_reg[9]_i_1/O
                         net (fo=9, routed)           0.580     6.250    alien_graph_st_unit/bar_y_next
    SLICE_X4Y42          FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.769     5.191    alien_graph_st_unit/CLK
    SLICE_X4Y42          FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            alien_graph_st_unit/bar_y_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.250ns  (logic 1.734ns (27.739%)  route 4.517ns (72.261%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           3.266     4.752    alien_graph_st_unit/btn_IBUF[0]
    SLICE_X5Y42          LUT6 (Prop_lut6_I0_O)        0.124     4.876 r  alien_graph_st_unit/bar_y_reg[9]_i_2/O
                         net (fo=1, routed)           0.670     5.546    alien_graph_st_unit/bar_y_reg[9]_i_2_n_0
    SLICE_X5Y42          LUT3 (Prop_lut3_I1_O)        0.124     5.670 r  alien_graph_st_unit/bar_y_reg[9]_i_1/O
                         net (fo=9, routed)           0.580     6.250    alien_graph_st_unit/bar_y_next
    SLICE_X4Y42          FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.769     5.191    alien_graph_st_unit/CLK
    SLICE_X4Y42          FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            alien_graph_st_unit/bar_y_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.250ns  (logic 1.734ns (27.739%)  route 4.517ns (72.261%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           3.266     4.752    alien_graph_st_unit/btn_IBUF[0]
    SLICE_X5Y42          LUT6 (Prop_lut6_I0_O)        0.124     4.876 r  alien_graph_st_unit/bar_y_reg[9]_i_2/O
                         net (fo=1, routed)           0.670     5.546    alien_graph_st_unit/bar_y_reg[9]_i_2_n_0
    SLICE_X5Y42          LUT3 (Prop_lut3_I1_O)        0.124     5.670 r  alien_graph_st_unit/bar_y_reg[9]_i_1/O
                         net (fo=9, routed)           0.580     6.250    alien_graph_st_unit/bar_y_next
    SLICE_X4Y42          FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.769     5.191    alien_graph_st_unit/CLK
    SLICE_X4Y42          FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[3]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            alien_graph_st_unit/bar_y_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.162ns  (logic 1.734ns (28.139%)  route 4.428ns (71.861%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           3.266     4.752    alien_graph_st_unit/btn_IBUF[0]
    SLICE_X5Y42          LUT6 (Prop_lut6_I0_O)        0.124     4.876 r  alien_graph_st_unit/bar_y_reg[9]_i_2/O
                         net (fo=1, routed)           0.670     5.546    alien_graph_st_unit/bar_y_reg[9]_i_2_n_0
    SLICE_X5Y42          LUT3 (Prop_lut3_I1_O)        0.124     5.670 r  alien_graph_st_unit/bar_y_reg[9]_i_1/O
                         net (fo=9, routed)           0.491     6.162    alien_graph_st_unit/bar_y_next
    SLICE_X4Y44          FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.770     5.192    alien_graph_st_unit/CLK
    SLICE_X4Y44          FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/bar_x_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.292ns (40.099%)  route 0.435ns (59.901%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=176, routed)         0.435     0.727    alien_graph_st_unit/reset_IBUF
    SLICE_X2Y57          FDCE                                         f  alien_graph_st_unit/bar_x_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.876     2.041    alien_graph_st_unit/CLK
    SLICE_X2Y57          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/bar_x_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.292ns (40.099%)  route 0.435ns (59.901%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=176, routed)         0.435     0.727    alien_graph_st_unit/reset_IBUF
    SLICE_X2Y57          FDCE                                         f  alien_graph_st_unit/bar_x_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.876     2.041    alien_graph_st_unit/CLK
    SLICE_X2Y57          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/bar_x_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.292ns (40.099%)  route 0.435ns (59.901%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=176, routed)         0.435     0.727    alien_graph_st_unit/reset_IBUF
    SLICE_X2Y57          FDCE                                         f  alien_graph_st_unit/bar_x_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.876     2.041    alien_graph_st_unit/CLK
    SLICE_X2Y57          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/bar_x_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.292ns (40.099%)  route 0.435ns (59.901%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=176, routed)         0.435     0.727    alien_graph_st_unit/reset_IBUF
    SLICE_X2Y57          FDCE                                         f  alien_graph_st_unit/bar_x_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.876     2.041    alien_graph_st_unit/CLK
    SLICE_X2Y57          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/clk_div_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.292ns (40.099%)  route 0.435ns (59.901%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=176, routed)         0.435     0.727    vga_sync_unit/reset_IBUF
    SLICE_X3Y57          FDCE                                         f  vga_sync_unit/clk_div_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.876     2.041    vga_sync_unit/CLK
    SLICE_X3Y57          FDCE                                         r  vga_sync_unit/clk_div_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/clk_div_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.292ns (40.099%)  route 0.435ns (59.901%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=176, routed)         0.435     0.727    vga_sync_unit/reset_IBUF
    SLICE_X3Y57          FDCE                                         f  vga_sync_unit/clk_div_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.876     2.041    vga_sync_unit/CLK
    SLICE_X3Y57          FDCE                                         r  vga_sync_unit/clk_div_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_cnt_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.776ns  (logic 0.292ns (37.590%)  route 0.484ns (62.410%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=176, routed)         0.484     0.776    vga_sync_unit/reset_IBUF
    SLICE_X5Y56          FDCE                                         f  vga_sync_unit/h_cnt_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.874     2.039    vga_sync_unit/CLK
    SLICE_X5Y56          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_cnt_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.292ns (37.380%)  route 0.488ns (62.620%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=176, routed)         0.488     0.780    vga_sync_unit/reset_IBUF
    SLICE_X4Y56          FDCE                                         f  vga_sync_unit/h_cnt_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.874     2.039    vga_sync_unit/CLK
    SLICE_X4Y56          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_cnt_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.292ns (37.380%)  route 0.488ns (62.620%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=176, routed)         0.488     0.780    vga_sync_unit/reset_IBUF
    SLICE_X4Y56          FDCE                                         f  vga_sync_unit/h_cnt_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.874     2.039    vga_sync_unit/CLK
    SLICE_X4Y56          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_cnt_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.292ns (37.380%)  route 0.488ns (62.620%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=176, routed)         0.488     0.780    vga_sync_unit/reset_IBUF
    SLICE_X4Y56          FDCE                                         f  vga_sync_unit/h_cnt_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.874     2.039    vga_sync_unit/CLK
    SLICE_X4Y56          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[9]/C





