#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Thu Oct 29 20:18:29 2015
# Process ID: 11296
# Log file: E:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/vivado.log
# Journal file: E:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog\vivado.jou
#-----------------------------------------------------------
source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.1/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'DCT_ap_fmul_2_max_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'DCT_ap_fmul_2_max_dsp_32' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'DCT_ap_fmul_2_max_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'DCT_ap_fmul_2_max_dsp_32' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
[Thu Oct 29 20:18:35 2015] Launched synth_1...
Run output will be captured here: E:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.runs/synth_1/runme.log
[Thu Oct 29 20:18:35 2015] Waiting for synth_1 to finish...

*** Running vivado
    with args -log DCT.vds -m64 -mode batch -messageDb vivado.pb -notrace -source DCT.tcl


****** Vivado v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source DCT.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.1/data/ip'.
Command: synth_design -top DCT -part xc7z020clg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 253.074 ; gain = 74.457
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DCT' [E:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/DCT.v:12]
INFO: [Synth 8-638] synthesizing module 'DCT_Loop_1_proc' [E:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/DCT_Loop_1_proc.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [E:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/DCT_Loop_1_proc.v:70]
INFO: [Synth 8-638] synthesizing module 'DCT_fmul_32ns_32ns_32_4_max_dsp' [E:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/DCT_fmul_32ns_32ns_32_4_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'DCT_ap_fmul_2_max_dsp_32' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/synth/DCT_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:84893' bound to instance 'U0' of component 'floating_point_v7_0' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/synth/DCT_ap_fmul_2_max_dsp_32.vhd:195]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83233' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85018]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:6990]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:12210]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:7079]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-3919] null assignment ignored [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83680]
INFO: [Synth 8-3919] null assignment ignored [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83680]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv' (1#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_mult' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:49392]
INFO: [Synth 8-638] synthesizing module 'fix_mult' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47243]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47339]
INFO: [Synth 8-638] synthesizing module 'fix_mult_dsp48e1_sgl' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:45311]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'delay' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' (1#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay' (2#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized0' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' (2#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized0' (2#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized1' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' (2#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized1' (2#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized2' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' (2#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized2' (2#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized3' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' (2#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized3' (2#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized4' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' (2#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized4' (2#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized5' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' (2#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized5' (2#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32422]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper' (3#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized6' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' (3#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized6' (3#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized0' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized7' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' (3#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized7' (3#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized8' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' (3#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized8' (3#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized9' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' (3#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized9' (3#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized10' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' (3#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized10' (3#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized11' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' (3#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized11' (3#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32422]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized0' (3#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'fix_mult_dsp48e1_sgl' (4#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:45311]
INFO: [Synth 8-256] done synthesizing module 'fix_mult' (5#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47243]
INFO: [Synth 8-638] synthesizing module 'flt_mult_exp' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:48650]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized12' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' (5#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized12' (5#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized13' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' (5#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized13' (5#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'carry_chain' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized14' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' (5#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized14' (5#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain' (6#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'special_detect' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized0' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized15' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' (6#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized15' (6#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized0' (6#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im does not have driver. [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im' (7#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized16' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' (7#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized16' (7#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized17' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' (7#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized17' (7#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'special_detect' (8#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized18' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' (8#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized18' (8#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized19' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' (8#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized19' (8#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized20' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized43' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized43' (8#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized20' (8#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized21' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' (8#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized21' (8#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized22' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' (8#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized22' (8#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized23' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' (8#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized23' (8#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized24' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' (8#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized24' (8#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized25' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized53' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized53' (8#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized25' (8#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized26' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized55' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized55' (8#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized26' (8#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized27' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized57' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized57' (8#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized27' (8#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized28' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized59' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized59' (8#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized28' (8#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized29' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized61' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized61' (8#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized29' (8#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized30' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized63' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized63' (8#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized30' (8#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized31' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized65' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized65' (8#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized31' (8#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized32' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized67' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized67' (8#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized32' (8#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized33' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized69' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized69' (8#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized33' (8#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized34' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized71' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized71' (8#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized34' (8#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_exp' (9#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:48650]
INFO: [Synth 8-638] synthesizing module 'flt_mult_round' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:48347]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:48359]
INFO: [Synth 8-638] synthesizing module 'flt_round_dsp_opt_full' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47527]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized1' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized35' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized73' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized73' (9#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized35' (9#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized36' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized75' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized75' (9#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized36' (9#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized37' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized77' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized77' (9#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized37' (9#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized38' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized79' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized79' (9#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized38' (9#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized39' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized81' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized81' (9#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized39' (9#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized40' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized83' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized83' (9#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized40' (9#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32422]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized1' (9#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized41' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized85' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized85' (9#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized41' (9#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized42' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized87' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized87' (9#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized42' (9#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized43' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized89' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized89' (9#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized43' (9#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized44' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized91' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized91' (9#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized44' (9#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized45' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized93' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
INFO: [Common 17-14] Message 'Synth 8-312' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized93' (9#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized45' (9#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'flt_round_dsp_opt_full' (10#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47527]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_round' (11#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:48347]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op_lat' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:30795]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op_lat' (12#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:30795]
INFO: [Synth 8-256] done synthesizing module 'flt_mult' (13#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:49392]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized46' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized95' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized95' (13#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized46' (13#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized47' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized97' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized97' (13#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized47' (13#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized48' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized99' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized99' (13#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized48' (13#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized49' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized101' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized101' (13#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized49' (13#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized50' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized103' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized103' (13#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized50' (13#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized51' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized105' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized105' (13#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized51' (13#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized52' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized107' [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized107' (13#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized52' (13#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv does not have driver. [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv does not have driver. [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv' (14#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0' (15#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'DCT_ap_fmul_2_max_dsp_32' (16#1) [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/synth/DCT_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'DCT_fmul_32ns_32ns_32_4_max_dsp' (17#1) [E:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/DCT_fmul_32ns_32ns_32_4_max_dsp.v:11]
INFO: [Synth 8-256] done synthesizing module 'DCT_Loop_1_proc' (18#1) [E:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/DCT_Loop_1_proc.v:10]
INFO: [Synth 8-256] done synthesizing module 'DCT' (19#1) [E:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/DCT.v:12]
WARNING: [Synth 8-3331] design DCT has unconnected port function_r[7]
WARNING: [Synth 8-3331] design DCT has unconnected port function_r[6]
WARNING: [Synth 8-3331] design DCT has unconnected port function_r[5]
WARNING: [Synth 8-3331] design DCT has unconnected port function_r[4]
WARNING: [Synth 8-3331] design DCT has unconnected port function_r[3]
WARNING: [Synth 8-3331] design DCT has unconnected port function_r[2]
WARNING: [Synth 8-3331] design DCT has unconnected port function_r[1]
WARNING: [Synth 8-3331] design DCT has unconnected port function_r[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 326.996 ; gain = 148.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin MANT_DEL:D[0] to constant 0 [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47693]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[31] to constant 0 [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[30] to constant 0 [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[29] to constant 0 [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[28] to constant 0 [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[27] to constant 0 [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[26] to constant 0 [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[25] to constant 0 [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[24] to constant 0 [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[23] to constant 0 [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[22] to constant 0 [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[21] to constant 0 [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[20] to constant 0 [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[19] to constant 0 [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[18] to constant 0 [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[17] to constant 0 [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[16] to constant 0 [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[15] to constant 0 [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[14] to constant 0 [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[13] to constant 0 [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[12] to constant 0 [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[11] to constant 0 [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[10] to constant 0 [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[9] to constant 0 [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[8] to constant 0 [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[6] to constant 0 [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[5] to constant 0 [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[4] to constant 0 [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[3] to constant 0 [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[2] to constant 0 [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[1] to constant 0 [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[0] to constant 0 [e:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.srcs/sources_1/ip/DCT_ap_fmul_2_max_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 326.996 ; gain = 148.379
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/DCT.xdc]
Finished Parsing XDC File [E:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/DCT.xdc]
Parsing XDC File [E:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 547.176 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 547.176 ; gain = 368.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 547.176 ; gain = 368.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/DCT_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 547.176 ; gain = 368.559
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond4_i_i_fu_69_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_81_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 547.176 ; gain = 368.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 547.176 ; gain = 368.559
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design DCT has unconnected port function_r[7]
WARNING: [Synth 8-3331] design DCT has unconnected port function_r[6]
WARNING: [Synth 8-3331] design DCT has unconnected port function_r[5]
WARNING: [Synth 8-3331] design DCT has unconnected port function_r[4]
WARNING: [Synth 8-3331] design DCT has unconnected port function_r[3]
WARNING: [Synth 8-3331] design DCT has unconnected port function_r[2]
WARNING: [Synth 8-3331] design DCT has unconnected port function_r[1]
WARNING: [Synth 8-3331] design DCT has unconnected port function_r[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 547.176 ; gain = 368.559
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 547.176 ; gain = 368.559

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DCT_Loop_1_proc_U0/ap_done_reg_reg )
WARNING: [Synth 8-3332] Sequential element (\DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/din1_buf1_reg[31] ) is unused and will be removed from module DCT.
WARNING: [Synth 8-3332] Sequential element (\DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/din1_buf1_reg[30] ) is unused and will be removed from module DCT.
WARNING: [Synth 8-3332] Sequential element (\DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/din1_buf1_reg[29] ) is unused and will be removed from module DCT.
WARNING: [Synth 8-3332] Sequential element (\DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/din1_buf1_reg[28] ) is unused and will be removed from module DCT.
WARNING: [Synth 8-3332] Sequential element (\DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/din1_buf1_reg[27] ) is unused and will be removed from module DCT.
WARNING: [Synth 8-3332] Sequential element (\DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/din1_buf1_reg[26] ) is unused and will be removed from module DCT.
WARNING: [Synth 8-3332] Sequential element (\DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/din1_buf1_reg[25] ) is unused and will be removed from module DCT.
WARNING: [Synth 8-3332] Sequential element (\DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/din1_buf1_reg[24] ) is unused and will be removed from module DCT.
WARNING: [Synth 8-3332] Sequential element (\DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/din1_buf1_reg[23] ) is unused and will be removed from module DCT.
WARNING: [Synth 8-3332] Sequential element (\DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/din1_buf1_reg[22] ) is unused and will be removed from module DCT.
WARNING: [Synth 8-3332] Sequential element (\DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/din1_buf1_reg[21] ) is unused and will be removed from module DCT.
WARNING: [Synth 8-3332] Sequential element (\DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/din1_buf1_reg[20] ) is unused and will be removed from module DCT.
WARNING: [Synth 8-3332] Sequential element (\DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/din1_buf1_reg[19] ) is unused and will be removed from module DCT.
WARNING: [Synth 8-3332] Sequential element (\DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/din1_buf1_reg[18] ) is unused and will be removed from module DCT.
WARNING: [Synth 8-3332] Sequential element (\DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/din1_buf1_reg[17] ) is unused and will be removed from module DCT.
WARNING: [Synth 8-3332] Sequential element (\DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/din1_buf1_reg[16] ) is unused and will be removed from module DCT.
WARNING: [Synth 8-3332] Sequential element (\DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/din1_buf1_reg[15] ) is unused and will be removed from module DCT.
WARNING: [Synth 8-3332] Sequential element (\DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/din1_buf1_reg[14] ) is unused and will be removed from module DCT.
WARNING: [Synth 8-3332] Sequential element (\DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/din1_buf1_reg[13] ) is unused and will be removed from module DCT.
WARNING: [Synth 8-3332] Sequential element (\DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/din1_buf1_reg[12] ) is unused and will be removed from module DCT.
WARNING: [Synth 8-3332] Sequential element (\DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/din1_buf1_reg[11] ) is unused and will be removed from module DCT.
WARNING: [Synth 8-3332] Sequential element (\DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/din1_buf1_reg[10] ) is unused and will be removed from module DCT.
WARNING: [Synth 8-3332] Sequential element (\DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/din1_buf1_reg[9] ) is unused and will be removed from module DCT.
WARNING: [Synth 8-3332] Sequential element (\DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/din1_buf1_reg[8] ) is unused and will be removed from module DCT.
WARNING: [Synth 8-3332] Sequential element (\DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/din1_buf1_reg[7] ) is unused and will be removed from module DCT.
WARNING: [Synth 8-3332] Sequential element (\DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/din1_buf1_reg[6] ) is unused and will be removed from module DCT.
WARNING: [Synth 8-3332] Sequential element (\DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/din1_buf1_reg[5] ) is unused and will be removed from module DCT.
WARNING: [Synth 8-3332] Sequential element (\DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/din1_buf1_reg[4] ) is unused and will be removed from module DCT.
WARNING: [Synth 8-3332] Sequential element (\DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/din1_buf1_reg[3] ) is unused and will be removed from module DCT.
WARNING: [Synth 8-3332] Sequential element (\DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/din1_buf1_reg[2] ) is unused and will be removed from module DCT.
WARNING: [Synth 8-3332] Sequential element (\DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/din1_buf1_reg[1] ) is unused and will be removed from module DCT.
WARNING: [Synth 8-3332] Sequential element (\DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/din1_buf1_reg[0] ) is unused and will be removed from module DCT.
WARNING: [Synth 8-3332] Sequential element (\DCT_Loop_1_proc_U0/ap_done_reg_reg ) is unused and will be removed from module DCT.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 547.176 ; gain = 368.559
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 547.176 ; gain = 368.559

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 547.176 ; gain = 368.559
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:57 . Memory (MB): peak = 626.824 ; gain = 448.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:57 . Memory (MB): peak = 627.715 ; gain = 449.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:58 . Memory (MB): peak = 650.555 ; gain = 471.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:58 . Memory (MB): peak = 650.555 ; gain = 471.938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:58 . Memory (MB): peak = 650.555 ; gain = 471.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:58 . Memory (MB): peak = 650.555 ; gain = 471.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:58 . Memory (MB): peak = 650.555 ; gain = 471.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:58 . Memory (MB): peak = 650.555 ; gain = 471.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |DSP48E1   |     1|
|2     |DSP48E1_1 |     1|
|3     |DSP48E1_2 |     1|
|4     |LUT1      |     2|
|5     |LUT2      |    16|
|6     |LUT3      |    31|
|7     |LUT4      |     8|
|8     |LUT5      |    16|
|9     |LUT6      |    56|
|10    |MUXCY     |    16|
|11    |SRL16E    |     1|
|12    |XORCY     |     8|
|13    |FDRE      |   171|
|14    |FDSE      |     1|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:58 . Memory (MB): peak = 650.555 ; gain = 471.938
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 41 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 650.555 ; gain = 226.520
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:59 . Memory (MB): peak = 650.555 ; gain = 471.938
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
412 Infos, 152 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:58 . Memory (MB): peak = 650.555 ; gain = 446.699
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 650.555 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Oct 29 20:19:40 2015...
[Thu Oct 29 20:19:40 2015] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:05 . Memory (MB): peak = 222.094 ; gain = 6.477
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/DCT.xdc]
Finished Parsing XDC File [E:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/DCT.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 496.262 ; gain = 274.168
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 496.262 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 909.836 ; gain = 413.574
[Thu Oct 29 20:20:07 2015] Launched impl_1...
Run output will be captured here: E:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 912.254 ; gain = 2.418
[Thu Oct 29 20:20:07 2015] Waiting for impl_1 to finish...

*** Running vivado
    with args -log DCT.vdi -applog -m64 -messageDb vivado.pb -mode batch -source DCT.tcl -notrace


****** Vivado v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source DCT.tcl -notrace
Command: open_checkpoint E:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.runs/impl_1/DCT.dcp
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.runs/impl_1/.Xil/Vivado-7216-zombie/dcp/DCT.xdc]
Finished Parsing XDC File [E:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.runs/impl_1/.Xil/Vivado-7216-zombie/dcp/DCT.xdc]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 1215546
open_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 469.090 ; gain = 276.793
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 472.188 ; gain = 1.188
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b59a388b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 881.602 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 4 cells.
Phase 2 Constant Propagation | Checksum: b383decf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 881.602 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 256 unconnected nets.
INFO: [Opt 31-11] Eliminated 9 unconnected cells.
Phase 3 Sweep | Checksum: ff86c426

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 881.602 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 881.602 ; gain = 0.000
Ending Logic Optimization Task | Checksum: ff86c426

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 881.602 ; gain = 0.000
Implement Debug Cores | Checksum: b59a388b
Logic Optimization | Checksum: b59a388b

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
Ending Power Optimization Task | Checksum: ff86c426

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 881.602 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 881.602 ; gain = 412.512
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.runs/impl_1/DCT_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 8d117aef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 913.117 ; gain = 0.000

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 913.117 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 913.117 ; gain = 0.000

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 913.117 ; gain = 0.000

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.620 . Memory (MB): peak = 913.117 ; gain = 0.000

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.620 . Memory (MB): peak = 913.117 ; gain = 0.000

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.620 . Memory (MB): peak = 913.117 ; gain = 0.000
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a91e4f4d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.620 . Memory (MB): peak = 913.117 ; gain = 0.000

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 181328d13

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.650 . Memory (MB): peak = 913.117 ; gain = 0.000
Phase 2.2.1 Place Init Design | Checksum: 1255ee557

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.800 . Memory (MB): peak = 913.117 ; gain = 0.000
Phase 2.2 Build Placer Netlist Model | Checksum: 1255ee557

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.800 . Memory (MB): peak = 913.117 ; gain = 0.000

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 1255ee557

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.800 . Memory (MB): peak = 913.117 ; gain = 0.000
Phase 2.3 Constrain Clocks/Macros | Checksum: 1255ee557

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.800 . Memory (MB): peak = 913.117 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: 1255ee557

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.800 . Memory (MB): peak = 913.117 ; gain = 0.000

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 248b524f4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 913.117 ; gain = 0.000

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 248b524f4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 913.117 ; gain = 0.000

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 151a70bbc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 913.117 ; gain = 0.000

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 2088e6a91

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 913.117 ; gain = 0.000

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 2088e6a91

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 913.117 ; gain = 0.000

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 145f0d430

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 913.117 ; gain = 0.000

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 200b0aec4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 913.117 ; gain = 0.000

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1c5589536

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 913.117 ; gain = 0.000
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1c5589536

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 913.117 ; gain = 0.000

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1c5589536

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 913.117 ; gain = 0.000

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1c5589536

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 913.117 ; gain = 0.000
Phase 4.6 Small Shape Detail Placement | Checksum: 1c5589536

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 913.117 ; gain = 0.000

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1c5589536

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 913.117 ; gain = 0.000
Phase 4 Detail Placement | Checksum: 1c5589536

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 913.117 ; gain = 0.000

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1ad9cda4b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 913.117 ; gain = 0.000

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 1ad9cda4b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 913.117 ; gain = 0.000

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.550. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 1753c3afa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 913.117 ; gain = 0.000
Phase 5.2.2 Post Placement Optimization | Checksum: 1753c3afa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 913.117 ; gain = 0.000
Phase 5.2 Post Commit Optimization | Checksum: 1753c3afa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 913.117 ; gain = 0.000

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1753c3afa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 913.117 ; gain = 0.000

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1753c3afa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 913.117 ; gain = 0.000

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 1753c3afa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 913.117 ; gain = 0.000
Phase 5.5 Placer Reporting | Checksum: 1753c3afa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 913.117 ; gain = 0.000

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1e83d43ce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 913.117 ; gain = 0.000
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1e83d43ce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 913.117 ; gain = 0.000
Ending Placer Task | Checksum: 16c0f1546

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 913.117 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 913.117 ; gain = 1.965
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.110 . Memory (MB): peak = 913.117 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 913.117 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 913.117 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 913.117 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 913.117 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 913.117 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "X_dout[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_dout[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_dout[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_dout[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_dout[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_dout[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_dout[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_dout[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_dout[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_dout[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_dout[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_dout[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_dout[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_dout[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_dout[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_dout[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_dout[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_dout[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_dout[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_dout[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_dout[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_dout[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_dout[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_dout[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_dout[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_dout[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_dout[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_dout[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_dout[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_dout[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_dout[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_dout[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_dout[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_dout[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_dout[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_dout[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_dout[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_dout[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_dout[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_dout[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_dout[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_dout[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_dout[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_dout[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_dout[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_dout[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_dout[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_dout[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_dout[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_dout[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_dout[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_dout[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_dout[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_dout[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_dout[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_dout[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_dout[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_dout[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_empty_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_empty_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Y_full_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Y_full_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_dout[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_dout[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_dout[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_dout[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_dout[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_dout[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: c7858e08

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1043.746 ; gain = 130.629

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c7858e08

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1043.746 ; gain = 130.629

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: c7858e08

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1048.727 ; gain = 135.609
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 15ee3e646

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1051.379 ; gain = 138.262
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.473  | TNS=0.000  | WHS=-0.113 | THS=-2.330 |

Phase 2 Router Initialization | Checksum: 10cfbb7fd

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1051.379 ; gain = 138.262

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 11118c4f4

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1051.379 ; gain = 138.262

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 146e2b394

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1051.379 ; gain = 138.262
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.438  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19a44aca6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1051.379 ; gain = 138.262
Phase 4 Rip-up And Reroute | Checksum: 19a44aca6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1051.379 ; gain = 138.262

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17012b2d2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1051.379 ; gain = 138.262
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.553  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 17012b2d2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1051.379 ; gain = 138.262

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17012b2d2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1051.379 ; gain = 138.262
Phase 5 Delay and Skew Optimization | Checksum: 17012b2d2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1051.379 ; gain = 138.262

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1fb3fbd39

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1051.379 ; gain = 138.262
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.553  | TNS=0.000  | WHS=0.166  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1fb3fbd39

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1051.379 ; gain = 138.262

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0237134 %
  Global Horizontal Routing Utilization  = 0.0319473 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 154cffe91

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1051.379 ; gain = 138.262

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 154cffe91

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1051.738 ; gain = 138.621

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: c1637bda

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1051.738 ; gain = 138.621

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.553  | TNS=0.000  | WHS=0.166  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: c1637bda

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1051.738 ; gain = 138.621
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1051.738 ; gain = 138.621

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1051.738 ; gain = 138.621
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1051.738 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/project.runs/impl_1/DCT_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Thu Oct 29 20:21:44 2015...
[Thu Oct 29 20:21:47 2015] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:40 . Memory (MB): peak = 918.910 ; gain = 6.656
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/.Xil/Vivado-11296-zombie/dcp/DCT.xdc]
Finished Parsing XDC File [E:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/.Xil/Vivado-11296-zombie/dcp/DCT.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 1006.289 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 1006.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1050.586 ; gain = 0.273


Implementation tool: Xilinx Vivado v.2015.1
Device target:       xc7z020clg484-1
Report date:         Thu Oct 29 20:21:50 -0500 2015

#=== Resource usage ===
SLICE:           58
LUT:            104
FF:             169
DSP:              3
BRAM:             0
SRL:              1
#=== Final timing ===
CP required:    10.000
CP achieved:    7.446
Timing met
INFO: [Common 17-206] Exiting Vivado at Thu Oct 29 20:21:50 2015...
