INFO-FLOW: Workspace D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1 opened at Sun Nov 13 22:40:16 +0800 2022
Execute     ap_set_clock -name default -period 5.35 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.35ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: E:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.78 sec.
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.91 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.923 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.142 sec.
Execute   create_clock -period 5.35 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5.35 -name default 
Execute   source ./CORDIC_original/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./CORDIC_original/solution1/directives.tcl
Execute     set_directive_top -name cordiccart2pol cordiccart2pol 
INFO: [HLS 200-1510] Running: set_directive_top -name cordiccart2pol cordiccart2pol 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 711.672 MB.
INFO: [HLS 200-10] Analyzing design file 'cordiccart2pol.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling cordiccart2pol.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang cordiccart2pol.cpp -foptimization-record-file=D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.pp.0.cpp -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.cpp.clang.out.log 2> D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.cpp.clang.err.log 
Command       ap_eval done; 0.174 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top cordiccart2pol -name=cordiccart2pol 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.pp.0.cpp -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/clang.out.log 2> D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.676 sec.
WARNING: [HLS 207-5552] unexpected pragma parameter 'register_mode' (cordiccart2pol.cpp:102:61)
WARNING: [HLS 207-5552] unexpected pragma parameter 'register_mode' (cordiccart2pol.cpp:103:61)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/.systemc_flag -fix-errors D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.606 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/all.directive.json -fix-errors D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.805 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.592 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.908 sec.
Execute         source E:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.927 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.567 sec.
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (cordiccart2pol.cpp:123:21)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (cordiccart2pol.cpp:145:15)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (cordiccart2pol.cpp:145:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (cordiccart2pol.cpp:145:35)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (cordiccart2pol.cpp:146:15)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (cordiccart2pol.cpp:146:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (cordiccart2pol.cpp:146:35)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (cordiccart2pol.cpp:147:15)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (cordiccart2pol.cpp:147:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (cordiccart2pol.cpp:147:35)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (cordiccart2pol.cpp:148:15)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (cordiccart2pol.cpp:148:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (cordiccart2pol.cpp:148:35)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (cordiccart2pol.cpp:149:15)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (cordiccart2pol.cpp:149:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (cordiccart2pol.cpp:149:35)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (cordiccart2pol.cpp:150:15)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (cordiccart2pol.cpp:150:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (cordiccart2pol.cpp:150:35)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (cordiccart2pol.cpp:151:15)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (cordiccart2pol.cpp:151:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (cordiccart2pol.cpp:151:35)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (cordiccart2pol.cpp:153:21)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (cordiccart2pol.cpp:154:17)
WARNING: [HLS 214-112] Functions with a return value cannot be used inside a dataflow region (cordiccart2pol.cpp:156:2)
WARNING: [HLS 214-112] Functions with a return value cannot be used inside a dataflow region (cordiccart2pol.cpp:157:2)
Execute       send_msg_by_id WARNING @200-471@%s%s 26 cordiccart2pol.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 26 issue(s) in file cordiccart2pol.cpp
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.bc -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.pp.0.cpp.clang.out.log 2> D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.701 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.376 seconds; current allocated memory: 1.472 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.ld.0.bc -args  "D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.g.bc"  
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.g.bc -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.ld.0.bc > D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.ld.1.lower.bc -args D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.ld.1.lower.bc > D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.ld.2.m1.bc -args D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed E:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc E:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed E:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc E:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.ld.2.m1.bc > D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.142 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.143 sec.
Execute       run_link_or_opt -opt -out D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=cordiccart2pol -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=cordiccart2pol -reflow-float-conversion -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.ld.3.fpc.bc > D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.818 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.821 sec.
Execute       run_link_or_opt -out D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.ld.4.m2.bc -args D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed E:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed E:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.ld.4.m2.bc > D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=cordiccart2pol 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=cordiccart2pol -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.ld.5.gdce.bc > D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=cordiccart2pol -mllvm -hls-db-dir -mllvm D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.883 sec.
WARNING: [HLS 214-273] In function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::quantization_adjust(bool, bool, bool)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:410:0)
WARNING: [HLS 214-273] In function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1466:0)
WARNING: [HLS 214-273] In function 'ssdm_int<16, true>::ssdm_int(short)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_common.h:559:0)
WARNING: [HLS 214-273] In function 'ap_ufixed<10, 0, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:354:0)
WARNING: [HLS 214-273] In function 'ap_uint<4>::ap_uint(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:0)
WARNING: [HLS 214-273] In function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::plus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator+<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:0)
WARNING: [HLS 214-273] In function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:0)
WARNING: [HLS 214-273] In function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<10, 0, false>::mult ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator*<10, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<10, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1315:0)
WARNING: [HLS 214-273] In function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<26, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<26, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:0)
WARNING: [HLS 214-273] In function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::to_float() const', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1130:0)
WARNING: [HLS 214-273] In function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed_base<26, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<26, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:0)
WARNING: [HLS 214-273] In function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>& ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator=<26, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<26, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:847:0)
WARNING: [HLS 214-273] In function 'ap_fixed_base<26, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1466:0)
WARNING: [HLS 214-273] In function 'ap_fixed_base<26, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:0)
WARNING: [HLS 214-273] In function 'ap_fixed<26, 3, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<26, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<26, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:0)
WARNING: [HLS 214-273] In function 'ap_fixed_base<26, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<26, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:847:0)
WARNING: [HLS 214-273] In function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:0)
WARNING: [HLS 214-273] In function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>& ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator=<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:847:0)
WARNING: [HLS 214-273] In function 'ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1466:0)
WARNING: [HLS 214-273] In function 'ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:0)
WARNING: [HLS 214-273] In function 'ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:0)
WARNING: [HLS 214-273] In function 'ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:0)
WARNING: [HLS 214-273] In function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_common.h:559:0)
WARNING: [HLS 214-273] In function 'ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:847:0)
WARNING: [HLS 214-273] In function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator!() const', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1466:0)
WARNING: [HLS 214-273] In function 'ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:847:0)
WARNING: [HLS 214-273] In function 'ap_int_base<4, false>::ap_int_base(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:0)
WARNING: [HLS 214-273] In function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_common.h:567:0)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base(long)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:262:68)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int<65>::ap_int<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1681:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1681:1546)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi55ELb1EEC2EDq55_i' into 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi55ELb1EEC2EDq55_i' into 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi55ELb1EEC2EDq55_i' into 'ap_int_base<55, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int<55>::ap_int<55, true>(ap_int_base<55, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base(int)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<54, true>::operator-() const' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:941:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' into 'ap_int_base<54, true>::operator-() const' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:941:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed_base(double)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:591:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed_base(double)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:634:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>& ap_int_base<54, true>::operator=<55, true>(ap_int_base<55, true> const&)' into 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed_base(double)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:605:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>::operator-() const' into 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed_base(double)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:605:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed_base(double)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:598:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' into 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed_base(double)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:598:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./cordiccart2pol.h:28:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./cordiccart2pol.h:28:53)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./cordiccart2pol.h:28:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./cordiccart2pol.h:28:93)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./cordiccart2pol.h:30:40)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./cordiccart2pol.h:30:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./cordiccart2pol.h:30:67)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./cordiccart2pol.h:30:88)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./cordiccart2pol.h:30:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./cordiccart2pol.h:30:130)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./cordiccart2pol.h:30:152)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./cordiccart2pol.h:30:174)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./cordiccart2pol.h:30:196)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./cordiccart2pol.h:30:219)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./cordiccart2pol.h:30:242)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./cordiccart2pol.h:30:265)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./cordiccart2pol.h:30:288)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./cordiccart2pol.h:30:312)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_fixed_base<10, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:591:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>& ap_int_base<54, true>::operator=<55, true>(ap_int_base<55, true> const&)' into 'ap_fixed_base<10, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:605:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>::operator-() const' into 'ap_fixed_base<10, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:605:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_fixed_base<10, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:598:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' into 'ap_fixed_base<10, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:598:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed_base(float)' into 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed(float)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:190:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator~() const' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1472:40)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>& ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator=<16, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed_base<16, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>& ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator=<16, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed_base<16, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed_base<16, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<16, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator[](unsigned int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1717:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>& ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>& ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:183:79)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed(int)' into 'ini_trans(hls::stream<float, 0>&, hls::stream<float, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&)' (cordiccart2pol.cpp:56:16)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator<<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'ini_trans(hls::stream<float, 0>&, hls::stream<float, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&)' (cordiccart2pol.cpp:37:16)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator<<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'ini_trans(hls::stream<float, 0>&, hls::stream<float, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&)' (cordiccart2pol.cpp:36:17)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator bool() const' into 'ini_trans(hls::stream<float, 0>&, hls::stream<float, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&)' (cordiccart2pol.cpp:35:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ini_trans(hls::stream<float, 0>&, hls::stream<float, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&)' (cordiccart2pol.cpp:35:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<16, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ini_trans(hls::stream<float, 0>&, hls::stream<float, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&)' (cordiccart2pol.cpp:34:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator~() const' into 'ini_trans(hls::stream<float, 0>&, hls::stream<float, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&)' (cordiccart2pol.cpp:34:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<16, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ini_trans(hls::stream<float, 0>&, hls::stream<float, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&)' (cordiccart2pol.cpp:33:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator~() const' into 'ini_trans(hls::stream<float, 0>&, hls::stream<float, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&)' (cordiccart2pol.cpp:33:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed(float)' into 'ini_trans(hls::stream<float, 0>&, hls::stream<float, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&)' (cordiccart2pol.cpp:32:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed(float)' into 'ini_trans(hls::stream<float, 0>&, hls::stream<float, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&)' (cordiccart2pol.cpp:31:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_int_base<4, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::ap_int_base(int)' into 'ap_uint<4>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'af_range_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1792:12)
INFO: [HLS 214-131] Inlining function 'af_range_ref<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1792:12)
INFO: [HLS 214-131] Inlining function 'af_range_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::get() const' into 'ap_int_base<16, false>::ap_int_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(af_range_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:449:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(af_range_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'af_range_ref<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(af_range_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_ref.h:381:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, false>(ap_int_base<16, false> const&)' into 'af_range_ref<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(af_range_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1717:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator bool() const' into 'af_bit_ref<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_bit_ref<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(af_bit_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_ref.h:118:27)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'af_bit_ref<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_bit_ref<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(af_bit_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_ref.h:118:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1533:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::to_uint() const' into 'ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>><4>(ap_int_base<4, false> const&) const' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1600:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>><4>(ap_int_base<4, false> const&) const' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1601:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>& ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator=<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>& ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator=<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator>>(unsigned int) const' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1533:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::to_uint() const' into 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator>><4>(ap_int_base<4, false> const&) const' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1600:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator>><4>(ap_int_base<4, false> const&) const' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1601:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::minus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator-<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:327)
INFO: [HLS 214-131] Inlining function 'ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::minus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator-<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:387)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::minus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator-<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:347)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::minus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator-<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:335)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::plus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator+<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::plus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator+<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::plus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator+<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::plus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator+<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>& ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator=<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>& ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator=<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::range(int, int)' into 'void cordic_cr<(unsigned short)1>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:69:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)1>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::plus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator+<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'void cordic_cr<(unsigned short)1>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'void cordic_cr<(unsigned short)1>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:83)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::minus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator-<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'void cordic_cr<(unsigned short)1>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'void cordic_cr<(unsigned short)1>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:47)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator bool() const' into 'void cordic_cr<(unsigned short)1>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'void cordic_cr<(unsigned short)1>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)1>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:85:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::minus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator-<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'void cordic_cr<(unsigned short)1>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:85:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::plus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator+<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'void cordic_cr<(unsigned short)1>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:85:23)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator bool() const' into 'void cordic_cr<(unsigned short)1>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:85:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'void cordic_cr<(unsigned short)1>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:85:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)1>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:84:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::plus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator+<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'void cordic_cr<(unsigned short)1>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:84:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::minus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator-<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'void cordic_cr<(unsigned short)1>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:84:23)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator bool() const' into 'void cordic_cr<(unsigned short)1>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:84:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'void cordic_cr<(unsigned short)1>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:84:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)1>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:82:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator>><4>(ap_int_base<4, false> const&) const' into 'void cordic_cr<(unsigned short)1>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:82:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)1>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:81:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>><4>(ap_int_base<4, false> const&) const' into 'void cordic_cr<(unsigned short)1>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:81:16)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_bit_ref<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(af_bit_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)1>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:74:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'void cordic_cr<(unsigned short)1>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:74:2)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'void cordic_cr<(unsigned short)1>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:74:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(af_range_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)1>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:69:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'void cordic_cr<(unsigned short)1>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:69:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::range(int, int)' into 'void cordic_cr<(unsigned short)2>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:69:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)2>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::plus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator+<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'void cordic_cr<(unsigned short)2>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'void cordic_cr<(unsigned short)2>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:83)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::minus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator-<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'void cordic_cr<(unsigned short)2>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'void cordic_cr<(unsigned short)2>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:47)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator bool() const' into 'void cordic_cr<(unsigned short)2>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'void cordic_cr<(unsigned short)2>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)2>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:85:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::minus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator-<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'void cordic_cr<(unsigned short)2>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:85:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::plus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator+<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'void cordic_cr<(unsigned short)2>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:85:23)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator bool() const' into 'void cordic_cr<(unsigned short)2>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:85:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'void cordic_cr<(unsigned short)2>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:85:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)2>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:84:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::plus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator+<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'void cordic_cr<(unsigned short)2>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:84:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::minus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator-<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'void cordic_cr<(unsigned short)2>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:84:23)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator bool() const' into 'void cordic_cr<(unsigned short)2>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:84:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'void cordic_cr<(unsigned short)2>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:84:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)2>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:82:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator>><4>(ap_int_base<4, false> const&) const' into 'void cordic_cr<(unsigned short)2>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:82:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)2>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:81:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>><4>(ap_int_base<4, false> const&) const' into 'void cordic_cr<(unsigned short)2>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:81:16)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_bit_ref<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(af_bit_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)2>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:74:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'void cordic_cr<(unsigned short)2>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:74:2)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'void cordic_cr<(unsigned short)2>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:74:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(af_range_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)2>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:69:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'void cordic_cr<(unsigned short)2>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:69:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::range(int, int)' into 'void cordic_cr<(unsigned short)3>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:69:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)3>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::plus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator+<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'void cordic_cr<(unsigned short)3>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'void cordic_cr<(unsigned short)3>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:83)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::minus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator-<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'void cordic_cr<(unsigned short)3>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'void cordic_cr<(unsigned short)3>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:47)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator bool() const' into 'void cordic_cr<(unsigned short)3>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'void cordic_cr<(unsigned short)3>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)3>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:85:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::minus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator-<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'void cordic_cr<(unsigned short)3>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:85:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::plus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator+<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'void cordic_cr<(unsigned short)3>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:85:23)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator bool() const' into 'void cordic_cr<(unsigned short)3>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:85:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'void cordic_cr<(unsigned short)3>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:85:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)3>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:84:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::plus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator+<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'void cordic_cr<(unsigned short)3>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:84:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::minus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator-<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'void cordic_cr<(unsigned short)3>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:84:23)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator bool() const' into 'void cordic_cr<(unsigned short)3>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:84:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'void cordic_cr<(unsigned short)3>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:84:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)3>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:82:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator>><4>(ap_int_base<4, false> const&) const' into 'void cordic_cr<(unsigned short)3>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:82:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)3>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:81:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>><4>(ap_int_base<4, false> const&) const' into 'void cordic_cr<(unsigned short)3>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:81:16)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_bit_ref<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(af_bit_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)3>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:74:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'void cordic_cr<(unsigned short)3>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:74:2)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'void cordic_cr<(unsigned short)3>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:74:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(af_range_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)3>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:69:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'void cordic_cr<(unsigned short)3>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:69:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::range(int, int)' into 'void cordic_cr<(unsigned short)4>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:69:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)4>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::plus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator+<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'void cordic_cr<(unsigned short)4>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'void cordic_cr<(unsigned short)4>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:83)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::minus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator-<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'void cordic_cr<(unsigned short)4>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'void cordic_cr<(unsigned short)4>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:47)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator bool() const' into 'void cordic_cr<(unsigned short)4>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'void cordic_cr<(unsigned short)4>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)4>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:85:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::minus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator-<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'void cordic_cr<(unsigned short)4>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:85:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::plus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator+<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'void cordic_cr<(unsigned short)4>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:85:23)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator bool() const' into 'void cordic_cr<(unsigned short)4>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:85:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'void cordic_cr<(unsigned short)4>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:85:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)4>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:84:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::plus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator+<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'void cordic_cr<(unsigned short)4>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:84:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::minus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator-<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'void cordic_cr<(unsigned short)4>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:84:23)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator bool() const' into 'void cordic_cr<(unsigned short)4>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:84:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'void cordic_cr<(unsigned short)4>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:84:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)4>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:82:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator>><4>(ap_int_base<4, false> const&) const' into 'void cordic_cr<(unsigned short)4>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:82:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)4>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:81:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>><4>(ap_int_base<4, false> const&) const' into 'void cordic_cr<(unsigned short)4>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:81:16)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_bit_ref<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(af_bit_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)4>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:74:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'void cordic_cr<(unsigned short)4>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:74:2)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'void cordic_cr<(unsigned short)4>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:74:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(af_range_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)4>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:69:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'void cordic_cr<(unsigned short)4>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:69:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::range(int, int)' into 'void cordic_cr<(unsigned short)5>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:69:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)5>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::plus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator+<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'void cordic_cr<(unsigned short)5>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'void cordic_cr<(unsigned short)5>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:83)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::minus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator-<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'void cordic_cr<(unsigned short)5>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'void cordic_cr<(unsigned short)5>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:47)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator bool() const' into 'void cordic_cr<(unsigned short)5>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'void cordic_cr<(unsigned short)5>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)5>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:85:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::minus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator-<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'void cordic_cr<(unsigned short)5>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:85:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::plus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator+<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'void cordic_cr<(unsigned short)5>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:85:23)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator bool() const' into 'void cordic_cr<(unsigned short)5>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:85:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'void cordic_cr<(unsigned short)5>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:85:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)5>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:84:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::plus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator+<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'void cordic_cr<(unsigned short)5>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:84:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::minus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator-<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'void cordic_cr<(unsigned short)5>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:84:23)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator bool() const' into 'void cordic_cr<(unsigned short)5>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:84:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'void cordic_cr<(unsigned short)5>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:84:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)5>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:82:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator>><4>(ap_int_base<4, false> const&) const' into 'void cordic_cr<(unsigned short)5>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:82:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)5>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:81:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>><4>(ap_int_base<4, false> const&) const' into 'void cordic_cr<(unsigned short)5>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:81:16)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_bit_ref<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(af_bit_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)5>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:74:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'void cordic_cr<(unsigned short)5>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:74:2)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'void cordic_cr<(unsigned short)5>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:74:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(af_range_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)5>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:69:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'void cordic_cr<(unsigned short)5>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:69:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::range(int, int)' into 'void cordic_cr<(unsigned short)6>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:69:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)6>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::plus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator+<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'void cordic_cr<(unsigned short)6>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'void cordic_cr<(unsigned short)6>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:83)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::minus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator-<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'void cordic_cr<(unsigned short)6>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'void cordic_cr<(unsigned short)6>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:47)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator bool() const' into 'void cordic_cr<(unsigned short)6>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'void cordic_cr<(unsigned short)6>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)6>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:85:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::minus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator-<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'void cordic_cr<(unsigned short)6>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:85:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::plus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator+<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'void cordic_cr<(unsigned short)6>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:85:23)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator bool() const' into 'void cordic_cr<(unsigned short)6>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:85:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'void cordic_cr<(unsigned short)6>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:85:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)6>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:84:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::plus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator+<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'void cordic_cr<(unsigned short)6>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:84:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::minus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator-<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'void cordic_cr<(unsigned short)6>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:84:23)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator bool() const' into 'void cordic_cr<(unsigned short)6>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:84:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'void cordic_cr<(unsigned short)6>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:84:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)6>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:82:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator>><4>(ap_int_base<4, false> const&) const' into 'void cordic_cr<(unsigned short)6>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:82:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)6>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:81:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>><4>(ap_int_base<4, false> const&) const' into 'void cordic_cr<(unsigned short)6>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:81:16)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_bit_ref<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(af_bit_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)6>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:74:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'void cordic_cr<(unsigned short)6>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:74:2)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'void cordic_cr<(unsigned short)6>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:74:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(af_range_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)6>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:69:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'void cordic_cr<(unsigned short)6>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:69:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::range(int, int)' into 'void cordic_cr<(unsigned short)7>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:69:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)7>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::plus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator+<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'void cordic_cr<(unsigned short)7>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'void cordic_cr<(unsigned short)7>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:83)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::minus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator-<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'void cordic_cr<(unsigned short)7>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'void cordic_cr<(unsigned short)7>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:47)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator bool() const' into 'void cordic_cr<(unsigned short)7>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'void cordic_cr<(unsigned short)7>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:86:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)7>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:85:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::minus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator-<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'void cordic_cr<(unsigned short)7>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:85:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::plus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator+<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'void cordic_cr<(unsigned short)7>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:85:23)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator bool() const' into 'void cordic_cr<(unsigned short)7>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:85:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'void cordic_cr<(unsigned short)7>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:85:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)7>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:84:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::plus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator+<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'void cordic_cr<(unsigned short)7>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:84:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::minus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator-<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'void cordic_cr<(unsigned short)7>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:84:23)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator bool() const' into 'void cordic_cr<(unsigned short)7>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:84:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'void cordic_cr<(unsigned short)7>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:84:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)7>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:82:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator>><4>(ap_int_base<4, false> const&) const' into 'void cordic_cr<(unsigned short)7>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:82:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)7>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:81:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>><4>(ap_int_base<4, false> const&) const' into 'void cordic_cr<(unsigned short)7>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:81:16)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_bit_ref<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(af_bit_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)7>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:74:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'void cordic_cr<(unsigned short)7>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:74:2)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'void cordic_cr<(unsigned short)7>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:74:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(af_range_ref<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'void cordic_cr<(unsigned short)7>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:69:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'void cordic_cr<(unsigned short)7>(ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_uint<4>)' (cordiccart2pol.cpp:69:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<26, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<26, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<26, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<10, 0, false>::mult ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator*<10, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<10, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<26, 3, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<26, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<26, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<10, 0, false>::mult ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator*<10, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<10, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1320:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<10, 0, false>::mult ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator*<10, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<10, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>& ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator=<26, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<26, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>& ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator=<26, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<26, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:875:17)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed_base<26, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<26, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>& ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator=<26, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<26, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed_base<26, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<26, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed_base<26, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<26, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<26, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<26, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(unsigned long)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:263:77)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(unsigned long)' into 'ap_int_base<16, false>::countLeadingZeros() const' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1242:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::countLeadingZeros() const' into 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::to_float() const' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1143:17)
INFO: [HLS 214-131] Inlining function 'rawBitsToFloat(unsigned long)' into 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::to_float() const' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1172:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::to_float() const' into 'cordiccart2pol(float, float, float*, float*)' (cordiccart2pol.cpp:157:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::to_float() const' into 'cordiccart2pol(float, float, float*, float*)' (cordiccart2pol.cpp:156:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<26, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<26, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'cordiccart2pol(float, float, float*, float*)' (cordiccart2pol.cpp:154:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<10, 0, false>::mult ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator*<10, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<10, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'cordiccart2pol(float, float, float*, float*)' (cordiccart2pol.cpp:154:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'cordiccart2pol(float, float, float*, float*)' (cordiccart2pol.cpp:153:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::RType<16, 3, true>::plus ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::operator+<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>(ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0> const&) const' into 'cordiccart2pol(float, float, float*, float*)' (cordiccart2pol.cpp:153:38)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'cordiccart2pol(float, float, float*, float*)' (cordiccart2pol.cpp:151:83)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'cordiccart2pol(float, float, float*, float*)' (cordiccart2pol.cpp:150:83)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'cordiccart2pol(float, float, float*, float*)' (cordiccart2pol.cpp:149:83)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<10, 0, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'cordiccart2pol(float, float, float*, float*)' (cordiccart2pol.cpp:122:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'cordiccart2pol(float, float, float*, float*)' (cordiccart2pol.cpp:148:83)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'cordiccart2pol(float, float, float*, float*)' (cordiccart2pol.cpp:147:83)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'cordiccart2pol(float, float, float*, float*)' (cordiccart2pol.cpp:145:83)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'cordiccart2pol(float, float, float*, float*)' (cordiccart2pol.cpp:146:83)
INFO: [HLS 214-186] Unrolling loop 'SGN_PADDING' (cordiccart2pol.cpp:71:2) in function 'cordic_cr<(unsigned short)7>' completely with a factor of 9 (cordiccart2pol.cpp:66:0)
INFO: [HLS 214-186] Unrolling loop 'SGN_PADDING' (cordiccart2pol.cpp:71:2) in function 'cordic_cr<(unsigned short)6>' completely with a factor of 9 (cordiccart2pol.cpp:66:0)
INFO: [HLS 214-186] Unrolling loop 'SGN_PADDING' (cordiccart2pol.cpp:71:2) in function 'cordic_cr<(unsigned short)5>' completely with a factor of 9 (cordiccart2pol.cpp:66:0)
INFO: [HLS 214-186] Unrolling loop 'SGN_PADDING' (cordiccart2pol.cpp:71:2) in function 'cordic_cr<(unsigned short)4>' completely with a factor of 9 (cordiccart2pol.cpp:66:0)
INFO: [HLS 214-186] Unrolling loop 'SGN_PADDING' (cordiccart2pol.cpp:71:2) in function 'cordic_cr<(unsigned short)3>' completely with a factor of 9 (cordiccart2pol.cpp:66:0)
INFO: [HLS 214-186] Unrolling loop 'SGN_PADDING' (cordiccart2pol.cpp:71:2) in function 'cordic_cr<(unsigned short)2>' completely with a factor of 9 (cordiccart2pol.cpp:66:0)
INFO: [HLS 214-186] Unrolling loop 'SGN_PADDING' (cordiccart2pol.cpp:71:2) in function 'cordic_cr<(unsigned short)1>' completely with a factor of 9 (cordiccart2pol.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed_base<16, 3, true, (ap_q_mode)4, (ap_o_mode)3, 0>::ap_fixed_base(double)' into 'ini_trans(hls::stream<float, 0>&, hls::stream<float, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&, ap_fixed<16, 3, (ap_q_mode)4, (ap_o_mode)3, 0>&)' (cordiccart2pol.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed_base<10, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' into 'cordiccart2pol(float, float, float*, float*)' (cordiccart2pol.cpp:100:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_fixed<16, 3, AP_RND_CONV, AP_WRAP, 0>s' into 'cordiccart2pol(float, float, float*, float*)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.637 seconds; current allocated memory: 1.472 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.472 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top cordiccart2pol -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.0.bc -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.109 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.472 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.1.bc -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.138 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:626: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.121 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.271 seconds; current allocated memory: 1.472 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.g.1.bc to D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.o.1.bc -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-102] Partitioning array 'y_pip.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'x_pip.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'theta_pip.V' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'cordiccart2pol' (cordiccart2pol.cpp:99), detected/extracted 9 process function(s): 
	 'Block_entry39_proc9'
	 'ini_trans'
	 'cordic_cr<(unsigned short)1>'
	 'cordic_cr<(unsigned short)2>'
	 'cordic_cr<(unsigned short)3>'
	 'cordic_cr<(unsigned short)4>'
	 'cordic_cr<(unsigned short)5>'
	 'cordic_cr<(unsigned short)6>'
	 'Block_entry3947_proc'.
Command         transform done; 0.313 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cordiccart2pol.cpp:25:37) in function 'ini_trans'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'Block_entry3947_proc'... converting 19 basic blocks.
Command         transform done; 0.184 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.502 seconds; current allocated memory: 1.472 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.o.2.bc -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.223 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.472 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.154 sec.
Command     elaborate done; 15.192 sec.
Execute     ap_eval exec zip -j D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'cordiccart2pol' ...
Execute       ap_set_top_model cordiccart2pol 
WARNING: [SYN 201-103] Legalizing function name 'cordic_cr<(unsigned short)1>' to 'cordic_cr_unsigned_short_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'cordic_cr<(unsigned short)2>' to 'cordic_cr_unsigned_short_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'cordic_cr<(unsigned short)3>' to 'cordic_cr_unsigned_short_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'cordic_cr<(unsigned short)4>' to 'cordic_cr_unsigned_short_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'cordic_cr<(unsigned short)5>' to 'cordic_cr_unsigned_short_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'cordic_cr<(unsigned short)6>' to 'cordic_cr_unsigned_short_6_s'.
Execute       get_model_list cordiccart2pol -filter all-wo-channel -topdown 
Execute       preproc_iomode -model cordiccart2pol 
Execute       preproc_iomode -model Block_entry3947_proc 
Execute       preproc_iomode -model cordic_cr<(unsigned short)6> 
Execute       preproc_iomode -model cordic_cr<(unsigned short)5> 
Execute       preproc_iomode -model cordic_cr<(unsigned short)4> 
Execute       preproc_iomode -model cordic_cr<(unsigned short)3> 
Execute       preproc_iomode -model cordic_cr<(unsigned short)2> 
Execute       preproc_iomode -model cordic_cr<(unsigned short)1> 
Execute       preproc_iomode -model ini_trans 
Execute       preproc_iomode -model Block_entry39_proc9 
Execute       get_model_list cordiccart2pol -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block_entry39_proc9 ini_trans {cordic_cr<(unsigned short)1>} {cordic_cr<(unsigned short)2>} {cordic_cr<(unsigned short)3>} {cordic_cr<(unsigned short)4>} {cordic_cr<(unsigned short)5>} {cordic_cr<(unsigned short)6>} Block_entry3947_proc cordiccart2pol
INFO-FLOW: Configuring Module : Block_entry39_proc9 ...
Execute       set_default_model Block_entry39_proc9 
Execute       apply_spec_resource_limit Block_entry39_proc9 
INFO-FLOW: Configuring Module : ini_trans ...
Execute       set_default_model ini_trans 
Execute       apply_spec_resource_limit ini_trans 
INFO-FLOW: Configuring Module : cordic_cr<(unsigned short)1> ...
Execute       set_default_model cordic_cr<(unsigned short)1> 
Execute       apply_spec_resource_limit cordic_cr<(unsigned short)1> 
INFO-FLOW: Configuring Module : cordic_cr<(unsigned short)2> ...
Execute       set_default_model cordic_cr<(unsigned short)2> 
Execute       apply_spec_resource_limit cordic_cr<(unsigned short)2> 
INFO-FLOW: Configuring Module : cordic_cr<(unsigned short)3> ...
Execute       set_default_model cordic_cr<(unsigned short)3> 
Execute       apply_spec_resource_limit cordic_cr<(unsigned short)3> 
INFO-FLOW: Configuring Module : cordic_cr<(unsigned short)4> ...
Execute       set_default_model cordic_cr<(unsigned short)4> 
Execute       apply_spec_resource_limit cordic_cr<(unsigned short)4> 
INFO-FLOW: Configuring Module : cordic_cr<(unsigned short)5> ...
Execute       set_default_model cordic_cr<(unsigned short)5> 
Execute       apply_spec_resource_limit cordic_cr<(unsigned short)5> 
INFO-FLOW: Configuring Module : cordic_cr<(unsigned short)6> ...
Execute       set_default_model cordic_cr<(unsigned short)6> 
Execute       apply_spec_resource_limit cordic_cr<(unsigned short)6> 
INFO-FLOW: Configuring Module : Block_entry3947_proc ...
Execute       set_default_model Block_entry3947_proc 
Execute       apply_spec_resource_limit Block_entry3947_proc 
INFO-FLOW: Configuring Module : cordiccart2pol ...
Execute       set_default_model cordiccart2pol 
Execute       apply_spec_resource_limit cordiccart2pol 
INFO-FLOW: Model list for preprocess: Block_entry39_proc9 ini_trans {cordic_cr<(unsigned short)1>} {cordic_cr<(unsigned short)2>} {cordic_cr<(unsigned short)3>} {cordic_cr<(unsigned short)4>} {cordic_cr<(unsigned short)5>} {cordic_cr<(unsigned short)6>} Block_entry3947_proc cordiccart2pol
INFO-FLOW: Preprocessing Module: Block_entry39_proc9 ...
Execute       set_default_model Block_entry39_proc9 
Execute       cdfg_preprocess -model Block_entry39_proc9 
Execute       rtl_gen_preprocess Block_entry39_proc9 
INFO-FLOW: Preprocessing Module: ini_trans ...
Execute       set_default_model ini_trans 
Execute       cdfg_preprocess -model ini_trans 
Execute       rtl_gen_preprocess ini_trans 
INFO-FLOW: Preprocessing Module: cordic_cr<(unsigned short)1> ...
Execute       set_default_model cordic_cr<(unsigned short)1> 
Execute       cdfg_preprocess -model cordic_cr<(unsigned short)1> 
Execute       rtl_gen_preprocess cordic_cr<(unsigned short)1> 
INFO-FLOW: Preprocessing Module: cordic_cr<(unsigned short)2> ...
Execute       set_default_model cordic_cr<(unsigned short)2> 
Execute       cdfg_preprocess -model cordic_cr<(unsigned short)2> 
Execute       rtl_gen_preprocess cordic_cr<(unsigned short)2> 
INFO-FLOW: Preprocessing Module: cordic_cr<(unsigned short)3> ...
Execute       set_default_model cordic_cr<(unsigned short)3> 
Execute       cdfg_preprocess -model cordic_cr<(unsigned short)3> 
Execute       rtl_gen_preprocess cordic_cr<(unsigned short)3> 
INFO-FLOW: Preprocessing Module: cordic_cr<(unsigned short)4> ...
Execute       set_default_model cordic_cr<(unsigned short)4> 
Execute       cdfg_preprocess -model cordic_cr<(unsigned short)4> 
Execute       rtl_gen_preprocess cordic_cr<(unsigned short)4> 
INFO-FLOW: Preprocessing Module: cordic_cr<(unsigned short)5> ...
Execute       set_default_model cordic_cr<(unsigned short)5> 
Execute       cdfg_preprocess -model cordic_cr<(unsigned short)5> 
Execute       rtl_gen_preprocess cordic_cr<(unsigned short)5> 
INFO-FLOW: Preprocessing Module: cordic_cr<(unsigned short)6> ...
Execute       set_default_model cordic_cr<(unsigned short)6> 
Execute       cdfg_preprocess -model cordic_cr<(unsigned short)6> 
Execute       rtl_gen_preprocess cordic_cr<(unsigned short)6> 
INFO-FLOW: Preprocessing Module: Block_entry3947_proc ...
Execute       set_default_model Block_entry3947_proc 
Execute       cdfg_preprocess -model Block_entry3947_proc 
Execute       rtl_gen_preprocess Block_entry3947_proc 
INFO-FLOW: Preprocessing Module: cordiccart2pol ...
Execute       set_default_model cordiccart2pol 
Execute       cdfg_preprocess -model cordiccart2pol 
Execute       rtl_gen_preprocess cordiccart2pol 
INFO-FLOW: Model list for synthesis: Block_entry39_proc9 ini_trans {cordic_cr<(unsigned short)1>} {cordic_cr<(unsigned short)2>} {cordic_cr<(unsigned short)3>} {cordic_cr<(unsigned short)4>} {cordic_cr<(unsigned short)5>} {cordic_cr<(unsigned short)6>} Block_entry3947_proc cordiccart2pol
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry39_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_entry39_proc9 
Execute       schedule -model Block_entry39_proc9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.472 GB.
Execute       syn_report -verbosereport -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/Block_entry39_proc9.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/Block_entry39_proc9.sched.adb -f 
INFO-FLOW: Finish scheduling Block_entry39_proc9.
Execute       set_default_model Block_entry39_proc9 
Execute       bind -model Block_entry39_proc9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.472 GB.
Execute       syn_report -verbosereport -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/Block_entry39_proc9.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/Block_entry39_proc9.bind.adb -f 
INFO-FLOW: Finish binding Block_entry39_proc9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ini_trans' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ini_trans 
Execute       schedule -model ini_trans 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.472 GB.
Execute       syn_report -verbosereport -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/ini_trans.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/ini_trans.sched.adb -f 
INFO-FLOW: Finish scheduling ini_trans.
Execute       set_default_model ini_trans 
Execute       bind -model ini_trans 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.105 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.472 GB.
Execute       syn_report -verbosereport -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/ini_trans.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.187 sec.
Execute       db_write -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/ini_trans.bind.adb -f 
INFO-FLOW: Finish binding ini_trans.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_cr_unsigned_short_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cordic_cr<(unsigned short)1> 
Execute       schedule -model cordic_cr<(unsigned short)1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.472 GB.
Execute       syn_report -verbosereport -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_1_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling cordic_cr<(unsigned short)1>.
Execute       set_default_model cordic_cr<(unsigned short)1> 
Execute       bind -model cordic_cr<(unsigned short)1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.472 GB.
Execute       syn_report -verbosereport -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_1_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_1_s.bind.adb -f 
INFO-FLOW: Finish binding cordic_cr<(unsigned short)1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_cr_unsigned_short_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cordic_cr<(unsigned short)2> 
Execute       schedule -model cordic_cr<(unsigned short)2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.472 GB.
Execute       syn_report -verbosereport -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_2_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling cordic_cr<(unsigned short)2>.
Execute       set_default_model cordic_cr<(unsigned short)2> 
Execute       bind -model cordic_cr<(unsigned short)2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.472 GB.
Execute       syn_report -verbosereport -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_2_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_2_s.bind.adb -f 
INFO-FLOW: Finish binding cordic_cr<(unsigned short)2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_cr_unsigned_short_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cordic_cr<(unsigned short)3> 
Execute       schedule -model cordic_cr<(unsigned short)3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.472 GB.
Execute       syn_report -verbosereport -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_3_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_3_s.sched.adb -f 
INFO-FLOW: Finish scheduling cordic_cr<(unsigned short)3>.
Execute       set_default_model cordic_cr<(unsigned short)3> 
Execute       bind -model cordic_cr<(unsigned short)3> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.472 GB.
Execute       syn_report -verbosereport -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_3_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_3_s.bind.adb -f 
INFO-FLOW: Finish binding cordic_cr<(unsigned short)3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_cr_unsigned_short_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cordic_cr<(unsigned short)4> 
Execute       schedule -model cordic_cr<(unsigned short)4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.472 GB.
Execute       syn_report -verbosereport -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_4_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_4_s.sched.adb -f 
INFO-FLOW: Finish scheduling cordic_cr<(unsigned short)4>.
Execute       set_default_model cordic_cr<(unsigned short)4> 
Execute       bind -model cordic_cr<(unsigned short)4> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.472 GB.
Execute       syn_report -verbosereport -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_4_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_4_s.bind.adb -f 
INFO-FLOW: Finish binding cordic_cr<(unsigned short)4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_cr_unsigned_short_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cordic_cr<(unsigned short)5> 
Execute       schedule -model cordic_cr<(unsigned short)5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.472 GB.
Execute       syn_report -verbosereport -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_5_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_5_s.sched.adb -f 
INFO-FLOW: Finish scheduling cordic_cr<(unsigned short)5>.
Execute       set_default_model cordic_cr<(unsigned short)5> 
Execute       bind -model cordic_cr<(unsigned short)5> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.472 GB.
Execute       syn_report -verbosereport -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_5_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_5_s.bind.adb -f 
INFO-FLOW: Finish binding cordic_cr<(unsigned short)5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_cr_unsigned_short_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cordic_cr<(unsigned short)6> 
Execute       schedule -model cordic_cr<(unsigned short)6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.472 GB.
Execute       syn_report -verbosereport -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_6_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_6_s.sched.adb -f 
INFO-FLOW: Finish scheduling cordic_cr<(unsigned short)6>.
Execute       set_default_model cordic_cr<(unsigned short)6> 
Execute       bind -model cordic_cr<(unsigned short)6> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.472 GB.
Execute       syn_report -verbosereport -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_6_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_6_s.bind.adb -f 
INFO-FLOW: Finish binding cordic_cr<(unsigned short)6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry3947_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_entry3947_proc 
Execute       schedule -model Block_entry3947_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.109 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.472 GB.
Execute       syn_report -verbosereport -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/Block_entry3947_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/Block_entry3947_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_entry3947_proc.
Execute       set_default_model Block_entry3947_proc 
Execute       bind -model Block_entry3947_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.472 GB.
Execute       syn_report -verbosereport -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/Block_entry3947_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.135 sec.
Execute       db_write -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/Block_entry3947_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_entry3947_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordiccart2pol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cordiccart2pol 
Execute       schedule -model cordiccart2pol 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO inStream_x (from Block_entry39_proc9_U0 to ini_trans_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO inStream_y (from Block_entry39_proc9_U0 to ini_trans_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.472 GB.
Execute       syn_report -verbosereport -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.sched.adb -f 
INFO-FLOW: Finish scheduling cordiccart2pol.
Execute       set_default_model cordiccart2pol 
Execute       bind -model cordiccart2pol 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.171 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.472 GB.
Execute       syn_report -verbosereport -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.317 sec.
Execute       db_write -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.bind.adb -f 
INFO-FLOW: Finish binding cordiccart2pol.
Execute       get_model_list cordiccart2pol -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Block_entry39_proc9 
Execute       rtl_gen_preprocess ini_trans 
Execute       rtl_gen_preprocess cordic_cr<(unsigned short)1> 
Execute       rtl_gen_preprocess cordic_cr<(unsigned short)2> 
Execute       rtl_gen_preprocess cordic_cr<(unsigned short)3> 
Execute       rtl_gen_preprocess cordic_cr<(unsigned short)4> 
Execute       rtl_gen_preprocess cordic_cr<(unsigned short)5> 
Execute       rtl_gen_preprocess cordic_cr<(unsigned short)6> 
Execute       rtl_gen_preprocess Block_entry3947_proc 
Execute       rtl_gen_preprocess cordiccart2pol 
INFO-FLOW: Model list for RTL generation: Block_entry39_proc9 ini_trans {cordic_cr<(unsigned short)1>} {cordic_cr<(unsigned short)2>} {cordic_cr<(unsigned short)3>} {cordic_cr<(unsigned short)4>} {cordic_cr<(unsigned short)5>} {cordic_cr<(unsigned short)6>} Block_entry3947_proc cordiccart2pol
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry39_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Block_entry39_proc9 -top_prefix cordiccart2pol_ -sub_prefix cordiccart2pol_ -mg_file D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/Block_entry39_proc9.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry39_proc9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 1.472 GB.
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_entry39_proc9 -style xilinx -f -lang vhdl -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/syn/vhdl/cordiccart2pol_Block_entry39_proc9 
Execute       gen_rtl Block_entry39_proc9 -style xilinx -f -lang vlog -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/syn/verilog/cordiccart2pol_Block_entry39_proc9 
Execute       syn_report -csynth -model Block_entry39_proc9 -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/syn/report/Block_entry39_proc9_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Block_entry39_proc9 -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/syn/report/Block_entry39_proc9_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Block_entry39_proc9 -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/Block_entry39_proc9.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Block_entry39_proc9 -f -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/Block_entry39_proc9.adb 
Execute       db_write -model Block_entry39_proc9 -bindview -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Block_entry39_proc9 -p D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/Block_entry39_proc9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ini_trans' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ini_trans -top_prefix cordiccart2pol_ -sub_prefix cordiccart2pol_ -mg_file D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/ini_trans.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'ashr_54ns_32ns_54_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_3_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'shl_16ns_16ns_16_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ini_trans'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.472 GB.
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.rtl_wrap.cfg.tcl 
Execute       gen_rtl ini_trans -style xilinx -f -lang vhdl -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/syn/vhdl/cordiccart2pol_ini_trans 
Execute       gen_rtl ini_trans -style xilinx -f -lang vlog -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/syn/verilog/cordiccart2pol_ini_trans 
Execute       syn_report -csynth -model ini_trans -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/syn/report/ini_trans_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.108 sec.
Execute       syn_report -rtlxml -model ini_trans -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/syn/report/ini_trans_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ini_trans -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/ini_trans.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.236 sec.
Execute       db_write -model ini_trans -f -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/ini_trans.adb 
Execute       db_write -model ini_trans -bindview -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ini_trans -p D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/ini_trans 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic_cr_unsigned_short_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cordic_cr<(unsigned short)1> -top_prefix cordiccart2pol_ -sub_prefix cordiccart2pol_ -mg_file D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic_cr_unsigned_short_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.613 seconds; current allocated memory: 1.472 GB.
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.rtl_wrap.cfg.tcl 
Execute       gen_rtl cordic_cr<(unsigned short)1> -style xilinx -f -lang vhdl -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/syn/vhdl/cordiccart2pol_cordic_cr_unsigned_short_1_s 
Execute       gen_rtl cordic_cr<(unsigned short)1> -style xilinx -f -lang vlog -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/syn/verilog/cordiccart2pol_cordic_cr_unsigned_short_1_s 
Execute       syn_report -csynth -model cordic_cr<(unsigned short)1> -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/syn/report/cordic_cr_unsigned_short_1_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model cordic_cr<(unsigned short)1> -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/syn/report/cordic_cr_unsigned_short_1_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model cordic_cr<(unsigned short)1> -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_1_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model cordic_cr<(unsigned short)1> -f -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_1_s.adb 
Execute       db_write -model cordic_cr<(unsigned short)1> -bindview -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cordic_cr<(unsigned short)1> -p D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic_cr_unsigned_short_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cordic_cr<(unsigned short)2> -top_prefix cordiccart2pol_ -sub_prefix cordiccart2pol_ -mg_file D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_2_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic_cr_unsigned_short_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.472 GB.
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.rtl_wrap.cfg.tcl 
Execute       gen_rtl cordic_cr<(unsigned short)2> -style xilinx -f -lang vhdl -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/syn/vhdl/cordiccart2pol_cordic_cr_unsigned_short_2_s 
Execute       gen_rtl cordic_cr<(unsigned short)2> -style xilinx -f -lang vlog -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/syn/verilog/cordiccart2pol_cordic_cr_unsigned_short_2_s 
Execute       syn_report -csynth -model cordic_cr<(unsigned short)2> -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/syn/report/cordic_cr_unsigned_short_2_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model cordic_cr<(unsigned short)2> -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/syn/report/cordic_cr_unsigned_short_2_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model cordic_cr<(unsigned short)2> -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_2_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model cordic_cr<(unsigned short)2> -f -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_2_s.adb 
Execute       db_write -model cordic_cr<(unsigned short)2> -bindview -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cordic_cr<(unsigned short)2> -p D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic_cr_unsigned_short_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cordic_cr<(unsigned short)3> -top_prefix cordiccart2pol_ -sub_prefix cordiccart2pol_ -mg_file D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_3_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic_cr_unsigned_short_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.472 GB.
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.rtl_wrap.cfg.tcl 
Execute       gen_rtl cordic_cr<(unsigned short)3> -style xilinx -f -lang vhdl -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/syn/vhdl/cordiccart2pol_cordic_cr_unsigned_short_3_s 
Execute       gen_rtl cordic_cr<(unsigned short)3> -style xilinx -f -lang vlog -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/syn/verilog/cordiccart2pol_cordic_cr_unsigned_short_3_s 
Execute       syn_report -csynth -model cordic_cr<(unsigned short)3> -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/syn/report/cordic_cr_unsigned_short_3_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model cordic_cr<(unsigned short)3> -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/syn/report/cordic_cr_unsigned_short_3_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model cordic_cr<(unsigned short)3> -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_3_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model cordic_cr<(unsigned short)3> -f -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_3_s.adb 
Execute       db_write -model cordic_cr<(unsigned short)3> -bindview -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cordic_cr<(unsigned short)3> -p D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic_cr_unsigned_short_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cordic_cr<(unsigned short)4> -top_prefix cordiccart2pol_ -sub_prefix cordiccart2pol_ -mg_file D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_4_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic_cr_unsigned_short_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.472 GB.
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.rtl_wrap.cfg.tcl 
Execute       gen_rtl cordic_cr<(unsigned short)4> -style xilinx -f -lang vhdl -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/syn/vhdl/cordiccart2pol_cordic_cr_unsigned_short_4_s 
Execute       gen_rtl cordic_cr<(unsigned short)4> -style xilinx -f -lang vlog -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/syn/verilog/cordiccart2pol_cordic_cr_unsigned_short_4_s 
Execute       syn_report -csynth -model cordic_cr<(unsigned short)4> -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/syn/report/cordic_cr_unsigned_short_4_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model cordic_cr<(unsigned short)4> -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/syn/report/cordic_cr_unsigned_short_4_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model cordic_cr<(unsigned short)4> -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_4_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model cordic_cr<(unsigned short)4> -f -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_4_s.adb 
Execute       db_write -model cordic_cr<(unsigned short)4> -bindview -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cordic_cr<(unsigned short)4> -p D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic_cr_unsigned_short_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cordic_cr<(unsigned short)5> -top_prefix cordiccart2pol_ -sub_prefix cordiccart2pol_ -mg_file D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_5_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic_cr_unsigned_short_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.472 GB.
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.rtl_wrap.cfg.tcl 
Execute       gen_rtl cordic_cr<(unsigned short)5> -style xilinx -f -lang vhdl -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/syn/vhdl/cordiccart2pol_cordic_cr_unsigned_short_5_s 
Execute       gen_rtl cordic_cr<(unsigned short)5> -style xilinx -f -lang vlog -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/syn/verilog/cordiccart2pol_cordic_cr_unsigned_short_5_s 
Execute       syn_report -csynth -model cordic_cr<(unsigned short)5> -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/syn/report/cordic_cr_unsigned_short_5_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model cordic_cr<(unsigned short)5> -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/syn/report/cordic_cr_unsigned_short_5_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model cordic_cr<(unsigned short)5> -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_5_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model cordic_cr<(unsigned short)5> -f -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_5_s.adb 
Execute       db_write -model cordic_cr<(unsigned short)5> -bindview -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cordic_cr<(unsigned short)5> -p D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic_cr_unsigned_short_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cordic_cr<(unsigned short)6> -top_prefix cordiccart2pol_ -sub_prefix cordiccart2pol_ -mg_file D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_6_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic_cr_unsigned_short_6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.472 GB.
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.rtl_wrap.cfg.tcl 
Execute       gen_rtl cordic_cr<(unsigned short)6> -style xilinx -f -lang vhdl -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/syn/vhdl/cordiccart2pol_cordic_cr_unsigned_short_6_s 
Execute       gen_rtl cordic_cr<(unsigned short)6> -style xilinx -f -lang vlog -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/syn/verilog/cordiccart2pol_cordic_cr_unsigned_short_6_s 
Execute       syn_report -csynth -model cordic_cr<(unsigned short)6> -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/syn/report/cordic_cr_unsigned_short_6_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model cordic_cr<(unsigned short)6> -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/syn/report/cordic_cr_unsigned_short_6_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model cordic_cr<(unsigned short)6> -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_6_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model cordic_cr<(unsigned short)6> -f -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_6_s.adb 
Execute       db_write -model cordic_cr<(unsigned short)6> -bindview -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cordic_cr<(unsigned short)6> -p D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry3947_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Block_entry3947_proc -top_prefix cordiccart2pol_ -sub_prefix cordiccart2pol_ -mg_file D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/Block_entry3947_proc.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'lshr_64ns_32ns_64_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_10ns_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'shl_64ns_32ns_64_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry3947_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.472 GB.
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_entry3947_proc -style xilinx -f -lang vhdl -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/syn/vhdl/cordiccart2pol_Block_entry3947_proc 
Execute       gen_rtl Block_entry3947_proc -style xilinx -f -lang vlog -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/syn/verilog/cordiccart2pol_Block_entry3947_proc 
Execute       syn_report -csynth -model Block_entry3947_proc -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/syn/report/Block_entry3947_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Block_entry3947_proc -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/syn/report/Block_entry3947_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Block_entry3947_proc -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/Block_entry3947_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.167 sec.
Execute       db_write -model Block_entry3947_proc -f -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/Block_entry3947_proc.adb 
Execute       db_write -model Block_entry3947_proc -bindview -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Block_entry3947_proc -p D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/Block_entry3947_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordiccart2pol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cordiccart2pol -top_prefix  -sub_prefix cordiccart2pol_ -mg_file D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'cordiccart2pol/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordiccart2pol/y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordiccart2pol/r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordiccart2pol/theta' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cordiccart2pol' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordiccart2pol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.564 seconds; current allocated memory: 1.472 GB.
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.rtl_wrap.cfg.tcl 
Execute       gen_rtl cordiccart2pol -istop -style xilinx -f -lang vhdl -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/syn/vhdl/cordiccart2pol 
Execute       gen_rtl cordiccart2pol -istop -style xilinx -f -lang vlog -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/syn/verilog/cordiccart2pol 
Execute       syn_report -csynth -model cordiccart2pol -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/syn/report/cordiccart2pol_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model cordiccart2pol -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/syn/report/cordiccart2pol_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model cordiccart2pol -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.363 sec.
Execute       db_write -model cordiccart2pol -f -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.adb 
Execute       db_write -model cordiccart2pol -bindview -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cordiccart2pol -p D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol 
Execute       export_constraint_db -f -tool general -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.constraint.tcl 
Execute       syn_report -designview -model cordiccart2pol -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.design.xml 
Command       syn_report done; 0.3 sec.
Execute       syn_report -csynthDesign -model cordiccart2pol -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model cordiccart2pol -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model cordiccart2pol -o D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks cordiccart2pol 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain cordiccart2pol 
INFO-FLOW: Model list for RTL component generation: Block_entry39_proc9 ini_trans {cordic_cr<(unsigned short)1>} {cordic_cr<(unsigned short)2>} {cordic_cr<(unsigned short)3>} {cordic_cr<(unsigned short)4>} {cordic_cr<(unsigned short)5>} {cordic_cr<(unsigned short)6>} Block_entry3947_proc cordiccart2pol
INFO-FLOW: Handling components in module [Block_entry39_proc9] ... 
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/Block_entry39_proc9.compgen.tcl 
INFO-FLOW: Handling components in module [ini_trans] ... 
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/ini_trans.compgen.tcl 
INFO-FLOW: Found component cordiccart2pol_fpext_32ns_64_3_no_dsp_1.
INFO-FLOW: Append model cordiccart2pol_fpext_32ns_64_3_no_dsp_1
INFO-FLOW: Found component cordiccart2pol_ashr_54ns_32ns_54_2_1.
INFO-FLOW: Append model cordiccart2pol_ashr_54ns_32ns_54_2_1
INFO-FLOW: Found component cordiccart2pol_shl_16ns_16ns_16_2_1.
INFO-FLOW: Append model cordiccart2pol_shl_16ns_16ns_16_2_1
INFO-FLOW: Found component cordiccart2pol_ini_trans_ini_phase_V_ROM_AUTO_1R.
INFO-FLOW: Append model cordiccart2pol_ini_trans_ini_phase_V_ROM_AUTO_1R
INFO-FLOW: Handling components in module [cordic_cr_unsigned_short_1_s] ... 
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_1_s.compgen.tcl 
INFO-FLOW: Handling components in module [cordic_cr_unsigned_short_2_s] ... 
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_2_s.compgen.tcl 
INFO-FLOW: Handling components in module [cordic_cr_unsigned_short_3_s] ... 
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_3_s.compgen.tcl 
INFO-FLOW: Handling components in module [cordic_cr_unsigned_short_4_s] ... 
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_4_s.compgen.tcl 
INFO-FLOW: Handling components in module [cordic_cr_unsigned_short_5_s] ... 
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_5_s.compgen.tcl 
INFO-FLOW: Handling components in module [cordic_cr_unsigned_short_6_s] ... 
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_6_s.compgen.tcl 
INFO-FLOW: Handling components in module [Block_entry3947_proc] ... 
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/Block_entry3947_proc.compgen.tcl 
INFO-FLOW: Found component cordiccart2pol_lshr_64ns_32ns_64_2_1.
INFO-FLOW: Append model cordiccart2pol_lshr_64ns_32ns_64_2_1
INFO-FLOW: Found component cordiccart2pol_shl_64ns_32ns_64_2_1.
INFO-FLOW: Append model cordiccart2pol_shl_64ns_32ns_64_2_1
INFO-FLOW: Found component cordiccart2pol_mul_mul_16s_10ns_26_4_1.
INFO-FLOW: Append model cordiccart2pol_mul_mul_16s_10ns_26_4_1
INFO-FLOW: Found component cordiccart2pol_fifo_w16_d1_S.
INFO-FLOW: Append model cordiccart2pol_fifo_w16_d1_S
INFO-FLOW: Found component cordiccart2pol_fifo_w16_d1_S.
INFO-FLOW: Append model cordiccart2pol_fifo_w16_d1_S
INFO-FLOW: Handling components in module [cordiccart2pol] ... 
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.compgen.tcl 
INFO-FLOW: Found component cordiccart2pol_fifo_w32_d1_S.
INFO-FLOW: Append model cordiccart2pol_fifo_w32_d1_S
INFO-FLOW: Found component cordiccart2pol_fifo_w32_d1_S.
INFO-FLOW: Append model cordiccart2pol_fifo_w32_d1_S
INFO-FLOW: Found component cordiccart2pol_fifo_w16_d2_S.
INFO-FLOW: Append model cordiccart2pol_fifo_w16_d2_S
INFO-FLOW: Found component cordiccart2pol_fifo_w16_d2_S.
INFO-FLOW: Append model cordiccart2pol_fifo_w16_d2_S
INFO-FLOW: Found component cordiccart2pol_fifo_w16_d2_S.
INFO-FLOW: Append model cordiccart2pol_fifo_w16_d2_S
INFO-FLOW: Found component cordiccart2pol_fifo_w16_d2_S.
INFO-FLOW: Append model cordiccart2pol_fifo_w16_d2_S
INFO-FLOW: Found component cordiccart2pol_fifo_w16_d2_S.
INFO-FLOW: Append model cordiccart2pol_fifo_w16_d2_S
INFO-FLOW: Found component cordiccart2pol_fifo_w16_d2_S.
INFO-FLOW: Append model cordiccart2pol_fifo_w16_d2_S
INFO-FLOW: Found component cordiccart2pol_fifo_w16_d2_S.
INFO-FLOW: Append model cordiccart2pol_fifo_w16_d2_S
INFO-FLOW: Found component cordiccart2pol_fifo_w16_d2_S.
INFO-FLOW: Append model cordiccart2pol_fifo_w16_d2_S
INFO-FLOW: Found component cordiccart2pol_fifo_w16_d2_S.
INFO-FLOW: Append model cordiccart2pol_fifo_w16_d2_S
INFO-FLOW: Found component cordiccart2pol_fifo_w16_d2_S.
INFO-FLOW: Append model cordiccart2pol_fifo_w16_d2_S
INFO-FLOW: Found component cordiccart2pol_fifo_w16_d2_S.
INFO-FLOW: Append model cordiccart2pol_fifo_w16_d2_S
INFO-FLOW: Found component cordiccart2pol_fifo_w16_d2_S.
INFO-FLOW: Append model cordiccart2pol_fifo_w16_d2_S
INFO-FLOW: Found component cordiccart2pol_fifo_w16_d2_S.
INFO-FLOW: Append model cordiccart2pol_fifo_w16_d2_S
INFO-FLOW: Found component cordiccart2pol_fifo_w16_d2_S.
INFO-FLOW: Append model cordiccart2pol_fifo_w16_d2_S
INFO-FLOW: Found component cordiccart2pol_fifo_w16_d2_S.
INFO-FLOW: Append model cordiccart2pol_fifo_w16_d2_S
INFO-FLOW: Found component cordiccart2pol_fifo_w16_d2_S.
INFO-FLOW: Append model cordiccart2pol_fifo_w16_d2_S
INFO-FLOW: Found component cordiccart2pol_fifo_w16_d2_S.
INFO-FLOW: Append model cordiccart2pol_fifo_w16_d2_S
INFO-FLOW: Found component cordiccart2pol_fifo_w16_d2_S.
INFO-FLOW: Append model cordiccart2pol_fifo_w16_d2_S
INFO-FLOW: Found component cordiccart2pol_fifo_w16_d2_S.
INFO-FLOW: Append model cordiccart2pol_fifo_w16_d2_S
INFO-FLOW: Found component cordiccart2pol_fifo_w16_d2_S.
INFO-FLOW: Append model cordiccart2pol_fifo_w16_d2_S
INFO-FLOW: Found component cordiccart2pol_fifo_w16_d2_S.
INFO-FLOW: Append model cordiccart2pol_fifo_w16_d2_S
INFO-FLOW: Found component cordiccart2pol_start_for_ini_trans_U0.
INFO-FLOW: Append model cordiccart2pol_start_for_ini_trans_U0
INFO-FLOW: Append model Block_entry39_proc9
INFO-FLOW: Append model ini_trans
INFO-FLOW: Append model cordic_cr_unsigned_short_1_s
INFO-FLOW: Append model cordic_cr_unsigned_short_2_s
INFO-FLOW: Append model cordic_cr_unsigned_short_3_s
INFO-FLOW: Append model cordic_cr_unsigned_short_4_s
INFO-FLOW: Append model cordic_cr_unsigned_short_5_s
INFO-FLOW: Append model cordic_cr_unsigned_short_6_s
INFO-FLOW: Append model Block_entry3947_proc
INFO-FLOW: Append model cordiccart2pol
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: cordiccart2pol_fpext_32ns_64_3_no_dsp_1 cordiccart2pol_ashr_54ns_32ns_54_2_1 cordiccart2pol_shl_16ns_16ns_16_2_1 cordiccart2pol_ini_trans_ini_phase_V_ROM_AUTO_1R cordiccart2pol_lshr_64ns_32ns_64_2_1 cordiccart2pol_shl_64ns_32ns_64_2_1 cordiccart2pol_mul_mul_16s_10ns_26_4_1 cordiccart2pol_fifo_w16_d1_S cordiccart2pol_fifo_w16_d1_S cordiccart2pol_fifo_w32_d1_S cordiccart2pol_fifo_w32_d1_S cordiccart2pol_fifo_w16_d2_S cordiccart2pol_fifo_w16_d2_S cordiccart2pol_fifo_w16_d2_S cordiccart2pol_fifo_w16_d2_S cordiccart2pol_fifo_w16_d2_S cordiccart2pol_fifo_w16_d2_S cordiccart2pol_fifo_w16_d2_S cordiccart2pol_fifo_w16_d2_S cordiccart2pol_fifo_w16_d2_S cordiccart2pol_fifo_w16_d2_S cordiccart2pol_fifo_w16_d2_S cordiccart2pol_fifo_w16_d2_S cordiccart2pol_fifo_w16_d2_S cordiccart2pol_fifo_w16_d2_S cordiccart2pol_fifo_w16_d2_S cordiccart2pol_fifo_w16_d2_S cordiccart2pol_fifo_w16_d2_S cordiccart2pol_fifo_w16_d2_S cordiccart2pol_fifo_w16_d2_S cordiccart2pol_fifo_w16_d2_S cordiccart2pol_fifo_w16_d2_S cordiccart2pol_start_for_ini_trans_U0 Block_entry39_proc9 ini_trans cordic_cr_unsigned_short_1_s cordic_cr_unsigned_short_2_s cordic_cr_unsigned_short_3_s cordic_cr_unsigned_short_4_s cordic_cr_unsigned_short_5_s cordic_cr_unsigned_short_6_s Block_entry3947_proc cordiccart2pol
INFO-FLOW: Generating D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model cordiccart2pol_fpext_32ns_64_3_no_dsp_1
INFO-FLOW: To file: write model cordiccart2pol_ashr_54ns_32ns_54_2_1
INFO-FLOW: To file: write model cordiccart2pol_shl_16ns_16ns_16_2_1
INFO-FLOW: To file: write model cordiccart2pol_ini_trans_ini_phase_V_ROM_AUTO_1R
INFO-FLOW: To file: write model cordiccart2pol_lshr_64ns_32ns_64_2_1
INFO-FLOW: To file: write model cordiccart2pol_shl_64ns_32ns_64_2_1
INFO-FLOW: To file: write model cordiccart2pol_mul_mul_16s_10ns_26_4_1
INFO-FLOW: To file: write model cordiccart2pol_fifo_w16_d1_S
INFO-FLOW: To file: write model cordiccart2pol_fifo_w16_d1_S
INFO-FLOW: To file: write model cordiccart2pol_fifo_w32_d1_S
INFO-FLOW: To file: write model cordiccart2pol_fifo_w32_d1_S
INFO-FLOW: To file: write model cordiccart2pol_fifo_w16_d2_S
INFO-FLOW: To file: write model cordiccart2pol_fifo_w16_d2_S
INFO-FLOW: To file: write model cordiccart2pol_fifo_w16_d2_S
INFO-FLOW: To file: write model cordiccart2pol_fifo_w16_d2_S
INFO-FLOW: To file: write model cordiccart2pol_fifo_w16_d2_S
INFO-FLOW: To file: write model cordiccart2pol_fifo_w16_d2_S
INFO-FLOW: To file: write model cordiccart2pol_fifo_w16_d2_S
INFO-FLOW: To file: write model cordiccart2pol_fifo_w16_d2_S
INFO-FLOW: To file: write model cordiccart2pol_fifo_w16_d2_S
INFO-FLOW: To file: write model cordiccart2pol_fifo_w16_d2_S
INFO-FLOW: To file: write model cordiccart2pol_fifo_w16_d2_S
INFO-FLOW: To file: write model cordiccart2pol_fifo_w16_d2_S
INFO-FLOW: To file: write model cordiccart2pol_fifo_w16_d2_S
INFO-FLOW: To file: write model cordiccart2pol_fifo_w16_d2_S
INFO-FLOW: To file: write model cordiccart2pol_fifo_w16_d2_S
INFO-FLOW: To file: write model cordiccart2pol_fifo_w16_d2_S
INFO-FLOW: To file: write model cordiccart2pol_fifo_w16_d2_S
INFO-FLOW: To file: write model cordiccart2pol_fifo_w16_d2_S
INFO-FLOW: To file: write model cordiccart2pol_fifo_w16_d2_S
INFO-FLOW: To file: write model cordiccart2pol_fifo_w16_d2_S
INFO-FLOW: To file: write model cordiccart2pol_fifo_w16_d2_S
INFO-FLOW: To file: write model cordiccart2pol_start_for_ini_trans_U0
INFO-FLOW: To file: write model Block_entry39_proc9
INFO-FLOW: To file: write model ini_trans
INFO-FLOW: To file: write model cordic_cr_unsigned_short_1_s
INFO-FLOW: To file: write model cordic_cr_unsigned_short_2_s
INFO-FLOW: To file: write model cordic_cr_unsigned_short_3_s
INFO-FLOW: To file: write model cordic_cr_unsigned_short_4_s
INFO-FLOW: To file: write model cordic_cr_unsigned_short_5_s
INFO-FLOW: To file: write model cordic_cr_unsigned_short_6_s
INFO-FLOW: To file: write model Block_entry3947_proc
INFO-FLOW: To file: write model cordiccart2pol
INFO-FLOW: Generating D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/global.setting.tcl
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.350 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/vhdl' dstVlogDir='D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/vlog' tclDir='D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db' modelList='cordiccart2pol_fpext_32ns_64_3_no_dsp_1
cordiccart2pol_ashr_54ns_32ns_54_2_1
cordiccart2pol_shl_16ns_16ns_16_2_1
cordiccart2pol_ini_trans_ini_phase_V_ROM_AUTO_1R
cordiccart2pol_lshr_64ns_32ns_64_2_1
cordiccart2pol_shl_64ns_32ns_64_2_1
cordiccart2pol_mul_mul_16s_10ns_26_4_1
cordiccart2pol_fifo_w16_d1_S
cordiccart2pol_fifo_w16_d1_S
cordiccart2pol_fifo_w32_d1_S
cordiccart2pol_fifo_w32_d1_S
cordiccart2pol_fifo_w16_d2_S
cordiccart2pol_fifo_w16_d2_S
cordiccart2pol_fifo_w16_d2_S
cordiccart2pol_fifo_w16_d2_S
cordiccart2pol_fifo_w16_d2_S
cordiccart2pol_fifo_w16_d2_S
cordiccart2pol_fifo_w16_d2_S
cordiccart2pol_fifo_w16_d2_S
cordiccart2pol_fifo_w16_d2_S
cordiccart2pol_fifo_w16_d2_S
cordiccart2pol_fifo_w16_d2_S
cordiccart2pol_fifo_w16_d2_S
cordiccart2pol_fifo_w16_d2_S
cordiccart2pol_fifo_w16_d2_S
cordiccart2pol_fifo_w16_d2_S
cordiccart2pol_fifo_w16_d2_S
cordiccart2pol_fifo_w16_d2_S
cordiccart2pol_fifo_w16_d2_S
cordiccart2pol_fifo_w16_d2_S
cordiccart2pol_fifo_w16_d2_S
cordiccart2pol_fifo_w16_d2_S
cordiccart2pol_start_for_ini_trans_U0
Block_entry39_proc9
ini_trans
cordic_cr_unsigned_short_1_s
cordic_cr_unsigned_short_2_s
cordic_cr_unsigned_short_3_s
cordic_cr_unsigned_short_4_s
cordic_cr_unsigned_short_5_s
cordic_cr_unsigned_short_6_s
Block_entry3947_proc
cordiccart2pol
' expOnly='0'
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/Block_entry39_proc9.compgen.tcl 
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/ini_trans.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-286] Generating pipelined shifter : 'cordiccart2pol_ashr_54ns_32ns_54_2_1'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-286] Generating pipelined shifter : 'cordiccart2pol_shl_16ns_16ns_16_2_1'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cordiccart2pol_ini_trans_ini_phase_V_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.159 sec.
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_1_s.compgen.tcl 
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_2_s.compgen.tcl 
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_3_s.compgen.tcl 
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_4_s.compgen.tcl 
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_5_s.compgen.tcl 
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_6_s.compgen.tcl 
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/Block_entry3947_proc.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-286] Generating pipelined shifter : 'cordiccart2pol_lshr_64ns_32ns_64_2_1'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-286] Generating pipelined shifter : 'cordiccart2pol_shl_64ns_32ns_64_2_1'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.206 sec.
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'x_pip_V_0_c_channel_U(cordiccart2pol_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'y_pip_V_0_c_channel_U(cordiccart2pol_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'theta_pip_V_0_c_channel_U(cordiccart2pol_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'x_pip_V_1_c_channel_U(cordiccart2pol_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'y_pip_V_1_c_channel_U(cordiccart2pol_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'theta_pip_V_1_c_channel_U(cordiccart2pol_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'x_pip_V_2_c_channel_U(cordiccart2pol_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'y_pip_V_2_c_channel_U(cordiccart2pol_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'theta_pip_V_2_c_channel_U(cordiccart2pol_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'x_pip_V_3_c_channel_U(cordiccart2pol_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'y_pip_V_3_c_channel_U(cordiccart2pol_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'theta_pip_V_3_c_channel_U(cordiccart2pol_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'x_pip_V_4_c_channel_U(cordiccart2pol_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'y_pip_V_4_c_channel_U(cordiccart2pol_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'theta_pip_V_4_c_channel_U(cordiccart2pol_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'x_pip_V_5_c_channel_U(cordiccart2pol_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'y_pip_V_5_c_channel_U(cordiccart2pol_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'theta_pip_V_5_c_channel_U(cordiccart2pol_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'x_pip_V_6_c_channel_U(cordiccart2pol_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'y_pip_V_6_c_channel_U(cordiccart2pol_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'theta_pip_V_6_c_channel_U(cordiccart2pol_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ini_trans_U0_U(cordiccart2pol_start_for_ini_trans_U0)' using Shift Registers.
Command       ap_source done; 0.902 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.661 seconds; current allocated memory: 1.472 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='cordiccart2pol_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name Block_entry39_proc9
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='cordiccart2pol_fpext_32ns_64_3_no_dsp_1
cordiccart2pol_ashr_54ns_32ns_54_2_1
cordiccart2pol_shl_16ns_16ns_16_2_1
cordiccart2pol_ini_trans_ini_phase_V_ROM_AUTO_1R
cordiccart2pol_lshr_64ns_32ns_64_2_1
cordiccart2pol_shl_64ns_32ns_64_2_1
cordiccart2pol_mul_mul_16s_10ns_26_4_1
cordiccart2pol_fifo_w16_d1_S
cordiccart2pol_fifo_w16_d1_S
cordiccart2pol_fifo_w32_d1_S
cordiccart2pol_fifo_w32_d1_S
cordiccart2pol_fifo_w16_d2_S
cordiccart2pol_fifo_w16_d2_S
cordiccart2pol_fifo_w16_d2_S
cordiccart2pol_fifo_w16_d2_S
cordiccart2pol_fifo_w16_d2_S
cordiccart2pol_fifo_w16_d2_S
cordiccart2pol_fifo_w16_d2_S
cordiccart2pol_fifo_w16_d2_S
cordiccart2pol_fifo_w16_d2_S
cordiccart2pol_fifo_w16_d2_S
cordiccart2pol_fifo_w16_d2_S
cordiccart2pol_fifo_w16_d2_S
cordiccart2pol_fifo_w16_d2_S
cordiccart2pol_fifo_w16_d2_S
cordiccart2pol_fifo_w16_d2_S
cordiccart2pol_fifo_w16_d2_S
cordiccart2pol_fifo_w16_d2_S
cordiccart2pol_fifo_w16_d2_S
cordiccart2pol_fifo_w16_d2_S
cordiccart2pol_fifo_w16_d2_S
cordiccart2pol_fifo_w16_d2_S
cordiccart2pol_start_for_ini_trans_U0
Block_entry39_proc9
ini_trans
cordic_cr_unsigned_short_1_s
cordic_cr_unsigned_short_2_s
cordic_cr_unsigned_short_3_s
cordic_cr_unsigned_short_4_s
cordic_cr_unsigned_short_5_s
cordic_cr_unsigned_short_6_s
Block_entry3947_proc
cordiccart2pol
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/top-io-be.tcl 
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.tbgen.tcl 
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.rtl_wrap.cfg.tcl 
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/Block_entry39_proc9.tbgen.tcl 
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/ini_trans.tbgen.tcl 
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_1_s.tbgen.tcl 
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_2_s.tbgen.tcl 
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_3_s.tbgen.tcl 
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_4_s.tbgen.tcl 
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_5_s.tbgen.tcl 
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordic_cr_unsigned_short_6_s.tbgen.tcl 
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/Block_entry3947_proc.tbgen.tcl 
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.tbgen.tcl 
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.constraint.tcl 
Execute       sc_get_clocks cordiccart2pol 
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/impl/misc/cordiccart2pol_fpext_32ns_64_3_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST cordiccart2pol MODULE2INSTS {cordiccart2pol cordiccart2pol Block_entry39_proc9 Block_entry39_proc9_U0 ini_trans ini_trans_U0 cordic_cr_unsigned_short_1_s cordic_cr_unsigned_short_1_U0 cordic_cr_unsigned_short_2_s cordic_cr_unsigned_short_2_U0 cordic_cr_unsigned_short_3_s cordic_cr_unsigned_short_3_U0 cordic_cr_unsigned_short_4_s cordic_cr_unsigned_short_4_U0 cordic_cr_unsigned_short_5_s cordic_cr_unsigned_short_5_U0 cordic_cr_unsigned_short_6_s cordic_cr_unsigned_short_6_U0 Block_entry3947_proc Block_entry3947_proc_U0} INST2MODULE {cordiccart2pol cordiccart2pol Block_entry39_proc9_U0 Block_entry39_proc9 ini_trans_U0 ini_trans cordic_cr_unsigned_short_1_U0 cordic_cr_unsigned_short_1_s cordic_cr_unsigned_short_2_U0 cordic_cr_unsigned_short_2_s cordic_cr_unsigned_short_3_U0 cordic_cr_unsigned_short_3_s cordic_cr_unsigned_short_4_U0 cordic_cr_unsigned_short_4_s cordic_cr_unsigned_short_5_U0 cordic_cr_unsigned_short_5_s cordic_cr_unsigned_short_6_U0 cordic_cr_unsigned_short_6_s Block_entry3947_proc_U0 Block_entry3947_proc} INSTDATA {cordiccart2pol {DEPTH 1 CHILDREN {Block_entry39_proc9_U0 ini_trans_U0 cordic_cr_unsigned_short_1_U0 cordic_cr_unsigned_short_2_U0 cordic_cr_unsigned_short_3_U0 cordic_cr_unsigned_short_4_U0 cordic_cr_unsigned_short_5_U0 cordic_cr_unsigned_short_6_U0 Block_entry3947_proc_U0}} Block_entry39_proc9_U0 {DEPTH 2 CHILDREN {}} ini_trans_U0 {DEPTH 2 CHILDREN {}} cordic_cr_unsigned_short_1_U0 {DEPTH 2 CHILDREN {}} cordic_cr_unsigned_short_2_U0 {DEPTH 2 CHILDREN {}} cordic_cr_unsigned_short_3_U0 {DEPTH 2 CHILDREN {}} cordic_cr_unsigned_short_4_U0 {DEPTH 2 CHILDREN {}} cordic_cr_unsigned_short_5_U0 {DEPTH 2 CHILDREN {}} cordic_cr_unsigned_short_6_U0 {DEPTH 2 CHILDREN {}} Block_entry3947_proc_U0 {DEPTH 2 CHILDREN {}}} MODULEDATA {ini_trans {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_2_fu_201_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_fu_212_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:610} VARIABLE F2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln616_fu_282_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:616} VARIABLE add_ln616 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln616_fu_287_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:616} VARIABLE sub_ln616 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln626_fu_566_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:626} VARIABLE add_ln626 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln630_fu_335_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:630} VARIABLE add_ln630 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln630_fu_346_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:630} VARIABLE sub_ln630 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln423_fu_690_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE add_ln423 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_3_fu_246_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_1_fu_257_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:610} VARIABLE F2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln616_1_fu_356_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:616} VARIABLE add_ln616_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln616_1_fu_361_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:616} VARIABLE sub_ln616_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln626_1_fu_633_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:626} VARIABLE add_ln626_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln630_1_fu_409_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:630} VARIABLE add_ln630_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln630_1_fu_420_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:630} VARIABLE sub_ln630_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln423_1_fu_749_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE add_ln423_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME ini_phase_V_U SOURCE {} VARIABLE ini_phase_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 0 URAM 0}} cordic_cr_unsigned_short_1_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln859_fu_79_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sub_ln859 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_fu_84_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE add_ln859 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_11_fu_96_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE add_ln859_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln859_6_fu_101_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sub_ln859_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_12_fu_128_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE add_ln859_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cordic_cr_unsigned_short_2_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln859_fu_80_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sub_ln859 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_fu_85_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE add_ln859 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_9_fu_97_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE add_ln859_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln859_5_fu_102_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sub_ln859_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_10_fu_129_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE add_ln859_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cordic_cr_unsigned_short_3_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln859_fu_81_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sub_ln859 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_fu_86_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE add_ln859 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_7_fu_98_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE add_ln859_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln859_4_fu_103_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sub_ln859_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_8_fu_130_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE add_ln859_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cordic_cr_unsigned_short_4_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln859_fu_82_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sub_ln859 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_fu_87_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE add_ln859 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_5_fu_99_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE add_ln859_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln859_3_fu_104_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sub_ln859_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_6_fu_131_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE add_ln859_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cordic_cr_unsigned_short_5_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln859_fu_83_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sub_ln859 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_fu_88_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE add_ln859 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_3_fu_100_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE add_ln859_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln859_2_fu_105_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sub_ln859_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_4_fu_132_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE add_ln859_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cordic_cr_unsigned_short_6_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln859_fu_84_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sub_ln859 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_fu_89_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE add_ln859 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1_fu_101_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE add_ln859_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln859_1_fu_106_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sub_ln859_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_2_fu_133_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE add_ln859_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Block_entry3947_proc {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln859_fu_233_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sub_ln859 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_fu_238_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE add_ln859 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_13_fu_250_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE add_ln859_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln859_7_fu_255_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sub_ln859_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_10ns_26_4_1_U39 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln423_fu_333_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE add_ln423 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_V_fu_355_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1140} VARIABLE tmp_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1145_fu_405_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1145} VARIABLE sub_ln1145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lsb_index_fu_481_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1145} VARIABLE lsb_index LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1148_fu_496_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1148} VARIABLE sub_ln1148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1150_fu_585_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1150} VARIABLE add_ln1150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1159_fu_501_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1159} VARIABLE add_ln1159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1160_fu_506_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1160} VARIABLE sub_ln1160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_3_fu_753_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1162} VARIABLE m_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_V_4_fu_360_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1140} VARIABLE tmp_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1145_1_fu_463_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1145} VARIABLE sub_ln1145_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lsb_index_1_fu_511_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1145} VARIABLE lsb_index_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1148_1_fu_526_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1148} VARIABLE sub_ln1148_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1150_1_fu_687_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1150} VARIABLE add_ln1150_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1159_1_fu_531_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1159} VARIABLE add_ln1159_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1160_1_fu_536_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1160} VARIABLE sub_ln1160_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_8_fu_785_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1162} VARIABLE m_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} cordiccart2pol {BINDINFO {{BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME x_pip_V_0_c_channel_U SOURCE cordiccart2pol.cpp:128 VARIABLE x_pip_V_0_c_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME y_pip_V_0_c_channel_U SOURCE cordiccart2pol.cpp:128 VARIABLE y_pip_V_0_c_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME theta_pip_V_0_c_channel_U SOURCE cordiccart2pol.cpp:128 VARIABLE theta_pip_V_0_c_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME x_pip_V_1_c_channel_U SOURCE cordiccart2pol.cpp:145 VARIABLE x_pip_V_1_c_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME y_pip_V_1_c_channel_U SOURCE cordiccart2pol.cpp:145 VARIABLE y_pip_V_1_c_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME theta_pip_V_1_c_channel_U SOURCE cordiccart2pol.cpp:145 VARIABLE theta_pip_V_1_c_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME x_pip_V_2_c_channel_U SOURCE cordiccart2pol.cpp:146 VARIABLE x_pip_V_2_c_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME y_pip_V_2_c_channel_U SOURCE cordiccart2pol.cpp:146 VARIABLE y_pip_V_2_c_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME theta_pip_V_2_c_channel_U SOURCE cordiccart2pol.cpp:146 VARIABLE theta_pip_V_2_c_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME x_pip_V_3_c_channel_U SOURCE cordiccart2pol.cpp:147 VARIABLE x_pip_V_3_c_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME y_pip_V_3_c_channel_U SOURCE cordiccart2pol.cpp:147 VARIABLE y_pip_V_3_c_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME theta_pip_V_3_c_channel_U SOURCE cordiccart2pol.cpp:147 VARIABLE theta_pip_V_3_c_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME x_pip_V_4_c_channel_U SOURCE cordiccart2pol.cpp:148 VARIABLE x_pip_V_4_c_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME y_pip_V_4_c_channel_U SOURCE cordiccart2pol.cpp:148 VARIABLE y_pip_V_4_c_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME theta_pip_V_4_c_channel_U SOURCE cordiccart2pol.cpp:148 VARIABLE theta_pip_V_4_c_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME x_pip_V_5_c_channel_U SOURCE cordiccart2pol.cpp:149 VARIABLE x_pip_V_5_c_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME y_pip_V_5_c_channel_U SOURCE cordiccart2pol.cpp:149 VARIABLE y_pip_V_5_c_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME theta_pip_V_5_c_channel_U SOURCE cordiccart2pol.cpp:149 VARIABLE theta_pip_V_5_c_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME x_pip_V_6_c_channel_U SOURCE cordiccart2pol.cpp:150 VARIABLE x_pip_V_6_c_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME y_pip_V_6_c_channel_U SOURCE cordiccart2pol.cpp:150 VARIABLE y_pip_V_6_c_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME theta_pip_V_6_c_channel_U SOURCE cordiccart2pol.cpp:150 VARIABLE theta_pip_V_6_c_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}}} AREA {DSP 1 BRAM 0 URAM 0}} Block_entry39_proc9 {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.463 seconds; current allocated memory: 1.472 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for cordiccart2pol.
INFO: [VLOG 209-307] Generating Verilog RTL for cordiccart2pol.
Execute       syn_report -model cordiccart2pol -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 256.21 MHz
Command     autosyn done; 8.477 sec.
Command   csynth_design done; 23.761 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12 seconds. CPU system time: 1 seconds. Elapsed time: 23.761 seconds; current allocated memory: 796.480 MB.
Command ap_source done; 25.859 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1 opened at Sun Nov 13 22:40:58 +0800 2022
Execute     ap_set_clock -name default -period 5.35 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.35ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: E:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.83 sec.
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.955 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.971 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.143 sec.
Execute   create_clock -period 5.35 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5.35 -name default 
Execute   source ./CORDIC_original/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./CORDIC_original/solution1/directives.tcl
Execute     set_directive_top -name cordiccart2pol cordiccart2pol 
INFO: [HLS 200-1510] Running: set_directive_top -name cordiccart2pol cordiccart2pol 
Execute   cosim_design -enable_dataflow_profiling -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -trace_level all 
Execute     source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.350 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.rtl_wrap.cfg.tcl 
Execute     source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.tbgen.tcl 
Execute     source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.tbgen.tcl 
Execute     source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.tbgen.tcl 
Execute     source D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/.autopilot/db/cordiccart2pol.tbgen.tcl 
ERROR: [COSIM 212-366] Cannot delete directory  'sim/verilog': it is being used by another program. Please close the program and try again.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO-FLOW: Caught error in cosim_design: 
    while executing
"ap_internal_cosim_design "
Command   cosim_design done; error code: 2; 0.369 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 2.509 sec.
Execute cleanup_all 
