-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity PullString is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    buffer_r_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer_r_ce0 : OUT STD_LOGIC;
    buffer_r_we0 : OUT STD_LOGIC;
    buffer_r_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    length_r : IN STD_LOGIC_VECTOR (31 downto 0);
    chars_V_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    chars_V_TVALID : IN STD_LOGIC;
    chars_V_TREADY : OUT STD_LOGIC );
end;


architecture behav of PullString is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal chars_V_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal exitcond_fu_61_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_2_fu_66_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state2 : BOOLEAN;
    signal i_reg_50 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_72_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    i_reg_50_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((exitcond_fu_61_p2 = ap_const_lv1_0) and (chars_V_TVALID = ap_const_logic_0))) and (exitcond_fu_61_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                i_reg_50 <= i_2_fu_66_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_reg_50 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, chars_V_TVALID, ap_CS_fsm_state2, exitcond_fu_61_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((not(((exitcond_fu_61_p2 = ap_const_lv1_0) and (chars_V_TVALID = ap_const_logic_0))) and (exitcond_fu_61_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif ((not(((exitcond_fu_61_p2 = ap_const_lv1_0) and (chars_V_TVALID = ap_const_logic_0))) and (exitcond_fu_61_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);

    ap_block_state2_assign_proc : process(chars_V_TVALID, exitcond_fu_61_p2)
    begin
                ap_block_state2 <= ((exitcond_fu_61_p2 = ap_const_lv1_0) and (chars_V_TVALID = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, chars_V_TVALID, ap_CS_fsm_state2, exitcond_fu_61_p2)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or (not(((exitcond_fu_61_p2 = ap_const_lv1_0) and (chars_V_TVALID = ap_const_logic_0))) and (exitcond_fu_61_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(chars_V_TVALID, ap_CS_fsm_state2, exitcond_fu_61_p2)
    begin
        if ((not(((exitcond_fu_61_p2 = ap_const_lv1_0) and (chars_V_TVALID = ap_const_logic_0))) and (exitcond_fu_61_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    buffer_r_address0 <= tmp_fu_72_p1(8 - 1 downto 0);

    buffer_r_ce0_assign_proc : process(chars_V_TVALID, ap_CS_fsm_state2, exitcond_fu_61_p2)
    begin
        if ((not(((exitcond_fu_61_p2 = ap_const_lv1_0) and (chars_V_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            buffer_r_ce0 <= ap_const_logic_1;
        else 
            buffer_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buffer_r_d0 <= chars_V_TDATA;

    buffer_r_we0_assign_proc : process(chars_V_TVALID, ap_CS_fsm_state2, exitcond_fu_61_p2)
    begin
        if ((not(((exitcond_fu_61_p2 = ap_const_lv1_0) and (chars_V_TVALID = ap_const_logic_0))) and (exitcond_fu_61_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            buffer_r_we0 <= ap_const_logic_1;
        else 
            buffer_r_we0 <= ap_const_logic_0;
        end if; 
    end process;


    chars_V_TDATA_blk_n_assign_proc : process(chars_V_TVALID, ap_CS_fsm_state2, exitcond_fu_61_p2)
    begin
        if (((exitcond_fu_61_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            chars_V_TDATA_blk_n <= chars_V_TVALID;
        else 
            chars_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    chars_V_TREADY_assign_proc : process(chars_V_TVALID, ap_CS_fsm_state2, exitcond_fu_61_p2)
    begin
        if ((not(((exitcond_fu_61_p2 = ap_const_lv1_0) and (chars_V_TVALID = ap_const_logic_0))) and (exitcond_fu_61_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            chars_V_TREADY <= ap_const_logic_1;
        else 
            chars_V_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    exitcond_fu_61_p2 <= "1" when (i_reg_50 = length_r) else "0";
    i_2_fu_66_p2 <= std_logic_vector(signed(i_reg_50) + signed(ap_const_lv32_1));
        tmp_fu_72_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(i_reg_50),64));

end behav;
