#ifndef _ROACH2_BSP_H_
#define _ROACH2_BSP_H_


#define BSP_QDR3_OFFSET     0x03800000
#define BSP_QDR2_OFFSET     0x03000000
#define BSP_QDR1_OFFSET     0x02800000
#define BSP_QDR0_OFFSET     0x02000000
#define BSP_ZDOK1_OFFSET    0x00090000
#define BSP_ZDOK0_OFFSET    0x00080000
#define BSP_QDR3CONF_OFFSET 0x00060000
#define BSP_QDR2CONF_OFFSET 0x00050000
#define BSP_QDR1CONF_OFFSET 0x00040000
#define BSP_QDR0CONF_OFFSET 0x00030000

/* QDR mem software interface */

#define BSP_QDRM_REG_STAT 0x0
#define BSP_QDRM_REG_CTRL 0x4
#define BSP_QDRM_REG_A    0x8
#define BSP_QDRM_REG_D    0x20
#define BSP_QDRM_REG_Q    0x40
#define BSP_QDRM_DLEN     0x5

#define BSP_QDRM_PHYRDY   0x1
#define BSP_QDRM_CALFAIL  0x100
#define BSP_QDRM_RDEN     0x001
#define BSP_QDRM_WREN     0x100

/* QDR memory depth (number of 144B entries) */
#define BSP_QDRM_DEPTH    (512*1024)

/* GPIO controller */
#define BSP_GPIO_INPUT  0x0
#define BSP_GPIO_OUTPUT 0x1
#define BSP_GPIO_VAL_0  0x0
#define BSP_GPIO_VAL_1  0x1

/* QDR Config w/ software cal */
#define BSP_QDRCONF_REG_CTRL     0x0
#define BSP_QDRCONF_REG_BITINDEX 0x4
#define BSP_QDRCONF_REG_BITCTRL  0x8
#define BSP_QDRCONF_REG_STATUS   0xc

#define BSP_QDRCONF_DLL_RESET    0x00000000
#define BSP_QDRCONF_DLL_RUN      0x00000100       

#define BSP_QDRCONF_CAL_EN (0x00000001)
#define BSP_QDRCONF_CAL_DIS (0x00000000)

#define BSP_QDRCONF_CAL_RDY    (0x01000000)
#define BSP_QDRCONF_DAT_RDY    (0x00010000)
#define BSP_QDRCONF_DAT_STABLE (0x00000100)

#define BSP_QDRCONF_DLY_RST (0x00000004)
#define BSP_QDRCONF_DLY_EN  (0x00000001)
#define BSP_QDRCONF_DLY_INC (0x00000002)
#define BSP_QDRCONF_DLY_DEC (0x00000000)

#define BSP_QDRCONF_ALIGN_EN      (0x00000100)
#define BSP_QDRCONF_ALIGN_BYPASS  (0x00000000)

#endif
