/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: allregs_c.i 1.9.8.3 Broadcom SDK $
 * $Copyright: Copyright 2012 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:	allregs_c.i
 * Purpose:	Independent register descriptions.
 */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CALENDAR_CONFIGr */
	soc_block_list[21],
	soc_genreg,
	1,
	0x8002d,
	0,
	6,
	soc_CALENDAR_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CALIB_BYPASSr */
	soc_block_list[61],
	soc_genreg,
	1,
	0xc7b,
	0,
	5,
	soc_CALIB_BYPASSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CALIB_BYPASS_VECr */
	soc_block_list[61],
	soc_genreg,
	1,
	0xc7c,
	0,
	4,
	soc_CALIB_BYPASS_VECr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CAPTUREQUEUEDESCRIPTORr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x3b0,
	0,
	8,
	soc_CAPTUREQUEUEDESCRIPTORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xff7fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CAPTUREQUEUEDESCRIPTORCONFIGr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x3aa,
	0,
	10,
	soc_CAPTUREQUEUEDESCRIPTORCONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000333bb, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASCHNG1_CID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80290,
	0,
	1,
	soc_CASCHNG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASCHNG1_CID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x81290,
	0,
	1,
	soc_CASCHNG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASCHNG1_CID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x82290,
	0,
	1,
	soc_CASCHNG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASCHNG1_CID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x83290,
	0,
	1,
	soc_CASCHNG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASCHNG1_CID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x84290,
	0,
	1,
	soc_CASCHNG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASCHNG1_CID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x85290,
	0,
	1,
	soc_CASCHNG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASCHNG1_CID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x86290,
	0,
	1,
	soc_CASCHNG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASCHNG1_CID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x87290,
	0,
	1,
	soc_CASCHNG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASCHNG1_CID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x88290,
	0,
	1,
	soc_CASCHNG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASCHNG1_CID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x89290,
	0,
	1,
	soc_CASCHNG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASCHNG1_CID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a290,
	0,
	1,
	soc_CASCHNG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASCHNG1_CID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b290,
	0,
	1,
	soc_CASCHNG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASCHNG1_CID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c290,
	0,
	1,
	soc_CASCHNG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASCHNG1_CID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d290,
	0,
	1,
	soc_CASCHNG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASCHNG1_CID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e290,
	0,
	1,
	soc_CASCHNG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASCHNG1_CID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f290,
	0,
	1,
	soc_CASCHNG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASCHNG2_CID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80292,
	0,
	1,
	soc_CASCHNG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASCHNG2_CID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x81292,
	0,
	1,
	soc_CASCHNG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASCHNG2_CID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x82292,
	0,
	1,
	soc_CASCHNG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASCHNG2_CID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x83292,
	0,
	1,
	soc_CASCHNG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASCHNG2_CID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x84292,
	0,
	1,
	soc_CASCHNG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASCHNG2_CID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x85292,
	0,
	1,
	soc_CASCHNG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASCHNG2_CID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x86292,
	0,
	1,
	soc_CASCHNG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASCHNG2_CID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x87292,
	0,
	1,
	soc_CASCHNG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASCHNG2_CID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x88292,
	0,
	1,
	soc_CASCHNG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASCHNG2_CID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x89292,
	0,
	1,
	soc_CASCHNG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASCHNG2_CID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a292,
	0,
	1,
	soc_CASCHNG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASCHNG2_CID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b292,
	0,
	1,
	soc_CASCHNG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASCHNG2_CID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c292,
	0,
	1,
	soc_CASCHNG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASCHNG2_CID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d292,
	0,
	1,
	soc_CASCHNG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASCHNG2_CID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e292,
	0,
	1,
	soc_CASCHNG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASCHNG2_CID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f292,
	0,
	1,
	soc_CASCHNG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASIDLEr */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80298,
	0,
	2,
	soc_CASIDLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x81908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x82908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x83908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x84908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x85908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x86908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x87908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x88908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x89908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_16r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x90908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_17r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x91908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_18r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x92908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_19r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x93908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_20r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x94908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_21r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x95908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_22r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x96908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_23r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x97908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_24r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x98908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_25r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x99908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_26r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9a908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_27r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9b908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_28r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9c908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_29r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9d908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_30r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9e908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_31r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9f908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_32r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa0908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_33r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa1908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_34r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa2908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_35r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa3908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_36r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa4908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_37r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa5908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_38r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa6908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_39r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa7908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_40r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa8908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_41r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa9908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_42r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xaa908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_43r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xab908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_44r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xac908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_45r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xad908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_46r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xae908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_47r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xaf908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_48r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb0908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_49r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb1908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_50r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb2908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_51r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb3908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_52r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb4908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_53r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb5908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_54r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb6908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_55r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb7908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_56r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb8908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_57r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb9908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_58r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xba908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_59r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbb908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_60r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbc908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_61r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbd908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_62r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbe908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASMODRPC_CHID_63r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbf908,
	SOC_REG_FLAG_RO,
	1,
	soc_CASMODRPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80a16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x81a16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x82a16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x83a16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x84a16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x85a16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x86a16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x87a16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x88a16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x89a16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8aa16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8ba16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8ca16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8da16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8ea16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8fa16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_16r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x90a16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_17r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x91a16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_18r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x92a16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_19r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x93a16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_20r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x94a16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_21r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x95a16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_22r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x96a16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_23r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x97a16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_24r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x98a16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_25r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x99a16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_26r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9aa16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_27r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9ba16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_28r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9ca16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_29r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9da16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_30r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9ea16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_31r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9fa16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_32r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa0a16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_33r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa1a16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_34r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa2a16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_35r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa3a16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_36r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa4a16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_37r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa5a16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_38r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa6a16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_39r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa7a16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_40r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa8a16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_41r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa9a16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_42r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xaaa16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_43r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xaba16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_44r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xaca16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_45r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xada16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_46r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xaea16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_47r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xafa16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_48r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb0a16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_49r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb1a16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_50r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb2a16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_51r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb3a16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_52r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb4a16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_53r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb5a16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_54r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb6a16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_55r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb7a16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_56r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb8a16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_57r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb9a16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_58r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbaa16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_59r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbba16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_60r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbca16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_61r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbda16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_62r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbea16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASOTPC_CHID_63r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbfa16,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASREPL1_CID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80294,
	0,
	1,
	soc_CASREPL1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASREPL1_CID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x81294,
	0,
	1,
	soc_CASREPL1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASREPL1_CID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x82294,
	0,
	1,
	soc_CASREPL1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASREPL1_CID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x83294,
	0,
	1,
	soc_CASREPL1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASREPL1_CID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x84294,
	0,
	1,
	soc_CASREPL1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASREPL1_CID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x85294,
	0,
	1,
	soc_CASREPL1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASREPL1_CID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x86294,
	0,
	1,
	soc_CASREPL1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASREPL1_CID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x87294,
	0,
	1,
	soc_CASREPL1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASREPL1_CID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x88294,
	0,
	1,
	soc_CASREPL1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASREPL1_CID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x89294,
	0,
	1,
	soc_CASREPL1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASREPL1_CID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a294,
	0,
	1,
	soc_CASREPL1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASREPL1_CID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b294,
	0,
	1,
	soc_CASREPL1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASREPL1_CID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c294,
	0,
	1,
	soc_CASREPL1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASREPL1_CID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d294,
	0,
	1,
	soc_CASREPL1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASREPL1_CID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e294,
	0,
	1,
	soc_CASREPL1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASREPL1_CID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f294,
	0,
	1,
	soc_CASREPL1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASREPL2_CID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80296,
	0,
	1,
	soc_CASREPL1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASREPL2_CID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x81296,
	0,
	1,
	soc_CASREPL1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASREPL2_CID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x82296,
	0,
	1,
	soc_CASREPL1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASREPL2_CID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x83296,
	0,
	1,
	soc_CASREPL1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASREPL2_CID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x84296,
	0,
	1,
	soc_CASREPL1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASREPL2_CID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x85296,
	0,
	1,
	soc_CASREPL1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASREPL2_CID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x86296,
	0,
	1,
	soc_CASREPL1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASREPL2_CID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x87296,
	0,
	1,
	soc_CASREPL1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASREPL2_CID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x88296,
	0,
	1,
	soc_CASREPL1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASREPL2_CID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x89296,
	0,
	1,
	soc_CASREPL1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASREPL2_CID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a296,
	0,
	1,
	soc_CASREPL1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASREPL2_CID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b296,
	0,
	1,
	soc_CASREPL1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASREPL2_CID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c296,
	0,
	1,
	soc_CASREPL1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASREPL2_CID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d296,
	0,
	1,
	soc_CASREPL1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASREPL2_CID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e296,
	0,
	1,
	soc_CASREPL1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASREPL2_CID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f296,
	0,
	1,
	soc_CASREPL1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x81824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x82824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x83824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x84824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x85824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x86824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x87824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x88824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x89824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_16r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x90824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_17r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x91824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_18r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x92824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_19r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x93824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_20r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x94824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_21r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x95824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_22r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x96824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_23r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x97824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_24r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x98824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_25r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x99824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_26r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9a824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_27r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9b824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_28r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9c824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_29r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9d824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_30r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9e824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_31r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9f824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_32r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa0824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_33r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa1824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_34r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa2824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_35r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa3824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_36r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa4824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_37r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa5824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_38r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa6824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_39r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa7824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_40r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa8824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_41r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa9824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_42r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xaa824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_43r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xab824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_44r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xac824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_45r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xad824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_46r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xae824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_47r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xaf824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_48r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb0824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_49r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb1824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_50r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb2824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_51r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb3824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_52r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb4824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_53r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb5824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_54r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb6824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_55r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb7824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_56r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb8824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_57r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb9824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_58r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xba824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_59r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbb824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_60r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbc824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_61r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbd824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_62r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbe824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CASSTAT_CHID_63r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbf824,
	0,
	2,
	soc_CASSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_CBL_ATTRIBUTEr */
	soc_block_list[6],
	soc_genreg,
	4,
	0xd080002,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_CBL_ATTRIBUTEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CBL_ATTRIBUTE_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	4,
	0x2e000000,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_CBL_ATTRIBUTE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_CBL_ATTRIBUTE_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	4,
	0xa080002,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_CBL_ATTRIBUTEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CBL_ATTRIBUTE_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	4,
	0x2a000000,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_CBL_ATTRIBUTE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CBL_ATTRIBUTE_BCM56820_A0r */
	soc_block_list[6],
	soc_genreg,
	4,
	0xb080602,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_CBL_ATTRIBUTEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CBL_ATTRIBUTE_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	4,
	0x36000200,
	SOC_REG_FLAG_ARRAY |
                          (3 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_CBL_ATTRIBUTE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_CBPCELLCRCERRPTRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80032,
	SOC_REG_FLAG_RO,
	1,
	soc_CBPCELLCRCERRPTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CBPCELLCRCERRPTR_BCM53314_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80029,
	SOC_REG_FLAG_RO,
	1,
	soc_CBPCELLCRCERRPTR_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CBPCELLCRCERRPTR_BCM56218_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80037,
	SOC_REG_FLAG_RO,
	1,
	soc_CBPCELLCRCERRPTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_CBPCELLCRCERRPTR_BCM56224_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80029,
	SOC_REG_FLAG_RO,
	1,
	soc_CBPCELLCRCERRPTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_CBPCELLCRCERRPTR_BCM56514_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80042,
	SOC_REG_FLAG_RO,
	1,
	soc_CBPCELLCRCERRPTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_CBPCELLERRPTRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80041,
	SOC_REG_FLAG_RO,
	3,
	soc_CBPCELLERRPTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CBPCELLERRPTR_BCM56150_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2028200,
	SOC_REG_FLAG_RO,
	3,
	soc_CBPCELLERRPTR_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_CBPCELLHDRMEMDEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80052,
	0,
	4,
	soc_CBPCELLHDRMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CBPCELLHDRMEMDEBUG_BCM53314_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8003e,
	0,
	2,
	soc_AGINGCTRMEMDEBUG_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_CBPCELLHDRMEMDEBUG_BCM56142_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80056,
	0,
	1,
	soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CBPCELLHDRMEMDEBUG_BCM56150_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2030200,
	0,
	1,
	soc_FT_CNTR_RAM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CBPCELLHDRMEMDEBUG_BCM56218_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8004e,
	0,
	4,
	soc_CBPCELLHDRMEMDEBUG_BCM56504_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_CBPCELLHDRMEMDEBUG_BCM56224_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8003e,
	0,
	1,
	soc_AGINGCTRMEMDEBUG_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_CBPCELLHDRMEMDEBUG_BCM56504_B0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80052,
	0,
	4,
	soc_CBPCELLHDRMEMDEBUG_BCM56504_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_CBPCELLHDRMEMDEBUG_BCM56514_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80072,
	0,
	4,
	soc_CBPCELLHDRMEMDEBUG_BCM56504_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_CBPCELLHDRMEMDEBUG_BCM56800_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x10080000,
	0,
	1,
	soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CBPCELLHDRMEMDEBUG_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x10080000,
	0,
	2,
	soc_CBPCELLHDRMEMDEBUG_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_CBPCELLHDRPARITYERRPTRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80033,
	SOC_REG_FLAG_RO,
	2,
	soc_CBPCELLHDRPARITYERRPTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CBPCELLHDRPARITYERRPTR_BCM53314_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8002a,
	SOC_REG_FLAG_RO,
	2,
	soc_CBPCELLHDRPARITYERRPTR_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_CBPCELLHDRPARITYERRPTR_BCM56142_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80042,
	SOC_REG_FLAG_RO,
	2,
	soc_CBPCELLHDRPARITYERRPTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CBPCELLHDRPARITYERRPTR_BCM56150_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2028300,
	SOC_REG_FLAG_RO,
	2,
	soc_CBPCELLHDRPARITYERRPTR_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CBPCELLHDRPARITYERRPTR_BCM56218_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80038,
	SOC_REG_FLAG_RO,
	2,
	soc_CBPCELLHDRPARITYERRPTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_CBPCELLHDRPARITYERRPTR_BCM56224_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8002a,
	SOC_REG_FLAG_RO,
	2,
	soc_CBPCELLHDRPARITYERRPTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_CBPCELLHDRPARITYERRPTR_BCM56514_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80043,
	SOC_REG_FLAG_RO,
	2,
	soc_CBPCELLHDRPARITYERRPTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_CBPDATAMEM0DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80040,
	0,
	4,
	soc_CBPCELLHDRMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_CBPDATAMEM10DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8004a,
	0,
	4,
	soc_CBPCELLHDRMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_CBPDATAMEM11DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8004b,
	0,
	4,
	soc_CBPCELLHDRMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_CBPDATAMEM12DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8004c,
	0,
	4,
	soc_CBPCELLHDRMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_CBPDATAMEM13DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8004d,
	0,
	4,
	soc_CBPCELLHDRMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_CBPDATAMEM14DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8004e,
	0,
	4,
	soc_CBPCELLHDRMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_CBPDATAMEM15DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8004f,
	0,
	4,
	soc_CBPCELLHDRMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_CBPDATAMEM1DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80041,
	0,
	4,
	soc_CBPCELLHDRMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_CBPDATAMEM2DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80042,
	0,
	4,
	soc_CBPCELLHDRMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_CBPDATAMEM3DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80043,
	0,
	4,
	soc_CBPCELLHDRMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_CBPDATAMEM4DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80044,
	0,
	4,
	soc_CBPCELLHDRMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_CBPDATAMEM5DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80045,
	0,
	4,
	soc_CBPCELLHDRMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_CBPDATAMEM6DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80046,
	0,
	4,
	soc_CBPCELLHDRMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_CBPDATAMEM7DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80047,
	0,
	4,
	soc_CBPCELLHDRMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_CBPDATAMEM8DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80048,
	0,
	4,
	soc_CBPCELLHDRMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_CBPDATAMEM9DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80049,
	0,
	4,
	soc_CBPCELLHDRMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_CBPDATAMEMDEBUGr */
	soc_block_list[5],
	soc_genreg,
	16,
	0x80040,
	SOC_REG_FLAG_ARRAY,
	4,
	soc_CBPCELLHDRMEMDEBUG_BCM56504_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CBPDATAMEMDEBUG_BCM53314_A0r */
	soc_block_list[5],
	soc_genreg,
	8,
	0x80034,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_AGINGCTRMEMDEBUG_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_CBPDATAMEMDEBUG_BCM56142_A0r */
	soc_block_list[5],
	soc_genreg,
	8,
	0x8004c,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CBPDATAMEMDEBUG_BCM56150_A0r */
	soc_block_list[5],
	soc_genreg,
	8,
	0x2028d00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_FT_CNTR_RAM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CBPDATAMEMDEBUG_BCM56218_A0r */
	soc_block_list[5],
	soc_genreg,
	8,
	0x80044,
	SOC_REG_FLAG_ARRAY,
	4,
	soc_CBPCELLHDRMEMDEBUG_BCM56504_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_CBPDATAMEMDEBUG_BCM56224_A0r */
	soc_block_list[5],
	soc_genreg,
	8,
	0x80034,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_AGINGCTRMEMDEBUG_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_CBPDATAMEMDEBUG_BCM56514_A0r */
	soc_block_list[5],
	soc_genreg,
	16,
	0x80060,
	SOC_REG_FLAG_ARRAY,
	4,
	soc_CBPCELLHDRMEMDEBUG_BCM56504_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_CBPDATAMEMDEBUG_BCM56624_A0r */
	soc_block_list[5],
	soc_genreg,
	32,
	0xf080000,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_CBPDATAMEMDEBUG_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CBPDATAMEMDEBUG_BCM56800_A0r */
	soc_block_list[5],
	soc_genreg,
	16,
	0xf080000,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_CBPDATAMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CBPDATAMEMDEBUG_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	32,
	0xf080000,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_CBPCELLHDRMEMDEBUG_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CBPDATAMEMDEBUG_BCM88732_A0r */
	soc_block_list[5],
	soc_genreg,
	32,
	0xf080000,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CBPDATAMEMDEBUG_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CBPMEMDEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe080000,
	0,
	4,
	soc_CBPMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CBPMEMDEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3a000000,
	0,
	4,
	soc_CBPMEMDEBUG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CBPPKTHDR0LMEMDEBUGr */
	soc_block_list[5],
	soc_genreg,
	7,
	0xf080020,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CBPDATAMEMDEBUG_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CBPPKTHDR0MEMDEBUGr */
	soc_block_list[5],
	soc_genreg,
	3,
	0xf080010,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_CBPDATAMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_CBPPKTHDR0MEMDEBUG_BCM56624_A0r */
	soc_block_list[5],
	soc_genreg,
	3,
	0xf080020,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_CBPDATAMEMDEBUG_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_CBPPKTHDR0MEMDEBUG_BCM56634_A0r */
	soc_block_list[5],
	soc_genreg,
	4,
	0xf080020,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_CBPDATAMEMDEBUG_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CBPPKTHDR0MEMDEBUG_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	7,
	0xf080020,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_CBPCELLHDRMEMDEBUG_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CBPPKTHDR0UMEMDEBUGr */
	soc_block_list[5],
	soc_genreg,
	6,
	0xf080030,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CBPDATAMEMDEBUG_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CBPPKTHDR1MEMDEBUGr */
	soc_block_list[5],
	soc_genreg,
	2,
	0x10080001,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_CBPDATAMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_CBPPKTHDR1MEMDEBUG_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	2,
	0x10080001,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_CBPDATAMEMDEBUG_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_CBPPKTHDR1MEMDEBUG_BCM56624_A0r */
	soc_block_list[5],
	soc_genreg,
	3,
	0x10080001,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_CBPDATAMEMDEBUG_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CBPPKTHDR1MEMDEBUG_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	4,
	0x10080010,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_CBPCELLHDRMEMDEBUG_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_CBPPKTHDR2MEMDEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf080026,
	0,
	2,
	soc_CBPDATAMEMDEBUG_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_CBPPKTHDR2MEMDEBUG_BCM56634_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf080024,
	0,
	2,
	soc_CBPDATAMEMDEBUG_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CBPPKTHDRCPUMEMDEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf080013,
	0,
	3,
	soc_CBPDATAMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_CBPPKTHDRCPUMEMDEBUG_BCM56624_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf080023,
	0,
	2,
	soc_CBPDATAMEMDEBUG_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CBPPKTHDRCPUMEMDEBUG_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	2,
	0xf080030,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_CBPCELLHDRMEMDEBUG_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_CBPPKTHDRMEM0DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80050,
	0,
	4,
	soc_CBPCELLHDRMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CBPPKTHDRMEM0DEBUG_BCM53314_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8003c,
	0,
	2,
	soc_AGINGCTRMEMDEBUG_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_CBPPKTHDRMEM0DEBUG_BCM56142_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80054,
	0,
	1,
	soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CBPPKTHDRMEM0DEBUG_BCM56150_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2030000,
	0,
	1,
	soc_FT_CNTR_RAM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CBPPKTHDRMEM0DEBUG_BCM56218_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8004c,
	0,
	4,
	soc_CBPCELLHDRMEMDEBUG_BCM56504_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_CBPPKTHDRMEM0DEBUG_BCM56224_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8003c,
	0,
	1,
	soc_AGINGCTRMEMDEBUG_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_CBPPKTHDRMEM0DEBUG_BCM56504_B0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80050,
	0,
	4,
	soc_CBPCELLHDRMEMDEBUG_BCM56504_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_CBPPKTHDRMEM0DEBUG_BCM56514_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80070,
	0,
	4,
	soc_CBPCELLHDRMEMDEBUG_BCM56504_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_CBPPKTHDRMEM1DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80051,
	0,
	4,
	soc_CBPCELLHDRMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CBPPKTHDRMEM1DEBUG_BCM53314_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8003d,
	0,
	2,
	soc_AGINGCTRMEMDEBUG_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_CBPPKTHDRMEM1DEBUG_BCM56142_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80055,
	0,
	1,
	soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CBPPKTHDRMEM1DEBUG_BCM56150_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2030100,
	0,
	1,
	soc_FT_CNTR_RAM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CBPPKTHDRMEM1DEBUG_BCM56218_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8004d,
	0,
	4,
	soc_CBPCELLHDRMEMDEBUG_BCM56504_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_CBPPKTHDRMEM1DEBUG_BCM56224_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8003d,
	0,
	1,
	soc_AGINGCTRMEMDEBUG_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_CBPPKTHDRMEM1DEBUG_BCM56504_B0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80051,
	0,
	4,
	soc_CBPCELLHDRMEMDEBUG_BCM56504_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_CBPPKTHDRMEM1DEBUG_BCM56514_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80071,
	0,
	4,
	soc_CBPCELLHDRMEMDEBUG_BCM56504_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CBPPKTHDRMEM2DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2030b00,
	0,
	1,
	soc_FT_CNTR_RAM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_CBPPKTHDRMEMEXTDEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80063,
	0,
	1,
	soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CBPPKTHDRMEMEXTDEBUG_BCM56150_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2030d00,
	0,
	1,
	soc_FT_CNTR_RAM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_CBPPKTHDRPARITYERRPTRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80034,
	SOC_REG_FLAG_RO,
	1,
	soc_CBPCELLCRCERRPTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CBPPKTHDRPARITYERRPTR_BCM53314_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8002b,
	SOC_REG_FLAG_RO,
	1,
	soc_CBPCELLCRCERRPTR_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_CBPPKTHDRPARITYERRPTR_BCM56142_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80043,
	SOC_REG_FLAG_RO,
	1,
	soc_CBPCELLCRCERRPTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CBPPKTHDRPARITYERRPTR_BCM56150_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2028400,
	SOC_REG_FLAG_RO,
	1,
	soc_CBPPKTHDRPARITYERRPTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CBPPKTHDRPARITYERRPTR_BCM56218_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80039,
	SOC_REG_FLAG_RO,
	1,
	soc_CBPCELLCRCERRPTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_CBPPKTHDRPARITYERRPTR_BCM56224_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8002b,
	SOC_REG_FLAG_RO,
	1,
	soc_CBPCELLCRCERRPTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_CBPPKTHDRPARITYERRPTR_BCM56514_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80044,
	SOC_REG_FLAG_RO,
	1,
	soc_CBPCELLCRCERRPTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CBPPOWERDOWN00r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf080060,
	0,
	1,
	soc_CBPPOWERDOWN00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CBPPOWERDOWN01r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf080061,
	0,
	1,
	soc_CBPPOWERDOWN00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CBPPOWERDOWN02r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf080062,
	0,
	1,
	soc_CBPPOWERDOWN00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CBPPOWERDOWN10r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf080070,
	0,
	1,
	soc_CBPPOWERDOWN00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CBPPOWERDOWN11r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf080071,
	0,
	1,
	soc_CBPPOWERDOWN00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CBPPOWERDOWN12r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf080072,
	0,
	1,
	soc_CBPPOWERDOWN00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CBPPOWERDOWN20r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf080080,
	0,
	1,
	soc_CBPPOWERDOWN00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CBPPOWERDOWN21r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf080081,
	0,
	1,
	soc_CBPPOWERDOWN00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CBPPOWERDOWN22r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf080082,
	0,
	1,
	soc_CBPPOWERDOWN00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CBPPOWERDOWN30r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf080090,
	0,
	1,
	soc_CBPPOWERDOWN00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CBPPOWERDOWN31r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf080091,
	0,
	1,
	soc_CBPPOWERDOWN00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CBPPOWERDOWN32r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf080092,
	0,
	1,
	soc_CBPPOWERDOWN00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CCM_COPYTO_CPU_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080613,
	0,
	3,
	soc_CCM_COPYTO_CPU_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CCM_COPYTO_CPU_CONTROL_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36000a00,
	0,
	3,
	soc_CCM_COPYTO_CPU_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CCM_COPYTO_CPU_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e001300,
	0,
	5,
	soc_CCM_COPYTO_CPU_CONTROL_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CCM_COPYTO_CPU_CONTROL_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2a000e00,
	0,
	3,
	soc_CCM_COPYTO_CPU_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_CCM_INTERRUPT_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa0801f8,
	0,
	8,
	soc_CCM_INTERRUPT_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_CCM_INTERRUPT_CONTROL_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080166,
	0,
	9,
	soc_CCM_INTERRUPT_CONTROL_BCM56142_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CCM_INTERRUPT_CONTROL_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36010d00,
	0,
	18,
	soc_CCM_INTERRUPT_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_CCM_INTERRUPT_CONTROL_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080193,
	0,
	8,
	soc_CCM_INTERRUPT_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CCM_INTERRUPT_CONTROL_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d29,
	0,
	18,
	soc_CCM_INTERRUPT_CONTROL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CCM_INTERRUPT_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e012900,
	0,
	18,
	soc_CCM_INTERRUPT_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CCM_INTERRUPT_CONTROL_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2a010700,
	0,
	18,
	soc_CCM_INTERRUPT_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CCM_INTERRUPT_CONTROL_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d2d,
	0,
	8,
	soc_CCM_INTERRUPT_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CCM_INTERRUPT_CONTROL_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x37040000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	18,
	soc_CCM_INTERRUPT_CONTROL_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_CCM_READ_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa0801f7,
	0,
	4,
	soc_CCM_READ_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_CCM_READ_CONTROL_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080165,
	0,
	4,
	soc_CCM_READ_CONTROL_BCM56142_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CCM_READ_CONTROL_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36010c00,
	0,
	4,
	soc_CCM_READ_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_CCM_READ_CONTROL_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080192,
	0,
	4,
	soc_CCM_READ_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CCM_READ_CONTROL_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d28,
	0,
	4,
	soc_CCM_READ_CONTROL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CCM_READ_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e012800,
	0,
	4,
	soc_CCM_READ_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CCM_READ_CONTROL_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2a010600,
	0,
	4,
	soc_CCM_READ_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CCM_READ_CONTROL_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d2c,
	0,
	4,
	soc_CCM_READ_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CCM_READ_CONTROL_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x37030000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	6,
	soc_CCM_READ_CONTROL_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CCPE_MEMDEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8080008,
	0,
	13,
	soc_CCPE_MEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x40000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CCPE_MEMDEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x22000a00,
	0,
	4,
	soc_CCPE_MEMDEBUG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_CCPFIFO_STSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8080013,
	SOC_REG_FLAG_RO,
	6,
	soc_CCPFIFO_STSr_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CCPI_MEMDEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8080007,
	0,
	4,
	soc_CCPI_MEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000800, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CCPI_MEMDEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x22000900,
	0,
	3,
	soc_CCPI_MEMDEBUG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_CCPMEMDEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8003a,
	0,
	2,
	soc_AGINGCTRMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CCPMEMDEBUG_BCM53314_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80030,
	0,
	2,
	soc_AGINGCTRMEMDEBUG_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_CCPMEMDEBUG_BCM56142_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80048,
	0,
	1,
	soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CCPMEMDEBUG_BCM56150_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2028900,
	0,
	1,
	soc_FT_CNTR_RAM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CCPMEMDEBUG_BCM56218_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80040,
	0,
	2,
	soc_AGINGCTRMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_CCPMEMDEBUG_BCM56224_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80030,
	0,
	1,
	soc_AGINGCTRMEMDEBUG_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_CCPMEMDEBUG_BCM56514_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80073,
	0,
	2,
	soc_AGINGCTRMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_CCPMEMDEBUG_BCM56634_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8080012,
	0,
	2,
	soc_CCPMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CCPMEMDEBUG_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x22001200,
	0,
	4,
	soc_CCPMEMDEBUG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_CCPMEMDEBUG_BCM56800_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8080012,
	0,
	1,
	soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CCPMEMDEBUG_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8080012,
	0,
	2,
	soc_CBPCELLHDRMEMDEBUG_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CCPMEMDEBUG_BCM56840_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8080012,
	0,
	4,
	soc_CCPMEMDEBUG_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CCPMEMDEBUG_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x22001200,
	0,
	3,
	soc_CCPMEMDEBUG_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_CCPPARITYERRORPTRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80039,
	SOC_REG_FLAG_RO,
	1,
	soc_CCPPARITYERRORPTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CCPPARITYERRORPTR_BCM53314_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8002f,
	SOC_REG_FLAG_RO,
	1,
	soc_CCPPARITYERRORPTR_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_CCPPARITYERRORPTR_BCM56142_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80047,
	SOC_REG_FLAG_RO,
	1,
	soc_CCPPARITYERRORPTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CCPPARITYERRORPTR_BCM56150_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2028800,
	SOC_REG_FLAG_RO,
	1,
	soc_CCPPARITYERRORPTR_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CCPPARITYERRORPTR_BCM56218_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8003f,
	SOC_REG_FLAG_RO,
	1,
	soc_CCPPARITYERRORPTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_CCPPARITYERRORPTR_BCM56224_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8002f,
	SOC_REG_FLAG_RO,
	1,
	soc_CCPPARITYERRORPTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_CCPPARITYERRORPTR_BCM56514_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80049,
	SOC_REG_FLAG_RO,
	1,
	soc_CCPPARITYERRORPTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_CCPPARITYERRORPTR_BCM56634_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8080011,
	SOC_REG_FLAG_RO,
	1,
	soc_CCPPARITYERRORPTR_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CCPPARITYERRORPTR_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x22001100,
	SOC_REG_FLAG_RO,
	1,
	soc_CCPPARITYERRORPTR_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_CCPPARITYERRORPTR_BCM56800_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8080011,
	SOC_REG_FLAG_RO,
	1,
	soc_CCPPARITYERRORPTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CCPPARITYERRORPTR_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8080011,
	SOC_REG_FLAG_RO,
	1,
	soc_CCPPARITYERRORPTR_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CCPPARITYERRORPTR_BCM56840_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8080011,
	SOC_REG_FLAG_RO,
	1,
	soc_CCPPARITYERRORPTR_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CCP_ERRORr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8080000,
	0,
	12,
	soc_CCP_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CCP_ERROR_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x22000000,
	0,
	10,
	soc_CCP_ERROR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CCP_ERROR_MASKr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8080001,
	0,
	12,
	soc_CCP_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CCP_ERROR_MASK_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x22000100,
	0,
	10,
	soc_CCP_ERROR_MASK_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CCP_FIFO_MEMDEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x22000b00,
	0,
	5,
	soc_CCP_FIFO_MEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CCP_MEM_DEBUGr */
	soc_block_list[34],
	soc_genreg,
	1,
	0x80026,
	0,
	1,
	soc_AGING_CTR_MEM_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CCP_STSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x22001000,
	SOC_REG_FLAG_RO,
	2,
	soc_CCP_STSr_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CCP_STS_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x22001000,
	SOC_REG_FLAG_RO,
	2,
	soc_CCP_STS_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_CAPTURED_CELLr */
	soc_block_list[126],
	soc_genreg,
	1,
	0x113,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_CCS_CAPTURED_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_CAPTURED_CELL_VALIDr */
	soc_block_list[126],
	soc_genreg,
	1,
	0x112,
	SOC_REG_FLAG_RO,
	1,
	soc_CCS_CAPTURED_CELL_VALIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_CAPTURE_FIFO_DISCARD_CNTr */
	soc_block_list[126],
	soc_genreg,
	1,
	0x81,
	SOC_REG_FLAG_RO,
	2,
	soc_CCS_CAPTURE_FIFO_DISCARD_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_CAPTURE_FILTER_CELL_0r */
	soc_block_list[126],
	soc_genreg,
	1,
	0x100,
	SOC_REG_FLAG_ABOVE_64_BITS,
	1,
	soc_CCS_CAPTURE_FILTER_CELL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_CAPTURE_FILTER_CELL_1r */
	soc_block_list[126],
	soc_genreg,
	1,
	0x108,
	SOC_REG_FLAG_ABOVE_64_BITS,
	1,
	soc_CCS_CAPTURE_FILTER_CELL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_CAPTURE_FILTER_MASK_0r */
	soc_block_list[126],
	soc_genreg,
	1,
	0x104,
	SOC_REG_FLAG_ABOVE_64_BITS,
	1,
	soc_CCS_CAPTURE_FILTER_MASK_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_CAPTURE_FILTER_MASK_1r */
	soc_block_list[126],
	soc_genreg,
	1,
	0x10c,
	SOC_REG_FLAG_ABOVE_64_BITS,
	1,
	soc_CCS_CAPTURE_FILTER_MASK_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_CAPTURE_HIT_CNTr */
	soc_block_list[126],
	soc_genreg,
	1,
	0x82,
	SOC_REG_FLAG_RO,
	2,
	soc_CCS_CAPTURE_HIT_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_CCS_CONFIGURATIONSr */
	soc_block_list[126],
	soc_genreg,
	1,
	0x60,
	0,
	6,
	soc_CCS_CCS_CONFIGURATIONSr_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007d, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_CDMA_LP_CELLS_DISCARD_CNTr */
	soc_block_list[126],
	soc_genreg,
	1,
	0x83,
	SOC_REG_FLAG_RO,
	2,
	soc_CCS_CDMA_LP_CELLS_DISCARD_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_CDMB_LP_CELLS_DISCARD_CNTr */
	soc_block_list[126],
	soc_genreg,
	1,
	0x84,
	SOC_REG_FLAG_RO,
	2,
	soc_CCS_CDMB_LP_CELLS_DISCARD_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_CDM_OVERFLOW_FIFO_NUMBERr */
	soc_block_list[126],
	soc_genreg,
	1,
	0x1,
	SOC_REG_FLAG_RO,
	4,
	soc_CCS_CDM_OVERFLOW_FIFO_NUMBERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0013f13f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_CPU_SOURCE_CELL_TRIGGERr */
	soc_block_list[126],
	soc_genreg,
	1,
	0x74,
	0,
	1,
	soc_CCS_CPU_SOURCE_CELL_TRIGGERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_CPU_SRC_CELL_DATAr */
	soc_block_list[126],
	soc_genreg,
	1,
	0x70,
	SOC_REG_FLAG_ABOVE_64_BITS,
	2,
	soc_CCS_CPU_SRC_CELL_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_CREDIT_CELLS_CNTr */
	soc_block_list[126],
	soc_genreg,
	1,
	0x76,
	SOC_REG_FLAG_RO,
	2,
	soc_CCS_CREDIT_CELLS_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_CRP_FIFO_WATER_MARKr */
	soc_block_list[126],
	soc_genreg,
	1,
	0x11b,
	SOC_REG_FLAG_RO,
	2,
	soc_CCS_CRP_FIFO_WATER_MARKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_CRP_PARITY_ERR_CNTr */
	soc_block_list[126],
	soc_genreg,
	1,
	0x1e0,
	SOC_REG_FLAG_RO,
	2,
	soc_CCS_CRP_PARITY_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_CRP_UNREACHABLE_CELL_DATAr */
	soc_block_list[126],
	soc_genreg,
	1,
	0x7f,
	SOC_REG_FLAG_RO,
	4,
	soc_CCS_CRP_UNREACHABLE_CELL_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x017f77ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_CTP_INTERNAL_REACHABILITY_CELLS_CNTr */
	soc_block_list[126],
	soc_genreg,
	1,
	0x85,
	SOC_REG_FLAG_RO,
	2,
	soc_CCS_CTP_INTERNAL_REACHABILITY_CELLS_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_DEBUG_CONFIGURATIONSr */
	soc_block_list[126],
	soc_genreg,
	1,
	0x61,
	0,
	7,
	soc_CCS_DEBUG_CONFIGURATIONSr_fields,
	SOC_RESET_VAL_DEC(0x00001900, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_ECC_1B_ERR_CNTr */
	soc_block_list[126],
	soc_genreg,
	1,
	0x1e1,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	4,
	soc_CCS_ECC_1B_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_ECC_2B_ERR_CNTr */
	soc_block_list[126],
	soc_genreg,
	1,
	0x1e3,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	4,
	soc_CCS_ECC_2B_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_ECC_ERR_MONITOR_MEM_MASKr */
	soc_block_list[126],
	soc_genreg,
	1,
	0x1e5,
	0,
	8,
	soc_CCS_ECC_ERR_MONITOR_MEM_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_ERROR_INITIATION_DATAr */
	soc_block_list[126],
	soc_genreg,
	1,
	0x1e6,
	SOC_REG_FLAG_RO,
	1,
	soc_CCS_ERROR_INITIATION_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_FLOW_STATUS_CELLS_CNTr */
	soc_block_list[126],
	soc_genreg,
	1,
	0x75,
	SOC_REG_FLAG_RO,
	2,
	soc_CCS_FLOW_STATUS_CELLS_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_GTIMER_CONFIGURATIONr */
	soc_block_list[126],
	soc_genreg,
	1,
	0x56,
	0,
	3,
	soc_CCS_GTIMER_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_GTIMER_TRIGGERr */
	soc_block_list[126],
	soc_genreg,
	1,
	0x57,
	0,
	1,
	soc_CFC_GTIMER_TRIGGERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_INITIATE_CELL_PARITY_ERRORr */
	soc_block_list[126],
	soc_genreg,
	1,
	0x1e8,
	0,
	3,
	soc_CCS_INITIATE_CELL_PARITY_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_INITIATE_ECC_ERRORr */
	soc_block_list[126],
	soc_genreg,
	1,
	0x1e7,
	0,
	8,
	soc_CCS_INITIATE_ECC_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_INTERRUPT_MASK_REGISTERr */
	soc_block_list[126],
	soc_genreg,
	1,
	0x10,
	0,
	8,
	soc_CCS_INTERRUPT_MASK_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_INTERRUPT_REGISTERr */
	soc_block_list[126],
	soc_genreg,
	1,
	0,
	SOC_REG_FLAG_INTERRUPT,
	8,
	soc_CCS_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_MID_FIFOS_LP_WATER_MARKr */
	soc_block_list[126],
	soc_genreg,
	1,
	0x117,
	SOC_REG_FLAG_RO,
	4,
	soc_CCS_MID_FIFOS_LP_WATER_MARKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3f7f3f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_PROGRAMMABLE_MID_FIFOS_WATER_MARKr */
	soc_block_list[126],
	soc_genreg,
	1,
	0x11a,
	SOC_REG_FLAG_RO,
	2,
	soc_CCS_PROGRAMMABLE_MID_FIFOS_WATER_MARKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_PROGRAMMABLE_MID_FIFO_NUMBER_FOR_WATER_MARKr */
	soc_block_list[126],
	soc_genreg,
	1,
	0x119,
	0,
	2,
	soc_CCS_PROGRAMMABLE_MID_FIFO_NUMBER_FOR_WATER_MARKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_REACHABILITY_CELLS_CNTr */
	soc_block_list[126],
	soc_genreg,
	1,
	0x77,
	SOC_REG_FLAG_RO,
	2,
	soc_CCS_REACHABILITY_CELLS_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_REG_0050r */
	soc_block_list[126],
	soc_genreg,
	1,
	0x50,
	0,
	1,
	soc_BRDC_FMACH_REG_0050r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_REG_0051r */
	soc_block_list[126],
	soc_genreg,
	1,
	0x51,
	0,
	1,
	soc_BRDC_FMACH_REG_0051r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_REG_0052r */
	soc_block_list[126],
	soc_genreg,
	1,
	0x52,
	0,
	1,
	soc_BRDC_FMACH_REG_0052r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_REG_0054r */
	soc_block_list[126],
	soc_genreg,
	1,
	0x54,
	0,
	2,
	soc_CCS_REG_0054r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_REG_0055r */
	soc_block_list[126],
	soc_genreg,
	1,
	0x55,
	0,
	1,
	soc_CCS_REG_0055r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_REG_0058r */
	soc_block_list[126],
	soc_genreg,
	1,
	0x58,
	0,
	1,
	soc_BRDC_FSRD_REG_0058r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_REG_0062r */
	soc_block_list[126],
	soc_genreg,
	1,
	0x62,
	SOC_REG_FLAG_ABOVE_64_BITS,
	1,
	soc_CCS_REG_0062r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_REG_0066r */
	soc_block_list[126],
	soc_genreg,
	1,
	0x66,
	SOC_REG_FLAG_RO,
	4,
	soc_CCS_REG_0066r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_REG_0080r */
	soc_block_list[126],
	soc_genreg,
	1,
	0x80,
	0,
	4,
	soc_CCS_REG_0080r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x87ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_REG_0086r */
	soc_block_list[126],
	soc_genreg,
	1,
	0x86,
	0,
	2,
	soc_CCS_REG_007Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_REG_0118r */
	soc_block_list[126],
	soc_genreg,
	1,
	0x118,
	SOC_REG_FLAG_RO,
	2,
	soc_CCS_REG_0118r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_REG_0124r */
	soc_block_list[126],
	soc_genreg,
	1,
	0x124,
	0,
	2,
	soc_CCS_REG_0124r_fields,
	SOC_RESET_VAL_DEC(0x00003a3c, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_REG_0125r */
	soc_block_list[126],
	soc_genreg,
	1,
	0x125,
	0,
	1,
	soc_CCS_REG_0125r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_REG_0126r */
	soc_block_list[126],
	soc_genreg,
	1,
	0x126,
	0,
	2,
	soc_ECI_REG_0001r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_REG_005Ar */
	soc_block_list[126],
	soc_genreg,
	1,
	0x5a,
	0,
	1,
	soc_CCS_REG_005Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_REG_005Br */
	soc_block_list[126],
	soc_genreg,
	1,
	0x5b,
	0,
	5,
	soc_CCS_REG_005Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000f004b, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_REG_007Ar */
	soc_block_list[126],
	soc_genreg,
	1,
	0x7a,
	0,
	2,
	soc_CCS_REG_007Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_REG_007Br */
	soc_block_list[126],
	soc_genreg,
	1,
	0x7b,
	0,
	2,
	soc_CCS_REG_007Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_REG_007Cr */
	soc_block_list[126],
	soc_genreg,
	1,
	0x7c,
	0,
	2,
	soc_CCS_REG_007Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_REG_01F5r */
	soc_block_list[126],
	soc_genreg,
	1,
	0x1f5,
	0,
	1,
	soc_CCS_REG_01F5r_fields,
	SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_REG_01F6r */
	soc_block_list[126],
	soc_genreg,
	1,
	0x1f6,
	0,
	3,
	soc_CCS_REG_01F6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_REG_01F7r */
	soc_block_list[126],
	soc_genreg,
	1,
	0x1f7,
	0,
	1,
	soc_CCS_REG_01F7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_REG_01F8r */
	soc_block_list[126],
	soc_genreg,
	1,
	0x1f8,
	0,
	1,
	soc_ECI_REG_0084r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_REG_01FAr */
	soc_block_list[126],
	soc_genreg,
	1,
	0x1fa,
	0,
	6,
	soc_CCS_REG_01FAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_REG_01FBr */
	soc_block_list[126],
	soc_genreg,
	1,
	0x1fb,
	0,
	1,
	soc_CCS_REG_01F5r_fields,
	SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_REG_01FCr */
	soc_block_list[126],
	soc_genreg,
	1,
	0x1fc,
	0,
	3,
	soc_CCS_REG_01F6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_REG_01FDr */
	soc_block_list[126],
	soc_genreg,
	1,
	0x1fd,
	0,
	1,
	soc_CCS_REG_01F7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_REG_01FEr */
	soc_block_list[126],
	soc_genreg,
	1,
	0x1fe,
	0,
	1,
	soc_ECI_REG_0084r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_SELF_ROUTED_CELLS_CNTr */
	soc_block_list[126],
	soc_genreg,
	1,
	0x78,
	SOC_REG_FLAG_RO,
	2,
	soc_CCS_SELF_ROUTED_CELLS_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_SOURCE_ROUTED_CELLS_CNTr */
	soc_block_list[126],
	soc_genreg,
	1,
	0x79,
	SOC_REG_FLAG_RO,
	2,
	soc_CCS_SOURCE_ROUTED_CELLS_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_SPARE_REGISTER_3r */
	soc_block_list[126],
	soc_genreg,
	1,
	0x53,
	0,
	2,
	soc_CCS_SPARE_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_TOTAL_CELLS_CNTr */
	soc_block_list[126],
	soc_genreg,
	1,
	0x7d,
	SOC_REG_FLAG_RO,
	2,
	soc_CCS_TOTAL_CELLS_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_UNREACHABLE_DESTINATION_CELLS_CNTr */
	soc_block_list[126],
	soc_genreg,
	1,
	0x7e,
	SOC_REG_FLAG_RO,
	2,
	soc_CCS_UNREACHABLE_DESTINATION_CELLS_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CCS_VSC_256_LINK_BITMAP_REGISTERr */
	soc_block_list[126],
	soc_genreg,
	1,
	0x120,
	SOC_REG_FLAG_ABOVE_64_BITS,
	1,
	soc_CCS_VSC_256_LINK_BITMAP_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CELLCHKMEMDEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf080014,
	0,
	1,
	soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_CELLCHKMEMDEBUG_BCM56624_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf080029,
	0,
	1,
	soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CELLCHKMEMDEBUG_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3a002900,
	0,
	2,
	soc_CELLCHKMEMDEBUG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CELLCHKMEMDEBUG_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf080040,
	0,
	2,
	soc_CBPCELLHDRMEMDEBUG_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CELLCHKMEMDEBUG_BCM56840_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe080029,
	0,
	4,
	soc_CELLCHKMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CELLCHKMEMDEBUG_BCM88732_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf080040,
	0,
	1,
	soc_CBPDATAMEMDEBUG_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CELLCHK_POWERDOWN_S0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf0800d0,
	0,
	1,
	soc_CBPPOWERDOWN00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CELLCHK_POWERDOWN_S1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf0800d1,
	0,
	1,
	soc_CBPPOWERDOWN00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CELLCHK_POWERDOWN_S2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf0800d2,
	0,
	1,
	soc_CBPPOWERDOWN00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CELLDROPCOUNTER0r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x3299,
	0,
	4,
	soc_CELLDROPCOUNTER0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CELLDROPCOUNTER1r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x329a,
	0,
	2,
	soc_CELLDROPCOUNTER1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CELLLINKEMEMDEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf080001,
	0,
	6,
	soc_CELLLINKEMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CELLLINKEMEMDEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3e000100,
	0,
	4,
	soc_CELLLINKEMEMDEBUG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CELLLINKIMEMDEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf080000,
	0,
	4,
	soc_CELLLINKIMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CELLLINKIMEMDEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3e000000,
	0,
	3,
	soc_CELLLINKIMEMDEBUG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CELLLINKMEMDEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x10080003,
	0,
	1,
	soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_CELLLINKMEMDEBUG_BCM56624_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x10080004,
	0,
	1,
	soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CELLLINKMEMDEBUG_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x12002000,
	0,
	3,
	soc_CELLLINKMEMDEBUG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CELLLINKMEMDEBUG_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x10080020,
	0,
	2,
	soc_CBPCELLHDRMEMDEBUG_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CELLLINKMEMDEBUG_BCM56840_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf08002a,
	0,
	6,
	soc_CELLLINKMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CELLLINKMEMDEBUG_BCM88732_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x10080010,
	0,
	1,
	soc_CBPDATAMEMDEBUG_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CELL_ASM_0_CONTROLr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2001a00,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_CELL_ASM_0_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000010, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CELL_ASM_CUT_THRU_THRESHOLDr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2004500,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_CELL_ASM_CUT_THRU_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CELL_BUFFER0_ECC_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80801bf,
	0,
	1,
	soc_QMB_STATSCFG_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CELL_BUFFER1_ECC_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80801c0,
	0,
	1,
	soc_QMB_STATSCFG_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CELL_BUFFER2_ECC_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80801c1,
	0,
	1,
	soc_QMB_STATSCFG_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CELL_BUFFER3_ECC_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80801c2,
	0,
	1,
	soc_QMB_STATSCFG_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CELL_BUFFER_PTR_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80801e2,
	SOC_REG_FLAG_RO,
	2,
	soc_CELL_BUFFER_PTR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CELL_CHK_MEM_DEBUGr */
	soc_block_list[34],
	soc_genreg,
	1,
	0x80024,
	0,
	1,
	soc_AGING_CTR_MEM_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CELL_DATA_MEM_DEBUGr */
	soc_block_list[34],
	soc_genreg,
	1,
	0x80025,
	0,
	1,
	soc_AGING_CTR_MEM_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CELL_HDR_MEM_DEBUGr */
	soc_block_list[34],
	soc_genreg,
	1,
	0x80023,
	0,
	1,
	soc_AGING_CTR_MEM_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CELL_LINK_MEM_DEBUG_TMr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x12002000,
	0,
	2,
	soc_CELL_LINK_MEM_DEBUG_TMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_CELL_RESET_LIMIT_OFFSET_SPr */
	soc_block_list[5],
	soc_genreg,
	4,
	0x2080114,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CELL_RESET_LIMIT_OFFSET_SPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CELL_RESET_LIMIT_OFFSET_SP_BCM56440_A0r */
	soc_block_list[5],
	soc_genreg,
	4,
	0x2080114,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CELL_RESET_LIMIT_OFFSET_SP_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	4,
	0xa011400,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CELL_RESET_LIMIT_OFFSET_SP_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	4,
	0xa011400,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CELL_RESET_LIMIT_OFFSET_SP_BCM56840_A0r */
	soc_block_list[5],
	soc_genreg,
	4,
	0x2080114,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_CELL_SPAP_RED_OFFSET_SPr */
	soc_block_list[5],
	soc_genreg,
	4,
	0x2080120,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CELL_RESET_LIMIT_OFFSET_SPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CELL_SPAP_RED_OFFSET_SP_BCM56440_A0r */
	soc_block_list[5],
	soc_genreg,
	4,
	0x2080120,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CELL_SPAP_RED_OFFSET_SP_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	4,
	0xa012000,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CELL_SPAP_RED_OFFSET_SP_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	4,
	0xa012000,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CELL_SPAP_RED_OFFSET_SP_BCM56840_A0r */
	soc_block_list[5],
	soc_genreg,
	4,
	0x2080120,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_CELL_SPAP_YELLOW_OFFSET_SPr */
	soc_block_list[5],
	soc_genreg,
	4,
	0x208011c,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CELL_RESET_LIMIT_OFFSET_SPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CELL_SPAP_YELLOW_OFFSET_SP_BCM56440_A0r */
	soc_block_list[5],
	soc_genreg,
	4,
	0x208011c,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CELL_SPAP_YELLOW_OFFSET_SP_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	4,
	0xa011c00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CELL_SPAP_YELLOW_OFFSET_SP_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	4,
	0xa011c00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CELL_SPAP_YELLOW_OFFSET_SP_BCM56840_A0r */
	soc_block_list[5],
	soc_genreg,
	4,
	0x208011c,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CFAPBANK0STATUSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080020,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPBANK0STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000019, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CFAPBANK0STATUS_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e002000,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPBANK0STATUS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CFAPBANK10STATUSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x708002a,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPBANK10STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CFAPBANK10STATUS_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e002a00,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPBANK10STATUS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000017, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CFAPBANK11STATUSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x708002b,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPBANK10STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CFAPBANK11STATUS_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e002b00,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPBANK10STATUS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000017, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CFAPBANK12STATUSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x708002c,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPBANK10STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CFAPBANK12STATUS_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e002c00,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPBANK10STATUS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000017, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CFAPBANK13STATUSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x708002d,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPBANK10STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CFAPBANK13STATUS_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e002d00,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPBANK10STATUS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000017, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CFAPBANK14STATUSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x708002e,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPBANK10STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CFAPBANK14STATUS_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e002e00,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPBANK10STATUS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000017, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CFAPBANK15STATUSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x708002f,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPBANK10STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CFAPBANK15STATUS_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e002f00,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPBANK10STATUS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000017, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CFAPBANK1STATUSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080021,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPBANK10STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CFAPBANK1STATUS_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e002100,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPBANK10STATUS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000017, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CFAPBANK2STATUSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080022,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPBANK10STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CFAPBANK2STATUS_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e002200,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPBANK10STATUS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000017, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CFAPBANK3STATUSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080023,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPBANK10STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CFAPBANK3STATUS_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e002300,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPBANK10STATUS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000017, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CFAPBANK4STATUSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080024,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPBANK10STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CFAPBANK4STATUS_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e002400,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPBANK10STATUS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000017, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CFAPBANK5STATUSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080025,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPBANK10STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CFAPBANK5STATUS_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e002500,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPBANK10STATUS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000017, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CFAPBANK6STATUSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080026,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPBANK10STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CFAPBANK6STATUS_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e002600,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPBANK10STATUS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000017, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CFAPBANK7STATUSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080027,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPBANK10STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CFAPBANK7STATUS_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e002700,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPBANK10STATUS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000017, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CFAPBANK8STATUSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080028,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPBANK10STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CFAPBANK8STATUS_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e002800,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPBANK10STATUS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000017, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CFAPBANK9STATUSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080029,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPBANK10STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CFAPBANK9STATUS_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e002900,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPBANK10STATUS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000017, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CFAPBANKFULLr */
	soc_block_list[5],
	soc_genreg,
	16,
	0x7080010,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CFAPBANKFULLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_CFAPBANKFULL_BCM56340_A0r */
	soc_block_list[5],
	soc_genreg,
	16,
	0x1e001000,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CFAPBANKFULL_BCM56340_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_CFAPBANKFULL_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	16,
	0x1e001000,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CFAPBANKFULL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CFAPBANKFULL_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	16,
	0x1e001000,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CFAPBANKFULL_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CFAPBANKPARITYERRORr */
	soc_block_list[5],
	soc_genreg,
	16,
	0x7080030,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_CFAPBANKPARITYERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CFAPBANKPARITYERROR_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	16,
	0x1e003000,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_CFAPBANKPARITYERROR_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CFAPBANKSTATUSr */
	soc_block_list[5],
	soc_genreg,
	16,
	0x1e003000,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	2,
	soc_CFAPBANKSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CFAPBSTSTATr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e004700,
	0,
	2,
	soc_CFAPBSTSTATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CFAPBSTSTAT_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e007400,
	0,
	2,
	soc_CFAPBSTSTAT_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CFAPBSTTHRSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e004800,
	0,
	2,
	soc_CFAPBSTTHRSr_fields,
	SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CFAPBSTTHRS_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e007500,
	0,
	2,
	soc_CFAPBSTTHRS_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_CFAPCONFIGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80010,
	0,
	2,
	soc_CFAPCONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CFAPCONFIG_BCM53314_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8000d,
	0,
	2,
	soc_CFAPCONFIG_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_CFAPCONFIG_BCM56142_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80025,
	0,
	2,
	soc_CFAPCONFIG_BCM56142_A0r_fields,
	SOC_RESET_VAL_DEC(0x00002fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CFAPCONFIG_BCM56150_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2025500,
	0,
	2,
	soc_CFAPCONFIG_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00002fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CFAPCONFIG_BCM56218_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8001a,
	0,
	2,
	soc_CFAPCONFIG_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_CFAPCONFIG_BCM56224_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8000d,
	0,
	2,
	soc_CFAPCONFIG_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00001fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    { /* SOC_REG_INT_CFAPCONFIG_BCM56304_B0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80010,
	0,
	2,
	soc_CFAPCONFIG_BCM56304_B0r_fields,
	SOC_RESET_VAL_DEC(0x000017ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_CFAPCONFIG_BCM56340_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e000000,
	0,
	2,
	soc_CFAPCONFIG_BCM56340_A0r_fields,
	SOC_RESET_VAL_DEC(0x00004fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_CFAPCONFIG_BCM56624_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080000,
	0,
	2,
	soc_CFAPCONFIG_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_CFAPCONFIG_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e000000,
	0,
	2,
	soc_CFAPCONFIG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00005fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CFAPCONFIG_BCM56800_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080000,
	0,
	2,
	soc_CFAPCONFIG_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00002fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CFAPCONFIG_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080000,
	0,
	2,
	soc_CFAPCONFIG_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CFAPCONFIG_BCM56840_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080000,
	0,
	2,
	soc_CFAPCONFIG_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000bfff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CFAPCONFIG_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e000000,
	0,
	1,
	soc_CFAPCONFIG_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CFAPCONFIG_BCM88732_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080000,
	0,
	2,
	soc_CFAPCONFIG_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00018000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CFAPDEBUGSCR0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080020,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPDEBUGSCR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CFAPDEBUGSCR1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080021,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPDEBUGSCR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CFAPDEBUGSCR2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080022,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPDEBUGSCR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_CFAPDEBUGSCR0_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080020,
	SOC_REG_FLAG_RO,
	3,
	soc_CFAPDEBUGSCR0_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_CFAPDEBUGSCR0_BCM56624_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080020,
	SOC_REG_FLAG_RO,
	3,
	soc_CFAPDEBUGSCR0_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_CFAPDEBUGSCR0_BCM56634_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080020,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPDEBUGSCR0_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CFAPDEBUGSCR0_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e004100,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPDEBUGSCR0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CFAPDEBUGSCR0_BCM56840_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080041,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPDEBUGSCR0_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CFAPDEBUGSCR0_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e007100,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPDEBUGSCR0_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CFAPDEBUGSCR0_BCM88732_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080005,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPDEBUGSCR0_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_CFAPDEBUGSCR1_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080021,
	SOC_REG_FLAG_RO,
	3,
	soc_CFAPDEBUGSCR0_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_CFAPDEBUGSCR1_BCM56624_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080021,
	SOC_REG_FLAG_RO,
	3,
	soc_CFAPDEBUGSCR0_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_CFAPDEBUGSCR1_BCM56634_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080021,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPDEBUGSCR0_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CFAPDEBUGSCR1_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e004200,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPDEBUGSCR0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CFAPDEBUGSCR1_BCM56840_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080042,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPDEBUGSCR0_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CFAPDEBUGSCR1_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e007200,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPDEBUGSCR0_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CFAPDEBUGSCR1_BCM88732_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080006,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPDEBUGSCR0_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_CFAPDEBUGSCR2_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080022,
	SOC_REG_FLAG_RO,
	3,
	soc_CFAPDEBUGSCR0_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_CFAPDEBUGSCR2_BCM56624_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080022,
	SOC_REG_FLAG_RO,
	3,
	soc_CFAPDEBUGSCR0_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_CFAPDEBUGSCR2_BCM56634_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080022,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPDEBUGSCR0_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CFAPDEBUGSCR2_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e004300,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPDEBUGSCR0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CFAPDEBUGSCR2_BCM56840_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080043,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPDEBUGSCR0_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CFAPDEBUGSCR2_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e007300,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPDEBUGSCR0_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CFAPDEBUGSCR2_BCM88732_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080007,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPDEBUGSCR0_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CFAPECONFIGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080100,
	0,
	1,
	soc_CFAPECONFIGr_fields,
	SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CFAPECONFIG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e010000,
	0,
	1,
	soc_CFAPECONFIG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CFAPEFULLRESETPOINTr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080103,
	0,
	1,
	soc_CFAPEFULLRESETPOINTr_fields,
	SOC_RESET_VAL_DEC(0x0003f9a0, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CFAPEFULLRESETPOINT_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e010300,
	0,
	1,
	soc_CFAPEFULLRESETPOINT_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x0003f9a0, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CFAPEFULLSETPOINTr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080102,
	0,
	1,
	soc_CFAPEFULLSETPOINTr_fields,
	SOC_RESET_VAL_DEC(0x0003fa00, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CFAPEFULLSETPOINT_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e010200,
	0,
	1,
	soc_CFAPEFULLSETPOINT_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x0003fa00, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CFAPEINITr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080101,
	0,
	1,
	soc_CFAPEINITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CFAPEINIT_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e010100,
	0,
	1,
	soc_CFAPEINIT_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CFAPELOWWATERMARKr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080125,
	SOC_REG_FLAG_RO,
	1,
	soc_CFAPELOWWATERMARKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CFAPELOWWATERMARK_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e012500,
	SOC_REG_FLAG_RO,
	1,
	soc_CFAPELOWWATERMARK_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CFAPEMEMDEBUG_BITMAPr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080110,
	0,
	3,
	soc_CFAPEMEMDEBUG_BITMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CFAPEMEMDEBUG_BITMAP_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e011000,
	0,
	2,
	soc_CFAPEMEMDEBUG_BITMAP_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CFAPEMEMDEBUG_STACKr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080111,
	0,
	2,
	soc_CFAPEMEMDEBUG_STACKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CFAPEMEMDEBUG_STACK_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e011100,
	0,
	2,
	soc_CFAPEMEMDEBUG_STACK_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CFAPEOTPCONFIGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080105,
	SOC_REG_FLAG_RO,
	1,
	soc_CFAPEOTPCONFIGr_fields,
	SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CFAPEOTPCONFIG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e010500,
	SOC_REG_FLAG_RO,
	1,
	soc_CFAPEOTPCONFIG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CFAPEREADPOINTERr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080104,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPEREADPOINTERr_fields,
	SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CFAPEREADPOINTER_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e010400,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPEREADPOINTER_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CFAPESTACKSTATUSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080106,
	SOC_REG_FLAG_RO,
	1,
	soc_CFAPESTACKSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CFAPESTACKSTATUS_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e010600,
	SOC_REG_FLAG_RO,
	1,
	soc_CFAPESTACKSTATUS_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CFAPE_BITMAP_ECC_STATUSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080126,
	SOC_REG_FLAG_RO,
	1,
	soc_CFAPE_BITMAP_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CFAPE_BITMAP_ECC_STATUS_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e012600,
	SOC_REG_FLAG_RO,
	1,
	soc_CFAPE_BITMAP_ECC_STATUS_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CFAPE_ECC_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080123,
	0,
	4,
	soc_CFAPE_ECC_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CFAPE_ECC_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e012300,
	0,
	4,
	soc_CFAPE_ECC_DEBUG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CFAPE_ECC_ERRORr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080124,
	0,
	5,
	soc_CFAPE_ECC_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CFAPE_ECC_ERROR_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e012400,
	0,
	5,
	soc_CFAPE_ECC_ERROR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CFAPE_ERROR_MASKr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080128,
	0,
	5,
	soc_CFAPE_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CFAPE_ERROR_MASK_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e012800,
	0,
	5,
	soc_CFAPE_ERROR_MASK_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CFAPE_POOL_CONG_DETECT_THRESH_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080129,
	0,
	1,
	soc_CFAPE_POOL_CONG_DETECT_THRESH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CFAPE_POOL_CONG_DETECT_THRESH_1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080130,
	0,
	1,
	soc_CFAPE_POOL_CONG_DETECT_THRESH_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CFAPE_POOL_CONG_DETECT_THRESH_2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080131,
	0,
	1,
	soc_CFAPE_POOL_CONG_DETECT_THRESH_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CFAPE_POOL_CONG_DETECT_THRESH_0_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e012900,
	0,
	1,
	soc_CFAPE_POOL_CONG_DETECT_THRESH_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CFAPE_POOL_CONG_DETECT_THRESH_1_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e013000,
	0,
	1,
	soc_CFAPE_POOL_CONG_DETECT_THRESH_1_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CFAPE_POOL_CONG_DETECT_THRESH_2_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e013100,
	0,
	1,
	soc_CFAPE_POOL_CONG_DETECT_THRESH_2_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CFAPE_STACK_ECC_STATUSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080127,
	SOC_REG_FLAG_RO,
	1,
	soc_CFAPE_BITMAP_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CFAPE_STACK_ECC_STATUS_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e012700,
	SOC_REG_FLAG_RO,
	1,
	soc_CFAPE_BITMAP_ECC_STATUS_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_CFAPFULLTHRESHOLDr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80012,
	0,
	2,
	soc_CFAPFULLTHRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x0f803f70, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CFAPFULLTHRESHOLD0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080001,
	0,
	1,
	soc_CFAPFULLTHRESHOLD0r_fields,
	SOC_RESET_VAL_DEC(0x00017f74, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CFAPFULLTHRESHOLD1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080002,
	0,
	1,
	soc_CFAPFULLTHRESHOLD1r_fields,
	SOC_RESET_VAL_DEC(0x00017ee1, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CFAPFULLTHRESHOLDRESETr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e000300,
	0,
	1,
	soc_CFAPFULLTHRESHOLDRESETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CFAPFULLTHRESHOLDSETr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e000200,
	0,
	1,
	soc_CFAPFULLTHRESHOLDSETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CFAPFULLTHRESHOLD_BCM53314_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8000f,
	0,
	2,
	soc_CFAPFULLTHRESHOLD_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00f80fc0, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_CFAPFULLTHRESHOLD_BCM56142_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80027,
	0,
	2,
	soc_CFAPFULLTHRESHOLD_BCM56142_A0r_fields,
	SOC_RESET_VAL_DEC(0x0bdfefbf, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CFAPFULLTHRESHOLD_BCM56150_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2025700,
	0,
	2,
	soc_CFAPFULLTHRESHOLD_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x0bdfefbf, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CFAPFULLTHRESHOLD_BCM56218_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8001c,
	0,
	2,
	soc_CFAPFULLTHRESHOLD_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x03e00fc0, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_CFAPFULLTHRESHOLD_BCM56224_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8000f,
	0,
	2,
	soc_CFAPFULLTHRESHOLD_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x07e01fc0, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
    { /* SOC_REG_INT_CFAPFULLTHRESHOLD_BCM56304_B0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80012,
	0,
	2,
	soc_CFAPFULLTHRESHOLD_BCM56304_B0r_fields,
	SOC_RESET_VAL_DEC(0x05c01770, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    { /* SOC_REG_INT_CFAPFULLTHRESHOLD_BCM56314_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80012,
	0,
	2,
	soc_CFAPFULLTHRESHOLD_BCM56314_A0r_fields,
	SOC_RESET_VAL_DEC(0x05c01780, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_CFAPFULLTHRESHOLD_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080001,
	0,
	2,
	soc_CFAPFULLTHRESHOLD_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x0fc03f9b, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_CFAPFULLTHRESHOLD_BCM56340_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e000200,
	0,
	2,
	soc_CFAPFULLTHRESHOLD_BCM56340_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_CFAPFULLTHRESHOLD_BCM56504_B0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80012,
	0,
	2,
	soc_CFAPFULLTHRESHOLD_BCM56504_B0r_fields,
	SOC_RESET_VAL_DEC(0x0f803f80, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_CFAPFULLTHRESHOLD_BCM56624_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080001,
	0,
	2,
	soc_CFAPFULLTHRESHOLD_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x3f807f9b, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_CFAPFULLTHRESHOLD_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e000200,
	0,
	2,
	soc_CFAPFULLTHRESHOLD_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_CFAPFULLTHRESHOLD_BCM56680_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080001,
	0,
	2,
	soc_CFAPFULLTHRESHOLD_BCM56680_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CFAPFULLTHRESHOLD_BCM56800_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080001,
	0,
	2,
	soc_CFAPFULLTHRESHOLD_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x0bb82f70, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CFAPFULLTHRESHOLD_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080001,
	0,
	2,
	soc_CFAPFULLTHRESHOLD_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x0fb83f70, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CFAPFULLTHRESHOLD_BCM56840_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080002,
	0,
	2,
	soc_CFAPFULLTHRESHOLD_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CFAPICONFIGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080000,
	0,
	1,
	soc_CFAPICONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00002b00, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CFAPICONFIG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e000000,
	0,
	1,
	soc_CFAPICONFIG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00002ac0, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CFAPIFULLRESETPOINTr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080003,
	0,
	1,
	soc_CFAPIFULLRESETPOINTr_fields,
	SOC_RESET_VAL_DEC(0x0000244c, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CFAPIFULLRESETPOINT_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e000300,
	0,
	1,
	soc_CFAPIFULLRESETPOINT_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00002a40, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CFAPIFULLSETPOINTr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080002,
	0,
	1,
	soc_CFAPIFULLSETPOINTr_fields,
	SOC_RESET_VAL_DEC(0x000024ac, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CFAPIFULLSETPOINT_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e000200,
	0,
	1,
	soc_CFAPIFULLSETPOINT_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00002a80, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CFAPIINITr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080001,
	0,
	1,
	soc_CFAPIINITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CFAPIINIT_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e000100,
	0,
	1,
	soc_CFAPIINIT_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CFAPILOWWATERMARKr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080025,
	SOC_REG_FLAG_RO,
	1,
	soc_CFAPILOWWATERMARKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CFAPILOWWATERMARK_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e002500,
	SOC_REG_FLAG_RO,
	1,
	soc_CFAPILOWWATERMARK_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CFAPIMEMDEBUG_BITMAPr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080010,
	0,
	3,
	soc_CFAPEMEMDEBUG_BITMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CFAPIMEMDEBUG_BITMAP_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e001000,
	0,
	2,
	soc_CFAPEMEMDEBUG_BITMAP_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CFAPIMEMDEBUG_STACKr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080011,
	0,
	2,
	soc_CFAPEMEMDEBUG_STACKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CFAPIMEMDEBUG_STACK_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e001100,
	0,
	2,
	soc_CFAPEMEMDEBUG_STACK_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CFAPINITr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080001,
	0,
	1,
	soc_CFAPINITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_CFAPINIT_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e000100,
	0,
	1,
	soc_CFAPINIT_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CFAPIOTPCONFIGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080005,
	SOC_REG_FLAG_RO,
	1,
	soc_CFAPIOTPCONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00002b00, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CFAPIOTPCONFIG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e000500,
	SOC_REG_FLAG_RO,
	1,
	soc_CFAPIOTPCONFIG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00002ac0, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CFAPIREADPOINTERr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080004,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPIREADPOINTERr_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CFAPIREADPOINTER_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e000400,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPIREADPOINTER_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CFAPISTACKSTATUSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080006,
	SOC_REG_FLAG_RO,
	1,
	soc_CFAPISTACKSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CFAPISTACKSTATUS_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e000600,
	SOC_REG_FLAG_RO,
	1,
	soc_CFAPISTACKSTATUS_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CFAPI_BITMAP_ECC_STATUSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080026,
	SOC_REG_FLAG_RO,
	1,
	soc_CFAPI_BITMAP_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CFAPI_BITMAP_ECC_STATUS_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e002600,
	SOC_REG_FLAG_RO,
	1,
	soc_CFAPI_BITMAP_ECC_STATUS_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CFAPI_ECC_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080023,
	0,
	4,
	soc_CFAPE_ECC_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CFAPI_ECC_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e002300,
	0,
	4,
	soc_CFAPE_ECC_DEBUG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CFAPI_ECC_ERRORr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080024,
	0,
	5,
	soc_CFAPE_ECC_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CFAPI_ECC_ERROR_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e002400,
	0,
	5,
	soc_CFAPE_ECC_ERROR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CFAPI_ERROR_MASKr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080028,
	0,
	5,
	soc_CFAPE_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CFAPI_ERROR_MASK_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e002800,
	0,
	5,
	soc_CFAPE_ERROR_MASK_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CFAPI_STACK_ECC_STATUSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080027,
	SOC_REG_FLAG_RO,
	1,
	soc_CFAPI_BITMAP_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CFAPI_STACK_ECC_STATUS_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e002700,
	SOC_REG_FLAG_RO,
	1,
	soc_CFAPI_BITMAP_ECC_STATUS_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_CFAPMEMDEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8003b,
	0,
	2,
	soc_AGINGCTRMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CFAPMEMDEBUG_BCM53314_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80031,
	0,
	2,
	soc_AGINGCTRMEMDEBUG_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_CFAPMEMDEBUG_BCM56142_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80049,
	0,
	1,
	soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CFAPMEMDEBUG_BCM56150_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2028a00,
	0,
	1,
	soc_FT_CNTR_RAM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CFAPMEMDEBUG_BCM56218_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80041,
	0,
	4,
	soc_CBPCELLHDRMEMDEBUG_BCM56504_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_CFAPMEMDEBUG_BCM56224_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80031,
	0,
	1,
	soc_AGINGCTRMEMDEBUG_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_CFAPMEMDEBUG_BCM56514_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80074,
	0,
	2,
	soc_AGINGCTRMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CFAPMEMDEBUG_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e004000,
	0,
	4,
	soc_CFAPMEMDEBUG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_CFAPMEMDEBUG_BCM56800_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080012,
	0,
	1,
	soc_CFAPMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CFAPMEMDEBUG_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080012,
	0,
	2,
	soc_CFAPMEMDEBUG_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CFAPMEMDEBUG_BCM56840_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080040,
	0,
	4,
	soc_CFAPMEMDEBUG_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CFAPMEMDEBUG_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e007000,
	0,
	4,
	soc_CFAPMEMDEBUG_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CFAPMEMDEBUG_BCM88732_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080004,
	0,
	1,
	soc_CFAPMEMDEBUG_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_CFAPOTPCONFIGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080002,
	SOC_REG_FLAG_RO,
	1,
	soc_CFAPOTPCONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_CFAPOTPCONFIG_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080002,
	SOC_REG_FLAG_RO,
	1,
	soc_CFAPOTPCONFIG_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_CFAPOTPCONFIG_BCM56340_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e000400,
	SOC_REG_FLAG_RO,
	1,
	soc_CFAPOTPCONFIG_BCM56340_A0r_fields,
	SOC_RESET_VAL_DEC(0x00004fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_CFAPOTPCONFIG_BCM56524_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080002,
	SOC_REG_FLAG_RO,
	1,
	soc_CFAPOTPCONFIG_BCM56524_A0r_fields,
	SOC_RESET_VAL_DEC(0x00005fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_CFAPOTPCONFIG_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e000400,
	SOC_REG_FLAG_RO,
	1,
	soc_CFAPOTPCONFIG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00005fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_CFAPOTPCONFIG_BCM56680_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080002,
	SOC_REG_FLAG_RO,
	1,
	soc_CFAPOTPCONFIG_BCM56680_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CFAPOTPCONFIG_BCM56840_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080004,
	SOC_REG_FLAG_RO,
	1,
	soc_CFAPOTPCONFIG_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000bfff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CFAPOTPCONFIG_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e000500,
	SOC_REG_FLAG_RO,
	1,
	soc_CFAPOTPCONFIG_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_CFAPPARITYERRORPTRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80038,
	SOC_REG_FLAG_RO,
	1,
	soc_CFAPPARITYERRORPTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CFAPPARITYERRORPTR_BCM53314_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8002e,
	SOC_REG_FLAG_RO,
	1,
	soc_CFAPPARITYERRORPTR_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_CFAPPARITYERRORPTR_BCM56142_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80046,
	SOC_REG_FLAG_RO,
	1,
	soc_CFAPPARITYERRORPTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CFAPPARITYERRORPTR_BCM56150_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2028700,
	SOC_REG_FLAG_RO,
	1,
	soc_CFAPPARITYERRORPTR_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CFAPPARITYERRORPTR_BCM56218_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8003e,
	SOC_REG_FLAG_RO,
	1,
	soc_CFAPPARITYERRORPTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_CFAPPARITYERRORPTR_BCM56224_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8002e,
	SOC_REG_FLAG_RO,
	1,
	soc_CFAPPARITYERRORPTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_CFAPPARITYERRORPTR_BCM56514_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80048,
	SOC_REG_FLAG_RO,
	1,
	soc_CFAPPARITYERRORPTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_CFAPPARITYERRORPTR_BCM56800_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080011,
	SOC_REG_FLAG_RO,
	1,
	soc_CFAPPARITYERRORPTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CFAPPARITYERRORPTR_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080011,
	SOC_REG_FLAG_RO,
	1,
	soc_CFAPPARITYERRORPTR_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_CFAPREADPOINTERr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80011,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPREADPOINTERr_fields,
	SOC_RESET_VAL_DEC(0x00000041, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CFAPREADPOINTER_BCM53314_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8000e,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPREADPOINTER_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000039, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_CFAPREADPOINTER_BCM56142_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80026,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPREADPOINTERr_fields,
	SOC_RESET_VAL_DEC(0x00000041, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CFAPREADPOINTER_BCM56150_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2025600,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPREADPOINTER_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000041, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CFAPREADPOINTER_BCM56218_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8001b,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPREADPOINTER_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000073, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_CFAPREADPOINTER_BCM56224_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8000e,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPREADPOINTER_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000043, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_CFAPREADPOINTER_BCM56624_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080010,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPREADPOINTER_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000001c, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CFAPREADPOINTER_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e000300,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPREADPOINTER_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_CFAPREADPOINTER_BCM56800_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080010,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPREADPOINTER_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000001c, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CFAPREADPOINTER_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080010,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPREADPOINTER_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CFAPREADPOINTER_BCM56840_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080003,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPREADPOINTER_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CFAPREADPOINTER_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e000400,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPREADPOINTER_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CFAPREADPOINTER_BCM88732_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080003,
	SOC_REG_FLAG_RO,
	2,
	soc_CFAPREADPOINTER_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CFAP_ARBITER_CONTROLr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e007900,
	0,
	1,
	soc_CFAP_ARBITER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CFAP_ARBITER_MASKr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e007600,
	0,
	1,
	soc_CFAP_ARBITER_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CFAP_ARBITER_RANDOM_SEEDr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e007700,
	0,
	1,
	soc_CFAP_ARBITER_RANDOM_SEEDr_fields,
	SOC_RESET_VAL_DEC(0x0013eb85, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CFAP_ARBITER_RANKERr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e007800,
	SOC_REG_FLAG_64_BITS,
	16,
	soc_CFAP_ARBITER_RANKERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CFAP_DEBUG_CFG0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080008,
	0,
	3,
	soc_CFAP_DEBUG_CFG0r_fields,
	SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CFAP_DEBUG_CFG1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080009,
	0,
	1,
	soc_CFAP_DEBUG_CFG1r_fields,
	SOC_RESET_VAL_DEC(0x0001ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CFAP_DEBUG_SCR0r */
	soc_block_list[34],
	soc_genreg,
	1,
	0x80029,
	0,
	2,
	soc_CFAP_DEBUG_SCR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CFAP_DEBUG_SCR1r */
	soc_block_list[34],
	soc_genreg,
	1,
	0x8002a,
	0,
	2,
	soc_CFAP_DEBUG_SCR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CFAP_DEBUG_SCR2r */
	soc_block_list[34],
	soc_genreg,
	1,
	0x8002b,
	0,
	2,
	soc_CFAP_DEBUG_SCR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CFAP_DROP_PKT_CNTr */
	soc_block_list[5],
	soc_portreg,
	1,
	0xe000035,
	0,
	1,
	soc_CFAP_DROP_PKT_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CFAP_ECC_1B_COUNTERr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080150,
	0,
	1,
	soc_CFAP_ECC_1B_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CFAP_ECC_1B_COUNTER_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e015000,
	0,
	1,
	soc_CFAP_ECC_1B_COUNTER_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CFAP_ECC_2B_COUNTERr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080151,
	0,
	1,
	soc_CFAP_ECC_1B_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CFAP_ECC_2B_COUNTER_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e015100,
	0,
	1,
	soc_CFAP_ECC_1B_COUNTER_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CFAP_ERRORr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x708000a,
	0,
	4,
	soc_CFAP_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CFAP_ERROR_MASKr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x708000b,
	0,
	4,
	soc_CFAP_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CFAP_FULL_BP_STATUSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x708000d,
	0,
	1,
	soc_CFAP_FULL_BP_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CFAP_MEM_DEBUGr */
	soc_block_list[34],
	soc_genreg,
	1,
	0x80022,
	0,
	1,
	soc_CFAP_MEM_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CFAP_STACK_WATERMARKr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x708000c,
	SOC_REG_FLAG_RO,
	1,
	soc_CFAP_STACK_WATERMARKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CFCENABLERSr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x4654,
	0,
	23,
	soc_CFCENABLERSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CFCFLOWCONTROLr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x305800,
	0,
	1,
	soc_CFCFLOWCONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_CAT_2_TC_MAP_HCFC_ENAr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x29e,
	SOC_REG_FLAG_SIGNAL,
	8,
	soc_CFC_CAT_2_TC_MAP_HCFC_ENAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_CAT_2_TC_MAP_NIF_ENAr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x285,
	SOC_REG_FLAG_SIGNAL,
	8,
	soc_CFC_CAT_2_TC_MAP_NIF_ENAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_CFC_ENABLERSr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x200,
	SOC_REG_FLAG_SIGNAL,
	27,
	soc_CFC_CFC_ENABLERSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0dffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_CMIC_RX_FC_CFGr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x202,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_CMIC_RX_FC_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_CMIC_RX_FC_STATUSr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x32f,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_CFC_CMIC_RX_FC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_CMIC_TX_FCr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x201,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_CFC_CMIC_TX_FCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_CMIC_TX_FC_STATUSr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x331,
	SOC_REG_FLAG_RO,
	1,
	soc_CFC_CMIC_TX_FC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_EGQ_CNM_LLFC_STATUSr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2fa,
	SOC_REG_FLAG_RO,
	1,
	soc_CFC_EGQ_CNM_LLFC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_EGQ_CNM_PFC_STATUSr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2fb,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_CFC_EGQ_CNM_PFC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_EGQ_FC_STATUSr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2f5,
	SOC_REG_FLAG_RO,
	3,
	soc_CFC_EGQ_FC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_EGQ_IF_FC_STATUSr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2f6,
	SOC_REG_FLAG_RO,
	1,
	soc_CFC_EGQ_IF_FC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_EGQ_PFC_STATUSr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2f8,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_CFC_EGQ_PFC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_EGQ_STATUS_SELr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2f7,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_CFC_EGQ_STATUS_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_ERROR_INITIATION_DATAr */
	soc_block_list[44],
	soc_genreg,
	1,
	0xa5,
	0,
	1,
	soc_CFC_ERROR_INITIATION_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_FRC_EGQ_PFCr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x31d,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_FRC_EGQ_PFCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_FRC_NIF_FAST_LLFCr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x32e,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_FRC_NIF_FAST_LLFCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_FRC_NIF_LNK_FCr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x325,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_FRC_NIF_LNK_FCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_FRC_NIF_PFCr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x326,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_FRC_NIF_PFCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_FRC_SCH_FCr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x313,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_CFC_FRC_SCH_FCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_FRC_SCH_IF_FCr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x314,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_FRC_SCH_IF_FCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_FRC_SCH_PFCr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x315,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_FRC_SCH_PFCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_GLB_RSC_TO_HCFC_HP_MAPr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x29f,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_GLB_RSC_TO_HCFC_HP_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_GLB_RSC_TO_HCFC_LP_MAPr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2a7,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_GLB_RSC_TO_HCFC_LP_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_GLB_RSC_TO_RCL_PFC_HP_MAPr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x28e,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_GLB_RSC_TO_RCL_PFC_HP_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_GLB_RSC_TO_RCL_PFC_LP_MAPr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x296,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_GLB_RSC_TO_RCL_PFC_LP_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_GTIMER_CONFIGURATIONr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x88,
	0,
	3,
	soc_CFC_GTIMER_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_GTIMER_TRIGGERr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x89,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_GTIMER_TRIGGERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_HCFC_OOB_0_CHANNEL_BASE_CFGr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2d7,
	SOC_REG_FLAG_SIGNAL,
	5,
	soc_CFC_HCFC_OOB_0_CHANNEL_BASE_CFGr_fields,
	SOC_RESET_VAL_DEC(0x040c2040, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_HCFC_OOB_0_MESSAGE_CFGr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2d6,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_CFC_HCFC_OOB_0_MESSAGE_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_HCFC_OOB_1_CHANNEL_BASE_CFGr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2d9,
	SOC_REG_FLAG_SIGNAL,
	5,
	soc_CFC_HCFC_OOB_1_CHANNEL_BASE_CFGr_fields,
	SOC_RESET_VAL_DEC(0x040c2040, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_HCFC_OOB_1_MESSAGE_CFGr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2d8,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_CFC_HCFC_OOB_1_MESSAGE_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_HCFC_OOB_RX_0_CRC_ERR_CTRr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2ec,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	4,
	soc_CFC_HCFC_OOB_RX_0_CRC_ERR_CTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_HCFC_OOB_RX_0_WD_PERIOD_CFGr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2e6,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	5,
	soc_CFC_HCFC_OOB_RX_0_WD_PERIOD_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_HCFC_OOB_RX_1_CRC_ERR_CTRr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2ee,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	5,
	soc_CFC_HCFC_OOB_RX_1_CRC_ERR_CTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_HCFC_OOB_RX_1_WD_PERIOD_CFGr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2e9,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	5,
	soc_CFC_HCFC_OOB_RX_1_WD_PERIOD_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_HCFC_OOB_RX_ERR_CFGr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2e3,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_CFC_HCFC_OOB_RX_ERR_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_HCFC_OOB_RX_HEADER_CHECK_DISABLEr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2d5,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_CFC_HCFC_OOB_RX_HEADER_CHECK_DISABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_HCFC_OOB_RX_WD_EN_CFGr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2e4,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_CFC_HCFC_OOB_RX_WD_EN_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_HCFC_OOB_RX_WD_ERR_STATUSr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2e5,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_CFC_HCFC_OOB_RX_WD_ERR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_HCFC_OOB_TX_0_GENERAL_CFGr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2f3,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_CFC_HCFC_OOB_TX_0_GENERAL_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_HCFC_OOB_TX_1_GENERAL_CFGr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2f4,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_CFC_HCFC_OOB_TX_1_GENERAL_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_ILKN_0_MUB_TX_CALr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2b3,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	8,
	soc_CFC_ILKN_0_MUB_TX_CALr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_ILKN_0_OOB_RX_CRC_ERR_CNTr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2c1,
	SOC_REG_FLAG_RO,
	2,
	soc_CFC_ILKN_0_OOB_RX_CRC_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_ILKN_0_OOB_RX_LANES_STATUSr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2c3,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_CFC_ILKN_0_OOB_RX_LANES_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_ILKN_1_MUB_TX_CALr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2b6,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	8,
	soc_CFC_ILKN_1_MUB_TX_CALr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_ILKN_1_OOB_RX_CRC_ERR_CNTr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2c2,
	SOC_REG_FLAG_RO,
	2,
	soc_CFC_ILKN_1_OOB_RX_CRC_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_ILKN_1_OOB_RX_LANES_STATUSr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2c4,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_CFC_ILKN_1_OOB_RX_LANES_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_ILKN_MUB_ENABLEr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2b2,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_CFC_ILKN_MUB_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_ILKN_OOB_POLARITY_CFGr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2b9,
	SOC_REG_FLAG_SIGNAL,
	16,
	soc_CFC_ILKN_OOB_POLARITY_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_CFC_ILKN_OOB_RX_RT_CAL_CFGr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x332,
	SOC_REG_FLAG_SIGNAL,
	12,
	soc_CFC_ILKN_OOB_RX_RT_CAL_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_ILKN_OOB_RX_RT_CAL_CFG_BCM88660_A0r */
	soc_block_list[44],
	soc_genreg,
	1,
	0x332,
	SOC_REG_FLAG_SIGNAL,
	12,
	soc_CFC_ILKN_OOB_RX_RT_CAL_CFG_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_ILKN_OOB_TX_FRCr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2bf,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	4,
	soc_CFC_ILKN_OOB_TX_FRCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0003ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_ILKN_OOB_TX_MASK_CFGr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2bd,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	4,
	soc_CFC_ILKN_OOB_TX_MASK_CFGr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x0003ffff)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0003ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_ILKN_OOB_TX_RT_CAL_CFGr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x333,
	SOC_REG_FLAG_SIGNAL,
	12,
	soc_CFC_ILKN_OOB_TX_RT_CAL_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_ILKN_RETRANSMIT_REQ_TIMERSr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2b1,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_CFC_ILKN_RETRANSMIT_REQ_TIMERSr_fields,
	SOC_RESET_VAL_DEC(0x80808080, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_ILKN_RETRANSMIT_REQ_TIMERS_EXTr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x334,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_CFC_ILKN_RETRANSMIT_REQ_TIMERS_EXTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_ILKN_RX_0_FC_STATUSr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2c5,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_CFC_ILKN_RX_0_FC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_ILKN_RX_1_FC_STATUSr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2cd,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_CFC_ILKN_RX_1_FC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_ILKN_RX_CONFIGURATIONr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2ba,
	SOC_REG_FLAG_SIGNAL,
	16,
	soc_CFC_ILKN_RX_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00c00000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_ILKN_TX_CONFIGURATIONr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2bb,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	20,
	soc_CFC_ILKN_TX_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000012)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CFC_INDIRECTCOMMANDr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x4640,
	0,
	5,
	soc_CFC_INDIRECTCOMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CFC_INDIRECTCOMMANDADDRESSr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x4641,
	0,
	2,
	soc_CFC_INDIRECTCOMMANDADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CFC_INDIRECTCOMMANDDATAINCREMENTr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x4642,
	0,
	1,
	soc_CFC_INDIRECTCOMMANDDATAINCREMENTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CFC_INDIRECTCOMMANDRDDATAr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x4630,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_CFC_INDIRECTCOMMANDRDDATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CFC_INDIRECTCOMMANDWRDATAr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x4620,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_CFC_INDIRECTCOMMANDWRDATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_INDIRECT_COMMANDr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x80,
	0,
	5,
	soc_CFC_INDIRECT_COMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_INDIRECT_COMMAND_ADDRESSr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x81,
	0,
	2,
	soc_CFC_INDIRECT_COMMAND_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_CFC_INDIRECT_COMMAND_DATA_INCREMENTr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x82,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_CFC_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_INDIRECT_COMMAND_DATA_INCREMENT_BCM88650_B0r */
	soc_block_list[44],
	soc_genreg,
	1,
	0x82,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_BRDC_FSRD_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_INDIRECT_COMMAND_RD_DATAr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x60,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_CFC_INDIRECT_COMMAND_RD_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_INDIRECT_COMMAND_WR_DATAr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x20,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_INDIRECT_COMMAND_WR_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_INDIRECT_WR_MASKr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x40,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_INDIRECT_WR_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_INITIATE_PAR_ERRr */
	soc_block_list[44],
	soc_genreg,
	1,
	0xaa,
	SOC_REG_FLAG_SIGNAL,
	12,
	soc_CFC_INITIATE_PAR_ERRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CFC_INTERRUPTMASKREGISTERr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x4610,
	0,
	18,
	soc_CFC_INTERRUPTMASKREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CFC_INTERRUPTREGISTERr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x4600,
	0,
	18,
	soc_CFC_INTERRUPTREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_INTERRUPT_MASK_REGISTERr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x10,
	0,
	25,
	soc_CFC_INTERRUPT_MASK_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07cfffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_INTERRUPT_REGISTERr */
	soc_block_list[44],
	soc_genreg,
	1,
	0,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_IGNORE_DEFAULT,
	25,
	soc_CFC_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07cfffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_INTERRUPT_REGISTER_TESTr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x1,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_INTERRUPT_REGISTER_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_IQM_GLBL_FC_STATUSr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x304,
	SOC_REG_FLAG_RO,
	6,
	soc_CFC_IQM_GLBL_FC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_IQM_VSQ_FC_STATUS_SELr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x303,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_CFC_IQM_VSQ_FC_STATUS_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_IQM_VSQ_GRPS_ABCD_FC_STATUSr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x305,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_CFC_IQM_VSQ_GRPS_ABCD_FC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_IQM_VSQ_LLFC_STATUSr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x307,
	SOC_REG_FLAG_RO,
	1,
	soc_CFC_IQM_VSQ_LLFC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_IQM_VSQ_PFC_STATUSr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x308,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_CFC_IQM_VSQ_PFC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_LP_GLB_RSC_TO_NIF_PFC_MAPr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x286,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_LP_GLB_RSC_TO_NIF_PFC_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_NIF_AF_FC_STATUSr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2fd,
	SOC_REG_FLAG_RO,
	1,
	soc_CFC_NIF_AF_FC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_NIF_MUB_STATUSr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x301,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_CFC_NIF_MUB_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_NIF_PFC_STATUSr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2ff,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_CFC_NIF_PFC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_NIF_PFC_STATUS_SELr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2fe,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_NIF_PFC_STATUS_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_NIF_RT_STATUSr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x302,
	SOC_REG_FLAG_RO,
	1,
	soc_CFC_NIF_RT_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_OOB_PAD_CONFIGURATIONr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2b0,
	SOC_REG_FLAG_SIGNAL,
	14,
	soc_CFC_OOB_PAD_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000a00, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffef, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_OOB_RX_ERRr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2af,
	SOC_REG_FLAG_RO,
	7,
	soc_CFC_OOB_RX_ERRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_PARITY_ERR_CNTr */
	soc_block_list[44],
	soc_genreg,
	1,
	0xa7,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	4,
	soc_CFC_PARITY_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_PARITY_ERR_MONITOR_MEM_MASKr */
	soc_block_list[44],
	soc_genreg,
	1,
	0xa9,
	SOC_REG_FLAG_SIGNAL,
	12,
	soc_CFC_PARITY_ERR_MONITOR_MEM_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_PFC_GENERIC_BITMAP_0r */
	soc_block_list[44],
	soc_genreg,
	1,
	0x204,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_PFC_GENERIC_BITMAP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_PFC_GENERIC_BITMAP_1r */
	soc_block_list[44],
	soc_genreg,
	1,
	0x20c,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_PFC_GENERIC_BITMAP_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_PFC_GENERIC_BITMAP_2r */
	soc_block_list[44],
	soc_genreg,
	1,
	0x214,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_PFC_GENERIC_BITMAP_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_PFC_GENERIC_BITMAP_3r */
	soc_block_list[44],
	soc_genreg,
	1,
	0x21c,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_PFC_GENERIC_BITMAP_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_PFC_GENERIC_BITMAP_4r */
	soc_block_list[44],
	soc_genreg,
	1,
	0x224,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_PFC_GENERIC_BITMAP_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_PFC_GENERIC_BITMAP_5r */
	soc_block_list[44],
	soc_genreg,
	1,
	0x22c,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_PFC_GENERIC_BITMAP_5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_PFC_GENERIC_BITMAP_6r */
	soc_block_list[44],
	soc_genreg,
	1,
	0x234,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_PFC_GENERIC_BITMAP_6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_PFC_GENERIC_BITMAP_7r */
	soc_block_list[44],
	soc_genreg,
	1,
	0x23c,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_PFC_GENERIC_BITMAP_7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_PFC_GENERIC_BITMAP_8r */
	soc_block_list[44],
	soc_genreg,
	1,
	0x244,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_PFC_GENERIC_BITMAP_8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_PFC_GENERIC_BITMAP_9r */
	soc_block_list[44],
	soc_genreg,
	1,
	0x24c,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_PFC_GENERIC_BITMAP_9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_PFC_GENERIC_BITMAP_10r */
	soc_block_list[44],
	soc_genreg,
	1,
	0x254,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_PFC_GENERIC_BITMAP_10r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_PFC_GENERIC_BITMAP_11r */
	soc_block_list[44],
	soc_genreg,
	1,
	0x25c,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_PFC_GENERIC_BITMAP_11r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_PFC_GENERIC_BITMAP_12r */
	soc_block_list[44],
	soc_genreg,
	1,
	0x264,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_PFC_GENERIC_BITMAP_12r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_PFC_GENERIC_BITMAP_13r */
	soc_block_list[44],
	soc_genreg,
	1,
	0x26c,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_PFC_GENERIC_BITMAP_13r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_PFC_GENERIC_BITMAP_14r */
	soc_block_list[44],
	soc_genreg,
	1,
	0x274,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_PFC_GENERIC_BITMAP_14r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_PFC_GENERIC_BITMAP_15r */
	soc_block_list[44],
	soc_genreg,
	1,
	0x27c,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_PFC_GENERIC_BITMAP_15r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_REG_0085r */
	soc_block_list[44],
	soc_genreg,
	1,
	0x85,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_CFC_REG_0085r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_REG_0086r */
	soc_block_list[44],
	soc_genreg,
	1,
	0x86,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0086r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_REG_0087r */
	soc_block_list[44],
	soc_genreg,
	1,
	0x87,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_BRDC_FSRD_REG_0087r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_REG_0090r */
	soc_block_list[44],
	soc_genreg,
	1,
	0x90,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_BRDC_FSRD_REG_0090r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_REG_0091r */
	soc_block_list[44],
	soc_genreg,
	1,
	0x91,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_BRDC_FSRD_REG_0091r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_REG_0092r */
	soc_block_list[44],
	soc_genreg,
	1,
	0x92,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_BRDC_FSRD_REG_0092r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_REG_0093r */
	soc_block_list[44],
	soc_genreg,
	1,
	0x93,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0093r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_CFC_REG_0284r */
	soc_block_list[44],
	soc_genreg,
	1,
	0x284,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_CFC_REG_0284r_fields,
	SOC_RESET_VAL_DEC(0x0006ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_REG_00A6r */
	soc_block_list[44],
	soc_genreg,
	1,
	0xa6,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_00A6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_CFC_REG_00CFr */
	soc_block_list[44],
	soc_genreg,
	1,
	0xcf,
	0,
	3,
	soc_CFC_REG_00CFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001c000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_REG_00CF_BCM88660_A0r */
	soc_block_list[44],
	soc_genreg,
	1,
	0xcf,
	0,
	4,
	soc_CFC_REG_00CF_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001c001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_REG_0284_BCM88650_B0r */
	soc_block_list[44],
	soc_genreg,
	1,
	0x284,
	SOC_REG_FLAG_SIGNAL,
	5,
	soc_CFC_REG_0284_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x0006ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_SPI_OOB_CONFIGURATIONr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2da,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_CFC_SPI_OOB_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_SPI_OOB_RX_0_ERROR_COUNTERr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2f0,
	SOC_REG_FLAG_RO,
	4,
	soc_CFC_SPI_OOB_RX_0_ERROR_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_SPI_OOB_RX_0_GEN_PFC_STATUSr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x311,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_CFC_SPI_OOB_RX_0_GEN_PFC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_SPI_OOB_RX_0_LLFC_STATUSr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x30f,
	SOC_REG_FLAG_RO,
	1,
	soc_CFC_SPI_OOB_RX_0_LLFC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_SPI_OOB_RX_0_PFC_STATUSr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x30b,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_CFC_SPI_OOB_RX_0_PFC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_SPI_OOB_RX_1_ERROR_COUNTERr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2f1,
	SOC_REG_FLAG_RO,
	4,
	soc_CFC_SPI_OOB_RX_1_ERROR_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_SPI_OOB_RX_1_GEN_PFC_STATUSr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x312,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_CFC_SPI_OOB_RX_1_GEN_PFC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_SPI_OOB_RX_1_LLFC_STATUSr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x310,
	SOC_REG_FLAG_RO,
	1,
	soc_CFC_SPI_OOB_RX_1_LLFC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_SPI_OOB_RX_1_PFC_STATUSr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x30d,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_CFC_SPI_OOB_RX_1_PFC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_SPI_OOB_RX_CONFIGURATION_0r */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2db,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	12,
	soc_CFC_SPI_OOB_RX_CONFIGURATION_0r_fields,
	SOC_RESET_VAL_DEC(0x04600800, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_SPI_OOB_RX_CONFIGURATION_1r */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2dd,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	10,
	soc_CFC_SPI_OOB_RX_CONFIGURATION_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_SPI_OOB_RX_ERR_CFGr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2e0,
	SOC_REG_FLAG_SIGNAL,
	10,
	soc_CFC_SPI_OOB_RX_ERR_CFGr_fields,
	SOC_RESET_VAL_DEC(0x000003fc, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_SPI_OOB_RX_PFC_SELr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x30a,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_CFC_SPI_OOB_RX_PFC_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_SPI_OOB_RX_WD_EN_CFGr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2e1,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_CFC_SPI_OOB_RX_WD_EN_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_SPI_OOB_RX_WD_PERIOD_CFGr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2e2,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_CFC_SPI_OOB_RX_WD_PERIOD_CFGr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CFC_SPI_OOB_TX_CONFIGURATIONr */
	soc_block_list[44],
	soc_genreg,
	1,
	0x2f2,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_CFC_SPI_OOB_TX_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x04600800, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CFGBYTECNTr */
	soc_block_list[56],
	soc_genreg,
	1,
	0xa0800,
	0,
	1,
	soc_CFGBYTECNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CFGBYTECNTSRCSELr */
	soc_block_list[56],
	soc_genreg,
	1,
	0x980,
	0,
	1,
	soc_CFGBYTECNTSRCSELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CFGEVENTCNTr */
	soc_block_list[56],
	soc_genreg,
	1,
	0x9d1,
	0,
	2,
	soc_CFGEVENTCNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CFGEVENTCNTSELr */
	soc_block_list[56],
	soc_genreg,
	1,
	0x979,
	0,
	1,
	soc_CFGEVENTCNTSELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CFG_RAM_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x7040000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	11,
	soc_CFG_RAM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_CFG_RAM_DBGCTRLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080100,
	0,
	1,
	soc_CFG_RAM_DBGCTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CFG_RAM_DBGCTRL_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6010000,
	0,
	2,
	soc_CFG_RAM_DBGCTRL_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CFG_RAM_DBGCTRL_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080108,
	0,
	2,
	soc_CFG_RAM_DBGCTRL_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_CFG_RAM_DBGCTRL_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080109,
	0,
	2,
	soc_CFG_RAM_DBGCTRL_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56640_A0)
    { /* SOC_REG_INT_CFG_RAM_DBGCTRL_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6010000,
	0,
	2,
	soc_CFG_RAM_DBGCTRL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CFG_RAM_DBGCTRL_BCM56820_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080c1b,
	0,
	1,
	soc_CFG_RAM_DBGCTRL_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CFG_RAM_DBGCTRL_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080d00,
	0,
	2,
	soc_CFG_RAM_DBGCTRL_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CFG_SER_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x7050000,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	8,
	soc_CFG_SER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_CGM_DB_TH_SP_OR_SHAREDr */
	soc_block_list[73],
	soc_genreg,
	1,
	0xa1,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CGM_CGM_DB_TH_SP_OR_SHAREDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_CGM_DISABLE_DISCARDS_TO_PQPr */
	soc_block_list[73],
	soc_genreg,
	1,
	0xa3,
	SOC_REG_FLAG_SIGNAL,
	15,
	soc_CGM_CGM_DISABLE_DISCARDS_TO_PQPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_CGM_DISABLE_DISCARDS_TO_RQPr */
	soc_block_list[73],
	soc_genreg,
	1,
	0xa2,
	SOC_REG_FLAG_SIGNAL,
	7,
	soc_CGM_CGM_DISABLE_DISCARDS_TO_RQPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_CGM_DP_ELIGIBLE_TO_USE_RESOURCESr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x7c,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CGM_CGM_DP_ELIGIBLE_TO_USE_RESOURCESr_fields,
	SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_CGM_DROP_CTR_PKT_OR_DBr */
	soc_block_list[73],
	soc_genreg,
	1,
	0xa0,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CGM_CGM_DROP_CTR_PKT_OR_DBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_CGM_GENERAL_DB_THr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x63,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	5,
	soc_CGM_CGM_GENERAL_DB_THr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_CGM_GENERAL_FC_THr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x87,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	10,
	soc_CGM_CGM_GENERAL_FC_THr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_CGM_GENERAL_PD_THr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x60,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	5,
	soc_CGM_CGM_GENERAL_PD_THr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_CGM_MAP_IF_2_THr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x9c,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_CGM_CGM_MAP_IF_2_THr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_CGM_MAP_TC_TO_SPr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x7d,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CGM_CGM_MAP_TC_TO_SPr_fields,
	SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_CGM_MAX_VALUES_DISABLE_UPDATEr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x7e,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CGM_CGM_MAX_VALUES_DISABLE_UPDATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_CGM_MC_DB_DROPPED_CNT_VALUEr */
	soc_block_list[73],
	soc_genreg,
	1,
	0xa9,
	SOC_REG_FLAG_RO,
	1,
	soc_CGM_CGM_MC_DB_DROPPED_CNT_VALUEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_CGM_MC_DB_SP_TC_THr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x6e,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	16,
	soc_CGM_CGM_MC_DB_SP_TC_THr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_CGM_MC_DB_TC_FC_THr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x98,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	8,
	soc_CGM_CGM_MC_DB_TC_FC_THr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_CGM_MC_INTERFACE_MAP_THr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x76,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_CGM_CGM_MC_INTERFACE_MAP_THr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_CGM_MC_INTERFACE_PD_THr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x78,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	4,
	soc_CGM_CGM_MC_INTERFACE_PD_THr_fields,
	SOC_RESET_VAL_DEC(0x7fff7fff, 0x7fff7fff)
	SOC_RESET_MASK_DEC(0x7fff7fff, 0x7fff7fff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_CGM_MC_PD_SP_TC_THr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x66,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	16,
	soc_CGM_CGM_MC_PD_SP_TC_THr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_CGM_MC_PD_TC_FC_THr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x94,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	8,
	soc_CGM_CGM_MC_PD_TC_FC_THr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_CGM_MC_REP_DB_DROPPED_CNT_VALUEr */
	soc_block_list[73],
	soc_genreg,
	1,
	0xa8,
	SOC_REG_FLAG_RO,
	1,
	soc_CGM_CGM_MC_REP_DB_DROPPED_CNT_VALUEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_CGM_MC_REP_PD_DROPPED_CNT_VALUEr */
	soc_block_list[73],
	soc_genreg,
	1,
	0xa5,
	SOC_REG_FLAG_RO,
	1,
	soc_CGM_CGM_MC_REP_PD_DROPPED_CNT_VALUEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_CGM_MC_RSVD_DB_SP_THr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x7f,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	16,
	soc_CGM_CGM_MC_RSVD_DB_SP_THr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_CGM_MC_RSVD_MAX_VALr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x7a,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	4,
	soc_CGM_CGM_MC_RSVD_MAX_VALr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fff7fff, 0x3fff3fff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_CGM_PD_TH_SP_OR_SHAREDr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x9f,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CGM_CGM_PD_TH_SP_OR_SHAREDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_CGM_UC_DB_DROPPED_BY_PQP_CNT_VALUEr */
	soc_block_list[73],
	soc_genreg,
	1,
	0xa7,
	SOC_REG_FLAG_RO,
	1,
	soc_CGM_CGM_UC_DB_DROPPED_BY_PQP_CNT_VALUEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_CGM_UC_DB_DROPPED_BY_RQP_CNT_VALUEr */
	soc_block_list[73],
	soc_genreg,
	1,
	0xa6,
	SOC_REG_FLAG_RO,
	1,
	soc_CGM_CGM_UC_DB_DROPPED_BY_RQP_CNT_VALUEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_CGM_UC_PD_DROPPED_CNT_VALUEr */
	soc_block_list[73],
	soc_genreg,
	1,
	0xa4,
	SOC_REG_FLAG_RO,
	1,
	soc_CGM_CGM_UC_PD_DROPPED_CNT_VALUEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_CGM_UC_PD_INTERFACE_FC_THr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x8c,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	8,
	soc_CGM_CGM_UC_PD_INTERFACE_FC_THr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_CGM_UC_SIZE_256_INTERFACE_FC_THr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x90,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	8,
	soc_CGM_CGM_UC_SIZE_256_INTERFACE_FC_THr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_MC_DB_CNTr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x158,
	SOC_REG_FLAG_RO,
	1,
	soc_CGM_MC_DB_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_MC_DB_CNT_MAX_VALUEr */
	soc_block_list[73],
	soc_genreg,
	1,
	0xae,
	SOC_REG_FLAG_RO,
	1,
	soc_CGM_MC_DB_CNT_MAX_VALUEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_MC_DB_SP_0_CNTr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x15c,
	SOC_REG_FLAG_RO,
	1,
	soc_CGM_MC_DB_SP_0_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_MC_DB_SP_0_CNT_MAX_VALUEr */
	soc_block_list[73],
	soc_genreg,
	1,
	0xb2,
	SOC_REG_FLAG_RO,
	1,
	soc_CGM_MC_DB_SP_0_CNT_MAX_VALUEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_MC_DB_SP_1_CNTr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x15d,
	SOC_REG_FLAG_RO,
	1,
	soc_CGM_MC_DB_SP_1_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_MC_DB_SP_1_CNT_MAX_VALUEr */
	soc_block_list[73],
	soc_genreg,
	1,
	0xb3,
	SOC_REG_FLAG_RO,
	1,
	soc_CGM_MC_DB_SP_1_CNT_MAX_VALUEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_MC_DB_SP_TC_CNTr */
	soc_block_list[73],
	soc_genreg,
	16,
	0x172,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
	1,
	soc_CGM_MC_DB_SP_TC_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_MC_DB_SP_TC_CNT_MAX_VALUEr */
	soc_block_list[73],
	soc_genreg,
	16,
	0xc4,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
	1,
	soc_CGM_MC_DB_SP_TC_CNT_MAX_VALUEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_MC_PD_CNTr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x155,
	SOC_REG_FLAG_RO,
	1,
	soc_CGM_MC_PD_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_MC_PD_CNT_MAX_VALUEr */
	soc_block_list[73],
	soc_genreg,
	1,
	0xab,
	SOC_REG_FLAG_RO,
	1,
	soc_CGM_MC_PD_CNT_MAX_VALUEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_MC_PD_IF_CNTr */
	soc_block_list[73],
	soc_genreg,
	32,
	0x1c2,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
	1,
	soc_CGM_MC_PD_IF_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_MC_PD_IF_CNT_MAX_VALUEr */
	soc_block_list[73],
	soc_genreg,
	32,
	0x114,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
	1,
	soc_CGM_MC_PD_IF_CNT_MAX_VALUEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_MC_PD_SP_0_CNTr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x15a,
	SOC_REG_FLAG_RO,
	1,
	soc_CGM_MC_PD_SP_0_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_MC_PD_SP_0_CNT_MAX_VALUEr */
	soc_block_list[73],
	soc_genreg,
	1,
	0xb0,
	SOC_REG_FLAG_RO,
	1,
	soc_CGM_MC_PD_SP_0_CNT_MAX_VALUEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_MC_PD_SP_1_CNTr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x15b,
	SOC_REG_FLAG_RO,
	1,
	soc_CGM_MC_PD_SP_1_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_MC_PD_SP_1_CNT_MAX_VALUEr */
	soc_block_list[73],
	soc_genreg,
	1,
	0xb1,
	SOC_REG_FLAG_RO,
	1,
	soc_CGM_MC_PD_SP_1_CNT_MAX_VALUEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_MC_PD_SP_TC_CNTr */
	soc_block_list[73],
	soc_genreg,
	16,
	0x162,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
	1,
	soc_CGM_MC_PD_SP_TC_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_MC_PD_SP_TC_CNT_MAX_VALUEr */
	soc_block_list[73],
	soc_genreg,
	16,
	0xb4,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
	1,
	soc_CGM_MC_PD_SP_TC_CNT_MAX_VALUEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_MC_RSVD_DB_SP_0_CNTr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x160,
	SOC_REG_FLAG_RO,
	1,
	soc_CGM_MC_RSVD_DB_SP_0_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_MC_RSVD_DB_SP_1_CNTr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x161,
	SOC_REG_FLAG_RO,
	1,
	soc_CGM_MC_RSVD_DB_SP_1_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_MC_RSVD_PD_SP_0_CNTr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x15e,
	SOC_REG_FLAG_RO,
	1,
	soc_CGM_MC_RSVD_PD_SP_0_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_MC_RSVD_PD_SP_1_CNTr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x15f,
	SOC_REG_FLAG_RO,
	1,
	soc_CGM_MC_RSVD_PD_SP_1_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_MC_SIZE_256_IF_CNTr */
	soc_block_list[73],
	soc_genreg,
	32,
	0x1e2,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
	1,
	soc_CGM_MC_SIZE_256_IF_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_MC_SIZE_256_IF_CNT_MAX_VALUEr */
	soc_block_list[73],
	soc_genreg,
	32,
	0x134,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
	1,
	soc_CGM_MC_SIZE_256_IF_CNT_MAX_VALUEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_PQP_DISCARD_REASONSr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x206,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	2,
	soc_CGM_PQP_DISCARD_REASONSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_REG_0202r */
	soc_block_list[73],
	soc_genreg,
	1,
	0x202,
	0,
	2,
	soc_CFC_REG_0085r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_RQP_DISCARD_REASONSr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x205,
	SOC_REG_FLAG_RO,
	2,
	soc_CGM_RQP_DISCARD_REASONSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03fff3ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_SBUS_BROADCAST_IDr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x203,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CGM_SBUS_BROADCAST_IDr_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_SBUS_LAST_IN_CHAINr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x204,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CGM_SBUS_LAST_IN_CHAINr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_TOTAL_DB_CNTr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x159,
	SOC_REG_FLAG_RO,
	1,
	soc_CGM_TOTAL_DB_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_TOTAL_DB_CNT_MAX_VALUEr */
	soc_block_list[73],
	soc_genreg,
	1,
	0xaf,
	SOC_REG_FLAG_RO,
	1,
	soc_CGM_TOTAL_DB_CNT_MAX_VALUEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_TOTAL_PD_CNTr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x156,
	SOC_REG_FLAG_RO,
	1,
	soc_CGM_TOTAL_PD_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_TOTAL_PD_CNT_MAX_VALUEr */
	soc_block_list[73],
	soc_genreg,
	1,
	0xac,
	SOC_REG_FLAG_RO,
	1,
	soc_CGM_TOTAL_PD_CNT_MAX_VALUEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_UC_DB_CNTr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x157,
	SOC_REG_FLAG_RO,
	1,
	soc_CGM_UC_DB_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_UC_DB_CNT_MAX_VALUEr */
	soc_block_list[73],
	soc_genreg,
	1,
	0xad,
	SOC_REG_FLAG_RO,
	1,
	soc_CGM_UC_DB_CNT_MAX_VALUEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_UC_PD_CNTr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x154,
	SOC_REG_FLAG_RO,
	1,
	soc_CGM_UC_PD_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_UC_PD_CNT_MAX_VALUEr */
	soc_block_list[73],
	soc_genreg,
	1,
	0xaa,
	SOC_REG_FLAG_RO,
	1,
	soc_CGM_UC_PD_CNT_MAX_VALUEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_UC_PD_IF_CNTr */
	soc_block_list[73],
	soc_genreg,
	32,
	0x182,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
	1,
	soc_CGM_UC_PD_IF_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_UC_PD_IF_CNT_MAX_VALUEr */
	soc_block_list[73],
	soc_genreg,
	32,
	0xd4,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
	1,
	soc_CGM_UC_PD_IF_CNT_MAX_VALUEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_UC_SIZE_256_IF_CNTr */
	soc_block_list[73],
	soc_genreg,
	32,
	0x1a2,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
	1,
	soc_CGM_UC_SIZE_256_IF_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CGM_UC_SIZE_256_IF_CNT_MAX_VALUEr */
	soc_block_list[73],
	soc_genreg,
	32,
	0xf4,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
	1,
	soc_CGM_UC_SIZE_256_IF_CNT_MAX_VALUEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CHANNEL_MASK_A_HIr */
	soc_block_list[21],
	soc_genreg,
	1,
	0x80032,
	0,
	1,
	soc_CHANNEL_MASK_A_HIr_fields,
	SOC_RESET_VAL_DEC(0x00001555, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CHANNEL_MASK_A_LOr */
	soc_block_list[21],
	soc_genreg,
	1,
	0x80033,
	0,
	1,
	soc_CHANNEL_MASK_A_LOr_fields,
	SOC_RESET_VAL_DEC(0x55555555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CHANNEL_MASK_B_HIr */
	soc_block_list[21],
	soc_genreg,
	1,
	0x80034,
	0,
	1,
	soc_CHANNEL_MASK_B_HIr_fields,
	SOC_RESET_VAL_DEC(0x00002aaa, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CHANNEL_MASK_B_LOr */
	soc_block_list[21],
	soc_genreg,
	1,
	0x80035,
	0,
	1,
	soc_CHANNEL_MASK_B_LOr_fields,
	SOC_RESET_VAL_DEC(0xaaaaaaaa, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CHECKBWTOOFPr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x5a36,
	0,
	2,
	soc_CHECKBWTOOFPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CHECKBWTOPACKETDESCRIPTORr */
	soc_block_list[58],
	soc_genreg,
	1,
	0x3a6d,
	0,
	5,
	soc_CHECKBWTOPACKETDESCRIPTORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01fff3ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_CHFC2PFC_STATEr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x22000000,
	0,
	1,
	soc_CHFC2PFC_STATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHFC2PFC_STATE_BCM56450_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0xcc002000,
	0,
	1,
	soc_CHFC2PFC_STATE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CHFC2PFC_STATE_BCM56640_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x98002000,
	0,
	1,
	soc_CHFC2PFC_STATE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CHFC2PFC_STATE_BCM56850_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x5c002000,
	0,
	1,
	soc_CHFC2PFC_STATE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	72,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHFC_TC2PRI_TBL_ECC_CONFIGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xce000200,
	0,
	5,
	soc_CHFC_TC2PRI_TBL_ECC_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CHFC_TC2PRI_TBL_ECC_ERR1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x9a005000,
	0,
	3,
	soc_CHFC_TC2PRI_TBL_ECC_ERR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CHFC_TC2PRI_TBL_ECC_ERR2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x9a005100,
	0,
	3,
	soc_CHFC_TC2PRI_TBL_ECC_ERR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHFC_TC2PRI_TBL_ECC_ERR1_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xce005000,
	0,
	3,
	soc_CHFC_TC2PRI_TBL_ECC_ERR1_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHFC_TC2PRI_TBL_ECC_ERR1_CNTr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xce000300,
	0,
	1,
	soc_ECC_SINGLE_BIT_ERRORS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHFC_TC2PRI_TBL_ECC_ERR2_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xce005100,
	0,
	3,
	soc_CHFC_TC2PRI_TBL_ECC_ERR1_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_CAPABILITIESEXTENSIONr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180000ac,
	SOC_REG_FLAG_RO,
	3,
	soc_CHIPCOMMONA_CAPABILITIESEXTENSIONr_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_CHIPCTRLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000028,
	0,
	1,
	soc_CHIPCOMMONA_CHIPCTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_CHIPIDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000000,
	SOC_REG_FLAG_RO,
	5,
	soc_CHIPCOMMONA_CHIPIDr_fields,
	SOC_RESET_VAL_DEC(0x3f00dc14, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_CHIPID_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000000,
	SOC_REG_FLAG_RO,
	5,
	soc_CHIPCOMMONA_CHIPID_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x3f00db56, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_CHIPSTATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1800002c,
	SOC_REG_FLAG_RO,
	1,
	soc_CHIPCOMMONA_CHIPSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_CLKDIVr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180000a4,
	0,
	5,
	soc_CHIPCOMMONA_CLKDIVr_fields,
	SOC_RESET_VAL_DEC(0x000e0830, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_CLKDIV2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180000f0,
	0,
	3,
	soc_CHIPCOMMONA_CLKDIV2r_fields,
	SOC_RESET_VAL_DEC(0x00000ff0, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_CLOCKCTLSTATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180001e0,
	0,
	17,
	soc_CHIPCOMMONA_CLOCKCTLSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x010b0040, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_CORECAPABILITIESr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000004,
	SOC_REG_FLAG_RO,
	16,
	soc_CHIPCOMMONA_CORECAPABILITIESr_fields,
	SOC_RESET_VAL_DEC(0x0048000a, 0x00000000)
	SOC_RESET_MASK_DEC(0xfffc07ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_CORECTRLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000008,
	0,
	7,
	soc_CHIPCOMMONA_CORECTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000038, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_EROM_PTR_OFFSETr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180000fc,
	SOC_REG_FLAG_RO,
	1,
	soc_CHIPCOMMONA_EROM_PTR_OFFSETr_fields,
	SOC_RESET_VAL_DEC(0xffff1000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_GPIODEBUGSELr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180000a8,
	0,
	2,
	soc_CHIPCOMMONA_GPIODEBUGSELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_GPIOEVENTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000078,
	0,
	1,
	soc_CHIPCOMMONA_GPIOEVENTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_GPIOEVENTINTMASKr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1800007c,
	0,
	1,
	soc_CHIPCOMMONA_GPIOEVENTINTMASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_GPIOEVENTINTPOLARITYr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000084,
	0,
	1,
	soc_CHIPCOMMONA_GPIOEVENTINTPOLARITYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_GPIOINPUTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000060,
	SOC_REG_FLAG_RO,
	1,
	soc_CHIPCOMMONA_GPIOINPUTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_GPIOINTMASKr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000074,
	0,
	1,
	soc_CHIPCOMMONA_GPIOINTMASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_GPIOINTPOLARITYr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000070,
	0,
	1,
	soc_CHIPCOMMONA_GPIOEVENTINTPOLARITYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_GPIOOUTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000064,
	0,
	1,
	soc_CHIPCOMMONA_GPIOOUTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_GPIOOUTENr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000068,
	0,
	1,
	soc_CHIPCOMMONA_GPIOOUTENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_GPIOTIMEROUTMASKr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1800008c,
	0,
	1,
	soc_CHIPCOMMONA_GPIOTIMEROUTMASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_GPIOTIMERVALr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000088,
	0,
	2,
	soc_CHIPCOMMONA_GPIOTIMERVALr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_GSIOADDRESSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180000e8,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_GSIOCTRLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180000e4,
	0,
	14,
	soc_CHIPCOMMONA_GSIOCTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xfffff7ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_GSIODATAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180000ec,
	0,
	1,
	soc_CMIC_COMMON_SCHAN_MESSAGEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_INTMASKr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000024,
	0,
	8,
	soc_CHIPCOMMONA_INTMASKr_fields,
	SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_INTSTATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000020,
	0,
	9,
	soc_CHIPCOMMONA_INTSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_JTAGMASTERCMDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000030,
	0,
	8,
	soc_CHIPCOMMONA_JTAGMASTERCMDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_JTAGMASTERCTRLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1800003c,
	0,
	4,
	soc_CHIPCOMMONA_JTAGMASTERCTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_JTAGMASTERDATAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000038,
	0,
	1,
	soc_CMIC_COMMON_SCHAN_MESSAGEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_JTAGMASTERINSTRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000034,
	0,
	1,
	soc_CHIPCOMMONA_JTAGMASTERINSTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_OTPCTRLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000014,
	0,
	17,
	soc_CHIPCOMMONA_OTPCTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_OTPCTRL1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180000f4,
	0,
	9,
	soc_CHIPCOMMONA_OTPCTRL1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_OTPLAYOUTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1800001c,
	SOC_REG_FLAG_RO,
	7,
	soc_CHIPCOMMONA_OTPLAYOUTr_fields,
	SOC_RESET_VAL_DEC(0x00111200, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_OTPPROGr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000018,
	0,
	8,
	soc_CHIPCOMMONA_OTPPROGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_OTPSTATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000010,
	SOC_REG_FLAG_RO,
	10,
	soc_CHIPCOMMONA_OTPSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00009000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_UART0_DLH_IERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000301,
	0,
	1,
	soc_CHIPCOMMONA_UART0_DLH_IERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_UART0_DLH_IER_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000301,
	0,
	2,
	soc_CMIC_UART0_DLH_IER_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_UART0_IIR_FCRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000302,
	0,
	1,
	soc_CHIPCOMMONA_UART0_IIR_FCRr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_UART0_IIR_FCR_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000302,
	0,
	2,
	soc_CMIC_UART0_IIR_FCR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_UART0_LCRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000303,
	0,
	7,
	soc_CHIPCOMMONA_UART0_LCRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_UART0_LCR_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000303,
	0,
	8,
	soc_CMIC_UART0_LCR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_UART0_LSRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000305,
	SOC_REG_FLAG_RO,
	1,
	soc_CHIPCOMMONA_UART0_LSRr_fields,
	SOC_RESET_VAL_DEC(0x00000060, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_UART0_LSR_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000305,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_UART0_LSR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000060, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_UART0_MCRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000304,
	0,
	1,
	soc_CHIPCOMMONA_UART0_MCRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_UART0_MCR_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000304,
	0,
	2,
	soc_CMIC_UART0_MCR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_UART0_MSRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000306,
	SOC_REG_FLAG_RO,
	1,
	soc_CHIPCOMMONA_UART0_MSRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_UART0_MSR_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000306,
	SOC_REG_FLAG_RO,
	2,
	soc_CHIPCOMMONB_UART0_MSRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_UART0_RBR_THR_DLLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000300,
	0,
	1,
	soc_CHIPCOMMONA_UART0_RBR_THR_DLLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_UART0_RBR_THR_DLL_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000300,
	0,
	2,
	soc_CMIC_UART0_RBR_THR_DLL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_UART0_SCRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000307,
	0,
	1,
	soc_CHIPCOMMONA_UART0_SCRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_UART0_SCR_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000307,
	0,
	2,
	soc_CMIC_UART0_SCR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_UART1_DLH_IERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000401,
	0,
	1,
	soc_CHIPCOMMONA_UART0_DLH_IERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_UART1_DLH_IER_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000401,
	0,
	2,
	soc_CMIC_UART0_DLH_IER_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_UART1_IIR_FCRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000402,
	0,
	1,
	soc_CHIPCOMMONA_UART0_IIR_FCRr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_UART1_IIR_FCR_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000402,
	0,
	2,
	soc_CMIC_UART0_IIR_FCR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_UART1_LCRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000403,
	0,
	7,
	soc_CHIPCOMMONA_UART0_LCRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_UART1_LCR_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000403,
	0,
	8,
	soc_CMIC_UART0_LCR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_UART1_LSRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000405,
	SOC_REG_FLAG_RO,
	1,
	soc_CHIPCOMMONA_UART0_LSRr_fields,
	SOC_RESET_VAL_DEC(0x00000060, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_UART1_LSR_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000405,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_UART0_LSR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000060, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_UART1_MCRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000404,
	0,
	1,
	soc_CHIPCOMMONA_UART0_MCRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_UART1_MCR_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000404,
	0,
	2,
	soc_CMIC_UART0_MCR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_UART1_MSRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000406,
	SOC_REG_FLAG_RO,
	1,
	soc_CHIPCOMMONA_UART0_MSRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_UART1_MSR_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000406,
	SOC_REG_FLAG_RO,
	2,
	soc_CHIPCOMMONB_UART0_MSRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_UART1_RBR_THR_DLLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000400,
	0,
	1,
	soc_CHIPCOMMONA_UART0_RBR_THR_DLLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_UART1_RBR_THR_DLL_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000400,
	0,
	2,
	soc_CMIC_UART0_RBR_THR_DLL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_UART1_SCRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000407,
	0,
	1,
	soc_CHIPCOMMONA_UART0_SCRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_UART1_SCR_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000407,
	0,
	2,
	soc_CMIC_UART0_SCR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONA_WATCHDOGCOUNTERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18000080,
	0,
	1,
	soc_CHIPCOMMONA_WATCHDOGCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_GP_AUX_SELr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18030028,
	0,
	2,
	soc_CMIC_GP_AUX_SEL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_GP_DATA_INr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18030000,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_GP_DATA_IN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_GP_DATA_OUTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18030004,
	0,
	2,
	soc_CMIC_GP_DATA_OUT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_GP_INIT_VALr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18030030,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_GP_INIT_VAL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_GP_INT_CLRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18030024,
	0,
	2,
	soc_CMIC_GP_INT_CLR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_GP_INT_DEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18030010,
	0,
	2,
	soc_CMIC_GP_INT_DE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_GP_INT_EDGEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18030014,
	0,
	2,
	soc_CMIC_GP_INT_EDGE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_GP_INT_MSKr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18030018,
	0,
	2,
	soc_CMIC_GP_INT_MSK_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_GP_INT_MSTATr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18030020,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_GP_INT_MSTAT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_GP_INT_STATr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803001c,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_GP_INT_STAT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_GP_INT_TYPEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803000c,
	0,
	2,
	soc_CMIC_GP_INT_TYPE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_GP_OUT_ENr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18030008,
	0,
	2,
	soc_CMIC_GP_OUT_EN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_GP_PAD_RESr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18030034,
	0,
	2,
	soc_CMIC_GP_PAD_RES_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_GP_PRB_ENABLEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18030048,
	0,
	3,
	soc_CMIC_GP_PRB_ENABLE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_GP_PRB_OEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803004c,
	0,
	2,
	soc_CMIC_GP_PRB_OE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_GP_RES_ENr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18030038,
	0,
	2,
	soc_CMIC_GP_RES_EN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_GP_TEST_ENABLEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18030044,
	0,
	2,
	soc_CMIC_GP_TEST_ENABLE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_GP_TEST_INPUTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803003c,
	0,
	2,
	soc_CMIC_GP_TEST_INPUT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_GP_TEST_OUTPUTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18030040,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_GP_TEST_OUTPUT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_MII_MANAGEMENT_COMMAND_DATAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18032004,
	0,
	6,
	soc_CHIPCOMMONB_MII_MANAGEMENT_COMMAND_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_MII_MANAGEMENT_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18032000,
	0,
	5,
	soc_CHIPCOMMONB_MII_MANAGEMENT_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_PKA_CONTROL_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803a000,
	0,
	22,
	soc_CHIPCOMMONB_PKA_CONTROL_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_PKA_DATA_INPUTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803a004,
	0,
	1,
	soc_CHIPCOMMONB_PKA_DATA_INPUTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_PKA_DATA_OUTPUTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803a008,
	SOC_REG_FLAG_RO,
	1,
	soc_CHIPCOMMONB_PKA_DATA_OUTPUTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_PKA_SCA_LFSR_SEEDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803a010,
	0,
	1,
	soc_CHIPCOMMONB_PKA_SCA_LFSR_SEEDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_PWMCTLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18031000,
	0,
	4,
	soc_CHIPCOMMONB_PWMCTLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00078fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_PWM_DUTYHI_COUNT0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18031008,
	0,
	2,
	soc_CHIPCOMMONB_PWM_DUTYHI_COUNT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_PWM_DUTYHI_COUNT1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18031010,
	0,
	2,
	soc_CHIPCOMMONB_PWM_DUTYHI_COUNT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_PWM_DUTYHI_COUNT2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18031018,
	0,
	2,
	soc_CHIPCOMMONB_PWM_DUTYHI_COUNT2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_PWM_DUTYHI_COUNT3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18031020,
	0,
	2,
	soc_CHIPCOMMONB_PWM_DUTYHI_COUNT3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_PWM_PERIOD_COUNT0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18031004,
	0,
	2,
	soc_CHIPCOMMONB_PWM_PERIOD_COUNT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_PWM_PERIOD_COUNT1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803100c,
	0,
	2,
	soc_CHIPCOMMONB_PWM_PERIOD_COUNT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_PWM_PERIOD_COUNT2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18031014,
	0,
	2,
	soc_CHIPCOMMONB_PWM_PERIOD_COUNT2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_PWM_PERIOD_COUNT3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803101c,
	0,
	2,
	soc_CHIPCOMMONB_PWM_PERIOD_COUNT3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_PWM_PRESCALEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18031024,
	0,
	5,
	soc_CHIPCOMMONB_PWM_PRESCALEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_RNG_CTRLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18033000,
	0,
	8,
	soc_CHIPCOMMONB_RNG_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffff3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_RNG_DATAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18033008,
	SOC_REG_FLAG_RO,
	1,
	soc_CHIPCOMMONB_RNG_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_RNG_FF_THRESr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803300c,
	0,
	2,
	soc_CHIPCOMMONB_RNG_FF_THRESr_fields,
	SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_RNG_INT_MASKr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18033010,
	0,
	2,
	soc_CHIPCOMMONB_RNG_INT_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_RNG_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18033004,
	0,
	3,
	soc_CHIPCOMMONB_RNG_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00040000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_SMBUS1_SMBUS_ADDRESSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803b008,
	0,
	8,
	soc_CMIC_I2CM_SMBUS_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_SMBUS1_SMBUS_BIT_BANG_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803b014,
	0,
	5,
	soc_CMIC_I2CM_SMBUS_BIT_BANG_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xf0000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_SMBUS1_SMBUS_CONFIGr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803b000,
	0,
	7,
	soc_CMIC_I2CM_SMBUS_CONFIG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000f0000, 0x00000000)
	SOC_RESET_MASK_DEC(0xfc0f0000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_SMBUS1_SMBUS_EVENT_ENABLEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803b038,
	0,
	12,
	soc_CMIC_I2CM_SMBUS_EVENT_ENABLE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_SMBUS1_SMBUS_EVENT_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803b03c,
	SOC_REG_FLAG_RO,
	12,
	soc_CMIC_I2CM_SMBUS_EVENT_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_SMBUS1_SMBUS_MASTER_COMMANDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803b030,
	0,
	7,
	soc_CMIC_I2CM_SMBUS_MASTER_COMMAND_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xcfffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_SMBUS1_SMBUS_MASTER_DATA_READr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803b044,
	SOC_REG_FLAG_RO,
	4,
	soc_CMIC_I2CM_SMBUS_MASTER_DATA_READ_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_SMBUS1_SMBUS_MASTER_DATA_WRITEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803b040,
	0,
	3,
	soc_CMIC_I2CM_SMBUS_MASTER_DATA_WRITE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_SMBUS1_SMBUS_MASTER_FIFO_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803b00c,
	0,
	7,
	soc_CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_SMBUS1_SMBUS_SLAVE_COMMANDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803b034,
	0,
	7,
	soc_CMIC_I2CM_SMBUS_SLAVE_COMMAND_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_SMBUS1_SMBUS_SLAVE_DATA_READr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803b04c,
	SOC_REG_FLAG_RO,
	4,
	soc_CMIC_I2CM_SMBUS_SLAVE_DATA_READ_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_SMBUS1_SMBUS_SLAVE_DATA_WRITEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803b048,
	0,
	3,
	soc_CMIC_I2CM_SMBUS_SLAVE_DATA_WRITE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_SMBUS1_SMBUS_SLAVE_FIFO_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803b010,
	0,
	7,
	soc_CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_SMBUS1_SMBUS_TIMING_CONFIGr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803b004,
	0,
	5,
	soc_CMIC_I2CM_SMBUS_TIMING_CONFIG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x19003200, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_SMBUS_ADDRESSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18038008,
	0,
	8,
	soc_CMIC_I2CM_SMBUS_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_SMBUS_BIT_BANG_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18038014,
	0,
	5,
	soc_CMIC_I2CM_SMBUS_BIT_BANG_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xf0000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_SMBUS_CONFIGr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18038000,
	0,
	7,
	soc_CMIC_I2CM_SMBUS_CONFIG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000f0000, 0x00000000)
	SOC_RESET_MASK_DEC(0xfc0f0000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_SMBUS_EVENT_ENABLEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18038038,
	0,
	12,
	soc_CMIC_I2CM_SMBUS_EVENT_ENABLE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_SMBUS_EVENT_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803803c,
	SOC_REG_FLAG_RO,
	12,
	soc_CMIC_I2CM_SMBUS_EVENT_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_SMBUS_MASTER_COMMANDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18038030,
	0,
	7,
	soc_CMIC_I2CM_SMBUS_MASTER_COMMAND_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xcfffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_SMBUS_MASTER_DATA_READr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18038044,
	SOC_REG_FLAG_RO,
	4,
	soc_CMIC_I2CM_SMBUS_MASTER_DATA_READ_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_SMBUS_MASTER_DATA_WRITEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18038040,
	0,
	3,
	soc_CMIC_I2CM_SMBUS_MASTER_DATA_WRITE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_SMBUS_MASTER_FIFO_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803800c,
	0,
	7,
	soc_CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_SMBUS_SLAVE_COMMANDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18038034,
	0,
	7,
	soc_CMIC_I2CM_SMBUS_SLAVE_COMMAND_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_SMBUS_SLAVE_DATA_READr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803804c,
	SOC_REG_FLAG_RO,
	4,
	soc_CMIC_I2CM_SMBUS_SLAVE_DATA_READ_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_SMBUS_SLAVE_DATA_WRITEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18038048,
	0,
	3,
	soc_CMIC_I2CM_SMBUS_SLAVE_DATA_WRITE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_SMBUS_SLAVE_FIFO_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18038010,
	0,
	7,
	soc_CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_SMBUS_TIMING_CONFIGr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18038004,
	0,
	5,
	soc_CMIC_I2CM_SMBUS_TIMING_CONFIG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x19003200, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM0_TIM_TIMER1BGLOADr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18034018,
	0,
	1,
	soc_CMIC_TIM0_TIMER1BGLOAD_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM0_TIM_TIMER1CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18034008,
	0,
	8,
	soc_CMIC_TIM0_TIMER1CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM0_TIM_TIMER1INTCLRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803400c,
	0,
	2,
	soc_CMIC_TIM0_TIMER1INTCLR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM0_TIM_TIMER1LOADr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18034000,
	0,
	1,
	soc_CMIC_TIM0_TIMER1LOAD_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM0_TIM_TIMER1MISr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18034014,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMER1MIS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM0_TIM_TIMER1RISr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18034010,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMER1RIS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM0_TIM_TIMER1VALUEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18034004,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_TIM0_TIMER1VALUE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM0_TIM_TIMER2BGLOADr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18034038,
	0,
	1,
	soc_CMIC_TIM0_TIMER2BGLOAD_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM0_TIM_TIMER2CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18034028,
	0,
	8,
	soc_CMIC_TIM0_TIMER1CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM0_TIM_TIMER2INTCLRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803402c,
	0,
	2,
	soc_CMIC_TIM0_TIMER1INTCLR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM0_TIM_TIMER2LOADr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18034020,
	0,
	1,
	soc_CMIC_TIM0_TIMER2LOAD_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM0_TIM_TIMER2MISr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18034034,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMER2MIS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM0_TIM_TIMER2RISr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18034030,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMER2RIS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM0_TIM_TIMER2VALUEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18034024,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_TIM0_TIMER2VALUE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM0_TIM_TIMERITCRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18034f00,
	0,
	2,
	soc_CMIC_TIM0_TIMERITCR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM0_TIM_TIMERITOPr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18034f04,
	0,
	3,
	soc_CMIC_TIM0_TIMERITOP_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM0_TIM_TIMERPCELLID0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18034ff0,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPCELLID0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM0_TIM_TIMERPCELLID1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18034ff4,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPCELLID1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM0_TIM_TIMERPCELLID2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18034ff8,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPCELLID2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM0_TIM_TIMERPCELLID3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18034ffc,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPCELLID3_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM0_TIM_TIMERPERIPHID0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18034fe0,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPERIPHID0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM0_TIM_TIMERPERIPHID1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18034fe4,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_TIM0_TIMERPERIPHID1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM0_TIM_TIMERPERIPHID2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18034fe8,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_TIM0_TIMERPERIPHID2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM0_TIM_TIMERPERIPHID3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18034fec,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPERIPHID3_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM1_TIM_TIMER1BGLOADr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18035018,
	0,
	1,
	soc_CMIC_TIM0_TIMER1BGLOAD_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM1_TIM_TIMER1CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18035008,
	0,
	8,
	soc_CMIC_TIM0_TIMER1CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM1_TIM_TIMER1INTCLRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803500c,
	0,
	2,
	soc_CMIC_TIM0_TIMER1INTCLR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM1_TIM_TIMER1LOADr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18035000,
	0,
	1,
	soc_CMIC_TIM0_TIMER1LOAD_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM1_TIM_TIMER1MISr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18035014,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMER1MIS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM1_TIM_TIMER1RISr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18035010,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMER1RIS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM1_TIM_TIMER1VALUEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18035004,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_TIM0_TIMER1VALUE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM1_TIM_TIMER2BGLOADr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18035038,
	0,
	1,
	soc_CMIC_TIM0_TIMER2BGLOAD_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM1_TIM_TIMER2CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18035028,
	0,
	8,
	soc_CMIC_TIM0_TIMER1CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM1_TIM_TIMER2INTCLRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803502c,
	0,
	2,
	soc_CMIC_TIM0_TIMER1INTCLR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM1_TIM_TIMER2LOADr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18035020,
	0,
	1,
	soc_CMIC_TIM0_TIMER2LOAD_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM1_TIM_TIMER2MISr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18035034,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMER2MIS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM1_TIM_TIMER2RISr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18035030,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMER2RIS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM1_TIM_TIMER2VALUEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18035024,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_TIM0_TIMER2VALUE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM1_TIM_TIMERITCRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18035f00,
	0,
	2,
	soc_CMIC_TIM0_TIMERITCR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM1_TIM_TIMERITOPr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18035f04,
	0,
	3,
	soc_CMIC_TIM0_TIMERITOP_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM1_TIM_TIMERPCELLID0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18035ff0,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPCELLID0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM1_TIM_TIMERPCELLID1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18035ff4,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPCELLID1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM1_TIM_TIMERPCELLID2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18035ff8,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPCELLID2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM1_TIM_TIMERPCELLID3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18035ffc,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPCELLID3_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM1_TIM_TIMERPERIPHID0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18035fe0,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPERIPHID0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM1_TIM_TIMERPERIPHID1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18035fe4,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_TIM0_TIMERPERIPHID1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM1_TIM_TIMERPERIPHID2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18035fe8,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_TIM0_TIMERPERIPHID2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_TIM1_TIM_TIMERPERIPHID3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18035fec,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPERIPHID3_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_UART0_CPRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180370f4,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_UART0_CPR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_UART0_CPR_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180370f4,
	SOC_REG_FLAG_RO,
	2,
	soc_CHIPCOMMONB_UART0_CPRr_fields,
	SOC_RESET_VAL_DEC(0x00041f72, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_UART0_CTRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180370fc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_UART0_CTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_UART0_CTR_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180370fc,
	SOC_REG_FLAG_RO,
	1,
	soc_CHIPCOMMONB_UART0_CTRr_fields,
	SOC_RESET_VAL_DEC(0x44570110, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_UART0_DLH_IERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18037004,
	0,
	2,
	soc_CMIC_UART0_DLH_IER_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_UART0_DMASAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180370a8,
	0,
	2,
	soc_CMIC_UART0_DMASA_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_UART0_FARr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18037070,
	0,
	2,
	soc_CMIC_UART0_FAR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_UART0_HTXr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180370a4,
	0,
	2,
	soc_CMIC_UART0_HTX_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_UART0_IIR_FCRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18037008,
	0,
	2,
	soc_CMIC_UART0_IIR_FCR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_UART0_LCRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803700c,
	0,
	8,
	soc_CMIC_UART0_LCR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_UART0_LPDLHr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18037024,
	0,
	2,
	soc_CMIC_UART0_LPDLH_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_UART0_LPDLLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18037020,
	0,
	2,
	soc_CMIC_UART0_LPDLL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_UART0_LSRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18037014,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_UART0_LSR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000060, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_UART0_MCRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18037010,
	0,
	2,
	soc_CMIC_UART0_MCR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_UART0_MSRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18037018,
	SOC_REG_FLAG_RO,
	2,
	soc_CHIPCOMMONB_UART0_MSRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_UART0_RBR_THR_DLLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18037000,
	0,
	2,
	soc_CMIC_UART0_RBR_THR_DLL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_UART0_RFLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18037084,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_UART0_RFL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_UART0_RFL_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18037084,
	SOC_REG_FLAG_RO,
	2,
	soc_CHIPCOMMONB_UART0_RFLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_UART0_RFWr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18037078,
	0,
	2,
	soc_CMIC_UART0_RFW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_UART0_SBCRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18037090,
	0,
	2,
	soc_CMIC_UART0_SBCR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_UART0_SCRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803701c,
	0,
	2,
	soc_CMIC_UART0_SCR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_UART0_SDMAMr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18037094,
	0,
	2,
	soc_CMIC_UART0_SDMAM_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_UART0_SFEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18037098,
	0,
	2,
	soc_CMIC_UART0_SFE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_UART0_SRBR_STHRr */
	soc_block_list[130],
	soc_iprocreg,
	16,
	0x18037030,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_CMIC_UART0_SRBR_STHR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_UART0_SRRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18037088,
	0,
	2,
	soc_CMIC_UART0_SRR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_UART0_SRTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803709c,
	0,
	2,
	soc_CMIC_UART0_SRT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_UART0_SRTSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803708c,
	0,
	2,
	soc_CMIC_UART0_SRTS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_UART0_STETr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180370a0,
	0,
	2,
	soc_CMIC_UART0_STET_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_UART0_TFLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18037080,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_UART0_TFL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_UART0_TFL_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18037080,
	SOC_REG_FLAG_RO,
	2,
	soc_CHIPCOMMONB_UART0_TFLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_UART0_TFRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18037074,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_UART0_TFR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_UART0_UCVr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180370f8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_UART0_UCV_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_UART0_UCV_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180370f8,
	SOC_REG_FLAG_RO,
	1,
	soc_CHIPCOMMONB_UART0_UCVr_fields,
	SOC_RESET_VAL_DEC(0x3331342a, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_UART0_USRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803707c,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_UART0_USR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_WDT_WDOGCONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18039008,
	0,
	2,
	soc_CHIPCOMMONB_WDT_WDOGCONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_WDT_WDOGINTCLRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803900c,
	0,
	1,
	soc_WDT0_WDOGINTCLR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_WDT_WDOGITCRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18039f00,
	0,
	1,
	soc_CHIPCOMMONB_WDT_WDOGITCRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_WDT_WDOGITOPr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18039f04,
	0,
	2,
	soc_CHIPCOMMONB_WDT_WDOGITOPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_WDT_WDOGLOADr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18039000,
	0,
	1,
	soc_WDT0_WDOGLOAD_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_WDT_WDOGLOCKr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18039c00,
	0,
	1,
	soc_WDT0_WDOGLOCK_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_WDT_WDOGMISr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18039014,
	SOC_REG_FLAG_RO,
	1,
	soc_WDT0_WDOGMIS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_WDT_WDOGPCELLID0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18039ff0,
	SOC_REG_FLAG_RO,
	1,
	soc_WDT0_WDOGPCELLID0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_WDT_WDOGPCELLID1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18039ff4,
	SOC_REG_FLAG_RO,
	1,
	soc_WDT0_WDOGPCELLID1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_WDT_WDOGPCELLID2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18039ff8,
	SOC_REG_FLAG_RO,
	1,
	soc_WDT0_WDOGPCELLID2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_WDT_WDOGPCELLID3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18039ffc,
	SOC_REG_FLAG_RO,
	1,
	soc_WDT0_WDOGPCELLID3_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_WDT_WDOGPERIPHID0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18039fe0,
	SOC_REG_FLAG_RO,
	1,
	soc_WDT0_WDOGPERIPHID0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_WDT_WDOGPERIPHID1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18039fe4,
	SOC_REG_FLAG_RO,
	1,
	soc_WDT0_WDOGPERIPHID1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_WDT_WDOGPERIPHID2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18039fe8,
	SOC_REG_FLAG_RO,
	1,
	soc_WDT0_WDOGPERIPHID2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_WDT_WDOGPERIPHID3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18039fec,
	SOC_REG_FLAG_RO,
	1,
	soc_WDT0_WDOGPERIPHID3_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_WDT_WDOGRISr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18039010,
	SOC_REG_FLAG_RO,
	1,
	soc_WDT0_WDOGRIS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CHIPCOMMONB_WDT_WDOGVALUEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18039004,
	SOC_REG_FLAG_RO,
	1,
	soc_WDT0_WDOGVALUE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_REG_INT_CHIP_CONFIG_ECC_STATUSr */
	soc_block_list[16],
	soc_genreg,
	1,
	0x80214,
	SOC_REG_FLAG_RO,
	3,
	soc_CHIP_CONFIG_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CHIP_CONFIG_ECC_STATUS_BCM56150_A0r */
	soc_block_list[16],
	soc_genreg,
	1,
	0x2021800,
	SOC_REG_FLAG_RO,
	5,
	soc_CHIP_CONFIG_ECC_STATUS_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CHLBSELr */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80006,
	0,
	2,
	soc_CHLBSELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CH_BASE_EXPECTEDr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x52000100,
	0,
	1,
	soc_CH_BASE_EXPECTEDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CH_BASE_EXPECTED_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x56000100,
	0,
	1,
	soc_CH_BASE_EXPECTEDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CH_BASE_EXPECTED_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	4,
	0x56000100,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CH_BASE_EXPECTEDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2408001c,
	SOC_REG_FLAG_RO,
	1,
	soc_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x92002c00,
	SOC_REG_FLAG_RO,
	1,
	soc_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI0_TO_EMC_WTAG_RETURN_COUNT_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x24080019,
	SOC_REG_FLAG_RO,
	1,
	soc_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI0_TO_EMC_WTAG_RETURN_COUNT_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x92002600,
	SOC_REG_FLAG_RO,
	1,
	soc_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI0_TX_SB_DEBUGr */
	soc_block_list[32],
	soc_genreg,
	1,
	0x80017,
	0,
	5,
	soc_CI0_TX_SB_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI1_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2408001d,
	SOC_REG_FLAG_RO,
	1,
	soc_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI1_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x92002d00,
	SOC_REG_FLAG_RO,
	1,
	soc_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI1_TO_EMC_WTAG_RETURN_COUNT_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2408001a,
	SOC_REG_FLAG_RO,
	1,
	soc_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI1_TO_EMC_WTAG_RETURN_COUNT_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x92002700,
	SOC_REG_FLAG_RO,
	1,
	soc_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI1_TX_SB_DEBUGr */
	soc_block_list[32],
	soc_genreg,
	1,
	0x80018,
	0,
	5,
	soc_CI0_TX_SB_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI2_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2408001e,
	SOC_REG_FLAG_RO,
	1,
	soc_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI2_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x92002e00,
	SOC_REG_FLAG_RO,
	1,
	soc_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI2_TO_EMC_WTAG_RETURN_COUNT_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2408001b,
	SOC_REG_FLAG_RO,
	1,
	soc_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI2_TO_EMC_WTAG_RETURN_COUNT_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x92002800,
	SOC_REG_FLAG_RO,
	1,
	soc_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI2_TX_SB_DEBUGr */
	soc_block_list[32],
	soc_genreg,
	1,
	0x80019,
	0,
	5,
	soc_CI0_TX_SB_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI3_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x92002f00,
	SOC_REG_FLAG_RO,
	1,
	soc_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI3_TO_EMC_WTAG_RETURN_COUNT_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x92002900,
	SOC_REG_FLAG_RO,
	1,
	soc_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI3_TX_SB_DEBUGr */
	soc_block_list[32],
	soc_genreg,
	1,
	0x8001a,
	0,
	5,
	soc_CI0_TX_SB_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI4_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x92003000,
	SOC_REG_FLAG_RO,
	1,
	soc_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI4_TO_EMC_WTAG_RETURN_COUNT_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x92002a00,
	SOC_REG_FLAG_RO,
	1,
	soc_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI4_TX_SB_DEBUGr */
	soc_block_list[32],
	soc_genreg,
	1,
	0x8001b,
	0,
	5,
	soc_CI0_TX_SB_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI5_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x92003100,
	SOC_REG_FLAG_RO,
	1,
	soc_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI5_TO_EMC_WTAG_RETURN_COUNT_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x92002b00,
	SOC_REG_FLAG_RO,
	1,
	soc_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI5_TX_SB_DEBUGr */
	soc_block_list[32],
	soc_genreg,
	1,
	0x8001c,
	0,
	5,
	soc_CI0_TX_SB_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI6_TX_SB_DEBUGr */
	soc_block_list[32],
	soc_genreg,
	1,
	0x8001d,
	0,
	5,
	soc_CI0_TX_SB_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI7_TX_SB_DEBUGr */
	soc_block_list[32],
	soc_genreg,
	1,
	0x8001e,
	0,
	5,
	soc_CI0_TX_SB_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI8_TX_SB_DEBUGr */
	soc_block_list[32],
	soc_genreg,
	1,
	0x8001f,
	0,
	5,
	soc_CI0_TX_SB_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI9_TX_SB_DEBUGr */
	soc_block_list[32],
	soc_genreg,
	1,
	0x80020,
	0,
	5,
	soc_CI0_TX_SB_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_CONFIG0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80000,
	0,
	6,
	soc_CI_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x04e1c635, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffff7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_CONFIG1r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80001,
	0,
	2,
	soc_CI_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00001f10, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_CONFIG2r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80002,
	0,
	8,
	soc_CI_CONFIG2r_fields,
	SOC_RESET_VAL_DEC(0x1af3b7a0, 0x00000000)
	SOC_RESET_MASK_DEC(0xfffffffc, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_CONFIG3r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80003,
	0,
	6,
	soc_CI_CONFIG3r_fields,
	SOC_RESET_VAL_DEC(0x00070008, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fce0f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_CONFIG4r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80004,
	0,
	7,
	soc_CI_CONFIG4r_fields,
	SOC_RESET_VAL_DEC(0x140019c0, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_CONFIG5r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2000500,
	0,
	3,
	soc_CI_CONFIG5r_fields,
	SOC_RESET_VAL_DEC(0x0132592b, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_CONFIG6r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80005,
	0,
	3,
	soc_CI_CONFIG6r_fields,
	SOC_RESET_VAL_DEC(0x94852000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_CONFIG7r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80006,
	0,
	2,
	soc_CI_CONFIG7r_fields,
	SOC_RESET_VAL_DEC(0x00010840, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_CONFIG8r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2000800,
	0,
	8,
	soc_CI_CONFIG8r_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_CONFIG0_BCM56440_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80000,
	0,
	6,
	soc_CI_CONFIG0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x01915b03, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffff0f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_CONFIG0_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2000000,
	0,
	6,
	soc_CI_CONFIG0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x0322ab03, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffff0f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_CONFIG0_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2000000,
	0,
	6,
	soc_CI_CONFIG0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x09bede37, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_CONFIG1_BCM56440_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80001,
	0,
	4,
	soc_CI_CONFIG1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0xf6dcf6dc, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_CONFIG1_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2000100,
	0,
	4,
	soc_CI_CONFIG1_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0xf6dcf6dc, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_CONFIG1_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2000100,
	0,
	4,
	soc_CI_CONFIG1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00019cb0, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_CONFIG2_BCM56440_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80002,
	0,
	4,
	soc_CI_CONFIG2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x064850f0, 0x00000000)
	SOC_RESET_MASK_DEC(0xfffff3f0, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_CONFIG2_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2000200,
	0,
	4,
	soc_CI_CONFIG2_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x064850f0, 0x00000000)
	SOC_RESET_MASK_DEC(0xfffff3f0, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_CONFIG2_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2000200,
	0,
	1,
	soc_CI_CONFIG2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000004b, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_CONFIG3_BCM56440_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80003,
	0,
	4,
	soc_CI_CONFIG3_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000004d1, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_CONFIG3_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2000300,
	0,
	4,
	soc_CI_CONFIG3_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x000004d1, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_CONFIG3_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2000300,
	0,
	8,
	soc_CI_CONFIG3_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x01b32e38, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_CONFIG4_BCM56440_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80004,
	0,
	2,
	soc_CI_CONFIG4_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x10000a28, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_CONFIG4_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2000400,
	0,
	2,
	soc_CI_CONFIG4_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x10000a28, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_CONFIG4_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2000400,
	0,
	2,
	soc_CI_CONFIG4_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_CONFIG6_BCM56440_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80005,
	0,
	3,
	soc_CI_CONFIG6_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x4a000214, 0x00000000)
	SOC_RESET_MASK_DEC(0xfe0003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_CONFIG6_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2000500,
	0,
	3,
	soc_CI_CONFIG6_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x8d000214, 0x00000000)
	SOC_RESET_MASK_DEC(0xff0003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_CONFIG6_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2000600,
	0,
	1,
	soc_CI_CONFIG6_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_CONFIG7_BCM56440_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80006,
	0,
	2,
	soc_CI_CONFIG7_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00044102, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_CONFIG7_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2000600,
	0,
	2,
	soc_CI_CONFIG7_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00044102, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_CONFIG7_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2000700,
	0,
	1,
	soc_CI_CONFIG7_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000102, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_DDR_AUTOINITr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8000c,
	0,
	3,
	soc_CI_DDR_AUTOINITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_DDR_AUTOINIT_BCM56440_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8000d,
	0,
	3,
	soc_CI_DDR_AUTOINIT_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_DDR_AUTOINIT_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2000d00,
	0,
	3,
	soc_CI_DDR_AUTOINIT_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DDR_AUTOINIT_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2001100,
	0,
	4,
	soc_CI_DDR_AUTOINIT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001e, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_DDR_BURSTr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8001d,
	0,
	1,
	soc_CI_DDR_BURSTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_DDR_BURST_BCM56440_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8001b,
	0,
	1,
	soc_CI_DDR_BURST_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DDR_BURST_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2002b00,
	0,
	1,
	soc_CI_DDR_BURST_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_DDR_CALIBRATIONr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80043,
	0,
	1,
	soc_CI_DDR_CALIBRATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_DDR_ITERr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8001e,
	0,
	1,
	soc_CI_DDR_ITERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_DDR_ITER_BCM56440_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8001c,
	0,
	1,
	soc_CI_DDR_ITER_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DDR_ITER_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2002c00,
	0,
	1,
	soc_CI_DDR_ITER_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_DDR_MR0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80007,
	0,
	2,
	soc_CI_DDR_MR0r_fields,
	SOC_RESET_VAL_DEC(0x00000d50, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_DDR_MR1r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80008,
	0,
	2,
	soc_CI_DDR_MR1r_fields,
	SOC_RESET_VAL_DEC(0x0000400a, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_DDR_MR2r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80009,
	0,
	2,
	soc_CI_DDR_MR2r_fields,
	SOC_RESET_VAL_DEC(0x00008010, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_DDR_MR3r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8000a,
	0,
	2,
	soc_CI_DDR_MR3r_fields,
	SOC_RESET_VAL_DEC(0x0000c000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_DDR_MR0_BCM56440_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80007,
	0,
	2,
	soc_CI_DDR_MR0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00001940, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_DDR_MR0_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2000700,
	0,
	2,
	soc_CI_DDR_MR0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00001940, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_DDR_MR1_BCM56440_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80008,
	0,
	2,
	soc_CI_DDR_MR1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00008010, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_DDR_MR1_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2000800,
	0,
	2,
	soc_CI_DDR_MR1_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00008010, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_DDR_MR2_BCM56440_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80009,
	0,
	2,
	soc_CI_DDR_MR2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00010208, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_DDR_MR2_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2000900,
	0,
	2,
	soc_CI_DDR_MR2_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00010208, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_DDR_MR3_BCM56440_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8000a,
	0,
	2,
	soc_CI_DDR_MR3_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00018000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_DDR_MR3_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2000a00,
	0,
	2,
	soc_CI_DDR_MR3_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00018000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_DDR_PHY_BISTr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80041,
	0,
	6,
	soc_CI_DDR_PHY_BISTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_DDR_PHY_BIST_SEEDr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80042,
	0,
	1,
	soc_CI_DDR_PHY_BIST_SEEDr_fields,
	SOC_RESET_VAL_DEC(0xaabbccdd, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_DDR_PHY_REG_CTRLr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8000d,
	0,
	4,
	soc_CI_DDR_PHY_REG_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xe0001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_DDR_PHY_REG_CTRL_BCM56440_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8000e,
	0,
	5,
	soc_CI_DDR_PHY_REG_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xf0001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_DDR_PHY_REG_CTRL_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2000e00,
	0,
	5,
	soc_CI_DDR_PHY_REG_CTRL_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xf0001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_DDR_PHY_REG_DATAr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8000e,
	0,
	1,
	soc_CI_DDR_PHY_REG_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_DDR_PHY_REG_DATA_BCM56440_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8000f,
	0,
	1,
	soc_CI_DDR_PHY_REG_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_DDR_PHY_REG_DATA_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2000f00,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_DDR_STARTr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8001b,
	0,
	1,
	soc_CI_DDR_STARTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_DDR_START_BCM56440_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80019,
	0,
	1,
	soc_CI_DDR_STARTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DDR_START_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2002900,
	0,
	1,
	soc_CI_DDR_START_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_DDR_STEPr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8001c,
	0,
	1,
	soc_CI_DDR_STEPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_DDR_STEP_BCM56440_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8001a,
	0,
	1,
	soc_CI_DDR_STEP_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DDR_STEP_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2002a00,
	0,
	1,
	soc_CI_DDR_STEP_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_DDR_TESTr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8001a,
	0,
	4,
	soc_CI_DDR_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003b, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_DDR_TEST_ALT_DATA0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80026,
	0,
	1,
	soc_CI_DDR_TEST_ALT_DATA0r_fields,
	SOC_RESET_VAL_DEC(0xaaaaaaaa, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_DDR_TEST_ALT_DATA1r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80027,
	0,
	1,
	soc_CI_DDR_TEST_ALT_DATA0r_fields,
	SOC_RESET_VAL_DEC(0xaaaaaaaa, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_DDR_TEST_ALT_DATA2r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80028,
	0,
	1,
	soc_CI_DDR_TEST_ALT_DATA0r_fields,
	SOC_RESET_VAL_DEC(0xaaaaaaaa, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_DDR_TEST_ALT_DATA3r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80029,
	0,
	1,
	soc_CI_DDR_TEST_ALT_DATA0r_fields,
	SOC_RESET_VAL_DEC(0xaaaaaaaa, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_DDR_TEST_ALT_DATA4r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8002a,
	0,
	1,
	soc_CI_DDR_TEST_ALT_DATA0r_fields,
	SOC_RESET_VAL_DEC(0xaaaaaaaa, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_DDR_TEST_ALT_DATA5r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8002b,
	0,
	1,
	soc_CI_DDR_TEST_ALT_DATA0r_fields,
	SOC_RESET_VAL_DEC(0xaaaaaaaa, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_DDR_TEST_ALT_DATA6r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8002c,
	0,
	1,
	soc_CI_DDR_TEST_ALT_DATA0r_fields,
	SOC_RESET_VAL_DEC(0xaaaaaaaa, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_DDR_TEST_ALT_DATA7r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8002d,
	0,
	1,
	soc_CI_DDR_TEST_ALT_DATA0r_fields,
	SOC_RESET_VAL_DEC(0xaaaaaaaa, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DDR_TEST_ALT_DATA0_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2003600,
	0,
	1,
	soc_CI_DDR_TEST_ALT_DATA0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xaaaaaaaa, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DDR_TEST_ALT_DATA1_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2003700,
	0,
	1,
	soc_CI_DDR_TEST_ALT_DATA0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xaaaaaaaa, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DDR_TEST_ALT_DATA2_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2003800,
	0,
	1,
	soc_CI_DDR_TEST_ALT_DATA0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xaaaaaaaa, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DDR_TEST_ALT_DATA3_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2003900,
	0,
	1,
	soc_CI_DDR_TEST_ALT_DATA0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xaaaaaaaa, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DDR_TEST_ALT_DATA4_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2003a00,
	0,
	1,
	soc_CI_DDR_TEST_ALT_DATA0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xaaaaaaaa, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DDR_TEST_ALT_DATA5_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2003b00,
	0,
	1,
	soc_CI_DDR_TEST_ALT_DATA0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xaaaaaaaa, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DDR_TEST_ALT_DATA6_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2003c00,
	0,
	1,
	soc_CI_DDR_TEST_ALT_DATA0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xaaaaaaaa, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DDR_TEST_ALT_DATA7_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2003d00,
	0,
	1,
	soc_CI_DDR_TEST_ALT_DATA0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xaaaaaaaa, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_DDR_TEST_BCM56440_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80018,
	0,
	4,
	soc_CI_DDR_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003b, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DDR_TEST_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2002800,
	0,
	6,
	soc_CI_DDR_TEST_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000fb, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_DDR_TEST_DATA0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8001e,
	0,
	1,
	soc_CI_DDR_TEST_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x55555555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_DDR_TEST_DATA1r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8001f,
	0,
	1,
	soc_CI_DDR_TEST_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x55555555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_DDR_TEST_DATA2r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80020,
	0,
	1,
	soc_CI_DDR_TEST_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x55555555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_DDR_TEST_DATA3r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80021,
	0,
	1,
	soc_CI_DDR_TEST_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x55555555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_DDR_TEST_DATA4r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80022,
	0,
	1,
	soc_CI_DDR_TEST_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x55555555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_DDR_TEST_DATA5r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80023,
	0,
	1,
	soc_CI_DDR_TEST_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x55555555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_DDR_TEST_DATA6r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80024,
	0,
	1,
	soc_CI_DDR_TEST_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x55555555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_DDR_TEST_DATA7r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80025,
	0,
	1,
	soc_CI_DDR_TEST_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x55555555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DDR_TEST_DATA0_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2002e00,
	0,
	1,
	soc_CI_DDR_TEST_DATA0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x55555555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DDR_TEST_DATA1_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2002f00,
	0,
	1,
	soc_CI_DDR_TEST_DATA0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x55555555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DDR_TEST_DATA2_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2003000,
	0,
	1,
	soc_CI_DDR_TEST_DATA0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x55555555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DDR_TEST_DATA3_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2003100,
	0,
	1,
	soc_CI_DDR_TEST_DATA0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x55555555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DDR_TEST_DATA4_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2003200,
	0,
	1,
	soc_CI_DDR_TEST_DATA0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x55555555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DDR_TEST_DATA5_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2003300,
	0,
	1,
	soc_CI_DDR_TEST_DATA0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x55555555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DDR_TEST_DATA6_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2003400,
	0,
	1,
	soc_CI_DDR_TEST_DATA0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x55555555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DDR_TEST_DATA7_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2003500,
	0,
	1,
	soc_CI_DDR_TEST_DATA0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x55555555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_DDR_TEST_FAILED_DATA0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8002e,
	0,
	1,
	soc_GGP_NPRI_HI_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_DDR_TEST_FAILED_DATA1r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8002f,
	0,
	1,
	soc_GGP_NPRI_HI_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_DDR_TEST_FAILED_DATA2r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80030,
	0,
	1,
	soc_GGP_NPRI_HI_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_DDR_TEST_FAILED_DATA3r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80031,
	0,
	1,
	soc_GGP_NPRI_HI_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_DDR_TEST_FAILED_DATA4r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80032,
	0,
	1,
	soc_GGP_NPRI_HI_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_DDR_TEST_FAILED_DATA5r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80033,
	0,
	1,
	soc_GGP_NPRI_HI_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_DDR_TEST_FAILED_DATA6r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80034,
	0,
	1,
	soc_GGP_NPRI_HI_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_DDR_TEST_FAILED_DATA7r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80035,
	0,
	1,
	soc_GGP_NPRI_HI_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DDR_TEST_FAILED_DATA0_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2003e00,
	0,
	1,
	soc_CI_DDR_TEST_FAILED_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DDR_TEST_FAILED_DATA1_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2003f00,
	0,
	1,
	soc_CI_DDR_TEST_FAILED_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DDR_TEST_FAILED_DATA2_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2004000,
	0,
	1,
	soc_CI_DDR_TEST_FAILED_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DDR_TEST_FAILED_DATA3_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2004100,
	0,
	1,
	soc_CI_DDR_TEST_FAILED_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DDR_TEST_FAILED_DATA4_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2004200,
	0,
	1,
	soc_CI_DDR_TEST_FAILED_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DDR_TEST_FAILED_DATA5_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2004300,
	0,
	1,
	soc_CI_DDR_TEST_FAILED_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DDR_TEST_FAILED_DATA6_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2004400,
	0,
	1,
	soc_CI_DDR_TEST_FAILED_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DDR_TEST_FAILED_DATA7_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2004500,
	0,
	1,
	soc_CI_DDR_TEST_FAILED_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_DEBUGr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80044,
	0,
	9,
	soc_CI_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DEBUG_BANK0_READr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2001800,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DEBUG_BANK0_WRITEr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2002000,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DEBUG_BANK1_READr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2001900,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DEBUG_BANK1_WRITEr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2002100,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DEBUG_BANK2_READr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2001a00,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DEBUG_BANK2_WRITEr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2002200,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DEBUG_BANK3_READr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2001b00,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DEBUG_BANK3_WRITEr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2002300,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DEBUG_BANK4_READr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2001c00,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DEBUG_BANK4_WRITEr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2002400,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DEBUG_BANK5_READr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2001d00,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DEBUG_BANK5_WRITEr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2002500,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DEBUG_BANK6_READr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2001e00,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DEBUG_BANK6_WRITEr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2002600,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DEBUG_BANK7_READr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2001f00,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DEBUG_BANK7_WRITEr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2002700,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_DEBUG_BCM56440_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80043,
	0,
	11,
	soc_CI_DEBUG_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3f8fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_DEBUG_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2002500,
	0,
	11,
	soc_CI_DEBUG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3f8fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DEBUG_RD_LINEr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2001700,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_DEBUG_RD_LINESr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80012,
	0,
	1,
	soc_CI_DEBUG_RD_LINESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_DEBUG_RD_LINES_BCM56440_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80013,
	0,
	1,
	soc_CI_DEBUG_RD_LINESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_DEBUG_RD_LINES_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2001300,
	0,
	1,
	soc_CI_DEBUG_RD_LINES_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_DEBUG_SKID_BUFr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80015,
	0,
	3,
	soc_CI_DEBUG_SKID_BUFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_DEBUG_TRACE_RB_CONTROLr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80046,
	0,
	4,
	soc_CI_DEBUG_TRACE_RB_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_DEBUG_TRACE_RB_COUNTERr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80047,
	0,
	1,
	soc_CI_DEBUG_TRACE_RB_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_DEBUG_TRACE_RB_FIELD_CAPT0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8004c,
	0,
	7,
	soc_CI_DEBUG_TRACE_RB_FIELD_CAPT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_DEBUG_TRACE_RB_FIELD_CAPT1r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8004d,
	0,
	2,
	soc_CI_DEBUG_TRACE_RB_FIELD_CAPT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_DEBUG_TRACE_RB_FIELD_MASK0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8004a,
	0,
	7,
	soc_CI_DEBUG_TRACE_RB_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_DEBUG_TRACE_RB_FIELD_MASK1r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8004b,
	0,
	2,
	soc_CI_DEBUG_TRACE_RB_FIELD_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_DEBUG_TRACE_RB_FIELD_VALUE0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80048,
	0,
	7,
	soc_CI_DEBUG_TRACE_RB_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_DEBUG_TRACE_RB_FIELD_VALUE1r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80049,
	0,
	2,
	soc_CI_DEBUG_TRACE_RB_FIELD_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_DEBUG_TRACE_STATUSr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80056,
	0,
	2,
	soc_CI_DEBUG_TRACE_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_DEBUG_TRACE_STATUS_MASKr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80057,
	0,
	2,
	soc_CI_DEBUG_TRACE_STATUS_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_DEBUG_TRACE_TX_CONTROLr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8004e,
	0,
	4,
	soc_CI_DEBUG_TRACE_RB_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_DEBUG_TRACE_TX_COUNTERr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8004f,
	0,
	1,
	soc_CI_DEBUG_TRACE_RB_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_DEBUG_TRACE_TX_FIELD_CAPT0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80054,
	0,
	4,
	soc_CI_DEBUG_TRACE_TX_FIELD_CAPT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_DEBUG_TRACE_TX_FIELD_CAPT1r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80055,
	0,
	2,
	soc_CI_DEBUG_TRACE_TX_FIELD_CAPT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_DEBUG_TRACE_TX_FIELD_MASK0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80052,
	0,
	4,
	soc_CI_DEBUG_TRACE_TX_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_DEBUG_TRACE_TX_FIELD_MASK1r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80053,
	0,
	2,
	soc_CI_DEBUG_TRACE_TX_FIELD_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_DEBUG_TRACE_TX_FIELD_VALUE0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80050,
	0,
	4,
	soc_CI_DEBUG_TRACE_TX_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_DEBUG_TRACE_TX_FIELD_VALUE1r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80051,
	0,
	3,
	soc_CI_DEBUG_TRACE_TX_FIELD_VALUE1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_DEBUG_WR_LINEr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2001600,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_DEBUG_WR_LINESr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80011,
	0,
	1,
	soc_CI_DEBUG_RD_LINESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_DEBUG_WR_LINES_BCM56440_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80012,
	0,
	1,
	soc_CI_DEBUG_RD_LINESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_DEBUG_WR_LINES_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2001200,
	0,
	1,
	soc_CI_DEBUG_RD_LINES_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_ECC_DEBUGr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80013,
	0,
	2,
	soc_CI_ECC_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_ECC_DEBUG_BCM56440_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80014,
	0,
	4,
	soc_CI_ECC_DEBUG_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_ECC_DEBUG_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2001400,
	0,
	4,
	soc_CI_ECC_DEBUG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_ECC_STATUSr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80014,
	0,
	1,
	soc_CI_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_ECC_STATUS_BCM56440_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80015,
	0,
	2,
	soc_CI_ECC_STATUS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_ECC_STATUS_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2001500,
	0,
	2,
	soc_CI_ECC_STATUS_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_ERRORr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8000f,
	0,
	4,
	soc_CI_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_ERROR_BCM56440_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80010,
	0,
	9,
	soc_CI_ERROR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_ERROR_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2001000,
	0,
	9,
	soc_CI_ERROR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_ERROR_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2001400,
	0,
	10,
	soc_CI_ERROR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_ERROR_MASKr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80010,
	0,
	4,
	soc_CI_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_ERROR_MASK_BCM56440_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80011,
	0,
	9,
	soc_CI_ERROR_MASK_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_ERROR_MASK_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2001100,
	0,
	9,
	soc_CI_ERROR_MASK_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_ERROR_MASK_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2001500,
	0,
	10,
	soc_CI_ERROR_MASK_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00001fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_FAILED_ADDRr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8001f,
	0,
	1,
	soc_CI_FAILED_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_FAILED_ADDR_BCM56440_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8001d,
	0,
	1,
	soc_CI_FAILED_ADDR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_FAILED_ADDR_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2002d00,
	0,
	1,
	soc_CI_FAILED_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_FAILED_DATA0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80030,
	0,
	1,
	soc_CI_FAILED_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_FAILED_DATA1r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80031,
	0,
	1,
	soc_CI_FAILED_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_FAILED_DATA2r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80032,
	0,
	1,
	soc_CI_FAILED_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_FAILED_DATA3r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80033,
	0,
	1,
	soc_CI_FAILED_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_FAILED_DATA4r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80034,
	0,
	1,
	soc_CI_FAILED_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_FAILED_DATA5r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80035,
	0,
	1,
	soc_CI_FAILED_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_FAILED_DATA6r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80036,
	0,
	1,
	soc_CI_FAILED_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_FAILED_DATA7r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80037,
	0,
	1,
	soc_CI_FAILED_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_MEM_ACC_CTRLr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80038,
	0,
	5,
	soc_CI_MEM_ACC_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xf0ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_MEM_ACC_CTRL_BCM56440_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80036,
	0,
	4,
	soc_CI_MEM_ACC_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0effffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_MEM_ACC_CTRL_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2001800,
	0,
	4,
	soc_CI_MEM_ACC_CTRL_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0effffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_MEM_ACC_CTRL_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2004600,
	0,
	5,
	soc_CI_MEM_ACC_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xbfffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_MEM_ACC_DATA0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80040,
	0,
	1,
	soc_CI_DDR_PHY_REG_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_MEM_ACC_DATA1r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8003f,
	0,
	1,
	soc_CI_DDR_PHY_REG_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_MEM_ACC_DATA2r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8003e,
	0,
	1,
	soc_CI_DDR_PHY_REG_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_MEM_ACC_DATA3r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8003d,
	0,
	1,
	soc_CI_DDR_PHY_REG_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_MEM_ACC_DATA4r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8003c,
	0,
	1,
	soc_CI_DDR_PHY_REG_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_MEM_ACC_DATA5r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8003b,
	0,
	1,
	soc_CI_DDR_PHY_REG_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_MEM_ACC_DATA6r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8003a,
	0,
	1,
	soc_CI_DDR_PHY_REG_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_MEM_ACC_DATA7r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80039,
	0,
	1,
	soc_CI_DDR_PHY_REG_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_MEM_ACC_DATA0_BCM56440_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8003e,
	0,
	1,
	soc_CI_DDR_PHY_REG_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_MEM_ACC_DATA0_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2002000,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_MEM_ACC_DATA0_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2004e00,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_MEM_ACC_DATA1_BCM56440_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8003d,
	0,
	1,
	soc_CI_DDR_PHY_REG_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_MEM_ACC_DATA1_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2001f00,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_MEM_ACC_DATA1_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2004d00,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_MEM_ACC_DATA2_BCM56440_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8003c,
	0,
	1,
	soc_CI_DDR_PHY_REG_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_MEM_ACC_DATA2_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2001e00,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_MEM_ACC_DATA2_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2004c00,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_MEM_ACC_DATA3_BCM56440_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8003b,
	0,
	1,
	soc_CI_DDR_PHY_REG_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_MEM_ACC_DATA3_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2001d00,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_MEM_ACC_DATA3_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2004b00,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_MEM_ACC_DATA4_BCM56440_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8003a,
	0,
	1,
	soc_CI_DDR_PHY_REG_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_MEM_ACC_DATA4_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2001c00,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_MEM_ACC_DATA4_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2004a00,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_MEM_ACC_DATA5_BCM56440_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80039,
	0,
	1,
	soc_CI_DDR_PHY_REG_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_MEM_ACC_DATA5_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2001b00,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_MEM_ACC_DATA5_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2004900,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_MEM_ACC_DATA6_BCM56440_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80038,
	0,
	1,
	soc_CI_DDR_PHY_REG_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_MEM_ACC_DATA6_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2001a00,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_MEM_ACC_DATA6_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2004800,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_MEM_ACC_DATA7_BCM56440_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80037,
	0,
	1,
	soc_CI_DDR_PHY_REG_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_MEM_ACC_DATA7_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2001900,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_MEM_ACC_DATA7_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2004700,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_MEM_DEBUGr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80019,
	0,
	5,
	soc_CI_MEM_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_MEM_DEBUG0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80016,
	0,
	2,
	soc_CI_MEM_DEBUG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_MEM_DEBUG1r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80017,
	0,
	4,
	soc_CI_MEM_DEBUG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_MEM_DEBUG0_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2001600,
	0,
	2,
	soc_CI_MEM_DEBUG0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_MEM_DEBUG1_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2001700,
	0,
	4,
	soc_CI_MEM_DEBUG1_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_MR0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2000900,
	0,
	1,
	soc_CI_MR0r_fields,
	SOC_RESET_VAL_DEC(0x00001940, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_MR1r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2000a00,
	0,
	1,
	soc_CI_MR1r_fields,
	SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_MR2r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2000b00,
	0,
	1,
	soc_CI_MR2r_fields,
	SOC_RESET_VAL_DEC(0x00000208, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_MR3r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2000c00,
	0,
	1,
	soc_CI_MR3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_MRS_CMDr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8000b,
	0,
	4,
	soc_CI_MRS_CMDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_MRS_CMD_BCM56440_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8000b,
	0,
	5,
	soc_CI_MRS_CMD_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_MRS_CMD_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2000b00,
	0,
	6,
	soc_CI_MRS_CMD_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_MR_CMDr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2000d00,
	0,
	5,
	soc_CI_MR_CMDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000002f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_PD_ASSISTr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2005400,
	0,
	2,
	soc_CI_PD_ASSISTr_fields,
	SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_PHY_AUXr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2001000,
	0,
	5,
	soc_CI_PHY_AUXr_fields,
	SOC_RESET_VAL_DEC(0x00000203, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_PHY_CONTROLr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8000c,
	0,
	12,
	soc_CI_PHY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_PHY_CONTROL_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2000c00,
	0,
	14,
	soc_CI_PHY_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_PHY_CONTROL_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2000f00,
	0,
	14,
	soc_CI_PHY_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_PHY_STRAPS0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8003f,
	0,
	8,
	soc_CI_PHY_STRAPS0r_fields,
	SOC_RESET_VAL_DEC(0x009528ea, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_PHY_STRAPS1r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80040,
	0,
	3,
	soc_CI_PHY_STRAPS1r_fields,
	SOC_RESET_VAL_DEC(0x0004529b, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_PHY_STRAPS0_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2002100,
	0,
	8,
	soc_CI_PHY_STRAPS0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x009528ea, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_PHY_STRAPS0_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2004f00,
	0,
	12,
	soc_CI_PHY_STRAPS0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x039528ea, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_PHY_STRAPS0_RETr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80041,
	0,
	12,
	soc_CI_PHY_STRAPS0_RETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_PHY_STRAPS0_RET_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2002300,
	0,
	12,
	soc_CI_PHY_STRAPS0_RET_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_PHY_STRAPS0_RET_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2005100,
	0,
	12,
	soc_CI_PHY_STRAPS0_RET_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_PHY_STRAPS1_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2002200,
	0,
	3,
	soc_CI_PHY_STRAPS1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x0004529b, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_PHY_STRAPS1_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2005000,
	0,
	3,
	soc_CI_PHY_STRAPS1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x0004529b, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_PHY_STRAPS1_RETr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80042,
	0,
	3,
	soc_CI_PHY_STRAPS1_RETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_PHY_STRAPS1_RET_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2002400,
	0,
	3,
	soc_CI_PHY_STRAPS1_RET_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_PHY_STRAPS1_RET_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2005200,
	0,
	3,
	soc_CI_PHY_STRAPS1_RET_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_PRBS_TEST_CTLr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2007e00,
	0,
	5,
	soc_CI_PRBS_TEST_CTLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_PRBS_TEST_CTL_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2002700,
	0,
	5,
	soc_CI_PRBS_TEST_CTLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_PRBS_TEST_ERROR01r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2008500,
	0,
	2,
	soc_CI_PRBS_TEST_ERROR01r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_PRBS_TEST_ERROR23r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2008600,
	0,
	2,
	soc_CI_PRBS_TEST_ERROR23r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_PRBS_TEST_ERROR01_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2002e00,
	0,
	2,
	soc_CI_PRBS_TEST_ERROR01r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_PRBS_TEST_ERROR23_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2002f00,
	0,
	2,
	soc_CI_PRBS_TEST_ERROR23r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_PRBS_TEST_FORCE_ERROR01r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2008100,
	0,
	2,
	soc_CI_PRBS_TEST_FORCE_ERROR01r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_PRBS_TEST_FORCE_ERROR23r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2008200,
	0,
	2,
	soc_CI_PRBS_TEST_FORCE_ERROR23r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_PRBS_TEST_FORCE_ERROR01_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2002a00,
	0,
	2,
	soc_CI_PRBS_TEST_FORCE_ERROR01r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_PRBS_TEST_FORCE_ERROR23_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2002b00,
	0,
	2,
	soc_CI_PRBS_TEST_FORCE_ERROR23r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_PRBS_TEST_MASK01r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2008300,
	0,
	2,
	soc_CI_PRBS_TEST_MASK01r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_PRBS_TEST_MASK23r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2008400,
	0,
	2,
	soc_CI_PRBS_TEST_MASK23r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_PRBS_TEST_MASK01_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2002c00,
	0,
	2,
	soc_CI_PRBS_TEST_MASK01r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_PRBS_TEST_MASK23_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2002d00,
	0,
	2,
	soc_CI_PRBS_TEST_MASK23r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_PRBS_TEST_SEED01r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2007f00,
	0,
	2,
	soc_CI_PRBS_TEST_SEED01r_fields,
	SOC_RESET_VAL_DEC(0x10011000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_PRBS_TEST_SEED23r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2008000,
	0,
	2,
	soc_CI_PRBS_TEST_SEED23r_fields,
	SOC_RESET_VAL_DEC(0x10031002, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_PRBS_TEST_SEED01_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2002800,
	0,
	2,
	soc_CI_PRBS_TEST_SEED01r_fields,
	SOC_RESET_VAL_DEC(0x10011000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_PRBS_TEST_SEED23_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2002900,
	0,
	2,
	soc_CI_PRBS_TEST_SEED23r_fields,
	SOC_RESET_VAL_DEC(0x10031002, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_RB_RBTAG_SB_DEBUGr */
	soc_block_list[19],
	soc_genreg,
	1,
	0x80071,
	0,
	5,
	soc_CI_RB_RBTAG_SB_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_RESETr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80045,
	0,
	4,
	soc_CI_RESETr_fields,
	SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CI_RESET_BCM56440_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80044,
	0,
	4,
	soc_CI_RESET_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CI_RESET_BCM56450_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2002600,
	0,
	4,
	soc_CI_RESET_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_RESET_BCM88030_A0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2005300,
	0,
	4,
	soc_CI_RESET_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_TEST_ALT_DATA0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80028,
	0,
	1,
	soc_CI_TEST_ALT_DATA0r_fields,
	SOC_RESET_VAL_DEC(0xaaaaaaaa, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_TEST_ALT_DATA1r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80029,
	0,
	1,
	soc_CI_TEST_ALT_DATA0r_fields,
	SOC_RESET_VAL_DEC(0xaaaaaaaa, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_TEST_ALT_DATA2r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8002a,
	0,
	1,
	soc_CI_TEST_ALT_DATA0r_fields,
	SOC_RESET_VAL_DEC(0xaaaaaaaa, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_TEST_ALT_DATA3r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8002b,
	0,
	1,
	soc_CI_TEST_ALT_DATA0r_fields,
	SOC_RESET_VAL_DEC(0xaaaaaaaa, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_TEST_ALT_DATA4r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8002c,
	0,
	1,
	soc_CI_TEST_ALT_DATA0r_fields,
	SOC_RESET_VAL_DEC(0xaaaaaaaa, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_TEST_ALT_DATA5r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8002d,
	0,
	1,
	soc_CI_TEST_ALT_DATA0r_fields,
	SOC_RESET_VAL_DEC(0xaaaaaaaa, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_TEST_ALT_DATA6r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8002e,
	0,
	1,
	soc_CI_TEST_ALT_DATA0r_fields,
	SOC_RESET_VAL_DEC(0xaaaaaaaa, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_TEST_ALT_DATA7r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x8002f,
	0,
	1,
	soc_CI_TEST_ALT_DATA0r_fields,
	SOC_RESET_VAL_DEC(0xaaaaaaaa, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_TEST_DATA0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80020,
	0,
	1,
	soc_CI_TEST_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x55555555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_TEST_DATA1r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80021,
	0,
	1,
	soc_CI_TEST_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x55555555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_TEST_DATA2r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80022,
	0,
	1,
	soc_CI_TEST_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x55555555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_TEST_DATA3r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80023,
	0,
	1,
	soc_CI_TEST_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x55555555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_TEST_DATA4r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80024,
	0,
	1,
	soc_CI_TEST_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x55555555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_TEST_DATA5r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80025,
	0,
	1,
	soc_CI_TEST_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x55555555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_TEST_DATA6r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80026,
	0,
	1,
	soc_CI_TEST_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x55555555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CI_TEST_DATA7r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x80027,
	0,
	1,
	soc_CI_TEST_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x55555555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_TRACE_IF_CI_TM_CAPT_0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2007900,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_TRACE_IF_CI_TM_CAPT_1r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2007a00,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_TRACE_IF_CI_TM_CAPT_2r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2007b00,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_CAPT_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_TRACE_IF_CI_TM_CONTROLr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2007100,
	0,
	3,
	soc_CI_TRACE_IF_CI_TM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_TRACE_IF_CI_TM_COUNTERr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2007200,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_TRACE_IF_CI_TM_FIELD_MASK0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2007300,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_TRACE_IF_CI_TM_FIELD_MASK1r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2007400,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_TRACE_IF_CI_TM_FIELD_MASK2r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2007500,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_TRACE_IF_CI_TM_FIELD_VALUE0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2007600,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_TRACE_IF_CI_TM_FIELD_VALUE1r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2007700,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_TRACE_IF_CI_TM_FIELD_VALUE2r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2007800,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_TRACE_IF_STATUSr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2007c00,
	0,
	3,
	soc_CI_TRACE_IF_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_TRACE_IF_STATUS_MASKr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2007d00,
	0,
	3,
	soc_CI_TRACE_IF_STATUS_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_TRACE_IF_TM_RD_CAPT_0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2005b00,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_TRACE_IF_TM_RD_CAPT_1r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2005c00,
	0,
	1,
	soc_CI_TRACE_IF_TM_RD_CAPT_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_TRACE_IF_TM_RD_CONTROLr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2005500,
	0,
	3,
	soc_CI_TRACE_IF_CI_TM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_TRACE_IF_TM_RD_COUNTERr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2005600,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_TRACE_IF_TM_RD_FIELD_MASK0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2005700,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_TRACE_IF_TM_RD_FIELD_MASK1r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2005800,
	0,
	1,
	soc_CI_TRACE_IF_TM_RD_FIELD_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_TRACE_IF_TM_RD_FIELD_VALUE0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2005900,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_TRACE_IF_TM_RD_FIELD_VALUE1r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2005a00,
	0,
	1,
	soc_CI_TRACE_IF_TM_RD_FIELD_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_TRACE_IF_TM_WR_CAPT_0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2006b00,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_TRACE_IF_TM_WR_CAPT_1r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2006c00,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_TRACE_IF_TM_WR_CAPT_2r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2006d00,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_TRACE_IF_TM_WR_CAPT_3r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2006e00,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_TRACE_IF_TM_WR_CAPT_4r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2006f00,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_TRACE_IF_TM_WR_CAPT_5r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2007000,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_TRACE_IF_TM_WR_CONTROLr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2005d00,
	0,
	3,
	soc_CI_TRACE_IF_CI_TM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_TRACE_IF_TM_WR_COUNTERr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2005e00,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_TRACE_IF_TM_WR_FIELD_MASK0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2005f00,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_TRACE_IF_TM_WR_FIELD_MASK1r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2006000,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_TRACE_IF_TM_WR_FIELD_MASK2r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2006100,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_TRACE_IF_TM_WR_FIELD_MASK3r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2006200,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_TRACE_IF_TM_WR_FIELD_MASK4r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2006300,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_TRACE_IF_TM_WR_FIELD_MASK5r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2006400,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_TRACE_IF_TM_WR_FIELD_VALUE0r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2006500,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_TRACE_IF_TM_WR_FIELD_VALUE1r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2006600,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_TRACE_IF_TM_WR_FIELD_VALUE2r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2006700,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_TRACE_IF_TM_WR_FIELD_VALUE3r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2006800,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_TRACE_IF_TM_WR_FIELD_VALUE4r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2006900,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_TRACE_IF_TM_WR_FIELD_VALUE5r */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2006a00,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CI_ZQ_CMDr */
	soc_block_list[23],
	soc_genreg,
	1,
	0x2000e00,
	0,
	4,
	soc_CI_ZQ_CMDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000002f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80b90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x81b90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x82b90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x83b90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x84b90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x85b90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x86b90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x87b90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x88b90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x89b90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8ab90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8bb90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8cb90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8db90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8eb90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8fb90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_16r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x90b90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_17r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x91b90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_18r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x92b90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_19r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x93b90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_20r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x94b90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_21r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x95b90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_22r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x96b90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_23r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x97b90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_24r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x98b90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_25r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x99b90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_26r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9ab90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_27r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9bb90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_28r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9cb90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_29r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9db90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_30r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9eb90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_31r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9fb90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_32r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa0b90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_33r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa1b90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_34r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa2b90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_35r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa3b90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_36r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa4b90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_37r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa5b90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_38r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa6b90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_39r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa7b90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_40r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa8b90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_41r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa9b90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_42r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xaab90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_43r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xabb90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_44r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xacb90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_45r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xadb90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_46r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xaeb90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_47r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xafb90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_48r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb0b90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_49r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb1b90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_50r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb2b90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_51r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb3b90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_52r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb4b90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_53r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb5b90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_54r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb6b90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_55r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb7b90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_56r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb8b90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_57r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb9b90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_58r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbab90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_59r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbbb90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_60r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbcb90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_61r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbdb90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_62r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbeb90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC1_CHID_63r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbfb90,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80b92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x81b92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x82b92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x83b92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x84b92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x85b92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x86b92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x87b92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x88b92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x89b92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8ab92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8bb92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8cb92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8db92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8eb92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8fb92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_16r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x90b92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_17r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x91b92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_18r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x92b92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_19r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x93b92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_20r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x94b92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_21r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x95b92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_22r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x96b92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_23r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x97b92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_24r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x98b92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_25r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x99b92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_26r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9ab92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_27r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9bb92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_28r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9cb92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_29r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9db92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_30r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9eb92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_31r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9fb92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_32r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa0b92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_33r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa1b92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_34r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa2b92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_35r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa3b92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_36r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa4b92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_37r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa5b92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_38r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa6b92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_39r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa7b92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_40r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa8b92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_41r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa9b92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_42r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xaab92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_43r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xabb92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_44r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xacb92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_45r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xadb92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_46r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xaeb92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_47r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xafb92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_48r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb0b92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_49r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb1b92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_50r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb2b92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_51r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb3b92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_52r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb4b92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_53r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb5b92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_54r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb6b92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_55r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb7b92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_56r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb8b92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_57r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb9b92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_58r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbab92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_59r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbbb92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_60r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbcb92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_61r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbdb92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_62r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbeb92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC2_CHID_63r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbfb92,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80b94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x81b94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x82b94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x83b94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x84b94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x85b94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x86b94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x87b94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x88b94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x89b94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8ab94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8bb94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8cb94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8db94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8eb94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8fb94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_16r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x90b94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_17r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x91b94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_18r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x92b94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_19r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x93b94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_20r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x94b94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_21r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x95b94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_22r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x96b94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_23r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x97b94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_24r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x98b94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_25r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x99b94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_26r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9ab94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_27r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9bb94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_28r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9cb94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_29r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9db94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_30r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9eb94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_31r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9fb94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_32r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa0b94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_33r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa1b94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_34r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa2b94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_35r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa3b94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_36r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa4b94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_37r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa5b94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_38r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa6b94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_39r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa7b94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_40r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa8b94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_41r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa9b94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_42r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xaab94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_43r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xabb94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_44r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xacb94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_45r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xadb94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_46r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xaeb94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_47r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xafb94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_48r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb0b94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_49r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb1b94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_50r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb2b94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_51r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb3b94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_52r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb4b94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_53r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb5b94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_54r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb6b94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_55r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb7b94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_56r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb8b94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_57r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb9b94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_58r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbab94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_59r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbbb94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_60r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbcb94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_61r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbdb94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_62r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbeb94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC3_CHID_63r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbfb94,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80b96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x81b96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x82b96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x83b96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x84b96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x85b96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x86b96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x87b96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x88b96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x89b96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8ab96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8bb96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8cb96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8db96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8eb96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8fb96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_16r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x90b96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_17r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x91b96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_18r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x92b96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_19r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x93b96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_20r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x94b96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_21r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x95b96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_22r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x96b96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_23r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x97b96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_24r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x98b96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_25r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x99b96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_26r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9ab96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_27r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9bb96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_28r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9cb96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_29r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9db96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_30r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9eb96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_31r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9fb96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_32r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa0b96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_33r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa1b96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_34r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa2b96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_35r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa3b96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_36r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa4b96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_37r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa5b96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_38r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa6b96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_39r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa7b96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_40r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa8b96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_41r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa9b96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_42r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xaab96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_43r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xabb96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_44r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xacb96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_45r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xadb96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_46r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xaeb96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_47r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xafb96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_48r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb0b96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_49r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb1b96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_50r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb2b96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_51r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb3b96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_52r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb4b96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_53r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb5b96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_54r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb6b96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_55r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb7b96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_56r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb8b96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_57r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb9b96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_58r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbab96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_59r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbbb96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_60r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbcb96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_61r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbdb96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_62r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbeb96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLCHPMC4_CHID_63r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbfb96,
	SOC_REG_FLAG_RO,
	1,
	soc_CLCHPMC1_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLDROPCr */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80b16,
	SOC_REG_FLAG_RO,
	1,
	soc_CLDROPCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CLEARMPLSLABELENCOUNTEREDBITr */
	soc_block_list[43],
	soc_genreg,
	1,
	0x61b7,
	0,
	3,
	soc_CLEARMPLSLABELENCOUNTEREDBITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00113fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLGPMC1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80b80,
	SOC_REG_FLAG_RO,
	1,
	soc_CLGPMC1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLGPMC2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80b82,
	SOC_REG_FLAG_RO,
	1,
	soc_CLGPMC1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLGPMC3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80b84,
	SOC_REG_FLAG_RO,
	1,
	soc_CLGPMC1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLGPMC4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80b86,
	SOC_REG_FLAG_RO,
	1,
	soc_CLGPMC1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLGPMC5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80b88,
	SOC_REG_FLAG_RO,
	1,
	soc_CLGPMC1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLGPMC6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80b8a,
	SOC_REG_FLAG_RO,
	1,
	soc_CLGPMC1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLGPMC7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80b8c,
	SOC_REG_FLAG_RO,
	1,
	soc_CLGPMC1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLGPMC8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80b8e,
	SOC_REG_FLAG_RO,
	1,
	soc_CLGPMC1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLINK_ERRORr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf080002,
	0,
	4,
	soc_CLINK_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CLINK_ERROR_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3e000200,
	0,
	4,
	soc_CLINK_ERROR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLINK_ERROR_MASKr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf080003,
	0,
	4,
	soc_CLINK_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CLINK_ERROR_MASK_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3e000300,
	0,
	4,
	soc_CLINK_ERROR_MASK_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CLKACTr */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80008,
	SOC_REG_FLAG_RO,
	10,
	soc_CLKACTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_CMAC_CLEAR_ECC_STATUSr */
	soc_block_list[74],
	soc_genreg,
	1,
	0x42200,
	0,
	2,
	soc_CLP_CMAC_CLEAR_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_CMAC_CLEAR_FIFO_STATUSr */
	soc_block_list[74],
	soc_genreg,
	1,
	0x41900,
	SOC_REG_FLAG_RO,
	8,
	soc_CLP_CMAC_CLEAR_FIFO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_CMAC_CLEAR_RX_LSS_STATUSr */
	soc_block_list[74],
	soc_genreg,
	1,
	0x40c00,
	0,
	2,
	soc_CLP_CMAC_CLEAR_RX_LSS_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_CMAC_CTRLr */
	soc_block_list[74],
	soc_genreg,
	1,
	0x40000,
	SOC_REG_FLAG_SIGNAL,
	14,
	soc_CLP_CMAC_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00001040, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_CMAC_ECC_CTRLr */
	soc_block_list[74],
	soc_genreg,
	1,
	0x42000,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_CLP_CMAC_ECC_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_CMAC_ECC_STATUSr */
	soc_block_list[74],
	soc_genreg,
	1,
	0x42100,
	SOC_REG_FLAG_RO,
	2,
	soc_CLP_CMAC_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_CMAC_EEE_1_SEC_LINK_STATUS_TIMERr */
	soc_block_list[74],
	soc_genreg,
	1,
	0x41d00,
	0,
	1,
	soc_CLP_CMAC_EEE_1_SEC_LINK_STATUS_TIMERr_fields,
	SOC_RESET_VAL_DEC(0x000f4240, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_CMAC_EEE_CTRLr */
	soc_block_list[74],
	soc_genreg,
	1,
	0x41b00,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_CLP_CMAC_EEE_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_CMAC_EEE_TIMERSr */
	soc_block_list[74],
	soc_genreg,
	1,
	0x41c00,
	SOC_REG_FLAG_64_BITS,
	5,
	soc_CLP_CMAC_EEE_TIMERSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x01380000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_CMAC_FIFO_STATUSr */
	soc_block_list[74],
	soc_genreg,
	1,
	0x41800,
	SOC_REG_FLAG_RO,
	9,
	soc_CLP_CMAC_FIFO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_CMAC_LLFC_CTRLr */
	soc_block_list[74],
	soc_genreg,
	1,
	0x41200,
	SOC_REG_FLAG_SIGNAL,
	7,
	soc_CLP_CMAC_LLFC_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_CMAC_MODEr */
	soc_block_list[74],
	soc_genreg,
	1,
	0x40100,
	0,
	3,
	soc_CLP_CMAC_MODEr_fields,
	SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_CMAC_PAUSE_CTRLr */
	soc_block_list[74],
	soc_genreg,
	1,
	0x40d00,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	8,
	soc_CLP_CMAC_PAUSE_CTRLr_fields,
	SOC_RESET_VAL_DEC(0xfff1c000, 0x0000000f)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_CMAC_PFC_CTRLr */
	soc_block_list[74],
	soc_genreg,
	1,
	0x40e00,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	8,
	soc_CLP_CMAC_PFC_CTRLr_fields,
	SOC_RESET_VAL_DEC(0xffffc000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_CMAC_PFC_DAr */
	soc_block_list[74],
	soc_genreg,
	1,
	0x41100,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_CLP_CMAC_PFC_DAr_fields,
	SOC_RESET_VAL_DEC(0xc2000001, 0x00000180)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_CMAC_PFC_OPCODEr */
	soc_block_list[74],
	soc_genreg,
	1,
	0x41000,
	0,
	1,
	soc_CLP_CMAC_PFC_OPCODEr_fields,
	SOC_RESET_VAL_DEC(0x00000101, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_CMAC_PFC_TYPEr */
	soc_block_list[74],
	soc_genreg,
	1,
	0x40f00,
	0,
	1,
	soc_CLP_CMAC_PFC_TYPEr_fields,
	SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_CMAC_RX_CTRLr */
	soc_block_list[74],
	soc_genreg,
	1,
	0x40600,
	SOC_REG_FLAG_SIGNAL,
	7,
	soc_CLP_CMAC_RX_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x0000040c, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_CMAC_RX_LLFC_MSG_FIELDSr */
	soc_block_list[74],
	soc_genreg,
	1,
	0x41400,
	0,
	4,
	soc_CLP_CMAC_RX_LLFC_MSG_FIELDSr_fields,
	SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_CMAC_RX_LSS_CTRLr */
	soc_block_list[74],
	soc_genreg,
	1,
	0x40a00,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_CLP_CMAC_RX_LSS_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_CMAC_RX_LSS_STATUSr */
	soc_block_list[74],
	soc_genreg,
	1,
	0x40b00,
	SOC_REG_FLAG_RO,
	2,
	soc_CLP_CMAC_RX_LSS_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_CMAC_RX_MAC_SAr */
	soc_block_list[74],
	soc_genreg,
	1,
	0x40700,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_CLP_CMAC_RX_MAC_SAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_CMAC_RX_MAX_SIZEr */
	soc_block_list[74],
	soc_genreg,
	1,
	0x40800,
	0,
	1,
	soc_CLP_CMAC_RX_MAX_SIZEr_fields,
	SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_CMAC_RX_VLAN_TAGr */
	soc_block_list[74],
	soc_genreg,
	1,
	0x40900,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_CLP_CMAC_RX_VLAN_TAGr_fields,
	SOC_RESET_VAL_DEC(0x81008100, 0x00000003)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_CMAC_TIMESTAMP_ADJUSTr */
	soc_block_list[74],
	soc_genreg,
	1,
	0x41e00,
	0,
	3,
	soc_CLP_CMAC_TIMESTAMP_ADJUSTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_CMAC_TX_CTRLr */
	soc_block_list[74],
	soc_genreg,
	1,
	0x40400,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	12,
	soc_CLP_CMAC_TX_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x0000c802, 0x000000c0)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_CMAC_TX_FIFO_CREDITSr */
	soc_block_list[74],
	soc_genreg,
	1,
	0x41a00,
	0,
	1,
	soc_CLP_CMAC_TX_FIFO_CREDITSr_fields,
	SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_CMAC_TX_LLFC_MSG_FIELDSr */
	soc_block_list[74],
	soc_genreg,
	1,
	0x41300,
	0,
	3,
	soc_CLP_CMAC_TX_LLFC_MSG_FIELDSr_fields,
	SOC_RESET_VAL_DEC(0x0ffff200, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_CMAC_TX_MAC_SAr */
	soc_block_list[74],
	soc_genreg,
	1,
	0x40500,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_CLP_CMAC_TX_MAC_SAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_CMAC_TX_TIMESTAMP_FIFO_DATAr */
	soc_block_list[74],
	soc_genreg,
	1,
	0x41600,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	3,
	soc_CLP_CMAC_TX_TIMESTAMP_FIFO_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_CMAC_TX_TIMESTAMP_FIFO_STATUSr */
	soc_block_list[74],
	soc_genreg,
	1,
	0x41700,
	SOC_REG_FLAG_RO,
	1,
	soc_CLP_CMAC_TX_TIMESTAMP_FIFO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_CLP_CMAC_VERSION_IDr */
	soc_block_list[74],
	soc_genreg,
	1,
	0x42300,
	SOC_REG_FLAG_RO,
	1,
	soc_CLP_CMAC_VERSION_IDr_fields,
	SOC_RESET_VAL_DEC(0x0000a016, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_CMAC_VERSION_ID_BCM88660_A0r */
	soc_block_list[74],
	soc_genreg,
	1,
	0x42300,
	SOC_REG_FLAG_RO,
	1,
	soc_CLP_CMAC_VERSION_ID_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000a018, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_PORT_CMAC_MODEr */
	soc_block_list[74],
	soc_genreg,
	1,
	0x2025600,
	0,
	1,
	soc_CLP_PORT_CMAC_MODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_REG_040200r */
	soc_block_list[74],
	soc_genreg,
	1,
	0x40200,
	0,
	1,
	soc_CLP_REG_040200r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_REG_040300r */
	soc_block_list[74],
	soc_genreg,
	1,
	0x40300,
	0,
	1,
	soc_CLP_REG_040300r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_REG_041500r */
	soc_block_list[74],
	soc_genreg,
	1,
	0x41500,
	0,
	7,
	soc_CLP_REG_041500r_fields,
	SOC_RESET_VAL_DEC(0x00030b80, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_REG_060200r */
	soc_block_list[74],
	soc_portreg,
	1,
	0x60200,
	0,
	1,
	soc_CLP_REG_040200r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_REG_060300r */
	soc_block_list[74],
	soc_portreg,
	1,
	0x60300,
	0,
	1,
	soc_CLP_REG_040300r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_REG_061500r */
	soc_block_list[74],
	soc_portreg,
	1,
	0x61500,
	0,
	7,
	soc_CLP_REG_041500r_fields,
	SOC_RESET_VAL_DEC(0x00030b80, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_REG_062000r */
	soc_block_list[74],
	soc_portreg,
	1,
	0x62000,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_CLP_REG_061E00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_REG_062200r */
	soc_block_list[74],
	soc_portreg,
	1,
	0x62200,
	0,
	6,
	soc_CLP_REG_062200r_fields,
	SOC_RESET_VAL_DEC(0x000fb808, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_REG_062500r */
	soc_block_list[74],
	soc_portreg,
	1,
	0x62500,
	SOC_REG_FLAG_64_BITS,
	6,
	soc_CLP_REG_041F00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_REG_041F00r */
	soc_block_list[74],
	soc_genreg,
	1,
	0x41f00,
	SOC_REG_FLAG_64_BITS,
	6,
	soc_CLP_REG_041F00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_REG_061E00r */
	soc_block_list[74],
	soc_portreg,
	1,
	0x61e00,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_CLP_REG_061E00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_REG_061F00r */
	soc_block_list[74],
	soc_portreg,
	1,
	0x61f00,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_CLP_REG_061E00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_XMAC_CLEAR_FIFO_STATUSr */
	soc_block_list[74],
	soc_portreg,
	1,
	0x61900,
	SOC_REG_FLAG_RO,
	7,
	soc_CLP_XMAC_CLEAR_FIFO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_XMAC_CLEAR_RX_LSS_STATUSr */
	soc_block_list[74],
	soc_portreg,
	1,
	0x60c00,
	0,
	3,
	soc_CLP_XMAC_CLEAR_RX_LSS_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_XMAC_CTRLr */
	soc_block_list[74],
	soc_portreg,
	1,
	0x60000,
	SOC_REG_FLAG_SIGNAL,
	14,
	soc_CLP_CMAC_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00001040, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_XMAC_EEE_1_SEC_LINK_STATUS_TIMERr */
	soc_block_list[74],
	soc_portreg,
	1,
	0x61d00,
	0,
	1,
	soc_CLP_CMAC_EEE_1_SEC_LINK_STATUS_TIMERr_fields,
	SOC_RESET_VAL_DEC(0x000f4240, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_XMAC_EEE_CTRLr */
	soc_block_list[74],
	soc_portreg,
	1,
	0x61b00,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_CLP_CMAC_EEE_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_XMAC_EEE_TIMERSr */
	soc_block_list[74],
	soc_portreg,
	1,
	0x61c00,
	SOC_REG_FLAG_64_BITS,
	5,
	soc_CLP_XMAC_EEE_TIMERSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x01380000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_XMAC_FIFO_STATUSr */
	soc_block_list[74],
	soc_portreg,
	1,
	0x61800,
	SOC_REG_FLAG_RO,
	8,
	soc_CLP_XMAC_FIFO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_XMAC_GMII_EEE_CTRLr */
	soc_block_list[74],
	soc_portreg,
	1,
	0x62300,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_CLP_XMAC_GMII_EEE_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_XMAC_LH_HDR_3r */
	soc_block_list[74],
	soc_portreg,
	1,
	0x62100,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_CLP_XMAC_LH_HDR_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_XMAC_LLFC_CTRLr */
	soc_block_list[74],
	soc_portreg,
	1,
	0x61200,
	SOC_REG_FLAG_SIGNAL,
	7,
	soc_CLP_CMAC_LLFC_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_XMAC_MODEr */
	soc_block_list[74],
	soc_portreg,
	1,
	0x60100,
	0,
	3,
	soc_CLP_CMAC_MODEr_fields,
	SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_CLP_XMAC_OSTS_TIMESTAMP_ADJUSTr */
	soc_block_list[74],
	soc_portreg,
	1,
	0x62400,
	SOC_REG_FLAG_64_BITS,
	7,
	soc_CLP_XMAC_OSTS_TIMESTAMP_ADJUSTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_XMAC_OSTS_TIMESTAMP_ADJUST_BCM88660_A0r */
	soc_block_list[74],
	soc_portreg,
	1,
	0x62400,
	SOC_REG_FLAG_64_BITS,
	8,
	soc_CLP_XMAC_OSTS_TIMESTAMP_ADJUST_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_XMAC_PAUSE_CTRLr */
	soc_block_list[74],
	soc_portreg,
	1,
	0x60d00,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	9,
	soc_CLP_XMAC_PAUSE_CTRLr_fields,
	SOC_RESET_VAL_DEC(0xfff1c000, 0x0000001f)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000001f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_XMAC_PFC_CTRLr */
	soc_block_list[74],
	soc_portreg,
	1,
	0x60e00,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	8,
	soc_CLP_CMAC_PFC_CTRLr_fields,
	SOC_RESET_VAL_DEC(0xffffc000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_XMAC_PFC_DAr */
	soc_block_list[74],
	soc_portreg,
	1,
	0x61100,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_CLP_CMAC_PFC_DAr_fields,
	SOC_RESET_VAL_DEC(0xc2000001, 0x00000180)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_XMAC_PFC_OPCODEr */
	soc_block_list[74],
	soc_portreg,
	1,
	0x61000,
	0,
	1,
	soc_CLP_CMAC_PFC_OPCODEr_fields,
	SOC_RESET_VAL_DEC(0x00000101, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_XMAC_PFC_TYPEr */
	soc_block_list[74],
	soc_portreg,
	1,
	0x60f00,
	0,
	1,
	soc_CLP_CMAC_PFC_TYPEr_fields,
	SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_XMAC_RX_CTRLr */
	soc_block_list[74],
	soc_portreg,
	1,
	0x60600,
	SOC_REG_FLAG_SIGNAL,
	7,
	soc_CLP_XMAC_RX_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x0000040c, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_XMAC_RX_LLFC_MSG_FIELDSr */
	soc_block_list[74],
	soc_portreg,
	1,
	0x61400,
	0,
	4,
	soc_CLP_CMAC_RX_LLFC_MSG_FIELDSr_fields,
	SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_XMAC_RX_LSS_CTRLr */
	soc_block_list[74],
	soc_portreg,
	1,
	0x60a00,
	SOC_REG_FLAG_SIGNAL,
	8,
	soc_CLP_XMAC_RX_LSS_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_XMAC_RX_LSS_STATUSr */
	soc_block_list[74],
	soc_portreg,
	1,
	0x60b00,
	SOC_REG_FLAG_RO,
	3,
	soc_CLP_XMAC_RX_LSS_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_XMAC_RX_MAC_SAr */
	soc_block_list[74],
	soc_portreg,
	1,
	0x60700,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_CLP_CMAC_RX_MAC_SAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_XMAC_RX_MAX_SIZEr */
	soc_block_list[74],
	soc_portreg,
	1,
	0x60800,
	0,
	1,
	soc_CLP_CMAC_RX_MAX_SIZEr_fields,
	SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_XMAC_RX_VLAN_TAGr */
	soc_block_list[74],
	soc_portreg,
	1,
	0x60900,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_CLP_CMAC_RX_VLAN_TAGr_fields,
	SOC_RESET_VAL_DEC(0x81008100, 0x00000003)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_XMAC_TX_CTRLr */
	soc_block_list[74],
	soc_portreg,
	1,
	0x60400,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	12,
	soc_CLP_XMAC_TX_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x0000c802, 0x00000010)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_XMAC_TX_FIFO_CREDITSr */
	soc_block_list[74],
	soc_portreg,
	1,
	0x61a00,
	0,
	3,
	soc_CLP_XMAC_TX_FIFO_CREDITSr_fields,
	SOC_RESET_VAL_DEC(0x00010308, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_XMAC_TX_LLFC_MSG_FIELDSr */
	soc_block_list[74],
	soc_portreg,
	1,
	0x61300,
	0,
	3,
	soc_CLP_CMAC_TX_LLFC_MSG_FIELDSr_fields,
	SOC_RESET_VAL_DEC(0x0ffff200, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_XMAC_TX_MAC_SAr */
	soc_block_list[74],
	soc_portreg,
	1,
	0x60500,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_CLP_CMAC_TX_MAC_SAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_XMAC_TX_TIMESTAMP_FIFO_DATAr */
	soc_block_list[74],
	soc_portreg,
	1,
	0x61600,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	3,
	soc_CLP_CMAC_TX_TIMESTAMP_FIFO_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_XMAC_TX_TIMESTAMP_FIFO_STATUSr */
	soc_block_list[74],
	soc_portreg,
	1,
	0x61700,
	SOC_REG_FLAG_RO,
	1,
	soc_CLP_CMAC_TX_TIMESTAMP_FIFO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_CLP_XMAC_VERSION_IDr */
	soc_block_list[74],
	soc_portreg,
	1,
	0x62600,
	SOC_REG_FLAG_RO,
	1,
	soc_CLP_XMAC_VERSION_IDr_fields,
	SOC_RESET_VAL_DEC(0x0000b017, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_CLP_XMAC_VERSION_ID_BCM88660_A0r */
	soc_block_list[74],
	soc_portreg,
	1,
	0x62600,
	SOC_REG_FLAG_RO,
	1,
	soc_CLP_XMAC_VERSION_ID_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000b020, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMAC_CLEAR_ECC_STATUSr */
	soc_block_list[108],
	soc_portreg,
	1,
	0x42200,
	SOC_REG_FLAG_64_BITS,
	2,
	soc_CMAC_CLEAR_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMAC_CLEAR_ECC_STATUS_BCM56850_A0r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x82300,
	SOC_REG_FLAG_64_BITS,
	2,
	soc_CMAC_CLEAR_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMAC_CLEAR_FIFO_STATUSr */
	soc_block_list[108],
	soc_portreg,
	1,
	0x41900,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	8,
	soc_CMAC_CLEAR_FIFO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMAC_CLEAR_FIFO_STATUS_BCM56850_A0r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x81900,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	8,
	soc_CMAC_CLEAR_FIFO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMAC_CLEAR_RX_LSS_STATUSr */
	soc_block_list[108],
	soc_portreg,
	1,
	0x40c00,
	SOC_REG_FLAG_64_BITS,
	2,
	soc_CMAC_CLEAR_RX_LSS_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMAC_CLEAR_RX_LSS_STATUS_BCM56850_A0r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x80c00,
	SOC_REG_FLAG_64_BITS,
	2,
	soc_CMAC_CLEAR_RX_LSS_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMAC_CTRLr */
	soc_block_list[108],
	soc_portreg,
	1,
	0x40000,
	SOC_REG_FLAG_64_BITS,
	14,
	soc_CMAC_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00001040, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMAC_CTRL_BCM56850_A0r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x80000,
	SOC_REG_FLAG_64_BITS,
	16,
	soc_CMAC_CTRL_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00001040, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMAC_ECC_CTRLr */
	soc_block_list[108],
	soc_portreg,
	1,
	0x42000,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_CMAC_ECC_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMAC_ECC_CTRL_BCM56850_A0r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x82100,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_CMAC_ECC_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMAC_ECC_STATUSr */
	soc_block_list[108],
	soc_portreg,
	1,
	0x42100,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	2,
	soc_CMAC_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMAC_ECC_STATUS_BCM56850_A0r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x82200,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	2,
	soc_CMAC_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMAC_EEE_1_SEC_LINK_STATUS_TIMERr */
	soc_block_list[108],
	soc_portreg,
	1,
	0x41d00,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_CMAC_EEE_1_SEC_LINK_STATUS_TIMERr_fields,
	SOC_RESET_VAL_DEC(0x000f4240, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMAC_EEE_1_SEC_LINK_STATUS_TIMER_BCM56850_A0r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x81e00,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_CMAC_EEE_1_SEC_LINK_STATUS_TIMERr_fields,
	SOC_RESET_VAL_DEC(0x000f4240, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMAC_EEE_CTRLr */
	soc_block_list[108],
	soc_portreg,
	1,
	0x41b00,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_CMAC_EEE_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMAC_EEE_CTRL_BCM56850_A0r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x81c00,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_CMAC_EEE_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMAC_EEE_TIMERSr */
	soc_block_list[108],
	soc_portreg,
	1,
	0x41c00,
	SOC_REG_FLAG_64_BITS,
	5,
	soc_CMAC_EEE_TIMERSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x01380000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMAC_EEE_TIMERS_BCM56850_A0r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x81d00,
	SOC_REG_FLAG_64_BITS,
	5,
	soc_CMAC_EEE_TIMERSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x01380000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMAC_FIFO_STATUSr */
	soc_block_list[108],
	soc_portreg,
	1,
	0x41800,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	9,
	soc_CMAC_FIFO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMAC_FIFO_STATUS_BCM56850_A0r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x81800,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	9,
	soc_CMAC_FIFO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMAC_HCFC_CTRLr */
	soc_block_list[108],
	soc_portreg,
	1,
	0x41500,
	SOC_REG_FLAG_64_BITS,
	7,
	soc_CMAC_HCFC_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00030b80, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMAC_HCFC_CTRL_BCM56850_A0r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x81500,
	SOC_REG_FLAG_64_BITS,
	7,
	soc_CMAC_HCFC_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00030b80, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMAC_LAG_FAILOVER_STATUSr */
	soc_block_list[128],
	soc_portreg,
	1,
	0x81a00,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	2,
	soc_CMAC_LAG_FAILOVER_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMAC_LLFC_CTRLr */
	soc_block_list[108],
	soc_portreg,
	1,
	0x41200,
	SOC_REG_FLAG_64_BITS,
	7,
	soc_CMAC_LLFC_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMAC_LLFC_CTRL_BCM56850_A0r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x81200,
	SOC_REG_FLAG_64_BITS,
	7,
	soc_CMAC_LLFC_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMAC_MACSEC_CTRLr */
	soc_block_list[108],
	soc_portreg,
	1,
	0x41f00,
	SOC_REG_FLAG_64_BITS,
	6,
	soc_CMAC_MACSEC_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMAC_MACSEC_CTRL_BCM56850_A0r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x82000,
	SOC_REG_FLAG_64_BITS,
	6,
	soc_CMAC_MACSEC_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMAC_MODEr */
	soc_block_list[108],
	soc_portreg,
	1,
	0x40100,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_CMAC_MODEr_fields,
	SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMAC_MODE_BCM56850_A0r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x80100,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_CMAC_MODEr_fields,
	SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMAC_PAUSE_CTRLr */
	soc_block_list[108],
	soc_portreg,
	1,
	0x40d00,
	SOC_REG_FLAG_64_BITS,
	8,
	soc_CMAC_PAUSE_CTRLr_fields,
	SOC_RESET_VAL_DEC(0xfff1c000, 0x0000000f)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMAC_PAUSE_CTRL_BCM56850_A0r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x80d00,
	SOC_REG_FLAG_64_BITS,
	8,
	soc_CMAC_PAUSE_CTRLr_fields,
	SOC_RESET_VAL_DEC(0xfff1c000, 0x0000000f)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMAC_PFC_CTRLr */
	soc_block_list[108],
	soc_portreg,
	1,
	0x40e00,
	SOC_REG_FLAG_64_BITS,
	8,
	soc_CMAC_PFC_CTRLr_fields,
	SOC_RESET_VAL_DEC(0xffffc000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMAC_PFC_CTRL_BCM56850_A0r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x80e00,
	SOC_REG_FLAG_64_BITS,
	8,
	soc_CMAC_PFC_CTRLr_fields,
	SOC_RESET_VAL_DEC(0xffffc000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMAC_PFC_DAr */
	soc_block_list[108],
	soc_portreg,
	1,
	0x41100,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_CMAC_PFC_DAr_fields,
	SOC_RESET_VAL_DEC(0xc2000001, 0x00000180)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMAC_PFC_DA_BCM56850_A0r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x81100,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_CMAC_PFC_DAr_fields,
	SOC_RESET_VAL_DEC(0xc2000001, 0x00000180)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMAC_PFC_OPCODEr */
	soc_block_list[108],
	soc_portreg,
	1,
	0x41000,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_CMAC_PFC_OPCODEr_fields,
	SOC_RESET_VAL_DEC(0x00000101, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMAC_PFC_OPCODE_BCM56850_A0r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x81000,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_CMAC_PFC_OPCODEr_fields,
	SOC_RESET_VAL_DEC(0x00000101, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMAC_PFC_TYPEr */
	soc_block_list[108],
	soc_portreg,
	1,
	0x40f00,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_CMAC_PFC_TYPEr_fields,
	SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMAC_PFC_TYPE_BCM56850_A0r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x80f00,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_CMAC_PFC_TYPEr_fields,
	SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMAC_RX_CTRLr */
	soc_block_list[108],
	soc_portreg,
	1,
	0x40600,
	SOC_REG_FLAG_64_BITS,
	7,
	soc_CMAC_RX_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x0000040c, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMAC_RX_CTRL_BCM56850_A0r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x80600,
	SOC_REG_FLAG_64_BITS,
	7,
	soc_CMAC_RX_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x0000040c, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMAC_RX_LLFC_MSG_FIELDSr */
	soc_block_list[108],
	soc_portreg,
	1,
	0x41400,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_CMAC_RX_LLFC_MSG_FIELDSr_fields,
	SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMAC_RX_LLFC_MSG_FIELDS_BCM56850_A0r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x81400,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_CMAC_RX_LLFC_MSG_FIELDSr_fields,
	SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMAC_RX_LSS_CTRLr */
	soc_block_list[108],
	soc_portreg,
	1,
	0x40a00,
	SOC_REG_FLAG_64_BITS,
	6,
	soc_CMAC_RX_LSS_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMAC_RX_LSS_CTRL_BCM56850_A0r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x80a00,
	SOC_REG_FLAG_64_BITS,
	6,
	soc_CMAC_RX_LSS_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMAC_RX_LSS_STATUSr */
	soc_block_list[108],
	soc_portreg,
	1,
	0x40b00,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	2,
	soc_CMAC_RX_LSS_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMAC_RX_LSS_STATUS_BCM56850_A0r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x80b00,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	2,
	soc_CMAC_RX_LSS_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMAC_RX_MAC_SAr */
	soc_block_list[108],
	soc_portreg,
	1,
	0x40700,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_CMAC_RX_MAC_SAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMAC_RX_MAC_SA_BCM56850_A0r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x80700,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_CMAC_RX_MAC_SAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMAC_RX_MAX_SIZEr */
	soc_block_list[108],
	soc_portreg,
	1,
	0x40800,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_CMAC_RX_MAX_SIZEr_fields,
	SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMAC_RX_MAX_SIZE_BCM56850_A0r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x80800,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_CMAC_RX_MAX_SIZEr_fields,
	SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMAC_RX_VLAN_TAGr */
	soc_block_list[108],
	soc_portreg,
	1,
	0x40900,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_CMAC_RX_VLAN_TAGr_fields,
	SOC_RESET_VAL_DEC(0x81008100, 0x00000003)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMAC_RX_VLAN_TAG_BCM56850_A0r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x80900,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_CMAC_RX_VLAN_TAGr_fields,
	SOC_RESET_VAL_DEC(0x81008100, 0x00000003)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMAC_SPARE0r */
	soc_block_list[108],
	soc_portreg,
	1,
	0x40200,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_CMAC_SPARE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMAC_SPARE1r */
	soc_block_list[108],
	soc_portreg,
	1,
	0x40300,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_CMAC_SPARE1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMAC_SPARE0_BCM56850_A0r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x80200,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_CMAC_SPARE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMAC_SPARE1_BCM56850_A0r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x80300,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_CMAC_SPARE1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMAC_TIMESTAMP_ADJUSTr */
	soc_block_list[108],
	soc_portreg,
	1,
	0x41e00,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_CMAC_TIMESTAMP_ADJUSTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMAC_TIMESTAMP_ADJUST_BCM56850_A0r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x81f00,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_CMAC_TIMESTAMP_ADJUSTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMAC_TX_CTRLr */
	soc_block_list[108],
	soc_portreg,
	1,
	0x40400,
	SOC_REG_FLAG_64_BITS,
	12,
	soc_CMAC_TX_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x0000c802, 0x000000c0)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMAC_TX_CTRL_BCM56850_A0r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x80400,
	SOC_REG_FLAG_64_BITS,
	13,
	soc_CMAC_TX_CTRL_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000c802, 0x000000c0)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMAC_TX_FIFO_CREDITSr */
	soc_block_list[108],
	soc_portreg,
	1,
	0x41a00,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_CMAC_TX_FIFO_CREDITSr_fields,
	SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMAC_TX_FIFO_CREDITS_BCM56850_A0r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x81b00,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_CMAC_TX_FIFO_CREDITSr_fields,
	SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMAC_TX_LLFC_MSG_FIELDSr */
	soc_block_list[108],
	soc_portreg,
	1,
	0x41300,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_CMAC_TX_LLFC_MSG_FIELDSr_fields,
	SOC_RESET_VAL_DEC(0x0ffff200, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMAC_TX_LLFC_MSG_FIELDS_BCM56850_A0r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x81300,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_CMAC_TX_LLFC_MSG_FIELDSr_fields,
	SOC_RESET_VAL_DEC(0x0ffff200, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMAC_TX_MAC_SAr */
	soc_block_list[108],
	soc_portreg,
	1,
	0x40500,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_CMAC_TX_MAC_SAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMAC_TX_MAC_SA_BCM56850_A0r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x80500,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_CMAC_TX_MAC_SAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMAC_TX_MEMORY_TM_CTRLr */
	soc_block_list[128],
	soc_portreg,
	1,
	0x82400,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_CMAC_TX_MEMORY_TM_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMAC_TX_TIMESTAMP_FIFO_DATAr */
	soc_block_list[108],
	soc_portreg,
	1,
	0x41600,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	3,
	soc_CMAC_TX_TIMESTAMP_FIFO_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMAC_TX_TIMESTAMP_FIFO_DATA_BCM56850_A0r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x81600,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	3,
	soc_CMAC_TX_TIMESTAMP_FIFO_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMAC_TX_TIMESTAMP_FIFO_STATUSr */
	soc_block_list[108],
	soc_portreg,
	1,
	0x41700,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_CMAC_TX_TIMESTAMP_FIFO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMAC_TX_TIMESTAMP_FIFO_STATUS_BCM56850_A0r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x81700,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_CMAC_TX_TIMESTAMP_FIFO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMAC_VERSION_IDr */
	soc_block_list[108],
	soc_portreg,
	1,
	0x42300,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_CMAC_VERSION_IDr_fields,
	SOC_RESET_VAL_DEC(0x0000a015, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_CMAC_VERSION_ID_BCM56640_A0r */
	soc_block_list[108],
	soc_portreg,
	1,
	0x42300,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_CMAC_VERSION_ID_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000a017, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMAC_VERSION_ID_BCM56850_A0r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x82500,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_CMAC_VERSION_ID_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x0002a014, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMICD_M0_IDM_IDM_INTERRUPT_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18103a00,
	SOC_REG_FLAG_RO,
	3,
	soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMICD_M0_IDM_IDM_RESET_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18103800,
	0,
	2,
	soc_A9JTAG_M0_IDM_RESET_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMICD_M0_IDM_IDM_RESET_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18103804,
	SOC_REG_FLAG_RO,
	5,
	soc_A9JTAG_M0_IDM_IDM_RESET_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMICD_M0_IDM_IO_CONTROL_DIRECTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18103408,
	0,
	7,
	soc_CMICD_M0_IDM_IO_CONTROL_DIRECTr_fields,
	SOC_RESET_VAL_DEC(0x3fff0780, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fff3fbc, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMICD_M0_IDM_IO_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18103500,
	SOC_REG_FLAG_RO,
	1,
	soc_A9JTAG_M0_IDM_IO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMICD_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1810d90c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMICD_S0_IDM_IDM_ERROR_LOG_COMPLETEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1810d904,
	SOC_REG_FLAG_RO,
	3,
	soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMICD_S0_IDM_IDM_ERROR_LOG_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1810d900,
	0,
	7,
	soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMICD_S0_IDM_IDM_ERROR_LOG_FLAGSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1810d91c,
	SOC_REG_FLAG_RO,
	11,
	soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMICD_S0_IDM_IDM_ERROR_LOG_IDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1810d914,
	SOC_REG_FLAG_RO,
	2,
	soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMICD_S0_IDM_IDM_ERROR_LOG_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1810d908,
	SOC_REG_FLAG_RO,
	3,
	soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMICD_S0_IDM_IDM_INTERRUPT_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1810da00,
	SOC_REG_FLAG_RO,
	3,
	soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMICD_S0_IDM_IDM_IO_CONTROL_DIRECTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1810d408,
	0,
	1,
	soc_CMICD_S0_IDM_IDM_IO_CONTROL_DIRECTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000004, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CMICD_S0_IDM_IDM_IO_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1810d500,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_S2_IDM_IO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMICD_S0_IDM_IDM_RESET_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1810d800,
	0,
	2,
	soc_A9JTAG_M0_IDM_RESET_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMICD_S0_IDM_IDM_RESET_READ_IDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1810d808,
	SOC_REG_FLAG_RO,
	2,
	soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMICD_S0_IDM_IDM_RESET_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1810d804,
	SOC_REG_FLAG_RO,
	5,
	soc_A9JTAG_M0_IDM_IDM_RESET_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMICD_S0_IDM_IDM_RESET_WRITE_IDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1810d80c,
	SOC_REG_FLAG_RO,
	2,
	soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0)
    { /* SOC_REG_INT_CMICMINTIMERr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8001b,
	0,
	1,
	soc_CMICMINTIMERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_CMICMINTIMER_BCM56504_B0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8001c,
	0,
	1,
	soc_CMICMINTIMERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMICM_BSPI_B0_CNTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1690,
	0,
	2,
	soc_CMICM_BSPI_B0_CNTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMICM_BSPI_B0_CNTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1690,
	0,
	2,
	soc_CMICM_BSPI_B0_CNTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMICM_BSPI_B0_CNTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1690,
	0,
	2,
	soc_CMICM_BSPI_B0_CNTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMICM_BSPI_B0_STATUSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x168c,
	SOC_REG_FLAG_RO,
	7,
	soc_CMICM_BSPI_B0_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMICM_BSPI_B0_STATUS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x168c,
	SOC_REG_FLAG_RO,
	7,
	soc_CMICM_BSPI_B0_STATUS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMICM_BSPI_B0_STATUS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x168c,
	SOC_REG_FLAG_RO,
	7,
	soc_CMICM_BSPI_B0_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMICM_BSPI_B1_CNTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1698,
	0,
	2,
	soc_CMICM_BSPI_B1_CNTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMICM_BSPI_B1_CNTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1698,
	0,
	2,
	soc_CMICM_BSPI_B1_CNTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMICM_BSPI_B1_CNTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1698,
	0,
	2,
	soc_CMICM_BSPI_B1_CNTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMICM_BSPI_B1_STATUSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1694,
	SOC_REG_FLAG_RO,
	7,
	soc_CMICM_BSPI_B1_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMICM_BSPI_B1_STATUS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1694,
	SOC_REG_FLAG_RO,
	7,
	soc_CMICM_BSPI_B1_STATUS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMICM_BSPI_B1_STATUS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1694,
	SOC_REG_FLAG_RO,
	7,
	soc_CMICM_BSPI_B1_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMICM_BSPI_BUSY_STATUSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1684,
	SOC_REG_FLAG_RO,
	2,
	soc_CMICM_BSPI_BUSY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMICM_BSPI_BUSY_STATUS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1684,
	SOC_REG_FLAG_RO,
	2,
	soc_CMICM_BSPI_BUSY_STATUS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xfffffffe, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMICM_BSPI_BUSY_STATUS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1684,
	SOC_REG_FLAG_RO,
	2,
	soc_CMICM_BSPI_BUSY_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xfffffffe, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMICM_BSPI_INTR_STATUSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1688,
	SOC_REG_FLAG_RO,
	3,
	soc_CMICM_BSPI_INTR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMICM_BSPI_INTR_STATUS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1688,
	SOC_REG_FLAG_RO,
	3,
	soc_CMICM_BSPI_INTR_STATUS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMICM_BSPI_INTR_STATUS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1688,
	SOC_REG_FLAG_RO,
	3,
	soc_CMICM_BSPI_INTR_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMICM_BSPI_MAST_N_BOOTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1680,
	0,
	2,
	soc_CMICM_BSPI_MAST_N_BOOTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMICM_BSPI_MAST_N_BOOT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1680,
	0,
	2,
	soc_CMICM_BSPI_MAST_N_BOOT_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMICM_BSPI_MAST_N_BOOT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1680,
	0,
	2,
	soc_CMICM_BSPI_MAST_N_BOOT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMICM_COMMON_CONFIGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10194,
	0,
	4,
	soc_CMICM_COMMON_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMICM_COMMON_CONFIG_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10194,
	0,
	4,
	soc_CMICM_COMMON_CONFIG_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMICM_COMMON_CONFIG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10194,
	0,
	4,
	soc_CMICM_COMMON_CONFIG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMICM_REVIDr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10228,
	SOC_REG_FLAG_RO,
	1,
	soc_CMICM_REVIDr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMICM_REVID_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10228,
	SOC_REG_FLAG_RO,
	1,
	soc_CMICM_REVID_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMICM_REVID_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10228,
	SOC_REG_FLAG_RO,
	1,
	soc_CMICM_REVID_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0)
    { /* SOC_REG_INT_CMICTXCOSMASKr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8001c,
	0,
	1,
	soc_CMICTXCOSMASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CMICTXCOSMASK_BCM53314_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80015,
	0,
	1,
	soc_CMICTXCOSMASK_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_CMICTXCOSMASK_BCM56142_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8002d,
	0,
	1,
	soc_CMICTXCOSMASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CMICTXCOSMASK_BCM56150_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2025d00,
	0,
	1,
	soc_CMICTXCOSMASK_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMICTXCOSMASK_BCM56218_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80022,
	0,
	1,
	soc_CMICTXCOSMASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_CMICTXCOSMASK_BCM56224_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80015,
	0,
	1,
	soc_CMICTXCOSMASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_CMICTXCOSMASK_BCM56504_B0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8001d,
	0,
	1,
	soc_CMICTXCOSMASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_CMICTXCOSMASK_BCM56514_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80030,
	0,
	1,
	soc_CMICTXCOSMASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_CMIC_1000_BASE_X_MODEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x134,
	0,
	3,
	soc_CMIC_1000_BASE_X_MODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_CMIC_64BIT_STATS_CFGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x198,
	0,
	2,
	soc_CMIC_64BIT_STATS_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ff03ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_BROADSYNC_REF_CLK_GEN_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x106fc,
	0,
	2,
	soc_CMIC_BS_REF_CLK_GEN_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_BS0_CLK_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10704,
	0,
	3,
	soc_CMIC_BS0_CLK_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_BS0_CONFIGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10700,
	0,
	7,
	soc_CMIC_BS0_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000078, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_BS0_HEARTBEAT_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10708,
	0,
	1,
	soc_CMIC_BS_HEARTBEAT_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_BS0_HEARTBEAT_DOWN_DURATIONr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10710,
	0,
	1,
	soc_CMIC_BS_HEARTBEAT_DOWN_DURATION_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x03ffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_BS0_HEARTBEAT_UP_DURATIONr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1070c,
	0,
	1,
	soc_CMIC_BS_HEARTBEAT_UP_DURATION_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x03ffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_BS0_INITIAL_CRCr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1072c,
	0,
	1,
	soc_CMIC_BS_INITIAL_CRC_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_BS0_INPUT_TIME_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10720,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_BS_INPUT_TIME_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_BS0_INPUT_TIME_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10724,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_BS_INPUT_TIME_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_BS0_INPUT_TIME_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10728,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_BS_INPUT_TIME_2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_BS0_OUTPUT_TIME_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10714,
	0,
	3,
	soc_CMIC_BS_OUTPUT_TIME_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_BS0_OUTPUT_TIME_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10718,
	0,
	1,
	soc_CMIC_BS_OUTPUT_TIME_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_BS0_OUTPUT_TIME_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1071c,
	0,
	1,
	soc_CMIC_BS_OUTPUT_TIME_2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_BS1_CLK_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10804,
	0,
	3,
	soc_CMIC_BS0_CLK_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_BS1_CONFIGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10800,
	0,
	7,
	soc_CMIC_BS0_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000078, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_BS1_HEARTBEAT_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10808,
	0,
	1,
	soc_CMIC_BS_HEARTBEAT_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_BS1_HEARTBEAT_DOWN_DURATIONr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10810,
	0,
	1,
	soc_CMIC_BS_HEARTBEAT_DOWN_DURATION_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x03ffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_BS1_HEARTBEAT_UP_DURATIONr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1080c,
	0,
	1,
	soc_CMIC_BS_HEARTBEAT_UP_DURATION_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x03ffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_BS1_INITIAL_CRCr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1082c,
	0,
	1,
	soc_CMIC_BS_INITIAL_CRC_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_BS1_INPUT_TIME_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10820,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_BS_INPUT_TIME_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_BS1_INPUT_TIME_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10824,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_BS_INPUT_TIME_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_BS1_INPUT_TIME_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10828,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_BS_INPUT_TIME_2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_BS1_OUTPUT_TIME_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10814,
	0,
	3,
	soc_CMIC_BS_OUTPUT_TIME_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_BS1_OUTPUT_TIME_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10818,
	0,
	1,
	soc_CMIC_BS_OUTPUT_TIME_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_BS1_OUTPUT_TIME_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1081c,
	0,
	1,
	soc_CMIC_BS_OUTPUT_TIME_2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_BS_CAPTURE_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x36c,
	0,
	3,
	soc_CMIC_BS_CAPTURE_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_BS_CAPTURE_CTRL_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x36c,
	0,
	3,
	soc_CMIC_BS_CAPTURE_CTRL_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_BS_CAPTURE_CTRL_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x36c,
	0,
	3,
	soc_CMIC_BS_CAPTURE_CTRL_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_BS_CAPTURE_FREE_RUN_TIME_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x374,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_BS_CAPTURE_FREE_RUN_TIME_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_BS_CAPTURE_FREE_RUN_TIME_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x378,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_BS_CAPTURE_FREE_RUN_TIME_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_BS_CAPTURE_FREE_RUN_TIME_0_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x374,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_BS_CAPTURE_FREE_RUN_TIME_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_BS_CAPTURE_FREE_RUN_TIME_1_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x378,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_BS_CAPTURE_FREE_RUN_TIME_1_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_BS_CAPTURE_STATUSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x370,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_BS_CAPTURE_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_BS_CAPTURE_STATUS_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x370,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_BS_CAPTURE_STATUS_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_BS_CAPTURE_SYNC_TIME_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x384,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_BS_CAPTURE_FREE_RUN_TIME_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_BS_CAPTURE_SYNC_TIME_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x388,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_BS_CAPTURE_FREE_RUN_TIME_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_BS_CAPTURE_SYNC_TIME_0_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x384,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_BS_CAPTURE_FREE_RUN_TIME_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_BS_CAPTURE_SYNC_TIME_1_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x388,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_BS_CAPTURE_FREE_RUN_TIME_1_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_BS_CAPTURE_SYNT_TIME_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x37c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_BS_CAPTURE_FREE_RUN_TIME_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_BS_CAPTURE_SYNT_TIME_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x380,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_BS_CAPTURE_FREE_RUN_TIME_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_BS_CAPTURE_SYNT_TIME_0_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x37c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_BS_CAPTURE_FREE_RUN_TIME_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_BS_CAPTURE_SYNT_TIME_1_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x380,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_BS_CAPTURE_FREE_RUN_TIME_1_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_BS_CLK_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10504,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_CMIC_BS_CLK_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_BS_CLK_CTRL_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x348,
	0,
	3,
	soc_CMIC_BS_CLK_CTRL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_BS_CLK_CTRL_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x34c,
	0,
	2,
	soc_CMIC_BS_CLK_CTRL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_BS_CLK_CTRL_0_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x348,
	0,
	3,
	soc_CMIC_BS_CLK_CTRL_0_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_BS_CLK_CTRL_0_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x348,
	0,
	3,
	soc_CMIC_BS_CLK_CTRL_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_BS_CLK_CTRL_1_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x34c,
	0,
	2,
	soc_CMIC_BS_CLK_TOGGLE_TIME_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_BS_CLK_CTRL_1_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x34c,
	0,
	2,
	soc_CMIC_BS_CLK_CTRL_1_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_BS_CLK_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10504,
	0,
	3,
	soc_CMIC_BS_CLK_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_BS_CLK_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10504,
	0,
	3,
	soc_CMIC_BS_CLK_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_BS_CLK_TOGGLE_TIME_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x350,
	0,
	1,
	soc_CMIC_BS_CLK_TOGGLE_TIME_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_BS_CLK_TOGGLE_TIME_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x354,
	0,
	2,
	soc_CMIC_BS_CLK_TOGGLE_TIME_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_BS_CLK_TOGGLE_TIME_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x358,
	0,
	2,
	soc_CMIC_BS_CLK_TOGGLE_TIME_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_BS_CLK_TOGGLE_TIME_0_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x350,
	0,
	1,
	soc_CMIC_BS_CLK_TOGGLE_TIME_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_BS_CLK_TOGGLE_TIME_1_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x354,
	0,
	2,
	soc_CMIC_BS_CLK_TOGGLE_TIME_1_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_BS_CLK_TOGGLE_TIME_2_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x358,
	0,
	2,
	soc_CMIC_BS_CLK_CTRL_1_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_BS_CONFIGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x344,
	0,
	7,
	soc_CMIC_BS_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_BS_CONFIG_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10500,
	0,
	7,
	soc_CMIC_BS_CONFIG_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_BS_CONFIG_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x344,
	0,
	7,
	soc_CMIC_BS_CONFIG_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_BS_CONFIG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10500,
	0,
	7,
	soc_CMIC_BS_CONFIG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_BS_CONFIG_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10500,
	0,
	7,
	soc_CMIC_BS_CONFIG_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_BS_CONFIG_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x344,
	0,
	7,
	soc_CMIC_BS_CONFIG_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_BS_DRIFT_RATEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x338,
	0,
	3,
	soc_CMIC_BS_DRIFT_RATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_BS_DRIFT_RATE_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x338,
	0,
	3,
	soc_CMIC_BS_DRIFT_RATE_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_BS_DRIFT_RATE_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x338,
	0,
	3,
	soc_CMIC_BS_DRIFT_RATE_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_BS_HEARTBEAT_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x35c,
	0,
	3,
	soc_CMIC_BS_HEARTBEAT_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_BS_HEARTBEAT_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10508,
	0,
	1,
	soc_CMIC_LED_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_BS_HEARTBEAT_CTRL_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x35c,
	0,
	3,
	soc_CMIC_BS_HEARTBEAT_CTRL_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_BS_HEARTBEAT_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10508,
	0,
	1,
	soc_CMIC_BS_HEARTBEAT_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_BS_HEARTBEAT_CTRL_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10508,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CMIC_BS_HEARTBEAT_CTRL_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_BS_HEARTBEAT_CTRL_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x35c,
	0,
	3,
	soc_CMIC_BS_HEARTBEAT_CTRL_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_BS_HEARTBEAT_DOWN_DURATIONr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10510,
	0,
	1,
	soc_CMIC_BS_HEARTBEAT_DOWN_DURATIONr_fields,
	SOC_RESET_VAL_DEC(0x03ffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_BS_HEARTBEAT_DOWN_DURATION_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10510,
	0,
	1,
	soc_CMIC_BS_HEARTBEAT_DOWN_DURATION_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x03ffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_BS_HEARTBEAT_DOWN_DURATION_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10510,
	0,
	1,
	soc_CMIC_BS_HEARTBEAT_DOWN_DURATION_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x03ffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_BS_HEARTBEAT_UP_DURATIONr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1050c,
	0,
	1,
	soc_CMIC_BS_HEARTBEAT_UP_DURATIONr_fields,
	SOC_RESET_VAL_DEC(0x03ffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_BS_HEARTBEAT_UP_DURATION_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1050c,
	0,
	1,
	soc_CMIC_BS_HEARTBEAT_UP_DURATION_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x03ffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_BS_HEARTBEAT_UP_DURATION_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1050c,
	0,
	1,
	soc_CMIC_BS_HEARTBEAT_UP_DURATION_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x03ffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_BS_INITIAL_CRCr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x108,
	0,
	2,
	soc_CMIC_BS_INITIAL_CRCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_BS_INITIAL_CRC_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1052c,
	0,
	1,
	soc_CMIC_BS_INITIAL_CRC_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_BS_INITIAL_CRC_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x108,
	0,
	2,
	soc_CMIC_BS_INITIAL_CRC_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_BS_INITIAL_CRC_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x108,
	0,
	2,
	soc_CMIC_BS_INITIAL_CRC_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_BS_INITIAL_CRC_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1052c,
	0,
	1,
	soc_CMIC_BS_INITIAL_CRC_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_BS_INITIAL_CRC_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1052c,
	0,
	1,
	soc_CMIC_BS_INITIAL_CRC_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_BS_INITIAL_CRC_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x108,
	0,
	2,
	soc_CMIC_BS_INITIAL_CRC_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_BS_INPUT_TIME_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x360,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_STAT_DMA_CURRENTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_BS_INPUT_TIME_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x364,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_STAT_DMA_CURRENTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_BS_INPUT_TIME_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x368,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_BS_INPUT_TIME_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_BS_INPUT_TIME_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10520,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_STAT_DMA_CURRENTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_BS_INPUT_TIME_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10520,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_BS_INPUT_TIME_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_BS_INPUT_TIME_0_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10520,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_BS_INPUT_TIME_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_BS_INPUT_TIME_0_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x360,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_BS_INPUT_TIME_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_BS_INPUT_TIME_1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10524,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_STAT_DMA_CURRENTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_BS_INPUT_TIME_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10524,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_BS_INPUT_TIME_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_BS_INPUT_TIME_1_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10524,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_BS_INPUT_TIME_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_BS_INPUT_TIME_1_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x364,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_BS_INPUT_TIME_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_BS_INPUT_TIME_2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10528,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_BS_INPUT_TIME_2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_BS_INPUT_TIME_2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10528,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_BS_INPUT_TIME_2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_BS_INPUT_TIME_2_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10528,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_BS_INPUT_TIME_2_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_BS_INPUT_TIME_2_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x368,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_BS_INPUT_TIME_2_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_BS_OFFSET_ADJUST_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33c,
	0,
	1,
	soc_CMIC_BS_OFFSET_ADJUST_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_BS_OFFSET_ADJUST_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x340,
	0,
	3,
	soc_CMIC_BS_OFFSET_ADJUST_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_BS_OFFSET_ADJUST_0_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33c,
	0,
	1,
	soc_CMIC_BS_OFFSET_ADJUST_0_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_BS_OFFSET_ADJUST_0_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33c,
	0,
	1,
	soc_CMIC_BS_OFFSET_ADJUST_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_BS_OFFSET_ADJUST_1_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x340,
	0,
	3,
	soc_CMIC_BS_OFFSET_ADJUST_1_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_BS_OFFSET_ADJUST_1_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x340,
	0,
	3,
	soc_CMIC_BS_OFFSET_ADJUST_1_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_BS_OUTPUT_TIME_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10514,
	0,
	3,
	soc_CMIC_BS_OUTPUT_TIME_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_BS_OUTPUT_TIME_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10518,
	0,
	1,
	soc_CMIC_BS_OUTPUT_TIME_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_BS_OUTPUT_TIME_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1051c,
	0,
	1,
	soc_CMIC_BS_OUTPUT_TIME_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_BS_OUTPUT_TIME_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10514,
	0,
	3,
	soc_CMIC_BS_OUTPUT_TIME_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_BS_OUTPUT_TIME_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10514,
	0,
	3,
	soc_CMIC_BS_OUTPUT_TIME_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_BS_OUTPUT_TIME_1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10518,
	0,
	1,
	soc_CMIC_BS_OUTPUT_TIME_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_BS_OUTPUT_TIME_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10518,
	0,
	1,
	soc_CMIC_BS_OUTPUT_TIME_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_BS_OUTPUT_TIME_2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1051c,
	0,
	1,
	soc_CMIC_BS_OUTPUT_TIME_2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_BS_OUTPUT_TIME_2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1051c,
	0,
	1,
	soc_CMIC_BS_OUTPUT_TIME_2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_BS_REF_CLK_GEN_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10474,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_CMIC_BS_REF_CLK_GEN_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_BS_REF_CLK_GEN_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10474,
	0,
	2,
	soc_CMIC_BS_REF_CLK_GEN_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_BS_REF_CLK_GEN_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10474,
	0,
	2,
	soc_CMIC_BS_REF_CLK_GEN_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CMIC_CHIP_MODE_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x198,
	0,
	2,
	soc_CMIC_CHIP_MODE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_CHIP_PARITY_INTR_ENABLEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x878,
	0,
	1,
	soc_CMIC_CHIP_PARITY_INTR_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_CHIP_PARITY_INTR_ENABLE_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x878,
	0,
	1,
	soc_CMIC_CHIP_PARITY_INTR_ENABLE_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_CHIP_PARITY_INTR_ENABLE_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x878,
	0,
	1,
	soc_CMIC_CHIP_PARITY_INTR_ENABLE_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_CHIP_PARITY_INTR_STATUSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x874,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CHIP_PARITY_INTR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_CHIP_PARITY_INTR_STATUS_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x874,
	SOC_REG_FLAG_RO,
	11,
	soc_CMIC_CHIP_PARITY_INTR_STATUS_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_CHIP_PARITY_INTR_STATUS_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x874,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CHIP_PARITY_INTR_STATUS_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_CHIP_PARITY_INTR_STATUS_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x874,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CHIP_PARITY_INTR_STATUS_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_CMIC_CLK_ENABLEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x17c,
	0,
	1,
	soc_CMIC_CLK_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_2BIT_ECC_ERROR_STATUSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31454,
	SOC_REG_FLAG_RO,
	8,
	soc_CMIC_CMC0_2BIT_ECC_ERROR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_2BIT_ECC_ERROR_STATUS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31454,
	SOC_REG_FLAG_RO,
	8,
	soc_CMIC_CMC0_2BIT_ECC_ERROR_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_2BIT_ECC_ERROR_STATUS_MASKr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31458,
	0,
	8,
	soc_CMIC_CMC0_2BIT_ECC_ERROR_STATUS_MASKr_fields,
	SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_2BIT_ECC_ERROR_STATUS_MASK_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31458,
	0,
	8,
	soc_CMIC_CMC0_2BIT_ECC_ERROR_STATUS_MASK_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CCM_DMA_CFGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x313ac,
	0,
	4,
	soc_CMIC_CMC0_CCM_DMA_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_CCM_DMA_CFG_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x313ac,
	0,
	4,
	soc_CMIC_CMC0_CCM_DMA_CFG_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CCM_DMA_CFG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x313ac,
	0,
	4,
	soc_CMIC_CMC0_CCM_DMA_CFG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x313b4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x313b4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x313b4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x313b8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x313b8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x313b8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CCM_DMA_ECCERR_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x313bc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CCM_DMA_ECCERR_ADDR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x313bc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CCM_DMA_ECCERR_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x313c4,
	0,
	2,
	soc_CMIC_CMC0_CCM_DMA_ECCERR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CCM_DMA_ECCERR_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x313c4,
	0,
	2,
	soc_CMIC_CMC0_CCM_DMA_ECCERR_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CCM_DMA_ENTRY_COUNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x313a8,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_ENTRY_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_CCM_DMA_ENTRY_COUNT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x313a8,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_ENTRY_COUNT_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CCM_DMA_ENTRY_COUNT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x313a8,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_ENTRY_COUNT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x313a0,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x313a0,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x313a0,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x313a4,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x313a4,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x313a4,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CCM_DMA_STATr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x313b0,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_CMC0_CCM_DMA_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CCM_DMA_STATUS_CLRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x313c0,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_STATUS_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CCM_DMA_STATUS_CLR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x313c0,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_STATUS_CLR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_CCM_DMA_STAT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x313b0,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_CMC0_CCM_DMA_STAT_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CCM_DMA_STAT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x313b0,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_CMC0_CCM_DMA_STAT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CH0_COS_CTRL_RX_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31168,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CH0_COS_CTRL_RX_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3116c,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31168,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31168,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_CH0_COS_CTRL_RX_1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3116c,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CH0_COS_CTRL_RX_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3116c,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CH0_DMA_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31140,
	SOC_REG_FLAG_SIGNAL,
	8,
	soc_CMIC_CMC0_CH0_DMA_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_CH0_DMA_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31140,
	0,
	8,
	soc_CMIC_CMC0_CH0_DMA_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CH0_DMA_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31140,
	0,
	8,
	soc_CMIC_CMC0_CH0_DMA_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CH0_DMA_CURR_DESCr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x311a8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_CH0_DMA_CURR_DESC_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x311a8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CH0_DMA_CURR_DESC_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x311a8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CH1_COS_CTRL_RX_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31170,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CH1_COS_CTRL_RX_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31174,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_CH1_COS_CTRL_RX_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31170,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CH1_COS_CTRL_RX_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31170,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_CH1_COS_CTRL_RX_1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31174,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CH1_COS_CTRL_RX_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31174,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CH1_DMA_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31144,
	SOC_REG_FLAG_SIGNAL,
	8,
	soc_CMIC_CMC0_CH0_DMA_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_CH1_DMA_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31144,
	0,
	8,
	soc_CMIC_CMC0_CH0_DMA_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CH1_DMA_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31144,
	0,
	8,
	soc_CMIC_CMC0_CH0_DMA_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CH1_DMA_CURR_DESCr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x311ac,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_CH1_DMA_CURR_DESC_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x311ac,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CH1_DMA_CURR_DESC_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x311ac,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CH2_COS_CTRL_RX_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31178,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CH2_COS_CTRL_RX_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3117c,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_CH2_COS_CTRL_RX_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31178,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CH2_COS_CTRL_RX_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31178,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_CH2_COS_CTRL_RX_1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3117c,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CH2_COS_CTRL_RX_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3117c,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CH2_DMA_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31148,
	SOC_REG_FLAG_SIGNAL,
	8,
	soc_CMIC_CMC0_CH0_DMA_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_CH2_DMA_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31148,
	0,
	8,
	soc_CMIC_CMC0_CH0_DMA_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CH2_DMA_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31148,
	0,
	8,
	soc_CMIC_CMC0_CH0_DMA_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CH2_DMA_CURR_DESCr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x311b0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_CH2_DMA_CURR_DESC_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x311b0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CH2_DMA_CURR_DESC_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x311b0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CH3_COS_CTRL_RX_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31180,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CH3_COS_CTRL_RX_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31184,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_CH3_COS_CTRL_RX_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31180,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CH3_COS_CTRL_RX_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31180,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_CH3_COS_CTRL_RX_1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31184,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CH3_COS_CTRL_RX_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31184,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CH3_DMA_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3114c,
	SOC_REG_FLAG_SIGNAL,
	8,
	soc_CMIC_CMC0_CH0_DMA_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_CH3_DMA_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3114c,
	0,
	8,
	soc_CMIC_CMC0_CH0_DMA_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CH3_DMA_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3114c,
	0,
	8,
	soc_CMIC_CMC0_CH0_DMA_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CH3_DMA_CURR_DESCr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x311b4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_CH3_DMA_CURR_DESC_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x311b4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CH3_DMA_CURR_DESC_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x311b4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CONFIGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31108,
	0,
	3,
	soc_CMIC_CMC0_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_CONFIG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31108,
	0,
	3,
	soc_CMIC_CMC0_CONFIG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_DMA_CH0_INTR_COALr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31188,
	0,
	3,
	soc_CMIC_CMC0_DMA_CH0_INTR_COALr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_DMA_CH0_INTR_COAL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31188,
	0,
	3,
	soc_CMIC_CMC0_DMA_CH0_INTR_COAL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_DMA_CH0_INTR_COAL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31188,
	0,
	3,
	soc_CMIC_CMC0_DMA_CH0_INTR_COAL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_DMA_CH1_INTR_COALr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3118c,
	0,
	3,
	soc_CMIC_CMC0_DMA_CH0_INTR_COALr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_DMA_CH1_INTR_COAL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3118c,
	0,
	3,
	soc_CMIC_CMC0_DMA_CH0_INTR_COAL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_DMA_CH1_INTR_COAL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3118c,
	0,
	3,
	soc_CMIC_CMC0_DMA_CH0_INTR_COAL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_DMA_CH2_INTR_COALr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31190,
	0,
	3,
	soc_CMIC_CMC0_DMA_CH0_INTR_COALr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_DMA_CH2_INTR_COAL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31190,
	0,
	3,
	soc_CMIC_CMC0_DMA_CH0_INTR_COAL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_DMA_CH2_INTR_COAL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31190,
	0,
	3,
	soc_CMIC_CMC0_DMA_CH0_INTR_COAL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_DMA_CH3_INTR_COALr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31194,
	0,
	3,
	soc_CMIC_CMC0_DMA_CH0_INTR_COALr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_DMA_CH3_INTR_COAL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31194,
	0,
	3,
	soc_CMIC_CMC0_DMA_CH0_INTR_COAL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_DMA_CH3_INTR_COAL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31194,
	0,
	3,
	soc_CMIC_CMC0_DMA_CH0_INTR_COAL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_DMA_DESC0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31158,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_DMA_DESC1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3115c,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_DMA_DESC2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31160,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_DMA_DESC3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31164,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_DMA_DESC0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31158,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_DMA_DESC0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31158,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_DMA_DESC1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3115c,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_DMA_DESC1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3115c,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_DMA_DESC2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31160,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_DMA_DESC2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31160,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_DMA_DESC3_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31164,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_DMA_DESC3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31164,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_DMA_STATr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31150,
	SOC_REG_FLAG_RO,
	32,
	soc_CMIC_CMC0_DMA_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_DMA_STAT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31150,
	SOC_REG_FLAG_RO,
	32,
	soc_CMIC_CMC0_DMA_STAT_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_DMA_STAT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31150,
	SOC_REG_FLAG_RO,
	32,
	soc_CMIC_CMC0_DMA_STAT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_DMA_STAT_CLRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x311a4,
	0,
	8,
	soc_CMIC_CMC0_DMA_STAT_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_DMA_STAT_CLR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x311a4,
	0,
	8,
	soc_CMIC_CMC0_DMA_STAT_CLR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_DMA_STAT_CLR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x311a4,
	0,
	8,
	soc_CMIC_CMC0_DMA_STAT_CLR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312c0,
	0,
	8,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_CFG_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312c0,
	0,
	8,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CFG_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_CFG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312c0,
	0,
	8,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CFG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31330,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31330,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31310,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31310,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31320,
	0,
	2,
	soc_CMIC_CMC0_CCM_DMA_ECCERR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31320,
	0,
	2,
	soc_CMIC_CMC0_CCM_DMA_ECCERR_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312f0,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312e0,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312e0,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312e0,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31354,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31354,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31354,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312f4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312f0,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312f0,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312f4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312f4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31384,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31384,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31384,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312d0,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312d0,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312d0,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_STATr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31364,
	SOC_REG_FLAG_RO,
	12,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31364,
	SOC_REG_FLAG_RO,
	4,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31364,
	SOC_REG_FLAG_RO,
	12,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31374,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31374,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31374,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_CFGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312c4,
	0,
	8,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_CFG_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312c4,
	0,
	8,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CFG_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_CFG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312c4,
	0,
	8,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CFG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31334,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31334,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31314,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31314,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31324,
	0,
	2,
	soc_CMIC_CMC0_CCM_DMA_ECCERR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31324,
	0,
	2,
	soc_CMIC_CMC0_CCM_DMA_ECCERR_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312f8,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312e4,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312e4,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312e4,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31358,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLD_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31358,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLD_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31358,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312fc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312f8,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312f8,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312fc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312fc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_OPCODEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31388,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_OPCODE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31388,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31388,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312d4,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312d4,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312d4,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_STATr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31368,
	SOC_REG_FLAG_RO,
	12,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31368,
	SOC_REG_FLAG_RO,
	4,
	soc_CMIC_CMC0_FIFO_CH1_RD_DMA_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31368,
	SOC_REG_FLAG_RO,
	12,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31378,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31378,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31378,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_CFGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312c8,
	0,
	8,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_CFG_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312c8,
	0,
	8,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CFG_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_CFG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312c8,
	0,
	8,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CFG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31338,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31338,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31318,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31318,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31328,
	0,
	2,
	soc_CMIC_CMC0_CCM_DMA_ECCERR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31328,
	0,
	2,
	soc_CMIC_CMC0_CCM_DMA_ECCERR_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31300,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312e8,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312e8,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312e8,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3135c,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLD_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3135c,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLD_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3135c,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31304,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31300,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31300,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31304,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31304,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_OPCODEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3138c,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_OPCODE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3138c,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3138c,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312d8,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312d8,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312d8,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_STATr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3136c,
	SOC_REG_FLAG_RO,
	12,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3136c,
	SOC_REG_FLAG_RO,
	4,
	soc_CMIC_CMC0_FIFO_CH2_RD_DMA_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3136c,
	SOC_REG_FLAG_RO,
	12,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3137c,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3137c,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3137c,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_CFGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312cc,
	0,
	8,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_CFG_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312cc,
	0,
	8,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CFG_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_CFG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312cc,
	0,
	8,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CFG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3133c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3133c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3131c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3131c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3132c,
	0,
	2,
	soc_CMIC_CMC0_CCM_DMA_ECCERR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3132c,
	0,
	2,
	soc_CMIC_CMC0_CCM_DMA_ECCERR_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31308,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312ec,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312ec,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312ec,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31360,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLD_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31360,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLD_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31360,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3130c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31308,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31308,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3130c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3130c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_OPCODEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31390,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_OPCODE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31390,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31390,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312dc,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312dc,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x312dc,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_STATr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31370,
	SOC_REG_FLAG_RO,
	12,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31370,
	SOC_REG_FLAG_RO,
	4,
	soc_CMIC_CMC0_FIFO_CH3_RD_DMA_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31370,
	SOC_REG_FLAG_RO,
	12,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31380,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31380,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31380,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_FIFO_RD_DMA_DEBUGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31394,
	0,
	2,
	soc_CMIC_CMC0_FIFO_RD_DMA_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FSCHAN_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31070,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_FSCHAN_ADDRESS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31070,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_ADDRESS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FSCHAN_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31070,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FSCHAN_DATA32r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31074,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_DATA32r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_FSCHAN_DATA32_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31074,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_DATA32_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FSCHAN_DATA32_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31074,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_DATA32_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FSCHAN_DATA64_HIr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3107c,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_DATA64_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_FSCHAN_DATA64_HI_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3107c,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_DATA64_HI_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FSCHAN_DATA64_HI_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3107c,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_DATA64_HI_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FSCHAN_DATA64_LOr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31078,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_DATA64_LOr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_FSCHAN_DATA64_LO_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31078,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_DATA64_LO_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FSCHAN_DATA64_LO_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31078,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_DATA64_LO_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31064,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_FSCHAN_ENABLE_PROGRAMMABLE_OPCODE_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31064,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_ENABLE_PROGRAMMABLE_OPCODE_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FSCHAN_ENABLE_PROGRAMMABLE_OPCODE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31064,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_ENABLE_PROGRAMMABLE_OPCODE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FSCHAN_OPCODEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3106c,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_FSCHAN_OPCODE_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3106c,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_ADDRESS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FSCHAN_OPCODE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3106c,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FSCHAN_STATUSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31068,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_FSCHAN_STATUS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31068,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_STATUS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_FSCHAN_STATUS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31068,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_HOSTMEM_ADDR_REMAP_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31474,
	0,
	6,
	soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_0r_fields,
	SOC_RESET_VAL_DEC(0x2b49ca30, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_HOSTMEM_ADDR_REMAP_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31478,
	0,
	6,
	soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_1r_fields,
	SOC_RESET_VAL_DEC(0x37ace2f6, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_HOSTMEM_ADDR_REMAP_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3147c,
	0,
	4,
	soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_2r_fields,
	SOC_RESET_VAL_DEC(0x000ffbbc, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_CMC0_HOSTMEM_ADDR_REMAP_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x314ac,
	0,
	1,
	soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_3r_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_HOSTMEM_ADDR_REMAP_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31474,
	0,
	6,
	soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x2b49ca30, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_CMC0_HOSTMEM_ADDR_REMAP_0_BCM56450_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31474,
	0,
	5,
	soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x040c2040, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_HOSTMEM_ADDR_REMAP_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31474,
	0,
	6,
	soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x2b49ca30, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_HOSTMEM_ADDR_REMAP_1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31478,
	0,
	6,
	soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x37ace2f6, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_CMC0_HOSTMEM_ADDR_REMAP_1_BCM56450_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31478,
	0,
	5,
	soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_1_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x09207185, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_HOSTMEM_ADDR_REMAP_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31478,
	0,
	6,
	soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x37ace2f6, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_HOSTMEM_ADDR_REMAP_2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3147c,
	0,
	4,
	soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000ffbbc, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_CMC0_HOSTMEM_ADDR_REMAP_2_BCM56450_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3147c,
	0,
	5,
	soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_2_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x0e34c2ca, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_HOSTMEM_ADDR_REMAP_2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3147c,
	0,
	4,
	soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000ffbbc, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_IRQ_STAT0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31400,
	SOC_REG_FLAG_RO,
	24,
	soc_CMIC_CMC0_IRQ_STAT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_IRQ_STAT1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31404,
	SOC_REG_FLAG_RO,
	22,
	soc_CMIC_CMC0_IRQ_STAT1r_fields,
	SOC_RESET_VAL_DEC(0x00180000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_IRQ_STAT2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31408,
	SOC_REG_FLAG_RO,
	32,
	soc_CMIC_CMC0_IRQ_STAT2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_IRQ_STAT3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3140c,
	SOC_REG_FLAG_RO,
	32,
	soc_CMIC_CMC0_IRQ_STAT3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_IRQ_STAT4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31410,
	SOC_REG_FLAG_RO,
	32,
	soc_CMIC_CMC0_IRQ_STAT4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_IRQ_STAT0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31400,
	SOC_REG_FLAG_RO,
	23,
	soc_CMIC_CMC0_IRQ_STAT0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_IRQ_STAT0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31400,
	SOC_REG_FLAG_RO,
	24,
	soc_CMIC_CMC0_IRQ_STAT0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_CMIC_CMC0_IRQ_STAT1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31404,
	SOC_REG_FLAG_RO,
	20,
	soc_CMIC_CMC0_IRQ_STAT1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00180000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_IRQ_STAT1_BCM56440_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31404,
	SOC_REG_FLAG_RO,
	22,
	soc_CMIC_CMC0_IRQ_STAT1_BCM56440_B0r_fields,
	SOC_RESET_VAL_DEC(0x00180000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMIC_CMC0_IRQ_STAT1_BCM56850_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31404,
	SOC_REG_FLAG_RO,
	23,
	soc_CMIC_CMC0_IRQ_STAT1_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00180000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_IRQ_STAT1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31404,
	SOC_REG_FLAG_RO,
	22,
	soc_CMIC_CMC0_IRQ_STAT1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00180000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_IRQ_STAT2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31408,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_IRQ_STAT2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_IRQ_STAT2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31408,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_IRQ_STAT2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_IRQ_STAT3_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3140c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_IRQ_STAT3_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_IRQ_STAT3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3140c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_IRQ_STAT3_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_IRQ_STAT4_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31410,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_IRQ_STAT3_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_IRQ_STAT4_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31410,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_IRQ_STAT3_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_MIIM_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31088,
	0,
	3,
	soc_CMIC_CMC0_MIIM_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_MIIM_ADDRESS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31088,
	0,
	3,
	soc_CMIC_CMC0_MIIM_ADDRESS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_MIIM_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31088,
	0,
	3,
	soc_CMIC_CMC0_MIIM_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_MIIM_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3108c,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_CMIC_CMC0_MIIM_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_MIIM_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3108c,
	0,
	2,
	soc_CMIC_CMC0_MIIM_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_MIIM_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3108c,
	0,
	2,
	soc_CMIC_CMC0_MIIM_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_MIIM_PARAMr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31080,
	0,
	6,
	soc_CMIC_CMC0_MIIM_PARAMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xe3ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_MIIM_PARAM_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31080,
	0,
	6,
	soc_CMIC_CMC0_MIIM_PARAM_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xe3ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_MIIM_PARAM_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31080,
	0,
	6,
	soc_CMIC_CMC0_MIIM_PARAM_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xe3ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_MIIM_READ_DATAr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31084,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_MIIM_READ_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_MIIM_READ_DATA_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31084,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MIIM_READ_DATA_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_MIIM_READ_DATA_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31084,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_MIIM_READ_DATA_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_MIIM_STATr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31090,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_MIIM_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_MIIM_STAT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31090,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_MIIM_STAT_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_MIIM_STAT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31090,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_MIIM_STAT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_PCIE_IRQ_MASK0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31414,
	0,
	24,
	soc_CMIC_CMC0_PCIE_IRQ_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_PCIE_IRQ_MASK1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31418,
	0,
	22,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_PCIE_IRQ_MASK2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3141c,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_PCIE_IRQ_MASK3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31420,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_PCIE_IRQ_MASK4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31424,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_PCIE_IRQ_MASK0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31414,
	0,
	23,
	soc_CMIC_CMC0_PCIE_IRQ_MASK0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_PCIE_IRQ_MASK0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31414,
	0,
	24,
	soc_CMIC_CMC0_PCIE_IRQ_MASK0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_CMIC_CMC0_PCIE_IRQ_MASK1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31418,
	0,
	20,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_PCIE_IRQ_MASK1_BCM56440_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31418,
	0,
	22,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1_BCM56440_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMIC_CMC0_PCIE_IRQ_MASK1_BCM56850_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31418,
	0,
	23,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_PCIE_IRQ_MASK1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31418,
	0,
	22,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_PCIE_IRQ_MASK2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3141c,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3141c,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_PCIE_IRQ_MASK3_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31420,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_PCIE_IRQ_MASK3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31420,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_PCIE_IRQ_MASK4_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31424,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_PCIE_IRQ_MASK4_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31424,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_PCIE_MISCELr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31470,
	0,
	3,
	soc_CMIC_CMC0_PCIE_MISCELr_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_PCIE_MISCEL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31470,
	0,
	3,
	soc_CMIC_CMC0_PCIE_MISCEL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_CMC0_PCIE_MISCEL_BCM56450_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31470,
	0,
	4,
	soc_CMIC_CMC0_PCIE_MISCEL_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_PCIE_MISCEL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31470,
	0,
	3,
	soc_CMIC_CMC0_PCIE_MISCEL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31480,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31480,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31480,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_PKT_COUNT_CH0_TXPKTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31484,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_PKT_COUNT_CH0_TXPKT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31484,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_PKT_COUNT_CH0_TXPKT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31484,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_PKT_COUNT_CH1_RXPKTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31488,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_PKT_COUNT_CH1_RXPKT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31488,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_PKT_COUNT_CH1_RXPKT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31488,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_PKT_COUNT_CH1_TXPKTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3148c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_PKT_COUNT_CH1_TXPKT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3148c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_PKT_COUNT_CH1_TXPKT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3148c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_PKT_COUNT_CH2_RXPKTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31490,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_PKT_COUNT_CH2_RXPKT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31490,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_PKT_COUNT_CH2_RXPKT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31490,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_PKT_COUNT_CH2_TXPKTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31494,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_PKT_COUNT_CH2_TXPKT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31494,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_PKT_COUNT_CH2_TXPKT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31494,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_PKT_COUNT_CH3_RXPKTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31498,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_PKT_COUNT_CH3_RXPKT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31498,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_PKT_COUNT_CH3_RXPKT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31498,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_PKT_COUNT_CH3_TXPKTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3149c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_PKT_COUNT_CH3_TXPKT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3149c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_PKT_COUNT_CH3_TXPKT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3149c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_PKT_COUNT_RXPKTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x314a0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_PKT_COUNT_RXPKT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x314a0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_PKT_COUNT_RXPKT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x314a0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_PKT_COUNT_TXPKTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x314a4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_PKT_COUNT_TXPKT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x314a4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_PKT_COUNT_TXPKT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x314a4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_PROGRAMMABLE_COS_MASK0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3119c,
	0,
	1,
	soc_CMIC_CMC0_PROGRAMMABLE_COS_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_PROGRAMMABLE_COS_MASK1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x311a0,
	0,
	1,
	soc_CMIC_CMC0_PROGRAMMABLE_COS_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_PROGRAMMABLE_COS_MASK0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3119c,
	0,
	1,
	soc_CMIC_CMC0_PROGRAMMABLE_COS_MASK0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_PROGRAMMABLE_COS_MASK0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3119c,
	0,
	1,
	soc_CMIC_CMC0_PROGRAMMABLE_COS_MASK0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_PROGRAMMABLE_COS_MASK1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x311a0,
	0,
	1,
	soc_CMIC_CMC0_PROGRAMMABLE_COS_MASK0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_PROGRAMMABLE_COS_MASK1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x311a0,
	0,
	1,
	soc_CMIC_CMC0_PROGRAMMABLE_COS_MASK0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_RCPU_IRQ_MASK0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31450,
	0,
	24,
	soc_CMIC_CMC0_PCIE_IRQ_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_RCPU_IRQ_MASK0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31450,
	0,
	23,
	soc_CMIC_CMC0_PCIE_IRQ_MASK0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_RCPU_IRQ_MASK0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31450,
	0,
	24,
	soc_CMIC_CMC0_PCIE_IRQ_MASK0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_RXBUF_THRESHOLD_CONFIGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31198,
	0,
	2,
	soc_CMIC_CMC0_RXBUF_THRESHOLD_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000104, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_RXBUF_THRESHOLD_CONFIG_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31198,
	0,
	2,
	soc_CMIC_CMC0_RXBUF_THRESHOLD_CONFIG_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000044, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_RXBUF_THRESHOLD_CONFIG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31198,
	0,
	2,
	soc_CMIC_CMC0_RXBUF_THRESHOLD_CONFIG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000104, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH0_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31600,
	0,
	4,
	soc_CMIC_CMC0_SBUSDMA_CH0_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH0_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31600,
	0,
	4,
	soc_CMIC_CMC0_SBUSDMA_CH0_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH0_COUNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31608,
	0,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31608,
	0,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31628,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31628,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31620,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31620,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31630,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31630,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31638,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31638,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3163c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3163c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3162c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3162c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31634,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31634,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31624,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31624,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31618,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31618,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31614,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31614,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316fc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH0_OPCODEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3160c,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH0_OPCODE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3160c,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH0_REQUESTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31604,
	0,
	10,
	soc_CMIC_CMC0_SBUSDMA_CH0_REQUESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH0_REQUEST_BCM56450_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31604,
	0,
	11,
	soc_CMIC_CMC0_SBUSDMA_CH0_REQUEST_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff3fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH0_REQUEST_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31604,
	0,
	10,
	soc_CMIC_CMC0_SBUSDMA_CH0_REQUEST_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31640,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31640,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31644,
	0,
	2,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31644,
	0,
	2,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31648,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31648,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3164c,
	0,
	4,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3164c,
	0,
	4,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31610,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31610,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH0_STATUSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3161c,
	SOC_REG_FLAG_RO,
	14,
	soc_CMIC_CMC0_SBUSDMA_CH0_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH0_STATUS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3161c,
	SOC_REG_FLAG_RO,
	14,
	soc_CMIC_CMC0_SBUSDMA_CH0_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH0_TIMERr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316f0,
	0,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_TIMERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH1_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31650,
	0,
	4,
	soc_CMIC_CMC0_SBUSDMA_CH0_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH1_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31650,
	0,
	4,
	soc_CMIC_CMC0_SBUSDMA_CH0_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH1_COUNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31658,
	0,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH1_COUNT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31658,
	0,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31678,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31678,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31670,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31670,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31680,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31680,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31688,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31688,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3168c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3168c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3167c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUEST_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3167c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31684,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31684,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31674,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31674,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31668,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31668,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31664,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31664,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31700,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH1_OPCODEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3165c,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH1_OPCODE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3165c,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH1_REQUESTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31654,
	0,
	10,
	soc_CMIC_CMC0_SBUSDMA_CH0_REQUESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH1_REQUEST_BCM56450_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31654,
	0,
	11,
	soc_CMIC_CMC0_SBUSDMA_CH0_REQUEST_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff3fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH1_REQUEST_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31654,
	0,
	10,
	soc_CMIC_CMC0_SBUSDMA_CH0_REQUEST_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31690,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31690,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31694,
	0,
	2,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31694,
	0,
	2,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31698,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31698,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3169c,
	0,
	4,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3169c,
	0,
	4,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31660,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31660,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH1_STATUSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3166c,
	SOC_REG_FLAG_RO,
	14,
	soc_CMIC_CMC0_SBUSDMA_CH0_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH1_STATUS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3166c,
	SOC_REG_FLAG_RO,
	14,
	soc_CMIC_CMC0_SBUSDMA_CH0_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH1_TIMERr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316f4,
	0,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_TIMERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH2_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316a0,
	0,
	4,
	soc_CMIC_CMC0_SBUSDMA_CH0_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH2_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316a0,
	0,
	4,
	soc_CMIC_CMC0_SBUSDMA_CH0_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH2_COUNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316a8,
	0,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH2_COUNT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316a8,
	0,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316c8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316c8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316c0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316c0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316d0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316d0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316d8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316d8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316dc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316dc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316cc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUEST_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316cc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316d4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316d4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316c4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316c4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316b8,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316b8,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316b4,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316b4,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31704,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH2_OPCODEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316ac,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH2_OPCODE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316ac,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH2_REQUESTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316a4,
	0,
	10,
	soc_CMIC_CMC0_SBUSDMA_CH0_REQUESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH2_REQUEST_BCM56450_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316a4,
	0,
	11,
	soc_CMIC_CMC0_SBUSDMA_CH0_REQUEST_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff3fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH2_REQUEST_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316a4,
	0,
	10,
	soc_CMIC_CMC0_SBUSDMA_CH0_REQUEST_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316e0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316e0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316e4,
	0,
	2,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316e4,
	0,
	2,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316e8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316e8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316ec,
	0,
	4,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316ec,
	0,
	4,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316b0,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316b0,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH2_STATUSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316bc,
	SOC_REG_FLAG_RO,
	14,
	soc_CMIC_CMC0_SBUSDMA_CH0_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH2_STATUS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316bc,
	SOC_REG_FLAG_RO,
	14,
	soc_CMIC_CMC0_SBUSDMA_CH0_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SBUSDMA_CH2_TIMERr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x316f8,
	0,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_TIMERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31004,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31004,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_SW_PIO_ACK_DATA_BEAT_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31004,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SCHAN_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31000,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_CMIC_CMC0_SCHAN_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00700007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_SCHAN_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31000,
	0,
	6,
	soc_CMIC_CMC0_SCHAN_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00700007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SCHAN_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31000,
	0,
	6,
	soc_CMIC_CMC0_SCHAN_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00700007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SCHAN_ERRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31008,
	SOC_REG_FLAG_RO,
	7,
	soc_CMIC_CMC0_SCHAN_ERRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xfffffff1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_SCHAN_ERR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31008,
	SOC_REG_FLAG_RO,
	7,
	soc_CMIC_CMC0_SCHAN_ERR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xfffffff1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SCHAN_ERR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31008,
	SOC_REG_FLAG_RO,
	7,
	soc_CMIC_CMC0_SCHAN_ERR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xfffffff1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_SCHAN_MESSAGEr */
	soc_block_list[0],
	soc_cpureg,
	22,
	0x3100c,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_SCHAN_MESSAGEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SCHAN_MESSAGE0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3100c,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SCHAN_MESSAGE1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31010,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SCHAN_MESSAGE2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31014,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SCHAN_MESSAGE3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31018,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SCHAN_MESSAGE4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3101c,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SCHAN_MESSAGE5r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31020,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SCHAN_MESSAGE6r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31024,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SCHAN_MESSAGE7r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31028,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SCHAN_MESSAGE8r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3102c,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SCHAN_MESSAGE9r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31030,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SCHAN_MESSAGE10r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31034,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SCHAN_MESSAGE11r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31038,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SCHAN_MESSAGE12r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3103c,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SCHAN_MESSAGE13r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31040,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SCHAN_MESSAGE14r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31044,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SCHAN_MESSAGE15r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31048,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SCHAN_MESSAGE16r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3104c,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SCHAN_MESSAGE17r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31050,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SCHAN_MESSAGE18r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31054,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SCHAN_MESSAGE19r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31058,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SCHAN_MESSAGE20r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3105c,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SCHAN_MESSAGE21r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31060,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SCHAN_MESSAGE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	22,
	0x3100c,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_SLAM_DMA_CFGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3120c,
	0,
	10,
	soc_CMIC_CMC0_SLAM_DMA_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31214,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_SLAM_DMA_ENTRY_COUNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31208,
	0,
	2,
	soc_CMIC_CMC0_SLAM_DMA_ENTRY_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_SLAM_DMA_PCIMEM_START_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31200,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_SLAM_DMA_SBUS_CMD_CONFIGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31218,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_SLAM_DMA_SBUS_START_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31204,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_SLAM_DMA_STATr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31210,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_CMC0_CCM_DMA_STAT_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_STAT_DMA_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x311c0,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_STAT_DMA_CFGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x311c4,
	0,
	8,
	soc_CMIC_CMC0_STAT_DMA_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_STAT_DMA_CURRENTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x311d4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_STAT_DMA_CURRENTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_STAT_DMA_PORTS_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x311c8,
	0,
	1,
	soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_STAT_DMA_PORTS_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x311cc,
	0,
	1,
	soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_STAT_DMA_PORTS_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x311d0,
	0,
	1,
	soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_STAT_DMA_SBUS_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x311d8,
	0,
	2,
	soc_CMIC_CMC0_STAT_DMA_SBUS_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_STAT_DMA_STATr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x311dc,
	SOC_REG_FLAG_RO,
	4,
	soc_CMIC_CMC0_STAT_DMA_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SW_INTR_CONFIGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x314a8,
	0,
	2,
	soc_CMIC_CMC0_SW_INTR_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_SW_INTR_CONFIG_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x314a8,
	0,
	2,
	soc_CMIC_CMC0_SW_INTR_CONFIG_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_SW_INTR_CONFIG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x314a8,
	0,
	2,
	soc_CMIC_CMC0_SW_INTR_CONFIG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_TABLE_DMA_CFGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3124c,
	0,
	9,
	soc_CMIC_CMC0_TABLE_DMA_CFGr_fields,
	SOC_RESET_VAL_DEC(0x02000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31254,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_TABLE_DMA_ENTRY_COUNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31248,
	0,
	2,
	soc_CMIC_CMC0_SLAM_DMA_ENTRY_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_TABLE_DMA_PCIMEM_START_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31240,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_TABLE_DMA_SBUS_CMD_CONFIGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31258,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_TABLE_DMA_SBUS_START_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31244,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_TABLE_DMA_STATr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31250,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_CMC0_TABLE_DMA_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_TM_CONTROL_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31100,
	0,
	12,
	soc_CMIC_CMC0_TM_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_TM_CONTROL_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31104,
	0,
	12,
	soc_CMIC_CMC0_TM_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMIC_CMC0_TM_CONTROL_0_BCM56850_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31100,
	0,
	11,
	soc_CMIC_CMC0_TM_CONTROL_0_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_TM_CONTROL_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31100,
	0,
	12,
	soc_CMIC_CMC0_TM_CONTROL_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMIC_CMC0_TM_CONTROL_1_BCM56850_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31104,
	0,
	11,
	soc_CMIC_CMC0_TM_CONTROL_0_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_TM_CONTROL_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31104,
	0,
	12,
	soc_CMIC_CMC0_TM_CONTROL_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_UC0_IRQ_MASK0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31428,
	0,
	24,
	soc_CMIC_CMC0_PCIE_IRQ_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_UC0_IRQ_MASK1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3142c,
	0,
	22,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_UC0_IRQ_MASK2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31430,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_UC0_IRQ_MASK3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31434,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_UC0_IRQ_MASK4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31438,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_UC0_IRQ_MASK0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31428,
	0,
	23,
	soc_CMIC_CMC0_PCIE_IRQ_MASK0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_UC0_IRQ_MASK0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31428,
	0,
	24,
	soc_CMIC_CMC0_PCIE_IRQ_MASK0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_CMIC_CMC0_UC0_IRQ_MASK1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3142c,
	0,
	20,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_UC0_IRQ_MASK1_BCM56440_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3142c,
	0,
	22,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1_BCM56440_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMIC_CMC0_UC0_IRQ_MASK1_BCM56850_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3142c,
	0,
	23,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_UC0_IRQ_MASK1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3142c,
	0,
	22,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_UC0_IRQ_MASK2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31430,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_UC0_IRQ_MASK2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31430,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_UC0_IRQ_MASK3_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31434,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_UC0_IRQ_MASK3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31434,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_UC0_IRQ_MASK4_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31438,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_UC0_IRQ_MASK4_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31438,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_UC1_IRQ_MASK0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3143c,
	0,
	24,
	soc_CMIC_CMC0_PCIE_IRQ_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_UC1_IRQ_MASK1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31440,
	0,
	22,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_UC1_IRQ_MASK2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31444,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_UC1_IRQ_MASK3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31448,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC0_UC1_IRQ_MASK4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3144c,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_UC1_IRQ_MASK0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3143c,
	0,
	23,
	soc_CMIC_CMC0_PCIE_IRQ_MASK0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_UC1_IRQ_MASK0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3143c,
	0,
	24,
	soc_CMIC_CMC0_PCIE_IRQ_MASK0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_CMIC_CMC0_UC1_IRQ_MASK1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31440,
	0,
	20,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_UC1_IRQ_MASK1_BCM56440_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31440,
	0,
	22,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1_BCM56440_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMIC_CMC0_UC1_IRQ_MASK1_BCM56850_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31440,
	0,
	23,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_UC1_IRQ_MASK1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31440,
	0,
	22,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_UC1_IRQ_MASK2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31444,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_UC1_IRQ_MASK2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31444,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_UC1_IRQ_MASK3_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31448,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_UC1_IRQ_MASK3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31448,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC0_UC1_IRQ_MASK4_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3144c,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC0_UC1_IRQ_MASK4_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3144c,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_2BIT_ECC_ERROR_STATUSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32454,
	SOC_REG_FLAG_RO,
	8,
	soc_CMIC_CMC0_2BIT_ECC_ERROR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_2BIT_ECC_ERROR_STATUS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32454,
	SOC_REG_FLAG_RO,
	8,
	soc_CMIC_CMC0_2BIT_ECC_ERROR_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_2BIT_ECC_ERROR_STATUS_MASKr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32458,
	0,
	8,
	soc_CMIC_CMC0_2BIT_ECC_ERROR_STATUS_MASKr_fields,
	SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_2BIT_ECC_ERROR_STATUS_MASK_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32458,
	0,
	8,
	soc_CMIC_CMC0_2BIT_ECC_ERROR_STATUS_MASK_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CCM_DMA_CFGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x323ac,
	0,
	4,
	soc_CMIC_CMC0_CCM_DMA_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_CCM_DMA_CFG_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x323ac,
	0,
	4,
	soc_CMIC_CMC0_CCM_DMA_CFG_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CCM_DMA_CFG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x323ac,
	0,
	4,
	soc_CMIC_CMC0_CCM_DMA_CFG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x323b4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x323b4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x323b4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x323b8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x323b8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x323b8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CCM_DMA_ECCERR_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x323bc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CCM_DMA_ECCERR_ADDR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x323bc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CCM_DMA_ECCERR_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x323c4,
	0,
	2,
	soc_CMIC_CMC0_CCM_DMA_ECCERR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CCM_DMA_ECCERR_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x323c4,
	0,
	2,
	soc_CMIC_CMC0_CCM_DMA_ECCERR_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CCM_DMA_ENTRY_COUNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x323a8,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_ENTRY_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_CCM_DMA_ENTRY_COUNT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x323a8,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_ENTRY_COUNT_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CCM_DMA_ENTRY_COUNT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x323a8,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_ENTRY_COUNT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x323a0,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x323a0,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x323a0,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x323a4,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x323a4,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x323a4,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CCM_DMA_STATr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x323b0,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_CMC0_CCM_DMA_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CCM_DMA_STATUS_CLRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x323c0,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_STATUS_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CCM_DMA_STATUS_CLR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x323c0,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_STATUS_CLR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_CCM_DMA_STAT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x323b0,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_CMC0_CCM_DMA_STAT_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CCM_DMA_STAT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x323b0,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_CMC0_CCM_DMA_STAT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CH0_COS_CTRL_RX_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32168,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CH0_COS_CTRL_RX_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3216c,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_CH0_COS_CTRL_RX_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32168,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CH0_COS_CTRL_RX_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32168,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_CH0_COS_CTRL_RX_1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3216c,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CH0_COS_CTRL_RX_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3216c,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CH0_DMA_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32140,
	SOC_REG_FLAG_SIGNAL,
	8,
	soc_CMIC_CMC0_CH0_DMA_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_CH0_DMA_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32140,
	0,
	8,
	soc_CMIC_CMC0_CH0_DMA_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CH0_DMA_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32140,
	0,
	8,
	soc_CMIC_CMC0_CH0_DMA_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CH0_DMA_CURR_DESCr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x321a8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_CH0_DMA_CURR_DESC_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x321a8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CH0_DMA_CURR_DESC_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x321a8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CH1_COS_CTRL_RX_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32170,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CH1_COS_CTRL_RX_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32174,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_CH1_COS_CTRL_RX_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32170,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CH1_COS_CTRL_RX_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32170,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_CH1_COS_CTRL_RX_1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32174,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CH1_COS_CTRL_RX_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32174,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CH1_DMA_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32144,
	SOC_REG_FLAG_SIGNAL,
	8,
	soc_CMIC_CMC0_CH0_DMA_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_CH1_DMA_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32144,
	0,
	8,
	soc_CMIC_CMC0_CH0_DMA_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CH1_DMA_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32144,
	0,
	8,
	soc_CMIC_CMC0_CH0_DMA_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CH1_DMA_CURR_DESCr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x321ac,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_CH1_DMA_CURR_DESC_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x321ac,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CH1_DMA_CURR_DESC_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x321ac,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CH2_COS_CTRL_RX_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32178,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CH2_COS_CTRL_RX_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3217c,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_CH2_COS_CTRL_RX_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32178,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CH2_COS_CTRL_RX_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32178,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_CH2_COS_CTRL_RX_1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3217c,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CH2_COS_CTRL_RX_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3217c,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CH2_DMA_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32148,
	SOC_REG_FLAG_SIGNAL,
	8,
	soc_CMIC_CMC0_CH0_DMA_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_CH2_DMA_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32148,
	0,
	8,
	soc_CMIC_CMC0_CH0_DMA_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CH2_DMA_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32148,
	0,
	8,
	soc_CMIC_CMC0_CH0_DMA_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CH2_DMA_CURR_DESCr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x321b0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_CH2_DMA_CURR_DESC_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x321b0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CH2_DMA_CURR_DESC_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x321b0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CH3_COS_CTRL_RX_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32180,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CH3_COS_CTRL_RX_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32184,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_CH3_COS_CTRL_RX_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32180,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CH3_COS_CTRL_RX_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32180,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_CH3_COS_CTRL_RX_1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32184,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CH3_COS_CTRL_RX_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32184,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CH3_DMA_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3214c,
	SOC_REG_FLAG_SIGNAL,
	8,
	soc_CMIC_CMC0_CH0_DMA_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_CH3_DMA_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3214c,
	0,
	8,
	soc_CMIC_CMC0_CH0_DMA_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CH3_DMA_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3214c,
	0,
	8,
	soc_CMIC_CMC0_CH0_DMA_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CH3_DMA_CURR_DESCr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x321b4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_CH3_DMA_CURR_DESC_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x321b4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CH3_DMA_CURR_DESC_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x321b4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CONFIGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32108,
	0,
	3,
	soc_CMIC_CMC0_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_CONFIG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32108,
	0,
	3,
	soc_CMIC_CMC0_CONFIG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_DMA_CH0_INTR_COALr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32188,
	0,
	3,
	soc_CMIC_CMC0_DMA_CH0_INTR_COALr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_DMA_CH0_INTR_COAL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32188,
	0,
	3,
	soc_CMIC_CMC0_DMA_CH0_INTR_COAL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_DMA_CH0_INTR_COAL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32188,
	0,
	3,
	soc_CMIC_CMC0_DMA_CH0_INTR_COAL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_DMA_CH1_INTR_COALr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3218c,
	0,
	3,
	soc_CMIC_CMC0_DMA_CH0_INTR_COALr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_DMA_CH1_INTR_COAL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3218c,
	0,
	3,
	soc_CMIC_CMC0_DMA_CH0_INTR_COAL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_DMA_CH1_INTR_COAL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3218c,
	0,
	3,
	soc_CMIC_CMC0_DMA_CH0_INTR_COAL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_DMA_CH2_INTR_COALr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32190,
	0,
	3,
	soc_CMIC_CMC0_DMA_CH0_INTR_COALr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_DMA_CH2_INTR_COAL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32190,
	0,
	3,
	soc_CMIC_CMC0_DMA_CH0_INTR_COAL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_DMA_CH2_INTR_COAL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32190,
	0,
	3,
	soc_CMIC_CMC0_DMA_CH0_INTR_COAL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_DMA_CH3_INTR_COALr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32194,
	0,
	3,
	soc_CMIC_CMC0_DMA_CH0_INTR_COALr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_DMA_CH3_INTR_COAL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32194,
	0,
	3,
	soc_CMIC_CMC0_DMA_CH0_INTR_COAL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_DMA_CH3_INTR_COAL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32194,
	0,
	3,
	soc_CMIC_CMC0_DMA_CH0_INTR_COAL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_DMA_DESC0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32158,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_DMA_DESC1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3215c,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_DMA_DESC2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32160,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_DMA_DESC3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32164,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_DMA_DESC0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32158,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_DMA_DESC0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32158,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_DMA_DESC1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3215c,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_DMA_DESC1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3215c,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_DMA_DESC2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32160,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_DMA_DESC2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32160,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_DMA_DESC3_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32164,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_DMA_DESC3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32164,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_DMA_STATr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32150,
	SOC_REG_FLAG_RO,
	32,
	soc_CMIC_CMC0_DMA_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_DMA_STAT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32150,
	SOC_REG_FLAG_RO,
	32,
	soc_CMIC_CMC0_DMA_STAT_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_DMA_STAT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32150,
	SOC_REG_FLAG_RO,
	32,
	soc_CMIC_CMC0_DMA_STAT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_DMA_STAT_CLRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x321a4,
	0,
	8,
	soc_CMIC_CMC0_DMA_STAT_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_DMA_STAT_CLR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x321a4,
	0,
	8,
	soc_CMIC_CMC0_DMA_STAT_CLR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_DMA_STAT_CLR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x321a4,
	0,
	8,
	soc_CMIC_CMC0_DMA_STAT_CLR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_CFGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322c0,
	0,
	8,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_CFG_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322c0,
	0,
	8,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CFG_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_CFG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322c0,
	0,
	8,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CFG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32330,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32330,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32310,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32310,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32320,
	0,
	2,
	soc_CMIC_CMC0_CCM_DMA_ECCERR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32320,
	0,
	2,
	soc_CMIC_CMC0_CCM_DMA_ECCERR_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322f0,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322e0,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322e0,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322e0,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32354,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32354,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32354,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322f4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322f0,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322f0,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322f4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322f4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_OPCODEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32384,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_OPCODE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32384,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32384,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322d0,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322d0,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322d0,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_STATr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32364,
	SOC_REG_FLAG_RO,
	12,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32364,
	SOC_REG_FLAG_RO,
	4,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32364,
	SOC_REG_FLAG_RO,
	12,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32374,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32374,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32374,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_CFGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322c4,
	0,
	8,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_CFG_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322c4,
	0,
	8,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CFG_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_CFG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322c4,
	0,
	8,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CFG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32334,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32334,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32314,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32314,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32324,
	0,
	2,
	soc_CMIC_CMC0_CCM_DMA_ECCERR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32324,
	0,
	2,
	soc_CMIC_CMC0_CCM_DMA_ECCERR_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322f8,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322e4,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322e4,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322e4,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32358,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLD_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32358,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLD_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32358,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322fc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322f8,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322f8,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322fc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322fc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_OPCODEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32388,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_OPCODE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32388,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32388,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322d4,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322d4,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322d4,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_STATr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32368,
	SOC_REG_FLAG_RO,
	12,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32368,
	SOC_REG_FLAG_RO,
	4,
	soc_CMIC_CMC0_FIFO_CH1_RD_DMA_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32368,
	SOC_REG_FLAG_RO,
	12,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32378,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32378,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32378,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_CFGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322c8,
	0,
	8,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_CFG_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322c8,
	0,
	8,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CFG_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_CFG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322c8,
	0,
	8,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CFG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32338,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32338,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32318,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32318,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32328,
	0,
	2,
	soc_CMIC_CMC0_CCM_DMA_ECCERR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32328,
	0,
	2,
	soc_CMIC_CMC0_CCM_DMA_ECCERR_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32300,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322e8,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322e8,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322e8,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3235c,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLD_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3235c,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLD_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3235c,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32304,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32300,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32300,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32304,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32304,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_OPCODEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3238c,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_OPCODE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3238c,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3238c,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322d8,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322d8,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322d8,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_STATr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3236c,
	SOC_REG_FLAG_RO,
	12,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3236c,
	SOC_REG_FLAG_RO,
	4,
	soc_CMIC_CMC0_FIFO_CH2_RD_DMA_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3236c,
	SOC_REG_FLAG_RO,
	12,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3237c,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3237c,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3237c,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_CFGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322cc,
	0,
	8,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_CFG_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322cc,
	0,
	8,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CFG_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_CFG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322cc,
	0,
	8,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CFG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3233c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3233c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3231c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3231c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3232c,
	0,
	2,
	soc_CMIC_CMC0_CCM_DMA_ECCERR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3232c,
	0,
	2,
	soc_CMIC_CMC0_CCM_DMA_ECCERR_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32308,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322ec,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322ec,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322ec,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32360,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLD_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32360,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLD_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32360,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3230c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32308,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32308,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3230c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3230c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_OPCODEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32390,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_OPCODE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32390,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32390,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322dc,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322dc,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x322dc,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_STATr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32370,
	SOC_REG_FLAG_RO,
	12,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32370,
	SOC_REG_FLAG_RO,
	4,
	soc_CMIC_CMC0_FIFO_CH3_RD_DMA_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32370,
	SOC_REG_FLAG_RO,
	12,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32380,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32380,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32380,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_FIFO_RD_DMA_DEBUGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32394,
	0,
	2,
	soc_CMIC_CMC0_FIFO_RD_DMA_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FSCHAN_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32070,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_FSCHAN_ADDRESS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32070,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_ADDRESS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FSCHAN_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32070,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FSCHAN_DATA32r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32074,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_DATA32r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_FSCHAN_DATA32_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32074,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_DATA32_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FSCHAN_DATA32_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32074,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_DATA32_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FSCHAN_DATA64_HIr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3207c,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_DATA64_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_FSCHAN_DATA64_HI_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3207c,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_DATA64_HI_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FSCHAN_DATA64_HI_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3207c,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_DATA64_HI_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FSCHAN_DATA64_LOr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32078,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_DATA64_LOr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_FSCHAN_DATA64_LO_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32078,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_DATA64_LO_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FSCHAN_DATA64_LO_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32078,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_DATA64_LO_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32064,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_FSCHAN_ENABLE_PROGRAMMABLE_OPCODE_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32064,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_ENABLE_PROGRAMMABLE_OPCODE_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FSCHAN_ENABLE_PROGRAMMABLE_OPCODE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32064,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_ENABLE_PROGRAMMABLE_OPCODE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FSCHAN_OPCODEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3206c,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_FSCHAN_OPCODE_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3206c,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_ADDRESS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FSCHAN_OPCODE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3206c,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FSCHAN_STATUSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32068,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_FSCHAN_STATUS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32068,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_STATUS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_FSCHAN_STATUS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32068,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_HOSTMEM_ADDR_REMAP_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32474,
	0,
	6,
	soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_0r_fields,
	SOC_RESET_VAL_DEC(0x2b49ca30, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_HOSTMEM_ADDR_REMAP_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32478,
	0,
	6,
	soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_1r_fields,
	SOC_RESET_VAL_DEC(0x37ace2f6, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_HOSTMEM_ADDR_REMAP_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3247c,
	0,
	4,
	soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_2r_fields,
	SOC_RESET_VAL_DEC(0x000ffbbc, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_CMC1_HOSTMEM_ADDR_REMAP_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x324ac,
	0,
	1,
	soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_3r_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_HOSTMEM_ADDR_REMAP_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32474,
	0,
	6,
	soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x2b49ca30, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_CMC1_HOSTMEM_ADDR_REMAP_0_BCM56450_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32474,
	0,
	5,
	soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x040c2040, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_HOSTMEM_ADDR_REMAP_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32474,
	0,
	6,
	soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x2b49ca30, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_HOSTMEM_ADDR_REMAP_1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32478,
	0,
	6,
	soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x37ace2f6, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_CMC1_HOSTMEM_ADDR_REMAP_1_BCM56450_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32478,
	0,
	5,
	soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_1_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x09207185, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_HOSTMEM_ADDR_REMAP_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32478,
	0,
	6,
	soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x37ace2f6, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_HOSTMEM_ADDR_REMAP_2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3247c,
	0,
	4,
	soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000ffbbc, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_CMC1_HOSTMEM_ADDR_REMAP_2_BCM56450_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3247c,
	0,
	5,
	soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_2_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x0e34c2ca, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_HOSTMEM_ADDR_REMAP_2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3247c,
	0,
	4,
	soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000ffbbc, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_IRQ_STAT0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32400,
	SOC_REG_FLAG_RO,
	24,
	soc_CMIC_CMC0_IRQ_STAT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_IRQ_STAT1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32404,
	SOC_REG_FLAG_RO,
	22,
	soc_CMIC_CMC0_IRQ_STAT1r_fields,
	SOC_RESET_VAL_DEC(0x00180000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_IRQ_STAT2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32408,
	SOC_REG_FLAG_RO,
	32,
	soc_CMIC_CMC0_IRQ_STAT2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_IRQ_STAT3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3240c,
	SOC_REG_FLAG_RO,
	32,
	soc_CMIC_CMC0_IRQ_STAT3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_IRQ_STAT4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32410,
	SOC_REG_FLAG_RO,
	32,
	soc_CMIC_CMC0_IRQ_STAT4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_IRQ_STAT0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32400,
	SOC_REG_FLAG_RO,
	23,
	soc_CMIC_CMC0_IRQ_STAT0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_IRQ_STAT0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32400,
	SOC_REG_FLAG_RO,
	24,
	soc_CMIC_CMC0_IRQ_STAT0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_CMIC_CMC1_IRQ_STAT1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32404,
	SOC_REG_FLAG_RO,
	20,
	soc_CMIC_CMC0_IRQ_STAT1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00180000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_IRQ_STAT1_BCM56440_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32404,
	SOC_REG_FLAG_RO,
	22,
	soc_CMIC_CMC0_IRQ_STAT1_BCM56440_B0r_fields,
	SOC_RESET_VAL_DEC(0x00180000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMIC_CMC1_IRQ_STAT1_BCM56850_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32404,
	SOC_REG_FLAG_RO,
	23,
	soc_CMIC_CMC0_IRQ_STAT1_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00180000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_IRQ_STAT1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32404,
	SOC_REG_FLAG_RO,
	22,
	soc_CMIC_CMC0_IRQ_STAT1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00180000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_IRQ_STAT2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32408,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_IRQ_STAT2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_IRQ_STAT2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32408,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_IRQ_STAT2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_IRQ_STAT3_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3240c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_IRQ_STAT3_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_IRQ_STAT3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3240c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_IRQ_STAT3_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_IRQ_STAT4_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32410,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_IRQ_STAT3_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_IRQ_STAT4_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32410,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_IRQ_STAT3_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_MIIM_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32088,
	0,
	3,
	soc_CMIC_CMC0_MIIM_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_MIIM_ADDRESS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32088,
	0,
	3,
	soc_CMIC_CMC0_MIIM_ADDRESS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_MIIM_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32088,
	0,
	3,
	soc_CMIC_CMC0_MIIM_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_MIIM_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3208c,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_CMIC_CMC0_MIIM_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_MIIM_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3208c,
	0,
	2,
	soc_CMIC_CMC0_MIIM_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_MIIM_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3208c,
	0,
	2,
	soc_CMIC_CMC0_MIIM_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_MIIM_PARAMr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32080,
	0,
	6,
	soc_CMIC_CMC0_MIIM_PARAMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xe3ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_MIIM_PARAM_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32080,
	0,
	6,
	soc_CMIC_CMC0_MIIM_PARAM_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xe3ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_MIIM_PARAM_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32080,
	0,
	6,
	soc_CMIC_CMC0_MIIM_PARAM_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xe3ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_MIIM_READ_DATAr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32084,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_MIIM_READ_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_MIIM_READ_DATA_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32084,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MIIM_READ_DATA_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_MIIM_READ_DATA_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32084,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_MIIM_READ_DATA_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_MIIM_STATr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32090,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_MIIM_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_MIIM_STAT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32090,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_MIIM_STAT_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_MIIM_STAT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32090,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_MIIM_STAT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_PCIE_IRQ_MASK0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32414,
	0,
	24,
	soc_CMIC_CMC0_PCIE_IRQ_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_PCIE_IRQ_MASK1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32418,
	0,
	22,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_PCIE_IRQ_MASK2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3241c,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_PCIE_IRQ_MASK3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32420,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_PCIE_IRQ_MASK4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32424,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_PCIE_IRQ_MASK0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32414,
	0,
	23,
	soc_CMIC_CMC0_PCIE_IRQ_MASK0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_PCIE_IRQ_MASK0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32414,
	0,
	24,
	soc_CMIC_CMC0_PCIE_IRQ_MASK0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_CMIC_CMC1_PCIE_IRQ_MASK1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32418,
	0,
	20,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_PCIE_IRQ_MASK1_BCM56440_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32418,
	0,
	22,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1_BCM56440_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMIC_CMC1_PCIE_IRQ_MASK1_BCM56850_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32418,
	0,
	23,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_PCIE_IRQ_MASK1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32418,
	0,
	22,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_PCIE_IRQ_MASK2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3241c,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_PCIE_IRQ_MASK2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3241c,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_PCIE_IRQ_MASK3_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32420,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_PCIE_IRQ_MASK3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32420,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_PCIE_IRQ_MASK4_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32424,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_PCIE_IRQ_MASK4_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32424,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_PCIE_MISCELr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32470,
	0,
	3,
	soc_CMIC_CMC0_PCIE_MISCELr_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_PCIE_MISCEL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32470,
	0,
	3,
	soc_CMIC_CMC0_PCIE_MISCEL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_CMC1_PCIE_MISCEL_BCM56450_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32470,
	0,
	4,
	soc_CMIC_CMC0_PCIE_MISCEL_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_PCIE_MISCEL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32470,
	0,
	3,
	soc_CMIC_CMC0_PCIE_MISCEL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_PKT_COUNT_CH0_RXPKTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32480,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_PKT_COUNT_CH0_RXPKT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32480,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_PKT_COUNT_CH0_RXPKT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32480,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_PKT_COUNT_CH0_TXPKTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32484,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_PKT_COUNT_CH0_TXPKT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32484,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_PKT_COUNT_CH0_TXPKT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32484,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_PKT_COUNT_CH1_RXPKTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32488,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_PKT_COUNT_CH1_RXPKT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32488,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_PKT_COUNT_CH1_RXPKT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32488,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_PKT_COUNT_CH1_TXPKTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3248c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_PKT_COUNT_CH1_TXPKT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3248c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_PKT_COUNT_CH1_TXPKT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3248c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_PKT_COUNT_CH2_RXPKTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32490,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_PKT_COUNT_CH2_RXPKT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32490,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_PKT_COUNT_CH2_RXPKT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32490,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_PKT_COUNT_CH2_TXPKTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32494,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_PKT_COUNT_CH2_TXPKT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32494,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_PKT_COUNT_CH2_TXPKT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32494,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_PKT_COUNT_CH3_RXPKTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32498,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_PKT_COUNT_CH3_RXPKT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32498,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_PKT_COUNT_CH3_RXPKT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32498,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_PKT_COUNT_CH3_TXPKTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3249c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_PKT_COUNT_CH3_TXPKT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3249c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_PKT_COUNT_CH3_TXPKT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3249c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_PKT_COUNT_RXPKTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x324a0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_PKT_COUNT_RXPKT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x324a0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_PKT_COUNT_RXPKT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x324a0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_PKT_COUNT_TXPKTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x324a4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_PKT_COUNT_TXPKT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x324a4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_PKT_COUNT_TXPKT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x324a4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_PROGRAMMABLE_COS_MASK0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3219c,
	0,
	1,
	soc_CMIC_CMC0_PROGRAMMABLE_COS_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_PROGRAMMABLE_COS_MASK1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x321a0,
	0,
	1,
	soc_CMIC_CMC0_PROGRAMMABLE_COS_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_PROGRAMMABLE_COS_MASK0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3219c,
	0,
	1,
	soc_CMIC_CMC0_PROGRAMMABLE_COS_MASK0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_PROGRAMMABLE_COS_MASK0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3219c,
	0,
	1,
	soc_CMIC_CMC0_PROGRAMMABLE_COS_MASK0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_PROGRAMMABLE_COS_MASK1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x321a0,
	0,
	1,
	soc_CMIC_CMC0_PROGRAMMABLE_COS_MASK0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_PROGRAMMABLE_COS_MASK1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x321a0,
	0,
	1,
	soc_CMIC_CMC0_PROGRAMMABLE_COS_MASK0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_RCPU_IRQ_MASK0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32450,
	0,
	24,
	soc_CMIC_CMC0_PCIE_IRQ_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_RCPU_IRQ_MASK0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32450,
	0,
	23,
	soc_CMIC_CMC0_PCIE_IRQ_MASK0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_RCPU_IRQ_MASK0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32450,
	0,
	24,
	soc_CMIC_CMC0_PCIE_IRQ_MASK0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_RXBUF_THRESHOLD_CONFIGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32198,
	0,
	2,
	soc_CMIC_CMC0_RXBUF_THRESHOLD_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000104, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_RXBUF_THRESHOLD_CONFIG_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32198,
	0,
	2,
	soc_CMIC_CMC0_RXBUF_THRESHOLD_CONFIG_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000044, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_RXBUF_THRESHOLD_CONFIG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32198,
	0,
	2,
	soc_CMIC_CMC0_RXBUF_THRESHOLD_CONFIG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000104, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH0_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32600,
	0,
	4,
	soc_CMIC_CMC0_SBUSDMA_CH0_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH0_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32600,
	0,
	4,
	soc_CMIC_CMC0_SBUSDMA_CH0_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH0_COUNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32608,
	0,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH0_COUNT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32608,
	0,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32628,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32628,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32620,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32620,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32630,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32630,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32638,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32638,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3263c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3263c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3262c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3262c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32634,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32634,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32624,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32624,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32618,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32618,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32614,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32614,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326fc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH0_OPCODEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3260c,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH0_OPCODE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3260c,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH0_REQUESTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32604,
	0,
	10,
	soc_CMIC_CMC0_SBUSDMA_CH0_REQUESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH0_REQUEST_BCM56450_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32604,
	0,
	11,
	soc_CMIC_CMC0_SBUSDMA_CH0_REQUEST_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff3fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH0_REQUEST_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32604,
	0,
	10,
	soc_CMIC_CMC0_SBUSDMA_CH0_REQUEST_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32640,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32640,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32644,
	0,
	2,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32644,
	0,
	2,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32648,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32648,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3264c,
	0,
	4,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3264c,
	0,
	4,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32610,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32610,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH0_STATUSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3261c,
	SOC_REG_FLAG_RO,
	14,
	soc_CMIC_CMC0_SBUSDMA_CH0_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH0_STATUS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3261c,
	SOC_REG_FLAG_RO,
	14,
	soc_CMIC_CMC0_SBUSDMA_CH0_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH0_TIMERr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326f0,
	0,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_TIMERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH1_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32650,
	0,
	4,
	soc_CMIC_CMC0_SBUSDMA_CH0_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH1_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32650,
	0,
	4,
	soc_CMIC_CMC0_SBUSDMA_CH0_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH1_COUNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32658,
	0,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH1_COUNT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32658,
	0,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32678,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32678,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32670,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32670,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32680,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32680,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32688,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32688,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3268c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3268c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3267c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUEST_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3267c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32684,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32684,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32674,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32674,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32668,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32668,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32664,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32664,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32700,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH1_OPCODEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3265c,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH1_OPCODE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3265c,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH1_REQUESTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32654,
	0,
	10,
	soc_CMIC_CMC0_SBUSDMA_CH0_REQUESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH1_REQUEST_BCM56450_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32654,
	0,
	11,
	soc_CMIC_CMC0_SBUSDMA_CH0_REQUEST_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff3fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH1_REQUEST_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32654,
	0,
	10,
	soc_CMIC_CMC0_SBUSDMA_CH0_REQUEST_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32690,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32690,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32694,
	0,
	2,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32694,
	0,
	2,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32698,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32698,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3269c,
	0,
	4,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3269c,
	0,
	4,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32660,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32660,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH1_STATUSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3266c,
	SOC_REG_FLAG_RO,
	14,
	soc_CMIC_CMC0_SBUSDMA_CH0_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH1_STATUS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3266c,
	SOC_REG_FLAG_RO,
	14,
	soc_CMIC_CMC0_SBUSDMA_CH0_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH1_TIMERr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326f4,
	0,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_TIMERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH2_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326a0,
	0,
	4,
	soc_CMIC_CMC0_SBUSDMA_CH0_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH2_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326a0,
	0,
	4,
	soc_CMIC_CMC0_SBUSDMA_CH0_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH2_COUNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326a8,
	0,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH2_COUNT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326a8,
	0,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326c8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326c8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326c0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326c0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326d0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326d0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326d8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326d8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326dc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326dc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326cc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUEST_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326cc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326d4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326d4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326c4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326c4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326b8,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326b8,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326b4,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326b4,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32704,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH2_OPCODEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326ac,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH2_OPCODE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326ac,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH2_REQUESTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326a4,
	0,
	10,
	soc_CMIC_CMC0_SBUSDMA_CH0_REQUESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH2_REQUEST_BCM56450_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326a4,
	0,
	11,
	soc_CMIC_CMC0_SBUSDMA_CH0_REQUEST_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff3fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH2_REQUEST_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326a4,
	0,
	10,
	soc_CMIC_CMC0_SBUSDMA_CH0_REQUEST_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326e0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326e0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326e4,
	0,
	2,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326e4,
	0,
	2,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326e8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326e8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326ec,
	0,
	4,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326ec,
	0,
	4,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326b0,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326b0,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH2_STATUSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326bc,
	SOC_REG_FLAG_RO,
	14,
	soc_CMIC_CMC0_SBUSDMA_CH0_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH2_STATUS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326bc,
	SOC_REG_FLAG_RO,
	14,
	soc_CMIC_CMC0_SBUSDMA_CH0_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SBUSDMA_CH2_TIMERr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x326f8,
	0,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_TIMERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32004,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32004,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_SW_PIO_ACK_DATA_BEAT_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32004,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SCHAN_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32000,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_CMIC_CMC0_SCHAN_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00700007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_SCHAN_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32000,
	0,
	6,
	soc_CMIC_CMC0_SCHAN_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00700007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SCHAN_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32000,
	0,
	6,
	soc_CMIC_CMC0_SCHAN_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00700007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SCHAN_ERRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32008,
	SOC_REG_FLAG_RO,
	7,
	soc_CMIC_CMC0_SCHAN_ERRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xfffffff1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_SCHAN_ERR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32008,
	SOC_REG_FLAG_RO,
	7,
	soc_CMIC_CMC0_SCHAN_ERR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xfffffff1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SCHAN_ERR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32008,
	SOC_REG_FLAG_RO,
	7,
	soc_CMIC_CMC0_SCHAN_ERR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xfffffff1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_SCHAN_MESSAGEr */
	soc_block_list[0],
	soc_cpureg,
	22,
	0x3200c,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_SCHAN_MESSAGEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SCHAN_MESSAGE0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3200c,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SCHAN_MESSAGE1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32010,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SCHAN_MESSAGE2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32014,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SCHAN_MESSAGE3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32018,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SCHAN_MESSAGE4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3201c,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SCHAN_MESSAGE5r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32020,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SCHAN_MESSAGE6r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32024,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SCHAN_MESSAGE7r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32028,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SCHAN_MESSAGE8r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3202c,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SCHAN_MESSAGE9r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32030,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SCHAN_MESSAGE10r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32034,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SCHAN_MESSAGE11r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32038,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SCHAN_MESSAGE12r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3203c,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SCHAN_MESSAGE13r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32040,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SCHAN_MESSAGE14r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32044,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SCHAN_MESSAGE15r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32048,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SCHAN_MESSAGE16r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3204c,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SCHAN_MESSAGE17r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32050,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SCHAN_MESSAGE18r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32054,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SCHAN_MESSAGE19r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32058,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SCHAN_MESSAGE20r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3205c,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SCHAN_MESSAGE21r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32060,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SCHAN_MESSAGE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	22,
	0x3200c,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_SLAM_DMA_CFGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3220c,
	0,
	10,
	soc_CMIC_CMC0_SLAM_DMA_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32214,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_SLAM_DMA_ENTRY_COUNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32208,
	0,
	2,
	soc_CMIC_CMC0_SLAM_DMA_ENTRY_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_SLAM_DMA_PCIMEM_START_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32200,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_SLAM_DMA_SBUS_CMD_CONFIGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32218,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_SLAM_DMA_SBUS_START_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32204,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_SLAM_DMA_STATr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32210,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_CMC0_CCM_DMA_STAT_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_STAT_DMA_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x321c0,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_STAT_DMA_CFGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x321c4,
	0,
	8,
	soc_CMIC_CMC0_STAT_DMA_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_STAT_DMA_CURRENTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x321d4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_STAT_DMA_CURRENTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_STAT_DMA_PORTS_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x321c8,
	0,
	1,
	soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_STAT_DMA_PORTS_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x321cc,
	0,
	1,
	soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_STAT_DMA_PORTS_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x321d0,
	0,
	1,
	soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_STAT_DMA_SBUS_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x321d8,
	0,
	2,
	soc_CMIC_CMC0_STAT_DMA_SBUS_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_STAT_DMA_STATr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x321dc,
	SOC_REG_FLAG_RO,
	4,
	soc_CMIC_CMC0_STAT_DMA_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SW_INTR_CONFIGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x324a8,
	0,
	2,
	soc_CMIC_CMC0_SW_INTR_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_SW_INTR_CONFIG_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x324a8,
	0,
	2,
	soc_CMIC_CMC0_SW_INTR_CONFIG_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_SW_INTR_CONFIG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x324a8,
	0,
	2,
	soc_CMIC_CMC0_SW_INTR_CONFIG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_TABLE_DMA_CFGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3224c,
	0,
	9,
	soc_CMIC_CMC0_TABLE_DMA_CFGr_fields,
	SOC_RESET_VAL_DEC(0x02000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32254,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_TABLE_DMA_ENTRY_COUNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32248,
	0,
	2,
	soc_CMIC_CMC0_SLAM_DMA_ENTRY_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_TABLE_DMA_PCIMEM_START_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32240,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_TABLE_DMA_SBUS_CMD_CONFIGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32258,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_TABLE_DMA_SBUS_START_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32244,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_TABLE_DMA_STATr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32250,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_CMC0_TABLE_DMA_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_TM_CONTROL_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32100,
	0,
	12,
	soc_CMIC_CMC0_TM_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_TM_CONTROL_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32104,
	0,
	12,
	soc_CMIC_CMC0_TM_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMIC_CMC1_TM_CONTROL_0_BCM56850_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32100,
	0,
	11,
	soc_CMIC_CMC0_TM_CONTROL_0_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_TM_CONTROL_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32100,
	0,
	12,
	soc_CMIC_CMC0_TM_CONTROL_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMIC_CMC1_TM_CONTROL_1_BCM56850_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32104,
	0,
	11,
	soc_CMIC_CMC0_TM_CONTROL_0_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_TM_CONTROL_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32104,
	0,
	12,
	soc_CMIC_CMC0_TM_CONTROL_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_UC0_IRQ_MASK0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32428,
	0,
	24,
	soc_CMIC_CMC0_PCIE_IRQ_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_UC0_IRQ_MASK1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3242c,
	0,
	22,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_UC0_IRQ_MASK2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32430,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_UC0_IRQ_MASK3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32434,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_UC0_IRQ_MASK4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32438,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_UC0_IRQ_MASK0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32428,
	0,
	23,
	soc_CMIC_CMC0_PCIE_IRQ_MASK0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_UC0_IRQ_MASK0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32428,
	0,
	24,
	soc_CMIC_CMC0_PCIE_IRQ_MASK0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_CMIC_CMC1_UC0_IRQ_MASK1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3242c,
	0,
	20,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_UC0_IRQ_MASK1_BCM56440_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3242c,
	0,
	22,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1_BCM56440_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMIC_CMC1_UC0_IRQ_MASK1_BCM56850_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3242c,
	0,
	23,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_UC0_IRQ_MASK1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3242c,
	0,
	22,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_UC0_IRQ_MASK2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32430,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_UC0_IRQ_MASK2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32430,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_UC0_IRQ_MASK3_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32434,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_UC0_IRQ_MASK3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32434,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_UC0_IRQ_MASK4_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32438,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_UC0_IRQ_MASK4_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32438,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_UC1_IRQ_MASK0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3243c,
	0,
	24,
	soc_CMIC_CMC0_PCIE_IRQ_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_UC1_IRQ_MASK1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32440,
	0,
	22,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_UC1_IRQ_MASK2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32444,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_UC1_IRQ_MASK3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32448,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC1_UC1_IRQ_MASK4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3244c,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_UC1_IRQ_MASK0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3243c,
	0,
	23,
	soc_CMIC_CMC0_PCIE_IRQ_MASK0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_UC1_IRQ_MASK0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3243c,
	0,
	24,
	soc_CMIC_CMC0_PCIE_IRQ_MASK0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_CMIC_CMC1_UC1_IRQ_MASK1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32440,
	0,
	20,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_UC1_IRQ_MASK1_BCM56440_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32440,
	0,
	22,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1_BCM56440_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMIC_CMC1_UC1_IRQ_MASK1_BCM56850_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32440,
	0,
	23,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_UC1_IRQ_MASK1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32440,
	0,
	22,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_UC1_IRQ_MASK2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32444,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_UC1_IRQ_MASK2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32444,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_UC1_IRQ_MASK3_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32448,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_UC1_IRQ_MASK3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32448,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC1_UC1_IRQ_MASK4_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3244c,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC1_UC1_IRQ_MASK4_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3244c,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_2BIT_ECC_ERROR_STATUSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33454,
	SOC_REG_FLAG_RO,
	8,
	soc_CMIC_CMC0_2BIT_ECC_ERROR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_2BIT_ECC_ERROR_STATUS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33454,
	SOC_REG_FLAG_RO,
	8,
	soc_CMIC_CMC0_2BIT_ECC_ERROR_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_2BIT_ECC_ERROR_STATUS_MASKr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33458,
	0,
	8,
	soc_CMIC_CMC0_2BIT_ECC_ERROR_STATUS_MASKr_fields,
	SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_2BIT_ECC_ERROR_STATUS_MASK_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33458,
	0,
	8,
	soc_CMIC_CMC0_2BIT_ECC_ERROR_STATUS_MASK_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CCM_DMA_CFGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x333ac,
	0,
	4,
	soc_CMIC_CMC0_CCM_DMA_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_CCM_DMA_CFG_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x333ac,
	0,
	4,
	soc_CMIC_CMC0_CCM_DMA_CFG_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CCM_DMA_CFG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x333ac,
	0,
	4,
	soc_CMIC_CMC0_CCM_DMA_CFG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x333b4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x333b4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x333b4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x333b8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x333b8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x333b8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CCM_DMA_ECCERR_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x333bc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CCM_DMA_ECCERR_ADDR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x333bc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CCM_DMA_ECCERR_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x333c4,
	0,
	2,
	soc_CMIC_CMC0_CCM_DMA_ECCERR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CCM_DMA_ECCERR_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x333c4,
	0,
	2,
	soc_CMIC_CMC0_CCM_DMA_ECCERR_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CCM_DMA_ENTRY_COUNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x333a8,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_ENTRY_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_CCM_DMA_ENTRY_COUNT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x333a8,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_ENTRY_COUNT_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CCM_DMA_ENTRY_COUNT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x333a8,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_ENTRY_COUNT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x333a0,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x333a0,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x333a0,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x333a4,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x333a4,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x333a4,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CCM_DMA_STATr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x333b0,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_CMC0_CCM_DMA_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CCM_DMA_STATUS_CLRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x333c0,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_STATUS_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CCM_DMA_STATUS_CLR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x333c0,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_STATUS_CLR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_CCM_DMA_STAT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x333b0,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_CMC0_CCM_DMA_STAT_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CCM_DMA_STAT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x333b0,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_CMC0_CCM_DMA_STAT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CH0_COS_CTRL_RX_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33168,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CH0_COS_CTRL_RX_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3316c,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_CH0_COS_CTRL_RX_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33168,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CH0_COS_CTRL_RX_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33168,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_CH0_COS_CTRL_RX_1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3316c,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CH0_COS_CTRL_RX_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3316c,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CH0_DMA_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33140,
	SOC_REG_FLAG_SIGNAL,
	8,
	soc_CMIC_CMC0_CH0_DMA_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_CH0_DMA_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33140,
	0,
	8,
	soc_CMIC_CMC0_CH0_DMA_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CH0_DMA_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33140,
	0,
	8,
	soc_CMIC_CMC0_CH0_DMA_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CH0_DMA_CURR_DESCr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x331a8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_CH0_DMA_CURR_DESC_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x331a8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CH0_DMA_CURR_DESC_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x331a8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CH1_COS_CTRL_RX_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33170,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CH1_COS_CTRL_RX_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33174,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_CH1_COS_CTRL_RX_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33170,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CH1_COS_CTRL_RX_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33170,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_CH1_COS_CTRL_RX_1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33174,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CH1_COS_CTRL_RX_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33174,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CH1_DMA_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33144,
	SOC_REG_FLAG_SIGNAL,
	8,
	soc_CMIC_CMC0_CH0_DMA_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_CH1_DMA_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33144,
	0,
	8,
	soc_CMIC_CMC0_CH0_DMA_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CH1_DMA_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33144,
	0,
	8,
	soc_CMIC_CMC0_CH0_DMA_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CH1_DMA_CURR_DESCr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x331ac,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_CH1_DMA_CURR_DESC_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x331ac,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CH1_DMA_CURR_DESC_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x331ac,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CH2_COS_CTRL_RX_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33178,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CH2_COS_CTRL_RX_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3317c,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_CH2_COS_CTRL_RX_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33178,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CH2_COS_CTRL_RX_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33178,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_CH2_COS_CTRL_RX_1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3317c,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CH2_COS_CTRL_RX_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3317c,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CH2_DMA_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33148,
	SOC_REG_FLAG_SIGNAL,
	8,
	soc_CMIC_CMC0_CH0_DMA_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_CH2_DMA_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33148,
	0,
	8,
	soc_CMIC_CMC0_CH0_DMA_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CH2_DMA_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33148,
	0,
	8,
	soc_CMIC_CMC0_CH0_DMA_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CH2_DMA_CURR_DESCr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x331b0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_CH2_DMA_CURR_DESC_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x331b0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CH2_DMA_CURR_DESC_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x331b0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CH3_COS_CTRL_RX_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33180,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CH3_COS_CTRL_RX_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33184,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_CH3_COS_CTRL_RX_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33180,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CH3_COS_CTRL_RX_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33180,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_CH3_COS_CTRL_RX_1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33184,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CH3_COS_CTRL_RX_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33184,
	0,
	1,
	soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CH3_DMA_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3314c,
	SOC_REG_FLAG_SIGNAL,
	8,
	soc_CMIC_CMC0_CH0_DMA_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_CH3_DMA_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3314c,
	0,
	8,
	soc_CMIC_CMC0_CH0_DMA_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CH3_DMA_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3314c,
	0,
	8,
	soc_CMIC_CMC0_CH0_DMA_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CH3_DMA_CURR_DESCr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x331b4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_CH3_DMA_CURR_DESC_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x331b4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CH3_DMA_CURR_DESC_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x331b4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CONFIGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33108,
	0,
	3,
	soc_CMIC_CMC0_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_CONFIG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33108,
	0,
	3,
	soc_CMIC_CMC0_CONFIG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_DMA_CH0_INTR_COALr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33188,
	0,
	3,
	soc_CMIC_CMC0_DMA_CH0_INTR_COALr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_DMA_CH0_INTR_COAL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33188,
	0,
	3,
	soc_CMIC_CMC0_DMA_CH0_INTR_COAL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_DMA_CH0_INTR_COAL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33188,
	0,
	3,
	soc_CMIC_CMC0_DMA_CH0_INTR_COAL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_DMA_CH1_INTR_COALr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3318c,
	0,
	3,
	soc_CMIC_CMC0_DMA_CH0_INTR_COALr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_DMA_CH1_INTR_COAL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3318c,
	0,
	3,
	soc_CMIC_CMC0_DMA_CH0_INTR_COAL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_DMA_CH1_INTR_COAL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3318c,
	0,
	3,
	soc_CMIC_CMC0_DMA_CH0_INTR_COAL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_DMA_CH2_INTR_COALr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33190,
	0,
	3,
	soc_CMIC_CMC0_DMA_CH0_INTR_COALr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_DMA_CH2_INTR_COAL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33190,
	0,
	3,
	soc_CMIC_CMC0_DMA_CH0_INTR_COAL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_DMA_CH2_INTR_COAL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33190,
	0,
	3,
	soc_CMIC_CMC0_DMA_CH0_INTR_COAL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_DMA_CH3_INTR_COALr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33194,
	0,
	3,
	soc_CMIC_CMC0_DMA_CH0_INTR_COALr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_DMA_CH3_INTR_COAL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33194,
	0,
	3,
	soc_CMIC_CMC0_DMA_CH0_INTR_COAL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_DMA_CH3_INTR_COAL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33194,
	0,
	3,
	soc_CMIC_CMC0_DMA_CH0_INTR_COAL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_DMA_DESC0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33158,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_DMA_DESC1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3315c,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_DMA_DESC2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33160,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_DMA_DESC3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33164,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_DMA_DESC0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33158,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_DMA_DESC0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33158,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_DMA_DESC1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3315c,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_DMA_DESC1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3315c,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_DMA_DESC2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33160,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_DMA_DESC2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33160,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_DMA_DESC3_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33164,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_DMA_DESC3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33164,
	0,
	1,
	soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_DMA_STATr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33150,
	SOC_REG_FLAG_RO,
	32,
	soc_CMIC_CMC0_DMA_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_DMA_STAT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33150,
	SOC_REG_FLAG_RO,
	32,
	soc_CMIC_CMC0_DMA_STAT_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_DMA_STAT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33150,
	SOC_REG_FLAG_RO,
	32,
	soc_CMIC_CMC0_DMA_STAT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_DMA_STAT_CLRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x331a4,
	0,
	8,
	soc_CMIC_CMC0_DMA_STAT_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_DMA_STAT_CLR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x331a4,
	0,
	8,
	soc_CMIC_CMC0_DMA_STAT_CLR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_DMA_STAT_CLR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x331a4,
	0,
	8,
	soc_CMIC_CMC0_DMA_STAT_CLR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_CFGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332c0,
	0,
	8,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_CFG_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332c0,
	0,
	8,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CFG_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_CFG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332c0,
	0,
	8,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CFG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33330,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33330,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33310,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33310,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33320,
	0,
	2,
	soc_CMIC_CMC0_CCM_DMA_ECCERR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33320,
	0,
	2,
	soc_CMIC_CMC0_CCM_DMA_ECCERR_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332f0,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332e0,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332e0,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332e0,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33354,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33354,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33354,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332f4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332f0,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332f0,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332f4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332f4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_OPCODEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33384,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_OPCODE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33384,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33384,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332d0,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332d0,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332d0,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_STATr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33364,
	SOC_REG_FLAG_RO,
	12,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33364,
	SOC_REG_FLAG_RO,
	4,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33364,
	SOC_REG_FLAG_RO,
	12,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33374,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33374,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33374,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_CFGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332c4,
	0,
	8,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_CFG_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332c4,
	0,
	8,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CFG_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_CFG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332c4,
	0,
	8,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CFG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33334,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33334,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33314,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33314,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33324,
	0,
	2,
	soc_CMIC_CMC0_CCM_DMA_ECCERR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33324,
	0,
	2,
	soc_CMIC_CMC0_CCM_DMA_ECCERR_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332f8,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332e4,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332e4,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332e4,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33358,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLD_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33358,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLD_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33358,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332fc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332f8,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332f8,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332fc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332fc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_OPCODEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33388,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_OPCODE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33388,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33388,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332d4,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332d4,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332d4,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_STATr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33368,
	SOC_REG_FLAG_RO,
	12,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33368,
	SOC_REG_FLAG_RO,
	4,
	soc_CMIC_CMC0_FIFO_CH1_RD_DMA_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33368,
	SOC_REG_FLAG_RO,
	12,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33378,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33378,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33378,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_CFGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332c8,
	0,
	8,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_CFG_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332c8,
	0,
	8,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CFG_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_CFG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332c8,
	0,
	8,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CFG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33338,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33338,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33318,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33318,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33328,
	0,
	2,
	soc_CMIC_CMC0_CCM_DMA_ECCERR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33328,
	0,
	2,
	soc_CMIC_CMC0_CCM_DMA_ECCERR_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33300,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332e8,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332e8,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332e8,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3335c,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLD_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3335c,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLD_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3335c,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33304,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33300,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33300,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33304,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33304,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_OPCODEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3338c,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_OPCODE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3338c,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3338c,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332d8,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332d8,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332d8,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_STATr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3336c,
	SOC_REG_FLAG_RO,
	12,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3336c,
	SOC_REG_FLAG_RO,
	4,
	soc_CMIC_CMC0_FIFO_CH2_RD_DMA_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3336c,
	SOC_REG_FLAG_RO,
	12,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3337c,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3337c,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3337c,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_CFGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332cc,
	0,
	8,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_CFG_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332cc,
	0,
	8,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CFG_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_CFG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332cc,
	0,
	8,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CFG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3333c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3333c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3331c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3331c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3332c,
	0,
	2,
	soc_CMIC_CMC0_CCM_DMA_ECCERR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3332c,
	0,
	2,
	soc_CMIC_CMC0_CCM_DMA_ECCERR_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33308,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332ec,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332ec,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332ec,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33360,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLD_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33360,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLD_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33360,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3330c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33308,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33308,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3330c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3330c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_OPCODEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33390,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_OPCODE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33390,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33390,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332dc,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332dc,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x332dc,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_STATr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33370,
	SOC_REG_FLAG_RO,
	12,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33370,
	SOC_REG_FLAG_RO,
	4,
	soc_CMIC_CMC0_FIFO_CH3_RD_DMA_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33370,
	SOC_REG_FLAG_RO,
	12,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33380,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33380,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33380,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_FIFO_RD_DMA_DEBUGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33394,
	0,
	2,
	soc_CMIC_CMC0_FIFO_RD_DMA_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FSCHAN_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33070,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_FSCHAN_ADDRESS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33070,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_ADDRESS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FSCHAN_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33070,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FSCHAN_DATA32r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33074,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_DATA32r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_FSCHAN_DATA32_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33074,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_DATA32_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FSCHAN_DATA32_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33074,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_DATA32_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FSCHAN_DATA64_HIr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3307c,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_DATA64_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_FSCHAN_DATA64_HI_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3307c,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_DATA64_HI_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FSCHAN_DATA64_HI_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3307c,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_DATA64_HI_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FSCHAN_DATA64_LOr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33078,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_DATA64_LOr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_FSCHAN_DATA64_LO_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33078,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_DATA64_LO_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FSCHAN_DATA64_LO_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33078,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_DATA64_LO_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33064,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_FSCHAN_ENABLE_PROGRAMMABLE_OPCODE_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33064,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_ENABLE_PROGRAMMABLE_OPCODE_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FSCHAN_ENABLE_PROGRAMMABLE_OPCODE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33064,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_ENABLE_PROGRAMMABLE_OPCODE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FSCHAN_OPCODEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3306c,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_FSCHAN_OPCODE_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3306c,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_ADDRESS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FSCHAN_OPCODE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3306c,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FSCHAN_STATUSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33068,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_FSCHAN_STATUS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33068,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_STATUS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_FSCHAN_STATUS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33068,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_HOSTMEM_ADDR_REMAP_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33474,
	0,
	6,
	soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_0r_fields,
	SOC_RESET_VAL_DEC(0x2b49ca30, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_HOSTMEM_ADDR_REMAP_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33478,
	0,
	6,
	soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_1r_fields,
	SOC_RESET_VAL_DEC(0x37ace2f6, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_HOSTMEM_ADDR_REMAP_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3347c,
	0,
	4,
	soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_2r_fields,
	SOC_RESET_VAL_DEC(0x000ffbbc, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_CMC2_HOSTMEM_ADDR_REMAP_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x334ac,
	0,
	1,
	soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_3r_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_HOSTMEM_ADDR_REMAP_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33474,
	0,
	6,
	soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x2b49ca30, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_CMC2_HOSTMEM_ADDR_REMAP_0_BCM56450_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33474,
	0,
	5,
	soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x040c2040, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_HOSTMEM_ADDR_REMAP_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33474,
	0,
	6,
	soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x2b49ca30, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_HOSTMEM_ADDR_REMAP_1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33478,
	0,
	6,
	soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x37ace2f6, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_CMC2_HOSTMEM_ADDR_REMAP_1_BCM56450_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33478,
	0,
	5,
	soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_1_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x09207185, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_HOSTMEM_ADDR_REMAP_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33478,
	0,
	6,
	soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x37ace2f6, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_HOSTMEM_ADDR_REMAP_2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3347c,
	0,
	4,
	soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000ffbbc, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_CMC2_HOSTMEM_ADDR_REMAP_2_BCM56450_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3347c,
	0,
	5,
	soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_2_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x0e34c2ca, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_HOSTMEM_ADDR_REMAP_2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3347c,
	0,
	4,
	soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000ffbbc, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_IRQ_STAT0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33400,
	SOC_REG_FLAG_RO,
	24,
	soc_CMIC_CMC0_IRQ_STAT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_IRQ_STAT1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33404,
	SOC_REG_FLAG_RO,
	22,
	soc_CMIC_CMC0_IRQ_STAT1r_fields,
	SOC_RESET_VAL_DEC(0x00180000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_IRQ_STAT2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33408,
	SOC_REG_FLAG_RO,
	32,
	soc_CMIC_CMC0_IRQ_STAT2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_IRQ_STAT3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3340c,
	SOC_REG_FLAG_RO,
	32,
	soc_CMIC_CMC0_IRQ_STAT3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_IRQ_STAT4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33410,
	SOC_REG_FLAG_RO,
	32,
	soc_CMIC_CMC0_IRQ_STAT4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_IRQ_STAT0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33400,
	SOC_REG_FLAG_RO,
	23,
	soc_CMIC_CMC0_IRQ_STAT0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_IRQ_STAT0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33400,
	SOC_REG_FLAG_RO,
	24,
	soc_CMIC_CMC0_IRQ_STAT0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_CMIC_CMC2_IRQ_STAT1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33404,
	SOC_REG_FLAG_RO,
	20,
	soc_CMIC_CMC0_IRQ_STAT1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00180000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_IRQ_STAT1_BCM56440_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33404,
	SOC_REG_FLAG_RO,
	22,
	soc_CMIC_CMC0_IRQ_STAT1_BCM56440_B0r_fields,
	SOC_RESET_VAL_DEC(0x00180000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMIC_CMC2_IRQ_STAT1_BCM56850_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33404,
	SOC_REG_FLAG_RO,
	23,
	soc_CMIC_CMC0_IRQ_STAT1_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00180000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_IRQ_STAT1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33404,
	SOC_REG_FLAG_RO,
	22,
	soc_CMIC_CMC0_IRQ_STAT1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00180000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_IRQ_STAT2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33408,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_IRQ_STAT2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_IRQ_STAT2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33408,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_IRQ_STAT2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_IRQ_STAT3_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3340c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_IRQ_STAT3_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_IRQ_STAT3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3340c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_IRQ_STAT3_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_IRQ_STAT4_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33410,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_IRQ_STAT3_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_IRQ_STAT4_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33410,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_IRQ_STAT3_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_MIIM_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33088,
	0,
	3,
	soc_CMIC_CMC0_MIIM_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_MIIM_ADDRESS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33088,
	0,
	3,
	soc_CMIC_CMC0_MIIM_ADDRESS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_MIIM_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33088,
	0,
	3,
	soc_CMIC_CMC0_MIIM_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_MIIM_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3308c,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_CMIC_CMC0_MIIM_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_MIIM_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3308c,
	0,
	2,
	soc_CMIC_CMC0_MIIM_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_MIIM_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3308c,
	0,
	2,
	soc_CMIC_CMC0_MIIM_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_MIIM_PARAMr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33080,
	0,
	6,
	soc_CMIC_CMC0_MIIM_PARAMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xe3ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_MIIM_PARAM_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33080,
	0,
	6,
	soc_CMIC_CMC0_MIIM_PARAM_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xe3ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_MIIM_PARAM_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33080,
	0,
	6,
	soc_CMIC_CMC0_MIIM_PARAM_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xe3ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_MIIM_READ_DATAr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33084,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_MIIM_READ_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_MIIM_READ_DATA_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33084,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MIIM_READ_DATA_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_MIIM_READ_DATA_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33084,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_MIIM_READ_DATA_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_MIIM_STATr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33090,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_MIIM_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_MIIM_STAT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33090,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_MIIM_STAT_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_MIIM_STAT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33090,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_MIIM_STAT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_PCIE_IRQ_MASK0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33414,
	0,
	24,
	soc_CMIC_CMC0_PCIE_IRQ_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_PCIE_IRQ_MASK1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33418,
	0,
	22,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_PCIE_IRQ_MASK2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3341c,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_PCIE_IRQ_MASK3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33420,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_PCIE_IRQ_MASK4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33424,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_PCIE_IRQ_MASK0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33414,
	0,
	23,
	soc_CMIC_CMC0_PCIE_IRQ_MASK0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_PCIE_IRQ_MASK0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33414,
	0,
	24,
	soc_CMIC_CMC0_PCIE_IRQ_MASK0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_CMIC_CMC2_PCIE_IRQ_MASK1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33418,
	0,
	20,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_PCIE_IRQ_MASK1_BCM56440_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33418,
	0,
	22,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1_BCM56440_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMIC_CMC2_PCIE_IRQ_MASK1_BCM56850_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33418,
	0,
	23,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_PCIE_IRQ_MASK1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33418,
	0,
	22,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_PCIE_IRQ_MASK2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3341c,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_PCIE_IRQ_MASK2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3341c,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_PCIE_IRQ_MASK3_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33420,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_PCIE_IRQ_MASK3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33420,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_PCIE_IRQ_MASK4_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33424,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_PCIE_IRQ_MASK4_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33424,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_PCIE_MISCELr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33470,
	0,
	3,
	soc_CMIC_CMC0_PCIE_MISCELr_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_PCIE_MISCEL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33470,
	0,
	3,
	soc_CMIC_CMC0_PCIE_MISCEL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_CMC2_PCIE_MISCEL_BCM56450_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33470,
	0,
	4,
	soc_CMIC_CMC0_PCIE_MISCEL_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_PCIE_MISCEL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33470,
	0,
	3,
	soc_CMIC_CMC0_PCIE_MISCEL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_PKT_COUNT_CH0_RXPKTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33480,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_PKT_COUNT_CH0_RXPKT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33480,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_PKT_COUNT_CH0_RXPKT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33480,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_PKT_COUNT_CH0_TXPKTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33484,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_PKT_COUNT_CH0_TXPKT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33484,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_PKT_COUNT_CH0_TXPKT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33484,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_PKT_COUNT_CH1_RXPKTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33488,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_PKT_COUNT_CH1_RXPKT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33488,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_PKT_COUNT_CH1_RXPKT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33488,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_PKT_COUNT_CH1_TXPKTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3348c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_PKT_COUNT_CH1_TXPKT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3348c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_PKT_COUNT_CH1_TXPKT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3348c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_PKT_COUNT_CH2_RXPKTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33490,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_PKT_COUNT_CH2_RXPKT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33490,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_PKT_COUNT_CH2_RXPKT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33490,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_PKT_COUNT_CH2_TXPKTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33494,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_PKT_COUNT_CH2_TXPKT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33494,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_PKT_COUNT_CH2_TXPKT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33494,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_PKT_COUNT_CH3_RXPKTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33498,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_PKT_COUNT_CH3_RXPKT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33498,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_PKT_COUNT_CH3_RXPKT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33498,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_PKT_COUNT_CH3_TXPKTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3349c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_PKT_COUNT_CH3_TXPKT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3349c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_PKT_COUNT_CH3_TXPKT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3349c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_PKT_COUNT_RXPKTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x334a0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_PKT_COUNT_RXPKT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x334a0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_PKT_COUNT_RXPKT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x334a0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_PKT_COUNT_TXPKTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x334a4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_PKT_COUNT_TXPKT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x334a4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_PKT_COUNT_TXPKT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x334a4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_PROGRAMMABLE_COS_MASK0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3319c,
	0,
	1,
	soc_CMIC_CMC0_PROGRAMMABLE_COS_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_PROGRAMMABLE_COS_MASK1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x331a0,
	0,
	1,
	soc_CMIC_CMC0_PROGRAMMABLE_COS_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_PROGRAMMABLE_COS_MASK0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3319c,
	0,
	1,
	soc_CMIC_CMC0_PROGRAMMABLE_COS_MASK0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_PROGRAMMABLE_COS_MASK0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3319c,
	0,
	1,
	soc_CMIC_CMC0_PROGRAMMABLE_COS_MASK0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_PROGRAMMABLE_COS_MASK1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x331a0,
	0,
	1,
	soc_CMIC_CMC0_PROGRAMMABLE_COS_MASK0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_PROGRAMMABLE_COS_MASK1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x331a0,
	0,
	1,
	soc_CMIC_CMC0_PROGRAMMABLE_COS_MASK0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_RCPU_IRQ_MASK0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33450,
	0,
	24,
	soc_CMIC_CMC0_PCIE_IRQ_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_RCPU_IRQ_MASK0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33450,
	0,
	23,
	soc_CMIC_CMC0_PCIE_IRQ_MASK0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_RCPU_IRQ_MASK0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33450,
	0,
	24,
	soc_CMIC_CMC0_PCIE_IRQ_MASK0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_RXBUF_THRESHOLD_CONFIGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33198,
	0,
	2,
	soc_CMIC_CMC0_RXBUF_THRESHOLD_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000104, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_RXBUF_THRESHOLD_CONFIG_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33198,
	0,
	2,
	soc_CMIC_CMC0_RXBUF_THRESHOLD_CONFIG_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000044, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_RXBUF_THRESHOLD_CONFIG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33198,
	0,
	2,
	soc_CMIC_CMC0_RXBUF_THRESHOLD_CONFIG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000104, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH0_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33600,
	0,
	4,
	soc_CMIC_CMC0_SBUSDMA_CH0_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH0_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33600,
	0,
	4,
	soc_CMIC_CMC0_SBUSDMA_CH0_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH0_COUNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33608,
	0,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH0_COUNT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33608,
	0,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH0_CUR_DESC_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33628,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH0_CUR_DESC_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33628,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33620,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33620,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33630,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33630,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33638,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33638,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3363c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3363c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3362c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3362c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33634,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33634,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUS_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33624,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUS_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33624,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH0_DESC_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33618,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH0_DESC_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33618,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33614,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33614,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH0_ITER_COUNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336fc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH0_OPCODEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3360c,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH0_OPCODE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3360c,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH0_REQUESTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33604,
	0,
	10,
	soc_CMIC_CMC0_SBUSDMA_CH0_REQUESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH0_REQUEST_BCM56450_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33604,
	0,
	11,
	soc_CMIC_CMC0_SBUSDMA_CH0_REQUEST_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff3fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH0_REQUEST_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33604,
	0,
	10,
	soc_CMIC_CMC0_SBUSDMA_CH0_REQUEST_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33640,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33640,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33644,
	0,
	2,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33644,
	0,
	2,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33648,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33648,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3364c,
	0,
	4,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3364c,
	0,
	4,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH0_SBUS_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33610,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH0_SBUS_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33610,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH0_STATUSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3361c,
	SOC_REG_FLAG_RO,
	14,
	soc_CMIC_CMC0_SBUSDMA_CH0_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH0_STATUS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3361c,
	SOC_REG_FLAG_RO,
	14,
	soc_CMIC_CMC0_SBUSDMA_CH0_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH0_TIMERr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336f0,
	0,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_TIMERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH1_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33650,
	0,
	4,
	soc_CMIC_CMC0_SBUSDMA_CH0_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH1_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33650,
	0,
	4,
	soc_CMIC_CMC0_SBUSDMA_CH0_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH1_COUNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33658,
	0,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH1_COUNT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33658,
	0,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH1_CUR_DESC_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33678,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH1_CUR_DESC_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33678,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33670,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33670,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33680,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33680,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33688,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33688,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3368c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3368c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3367c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUEST_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3367c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33684,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33684,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUS_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33674,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUS_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33674,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH1_DESC_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33668,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH1_DESC_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33668,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33664,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33664,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH1_ITER_COUNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33700,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH1_OPCODEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3365c,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH1_OPCODE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3365c,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH1_REQUESTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33654,
	0,
	10,
	soc_CMIC_CMC0_SBUSDMA_CH0_REQUESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH1_REQUEST_BCM56450_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33654,
	0,
	11,
	soc_CMIC_CMC0_SBUSDMA_CH0_REQUEST_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff3fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH1_REQUEST_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33654,
	0,
	10,
	soc_CMIC_CMC0_SBUSDMA_CH0_REQUEST_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33690,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33690,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33694,
	0,
	2,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUG_CLR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33694,
	0,
	2,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33698,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33698,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3369c,
	0,
	4,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3369c,
	0,
	4,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH1_SBUS_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33660,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH1_SBUS_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33660,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH1_STATUSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3366c,
	SOC_REG_FLAG_RO,
	14,
	soc_CMIC_CMC0_SBUSDMA_CH0_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH1_STATUS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3366c,
	SOC_REG_FLAG_RO,
	14,
	soc_CMIC_CMC0_SBUSDMA_CH0_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH1_TIMERr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336f4,
	0,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_TIMERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH2_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336a0,
	0,
	4,
	soc_CMIC_CMC0_SBUSDMA_CH0_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH2_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336a0,
	0,
	4,
	soc_CMIC_CMC0_SBUSDMA_CH0_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH2_COUNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336a8,
	0,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH2_COUNT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336a8,
	0,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH2_CUR_DESC_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336c8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH2_CUR_DESC_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336c8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336c0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336c0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336d0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336d0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336d8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336d8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336dc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336dc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336cc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUEST_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336cc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336d4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336d4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUS_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336c4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUS_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336c4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH2_DESC_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336b8,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH2_DESC_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336b8,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336b4,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336b4,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH2_ITER_COUNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33704,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH2_OPCODEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336ac,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH2_OPCODE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336ac,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH2_REQUESTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336a4,
	0,
	10,
	soc_CMIC_CMC0_SBUSDMA_CH0_REQUESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH2_REQUEST_BCM56450_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336a4,
	0,
	11,
	soc_CMIC_CMC0_SBUSDMA_CH0_REQUEST_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff3fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH2_REQUEST_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336a4,
	0,
	10,
	soc_CMIC_CMC0_SBUSDMA_CH0_REQUEST_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336e0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336e0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336e4,
	0,
	2,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUG_CLR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336e4,
	0,
	2,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336e8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336e8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336ec,
	0,
	4,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336ec,
	0,
	4,
	soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH2_SBUS_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336b0,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH2_SBUS_START_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336b0,
	0,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH2_STATUSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336bc,
	SOC_REG_FLAG_RO,
	14,
	soc_CMIC_CMC0_SBUSDMA_CH0_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH2_STATUS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336bc,
	SOC_REG_FLAG_RO,
	14,
	soc_CMIC_CMC0_SBUSDMA_CH0_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SBUSDMA_CH2_TIMERr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x336f8,
	0,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_TIMERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33004,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33004,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_SW_PIO_ACK_DATA_BEAT_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33004,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SCHAN_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33000,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_CMIC_CMC0_SCHAN_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00700007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_SCHAN_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33000,
	0,
	6,
	soc_CMIC_CMC0_SCHAN_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00700007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SCHAN_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33000,
	0,
	6,
	soc_CMIC_CMC0_SCHAN_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00700007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SCHAN_ERRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33008,
	SOC_REG_FLAG_RO,
	7,
	soc_CMIC_CMC0_SCHAN_ERRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xfffffff1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_SCHAN_ERR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33008,
	SOC_REG_FLAG_RO,
	7,
	soc_CMIC_CMC0_SCHAN_ERR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xfffffff1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SCHAN_ERR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33008,
	SOC_REG_FLAG_RO,
	7,
	soc_CMIC_CMC0_SCHAN_ERR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xfffffff1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_SCHAN_MESSAGEr */
	soc_block_list[0],
	soc_cpureg,
	22,
	0x3300c,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_SCHAN_MESSAGEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SCHAN_MESSAGE0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3300c,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SCHAN_MESSAGE1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33010,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SCHAN_MESSAGE2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33014,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SCHAN_MESSAGE3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33018,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SCHAN_MESSAGE4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3301c,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SCHAN_MESSAGE5r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33020,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SCHAN_MESSAGE6r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33024,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SCHAN_MESSAGE7r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33028,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SCHAN_MESSAGE8r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3302c,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SCHAN_MESSAGE9r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33030,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SCHAN_MESSAGE10r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33034,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SCHAN_MESSAGE11r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33038,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SCHAN_MESSAGE12r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3303c,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SCHAN_MESSAGE13r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33040,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SCHAN_MESSAGE14r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33044,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SCHAN_MESSAGE15r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33048,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SCHAN_MESSAGE16r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3304c,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SCHAN_MESSAGE17r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33050,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SCHAN_MESSAGE18r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33054,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SCHAN_MESSAGE19r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33058,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SCHAN_MESSAGE20r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3305c,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SCHAN_MESSAGE21r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33060,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SCHAN_MESSAGE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	22,
	0x3300c,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_SLAM_DMA_CFGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3320c,
	0,
	10,
	soc_CMIC_CMC0_SLAM_DMA_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33214,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_SLAM_DMA_ENTRY_COUNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33208,
	0,
	2,
	soc_CMIC_CMC0_SLAM_DMA_ENTRY_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_SLAM_DMA_PCIMEM_START_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33200,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_SLAM_DMA_SBUS_CMD_CONFIGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33218,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_SLAM_DMA_SBUS_START_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33204,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_SLAM_DMA_STATr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33210,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_CMC0_CCM_DMA_STAT_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_STAT_DMA_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x331c0,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_STAT_DMA_CFGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x331c4,
	0,
	8,
	soc_CMIC_CMC0_STAT_DMA_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_STAT_DMA_CURRENTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x331d4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_STAT_DMA_CURRENTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_STAT_DMA_PORTS_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x331c8,
	0,
	1,
	soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_STAT_DMA_PORTS_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x331cc,
	0,
	1,
	soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_STAT_DMA_PORTS_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x331d0,
	0,
	1,
	soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_STAT_DMA_SBUS_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x331d8,
	0,
	2,
	soc_CMIC_CMC0_STAT_DMA_SBUS_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_STAT_DMA_STATr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x331dc,
	SOC_REG_FLAG_RO,
	4,
	soc_CMIC_CMC0_STAT_DMA_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SW_INTR_CONFIGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x334a8,
	0,
	2,
	soc_CMIC_CMC0_SW_INTR_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_SW_INTR_CONFIG_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x334a8,
	0,
	2,
	soc_CMIC_CMC0_SW_INTR_CONFIG_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_SW_INTR_CONFIG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x334a8,
	0,
	2,
	soc_CMIC_CMC0_SW_INTR_CONFIG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_TABLE_DMA_CFGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3324c,
	0,
	9,
	soc_CMIC_CMC0_TABLE_DMA_CFGr_fields,
	SOC_RESET_VAL_DEC(0x02000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33254,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_TABLE_DMA_ENTRY_COUNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33248,
	0,
	2,
	soc_CMIC_CMC0_SLAM_DMA_ENTRY_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_TABLE_DMA_PCIMEM_START_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33240,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_TABLE_DMA_SBUS_CMD_CONFIGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33258,
	0,
	3,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_TABLE_DMA_SBUS_START_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33244,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_TABLE_DMA_STATr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33250,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_CMC0_TABLE_DMA_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_TM_CONTROL_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33100,
	0,
	12,
	soc_CMIC_CMC0_TM_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_TM_CONTROL_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33104,
	0,
	12,
	soc_CMIC_CMC0_TM_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMIC_CMC2_TM_CONTROL_0_BCM56850_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33100,
	0,
	11,
	soc_CMIC_CMC0_TM_CONTROL_0_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_TM_CONTROL_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33100,
	0,
	12,
	soc_CMIC_CMC0_TM_CONTROL_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMIC_CMC2_TM_CONTROL_1_BCM56850_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33104,
	0,
	11,
	soc_CMIC_CMC0_TM_CONTROL_0_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_TM_CONTROL_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33104,
	0,
	12,
	soc_CMIC_CMC0_TM_CONTROL_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_UC0_IRQ_MASK0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33428,
	0,
	24,
	soc_CMIC_CMC0_PCIE_IRQ_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_UC0_IRQ_MASK1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3342c,
	0,
	22,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_UC0_IRQ_MASK2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33430,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_UC0_IRQ_MASK3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33434,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_UC0_IRQ_MASK4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33438,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_UC0_IRQ_MASK0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33428,
	0,
	23,
	soc_CMIC_CMC0_PCIE_IRQ_MASK0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_UC0_IRQ_MASK0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33428,
	0,
	24,
	soc_CMIC_CMC0_PCIE_IRQ_MASK0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_CMIC_CMC2_UC0_IRQ_MASK1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3342c,
	0,
	20,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_UC0_IRQ_MASK1_BCM56440_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3342c,
	0,
	22,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1_BCM56440_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMIC_CMC2_UC0_IRQ_MASK1_BCM56850_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3342c,
	0,
	23,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_UC0_IRQ_MASK1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3342c,
	0,
	22,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_UC0_IRQ_MASK2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33430,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_UC0_IRQ_MASK2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33430,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_UC0_IRQ_MASK3_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33434,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_UC0_IRQ_MASK3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33434,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_UC0_IRQ_MASK4_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33438,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_UC0_IRQ_MASK4_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33438,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_UC1_IRQ_MASK0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3343c,
	0,
	24,
	soc_CMIC_CMC0_PCIE_IRQ_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_UC1_IRQ_MASK1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33440,
	0,
	22,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_UC1_IRQ_MASK2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33444,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_UC1_IRQ_MASK3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33448,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CMC2_UC1_IRQ_MASK4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3344c,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_UC1_IRQ_MASK0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3343c,
	0,
	23,
	soc_CMIC_CMC0_PCIE_IRQ_MASK0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_UC1_IRQ_MASK0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3343c,
	0,
	24,
	soc_CMIC_CMC0_PCIE_IRQ_MASK0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_CMIC_CMC2_UC1_IRQ_MASK1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33440,
	0,
	20,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_UC1_IRQ_MASK1_BCM56440_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33440,
	0,
	22,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1_BCM56440_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMIC_CMC2_UC1_IRQ_MASK1_BCM56850_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33440,
	0,
	23,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_UC1_IRQ_MASK1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33440,
	0,
	22,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_UC1_IRQ_MASK2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33444,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_UC1_IRQ_MASK2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33444,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_UC1_IRQ_MASK3_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33448,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_UC1_IRQ_MASK3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x33448,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CMC2_UC1_IRQ_MASK4_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3344c,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CMC2_UC1_IRQ_MASK4_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3344c,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_CMICE_BISR_REG_RD_DATAr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x14c,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_CMICE_BISR_REG_RD_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_COMMON_BSPI_BIGENDIANr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10238,
	0,
	1,
	soc_CMIC_COMMON_BSPI_BIGENDIANr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_COMMON_BSPI_BIGENDIAN_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10238,
	0,
	1,
	soc_CMIC_COMMON_BSPI_BIGENDIAN_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_COMMON_BSPI_BIGENDIAN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10238,
	0,
	1,
	soc_CMIC_COMMON_BSPI_BIGENDIAN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_COMMON_I2C_PIO_ENDIANESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x101fc,
	0,
	1,
	soc_CMIC_COMMON_BSPI_BIGENDIANr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_COMMON_I2C_PIO_ENDIANESS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x101fc,
	0,
	1,
	soc_CMIC_COMMON_BSPI_BIGENDIAN_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_COMMON_I2C_PIO_ENDIANESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x101fc,
	0,
	1,
	soc_CMIC_COMMON_BSPI_BIGENDIAN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_COMMON_MIIM_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10088,
	0,
	3,
	soc_CMIC_CMC0_MIIM_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_COMMON_MIIM_ADDRESS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10088,
	0,
	3,
	soc_CMIC_CMC0_MIIM_ADDRESS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_COMMON_MIIM_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10088,
	0,
	3,
	soc_CMIC_CMC0_MIIM_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_COMMON_MIIM_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1008c,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_CMIC_CMC0_MIIM_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_COMMON_MIIM_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1008c,
	0,
	2,
	soc_CMIC_CMC0_MIIM_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_COMMON_MIIM_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1008c,
	0,
	2,
	soc_CMIC_CMC0_MIIM_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_COMMON_MIIM_PARAMr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10080,
	0,
	6,
	soc_CMIC_CMC0_MIIM_PARAMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xe3ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_COMMON_MIIM_PARAM_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10080,
	0,
	6,
	soc_CMIC_CMC0_MIIM_PARAM_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xe3ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_COMMON_MIIM_PARAM_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10080,
	0,
	6,
	soc_CMIC_CMC0_MIIM_PARAM_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xe3ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_COMMON_MIIM_READ_DATAr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10084,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_MIIM_READ_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_COMMON_MIIM_READ_DATA_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10084,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MIIM_READ_DATA_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_COMMON_MIIM_READ_DATA_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10084,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_MIIM_READ_DATA_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_COMMON_MIIM_STATr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10090,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_MIIM_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_COMMON_MIIM_STAT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10090,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_MIIM_STAT_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_COMMON_MIIM_STAT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10090,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_MIIM_STAT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_COMMON_PCIE_PIO_ENDIANESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x101ec,
	0,
	1,
	soc_CMIC_COMMON_BSPI_BIGENDIANr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_COMMON_PCIE_PIO_ENDIANESS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x101ec,
	0,
	1,
	soc_CMIC_COMMON_BSPI_BIGENDIAN_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_COMMON_PCIE_PIO_ENDIANESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x101ec,
	0,
	1,
	soc_CMIC_COMMON_BSPI_BIGENDIAN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_COMMON_RPE_PIO_ENDIANESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10200,
	0,
	1,
	soc_CMIC_COMMON_BSPI_BIGENDIANr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_COMMON_RPE_PIO_ENDIANESS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10200,
	0,
	1,
	soc_CMIC_COMMON_BSPI_BIGENDIAN_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_COMMON_RPE_PIO_ENDIANESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10200,
	0,
	1,
	soc_CMIC_COMMON_BSPI_BIGENDIAN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10004,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10004,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_SW_PIO_ACK_DATA_BEAT_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10004,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_COMMON_SCHAN_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10000,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_CMIC_CMC0_SCHAN_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00700007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_COMMON_SCHAN_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10000,
	0,
	6,
	soc_CMIC_CMC0_SCHAN_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00700007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_COMMON_SCHAN_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10000,
	0,
	6,
	soc_CMIC_CMC0_SCHAN_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00700007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_COMMON_SCHAN_ERRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10008,
	SOC_REG_FLAG_RO,
	7,
	soc_CMIC_CMC0_SCHAN_ERRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xfffffff1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_COMMON_SCHAN_ERR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10008,
	SOC_REG_FLAG_RO,
	7,
	soc_CMIC_CMC0_SCHAN_ERR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xfffffff1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_COMMON_SCHAN_ERR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10008,
	SOC_REG_FLAG_RO,
	7,
	soc_CMIC_CMC0_SCHAN_ERR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xfffffff1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_COMMON_SCHAN_MESSAGEr */
	soc_block_list[0],
	soc_cpureg,
	22,
	0x1000c,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_ETU_SBUS_CMD_ERR_INFO2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_COMMON_SCHAN_MESSAGE0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1000c,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_COMMON_SCHAN_MESSAGE1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10010,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_COMMON_SCHAN_MESSAGE2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10014,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_COMMON_SCHAN_MESSAGE3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10018,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_COMMON_SCHAN_MESSAGE4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1001c,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_COMMON_SCHAN_MESSAGE5r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10020,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_COMMON_SCHAN_MESSAGE6r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10024,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_COMMON_SCHAN_MESSAGE7r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10028,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_COMMON_SCHAN_MESSAGE8r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1002c,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_COMMON_SCHAN_MESSAGE9r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10030,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_COMMON_SCHAN_MESSAGE10r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10034,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_COMMON_SCHAN_MESSAGE11r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10038,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_COMMON_SCHAN_MESSAGE12r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1003c,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_COMMON_SCHAN_MESSAGE13r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10040,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_COMMON_SCHAN_MESSAGE14r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10044,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_COMMON_SCHAN_MESSAGE15r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10048,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_COMMON_SCHAN_MESSAGE16r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1004c,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_COMMON_SCHAN_MESSAGE17r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10050,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_COMMON_SCHAN_MESSAGE18r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10054,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_COMMON_SCHAN_MESSAGE19r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10058,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_COMMON_SCHAN_MESSAGE20r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1005c,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_COMMON_SCHAN_MESSAGE21r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10060,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_COMMON_SCHAN_MESSAGE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	22,
	0x1000c,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_COMMON_SCHAN_MESSAGEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_COMMON_SPI_PIO_ENDIANESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x101f8,
	0,
	1,
	soc_CMIC_COMMON_BSPI_BIGENDIANr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_COMMON_SPI_PIO_ENDIANESS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x101f8,
	0,
	1,
	soc_CMIC_COMMON_BSPI_BIGENDIAN_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_COMMON_SPI_PIO_ENDIANESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x101f8,
	0,
	1,
	soc_CMIC_COMMON_BSPI_BIGENDIAN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_COMMON_STRAP_STATUS_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10240,
	SOC_REG_FLAG_RO,
	12,
	soc_CMIC_COMMON_STRAP_STATUS_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_COMMON_STRAP_STATUS_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10244,
	SOC_REG_FLAG_RO,
	4,
	soc_CMIC_COMMON_STRAP_STATUS_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_COMMON_STRAP_STATUS_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10240,
	SOC_REG_FLAG_RO,
	12,
	soc_CMIC_COMMON_STRAP_STATUS_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_COMMON_STRAP_STATUS_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10240,
	SOC_REG_FLAG_RO,
	12,
	soc_CMIC_COMMON_STRAP_STATUS_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_COMMON_STRAP_STATUS_1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10244,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_COMMON_STRAP_STATUS_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_COMMON_STRAP_STATUS_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10244,
	SOC_REG_FLAG_RO,
	4,
	soc_CMIC_COMMON_STRAP_STATUS_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_COMMON_UC0_PIO_ENDIANESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x101f0,
	0,
	1,
	soc_CMIC_COMMON_BSPI_BIGENDIANr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_COMMON_UC0_PIO_ENDIANESS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x101f0,
	0,
	1,
	soc_CMIC_COMMON_BSPI_BIGENDIAN_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_COMMON_UC0_PIO_ENDIANESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x101f0,
	0,
	1,
	soc_CMIC_COMMON_BSPI_BIGENDIAN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_COMMON_UC1_PIO_ENDIANESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x101f4,
	0,
	1,
	soc_CMIC_COMMON_BSPI_BIGENDIANr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_COMMON_UC1_PIO_ENDIANESS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x101f4,
	0,
	1,
	soc_CMIC_COMMON_BSPI_BIGENDIAN_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_COMMON_UC1_PIO_ENDIANESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x101f4,
	0,
	1,
	soc_CMIC_COMMON_BSPI_BIGENDIAN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_CMIC_CONFIGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10c,
	0,
	24,
	soc_CMIC_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
	SOC_RESET_MASK_DEC(0x047dafff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CMIC_CONFIG_BCM53314_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10c,
	0,
	29,
	soc_CMIC_CONFIG_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x08000043, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_CMIC_CONFIG_BCM56218_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10c,
	0,
	29,
	soc_CMIC_CONFIG_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000043, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_CONFIG_BCM56504_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10c,
	0,
	29,
	soc_CMIC_CONFIG_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000043, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_CONFIG_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10c,
	0,
	30,
	soc_CMIC_CONFIG_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x30000043, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_CONFIG_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10c,
	0,
	30,
	soc_CMIC_CONFIG_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_CONFIG_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10c,
	0,
	30,
	soc_CMIC_CONFIG_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x30000043, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_CONFIG_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10c,
	0,
	30,
	soc_CMIC_CONFIG_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x32000043, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_CONFIG_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10c,
	0,
	30,
	soc_CMIC_CONFIG_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x32000043, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdbc,
	0,
	12,
	soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdc0,
	0,
	20,
	soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdc4,
	0,
	8,
	soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdc8,
	0,
	6,
	soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe64,
	0,
	7,
	soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdbc,
	0,
	12,
	soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdbc,
	0,
	12,
	soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdbc,
	0,
	14,
	soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56840_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdbc,
	0,
	16,
	soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56840_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM88732_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdbc,
	0,
	1,
	soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdbc,
	0,
	14,
	soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdc0,
	0,
	20,
	soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdc0,
	0,
	6,
	soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM88732_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdc0,
	0,
	1,
	soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdc0,
	0,
	6,
	soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdc4,
	0,
	8,
	soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdc4,
	0,
	8,
	soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdc4,
	0,
	8,
	soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56840_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdc4,
	0,
	8,
	soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56840_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM88732_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdc4,
	0,
	1,
	soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdc4,
	0,
	8,
	soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56142_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdc8,
	0,
	6,
	soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56142_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdc8,
	0,
	6,
	soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56624_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdc8,
	0,
	6,
	soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56624_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdc8,
	0,
	9,
	soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM88732_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdc8,
	0,
	1,
	soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdc8,
	0,
	9,
	soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4_BCM88732_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe64,
	0,
	1,
	soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe64,
	0,
	7,
	soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xddc,
	0,
	12,
	soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xde0,
	0,
	22,
	soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xde4,
	0,
	9,
	soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xde8,
	0,
	6,
	soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xddc,
	0,
	12,
	soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xddc,
	0,
	4,
	soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM88732_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xddc,
	0,
	1,
	soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xddc,
	0,
	4,
	soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xde0,
	0,
	22,
	soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xde0,
	0,
	4,
	soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM88732_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xde0,
	0,
	1,
	soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xde0,
	0,
	4,
	soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xde4,
	0,
	9,
	soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xde4,
	0,
	4,
	soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2_BCM88732_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xde4,
	0,
	1,
	soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xde4,
	0,
	4,
	soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xde8,
	0,
	6,
	soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xde8,
	0,
	1,
	soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xde8,
	0,
	1,
	soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdcc,
	0,
	12,
	soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdd0,
	0,
	21,
	soc_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdd4,
	0,
	9,
	soc_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdd8,
	0,
	6,
	soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_0_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdcc,
	0,
	12,
	soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_0_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdcc,
	0,
	1,
	soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_0_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdcc,
	0,
	1,
	soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_1_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdd0,
	0,
	21,
	soc_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_1_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdd0,
	0,
	1,
	soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_1_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdd0,
	0,
	1,
	soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_2_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdd4,
	0,
	9,
	soc_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_2_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdd4,
	0,
	1,
	soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_2_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdd4,
	0,
	1,
	soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_3_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdd8,
	0,
	6,
	soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_3_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdd8,
	0,
	1,
	soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_3_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdd8,
	0,
	1,
	soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdec,
	0,
	12,
	soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdf0,
	0,
	20,
	soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdf4,
	0,
	9,
	soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdf8,
	0,
	6,
	soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_0_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdec,
	0,
	12,
	soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_0_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdec,
	0,
	1,
	soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_0_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdec,
	0,
	1,
	soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_1_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdf0,
	0,
	20,
	soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_1_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdf0,
	0,
	1,
	soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_1_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdf0,
	0,
	1,
	soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdf4,
	0,
	9,
	soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdf4,
	0,
	1,
	soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2_BCM56840_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdf4,
	0,
	11,
	soc_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdf4,
	0,
	1,
	soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdf8,
	0,
	6,
	soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdf8,
	0,
	11,
	soc_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3_BCM88732_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdf8,
	0,
	1,
	soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdf8,
	0,
	1,
	soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_COS_CTRL_RXr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x180,
	0,
	4,
	soc_CMIC_COS_CTRL_RXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_COS_CTRL_RX_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd90,
	0,
	4,
	soc_CMIC_COS_CTRL_RXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_COS_CTRL_RX_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd94,
	0,
	4,
	soc_CMIC_COS_CTRL_RXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_COS_CTRL_RX_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd98,
	0,
	4,
	soc_CMIC_COS_CTRL_RXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_COS_CTRL_RX_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd9c,
	0,
	4,
	soc_CMIC_COS_CTRL_RXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_COS_CTRL_RX_4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xda0,
	0,
	4,
	soc_CMIC_COS_CTRL_RXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_COS_CTRL_RX_5r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xda4,
	0,
	4,
	soc_CMIC_COS_CTRL_RXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_COS_CTRL_RX_6r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xda8,
	0,
	4,
	soc_CMIC_COS_CTRL_RXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_COS_CTRL_RX_7r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdac,
	0,
	4,
	soc_CMIC_COS_CTRL_RXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_COS_CTRL_RX_0_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd90,
	0,
	4,
	soc_CMIC_COS_CTRL_RX_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_COS_CTRL_RX_1_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd94,
	0,
	4,
	soc_CMIC_COS_CTRL_RX_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_COS_CTRL_RX_2_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd98,
	0,
	4,
	soc_CMIC_COS_CTRL_RX_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_COS_CTRL_RX_3_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd9c,
	0,
	4,
	soc_CMIC_COS_CTRL_RX_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_COS_CTRL_RX_4_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xda0,
	0,
	4,
	soc_CMIC_COS_CTRL_RX_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_COS_CTRL_RX_5_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xda4,
	0,
	4,
	soc_CMIC_COS_CTRL_RX_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_COS_CTRL_RX_6_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xda8,
	0,
	4,
	soc_CMIC_COS_CTRL_RX_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_COS_CTRL_RX_7_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdac,
	0,
	4,
	soc_CMIC_COS_CTRL_RX_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_COS_CTRL_RX_HIr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x184,
	0,
	8,
	soc_CMIC_COS_CTRL_RX_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_CMIC_COS_CTRL_RX_HI_BCM56218_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x184,
	0,
	4,
	soc_CMIC_COS_CTRL_RXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_CPS_RESETr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10220,
	0,
	2,
	soc_CMIC_CPS_RESETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_CPS_RESET_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10220,
	0,
	2,
	soc_CMIC_CPS_RESET_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_CPS_RESET_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10220,
	0,
	2,
	soc_CMIC_CPS_RESET_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_CMIC_DEVICE_IDr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x178,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_DEVICE_IDr_fields,
	SOC_RESET_VAL_DEC(0x00015675, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_DEV_REV_IDr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x178,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_DEV_REV_IDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_DEV_REV_ID_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10224,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_DEV_REV_ID_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_DEV_REV_ID_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x178,
	SOC_REG_FLAG_RO,
	4,
	soc_CMIC_DEV_REV_ID_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_DEV_REV_ID_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x178,
	SOC_REG_FLAG_RO,
	4,
	soc_CMIC_DEV_REV_ID_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_DEV_REV_ID_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10224,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_DEV_REV_ID_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_DEV_REV_ID_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10224,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_DEV_REV_ID_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00008650, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_DEV_REV_ID_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x178,
	SOC_REG_FLAG_RO,
	4,
	soc_CMIC_DEV_REV_ID_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_CMIC_DMA_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x100,
	0,
	20,
	soc_CMIC_DMA_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_DMA_CTRL_BCM56504_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x100,
	0,
	28,
	soc_CMIC_DMA_CTRL_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_DMA_CTRL_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x100,
	0,
	28,
	soc_CMIC_DMA_CTRL_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_DMA_CTRL_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x100,
	0,
	28,
	soc_CMIC_DMA_CTRL_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_CMIC_DMA_DESC0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110,
	0,
	1,
	soc_CMIC_DMA_DESC0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_CMIC_DMA_DESC1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x114,
	0,
	1,
	soc_CMIC_DMA_DESC0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_CMIC_DMA_DESC2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x118,
	0,
	1,
	soc_CMIC_DMA_DESC0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_CMIC_DMA_DESC3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11c,
	0,
	1,
	soc_CMIC_DMA_DESC0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_DMA_DESC0_BCM56504_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_DMA_DESC0_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_DMA_DESC1_BCM56504_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x114,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_DMA_DESC1_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x114,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_DMA_DESC2_BCM56504_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x118,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_DMA_DESC2_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x118,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_DMA_DESC3_BCM56504_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11c,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_DMA_DESC3_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11c,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_DMA_IC_AR_ARB_MI0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1d408,
	0,
	1,
	soc_CMIC_DMA_IC_AR_ARB_MI0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_DMA_IC_AR_ARB_MI1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1d428,
	0,
	1,
	soc_CMIC_DMA_IC_AR_ARB_MI1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_DMA_IC_AR_ARB_MI0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1d408,
	0,
	1,
	soc_CMIC_DMA_IC_AR_ARB_MI0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_DMA_IC_AR_ARB_MI0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1d408,
	0,
	1,
	soc_CMIC_DMA_IC_AR_ARB_MI0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_DMA_IC_AR_ARB_MI1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1d428,
	0,
	1,
	soc_CMIC_DMA_IC_AR_ARB_MI1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_DMA_IC_AR_ARB_MI1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1d428,
	0,
	1,
	soc_CMIC_DMA_IC_AR_ARB_MI1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_DMA_IC_AW_ARB_MI0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1d40c,
	0,
	1,
	soc_CMIC_DMA_IC_AW_ARB_MI0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_DMA_IC_AW_ARB_MI1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1d42c,
	0,
	1,
	soc_CMIC_DMA_IC_AW_ARB_MI1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_DMA_IC_AW_ARB_MI0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1d40c,
	0,
	1,
	soc_CMIC_DMA_IC_AW_ARB_MI0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_DMA_IC_AW_ARB_MI0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1d40c,
	0,
	1,
	soc_CMIC_DMA_IC_AW_ARB_MI0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_DMA_IC_AW_ARB_MI1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1d42c,
	0,
	1,
	soc_CMIC_DMA_IC_AW_ARB_MI1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_DMA_IC_AW_ARB_MI1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1d42c,
	0,
	1,
	soc_CMIC_DMA_IC_AW_ARB_MI1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_DMA_IC_CFG_REG_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1dfc0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_DMA_IC_CFG_REG_0r_fields,
	SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_DMA_IC_CFG_REG_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1dfc4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_DMA_IC_CFG_REG_1r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_DMA_IC_CFG_REG_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1dfcc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_DMA_IC_CFG_REG_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_DMA_IC_CFG_REG_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1dfc0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_DMA_IC_CFG_REG_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_DMA_IC_CFG_REG_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1dfc0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_DMA_IC_CFG_REG_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_DMA_IC_CFG_REG_1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1dfc4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_DMA_IC_CFG_REG_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_DMA_IC_CFG_REG_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1dfc4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_DMA_IC_CFG_REG_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_DMA_IC_CFG_REG_2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1dfcc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_DMA_IC_CFG_REG_2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_DMA_IC_CFG_REG_2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1dfcc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_DMA_IC_CFG_REG_2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_DMA_IC_ID_REG_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1dff0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_DMA_IC_ID_REG_0r_fields,
	SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_DMA_IC_ID_REG_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1dff4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_DMA_IC_ID_REG_1r_fields,
	SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_DMA_IC_ID_REG_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1dff8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_DMA_IC_ID_REG_2r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_DMA_IC_ID_REG_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1dffc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_DMA_IC_ID_REG_3r_fields,
	SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_DMA_IC_ID_REG_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1dff0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_DMA_IC_ID_REG_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_DMA_IC_ID_REG_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1dff0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_DMA_IC_ID_REG_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_DMA_IC_ID_REG_1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1dff4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_DMA_IC_ID_REG_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_DMA_IC_ID_REG_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1dff4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_DMA_IC_ID_REG_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_DMA_IC_ID_REG_2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1dff8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_DMA_IC_ID_REG_2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_DMA_IC_ID_REG_2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1dff8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_DMA_IC_ID_REG_2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_DMA_IC_ID_REG_3_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1dffc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_DMA_IC_ID_REG_3_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_DMA_IC_ID_REG_3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1dffc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_DMA_IC_ID_REG_3_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_DMA_IC_PER_REG_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1dfe0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_DMA_IC_PER_REG_0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_DMA_IC_PER_REG_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1dfe4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_DMA_IC_PER_REG_1r_fields,
	SOC_RESET_VAL_DEC(0x00000013, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_DMA_IC_PER_REG_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1dfe8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_DMA_IC_PER_REG_2r_fields,
	SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_DMA_IC_PER_REG_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1dfec,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_DMA_IC_PER_REG_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_DMA_IC_PER_REG_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1dfe0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_DMA_IC_PER_REG_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_DMA_IC_PER_REG_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1dfe0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_DMA_IC_PER_REG_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_DMA_IC_PER_REG_1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1dfe4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_DMA_IC_PER_REG_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000013, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_DMA_IC_PER_REG_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1dfe4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_DMA_IC_PER_REG_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000013, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_DMA_IC_PER_REG_2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1dfe8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_DMA_IC_PER_REG_2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_DMA_IC_PER_REG_2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1dfe8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_DMA_IC_PER_REG_2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_DMA_IC_PER_REG_3_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1dfec,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_DMA_IC_PER_REG_3_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_DMA_IC_PER_REG_3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1dfec,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_DMA_IC_PER_REG_3_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_CMIC_DMA_STATr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x104,
	0,
	24,
	soc_CMIC_DMA_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x633e7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_DMA_STAT_BCM56504_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x104,
	0,
	26,
	soc_CMIC_DMA_STAT_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_DMA_STAT_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x104,
	0,
	26,
	soc_CMIC_DMA_STAT_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_DMA_STAT_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x104,
	0,
	26,
	soc_CMIC_DMA_STAT_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_EB3_VLI_CONFIG_REGISTERr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdfc,
	0,
	8,
	soc_CMIC_EB3_VLI_CONFIG_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_EB3_VLI_CONFIG_REGISTER_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdfc,
	0,
	8,
	soc_CMIC_EB3_VLI_CONFIG_REGISTER_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_CMIC_ENDIANESS_SELr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x174,
	0,
	8,
	soc_CMIC_ENDIANESS_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0f0f0f0f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_CMIC_ENDIANESS_SEL_BCM56224_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x174,
	0,
	4,
	soc_CMIC_ENDIANESS_SEL_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x20202020, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_ENDIANESS_SEL_BCM56504_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x174,
	0,
	4,
	soc_CMIC_ENDIANESS_SEL_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_ENDIANESS_SEL_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x174,
	0,
	4,
	soc_CMIC_ENDIANESS_SEL_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_ENDIANESS_SEL_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x174,
	0,
	4,
	soc_CMIC_ENDIANESS_SEL_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56680_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH0_RD_DMA_CFGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd2c,
	0,
	9,
	soc_CMIC_FIFO_CH0_RD_DMA_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH0_RD_DMA_CFG_BCM56624_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd2c,
	0,
	9,
	soc_CMIC_FIFO_CH0_RD_DMA_CFG_BCM56624_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH0_RD_DMA_CFG_BCM56820_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd2c,
	0,
	9,
	soc_CMIC_FIFO_CH0_RD_DMA_CFG_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH0_RD_DMA_CFG_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd2c,
	0,
	9,
	soc_CMIC_FIFO_CH0_RD_DMA_CFG_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd5c,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTR_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd5c,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTR_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd4c,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd4c,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTR_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd80,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd80,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTR_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd60,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTR_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd60,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd3c,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd3c,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTR_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56680_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH1_RD_DMA_CFGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd30,
	0,
	9,
	soc_CMIC_FIFO_CH0_RD_DMA_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH1_RD_DMA_CFG_BCM56624_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd30,
	0,
	9,
	soc_CMIC_FIFO_CH0_RD_DMA_CFG_BCM56624_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH1_RD_DMA_CFG_BCM56820_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd30,
	0,
	9,
	soc_CMIC_FIFO_CH0_RD_DMA_CFG_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH1_RD_DMA_CFG_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd30,
	0,
	9,
	soc_CMIC_FIFO_CH0_RD_DMA_CFG_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd64,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTR_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd64,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTR_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd50,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd50,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTR_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd84,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLD_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd84,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTR_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd68,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTR_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd68,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd40,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH1_RD_DMA_SBUS_START_ADDRESS_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd40,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTR_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56680_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH2_RD_DMA_CFGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd34,
	0,
	9,
	soc_CMIC_FIFO_CH0_RD_DMA_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH2_RD_DMA_CFG_BCM56624_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd34,
	0,
	9,
	soc_CMIC_FIFO_CH0_RD_DMA_CFG_BCM56624_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH2_RD_DMA_CFG_BCM56820_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd34,
	0,
	9,
	soc_CMIC_FIFO_CH0_RD_DMA_CFG_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH2_RD_DMA_CFG_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd34,
	0,
	9,
	soc_CMIC_FIFO_CH0_RD_DMA_CFG_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd6c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTR_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd6c,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTR_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd6c,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTR_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd54,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd54,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTR_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd88,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLD_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd88,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTR_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd70,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTR_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd70,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd44,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH2_RD_DMA_SBUS_START_ADDRESS_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd44,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTR_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56680_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH3_RD_DMA_CFGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd38,
	0,
	9,
	soc_CMIC_FIFO_CH0_RD_DMA_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH3_RD_DMA_CFG_BCM56624_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd38,
	0,
	9,
	soc_CMIC_FIFO_CH0_RD_DMA_CFG_BCM56624_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH3_RD_DMA_CFG_BCM56820_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd38,
	0,
	9,
	soc_CMIC_FIFO_CH0_RD_DMA_CFG_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH3_RD_DMA_CFG_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd38,
	0,
	9,
	soc_CMIC_FIFO_CH0_RD_DMA_CFG_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd74,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTR_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd74,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTR_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd58,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd58,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTR_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd8c,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLD_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd8c,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTR_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd78,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTR_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd78,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTR_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd78,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd48,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_FIFO_CH3_RD_DMA_SBUS_START_ADDRESS_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd48,
	0,
	1,
	soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTR_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_FIFO_DMA_SB_ARB_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1e4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_FIFO_DMA_SB_ARB_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x0f77cc33, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_FIFO_DMA_SB_ARB_CTRL_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1e4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_FIFO_DMA_SB_ARB_CTRL_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x0f77cc33, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_FIFO_RD_DMA_DEBUGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd7c,
	0,
	11,
	soc_CMIC_FIFO_RD_DMA_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_FIFO_RD_DMA_DEBUG_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd7c,
	0,
	12,
	soc_CMIC_FIFO_RD_DMA_DEBUG_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_FIFO_RD_DMA_DEBUG_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd7c,
	0,
	12,
	soc_CMIC_FIFO_RD_DMA_DEBUG_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_FIFO_RD_DMA_DEBUG_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd7c,
	0,
	12,
	soc_CMIC_FIFO_RD_DMA_DEBUG_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_FINE_GRAIN_COUNTERS_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x25000,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CMIC_BS_HEARTBEAT_CTRL_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_FINE_GRAIN_COUNTERS_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x25000,
	0,
	1,
	soc_CMIC_LED_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_FINE_GRAIN_COUNTERS_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x25000,
	0,
	1,
	soc_CMIC_BS_HEARTBEAT_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_FINE_GRAIN_COUNTERS_NS_VALUEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x25004,
	0,
	1,
	soc_CMIC_FINE_GRAIN_COUNTERS_NS_VALUEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_FINE_GRAIN_COUNTERS_NS_VALUE_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x25004,
	0,
	1,
	soc_CMIC_FINE_GRAIN_COUNTERS_NS_VALUE_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_FINE_GRAIN_COUNTERS_NS_VALUE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x25004,
	0,
	1,
	soc_CMIC_FINE_GRAIN_COUNTERS_NS_VALUE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x25008,
	0,
	1,
	soc_CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUE_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x25008,
	0,
	1,
	soc_CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUE_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x25008,
	0,
	1,
	soc_CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_FSCHAN_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x30070,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_FSCHAN_ADDRESS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x30070,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_ADDRESS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_FSCHAN_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x30070,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_FSCHAN_DATA32r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x30074,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_DATA32r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_FSCHAN_DATA32_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x30074,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_DATA32_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_FSCHAN_DATA32_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x30074,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_DATA32_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_FSCHAN_DATA64_HIr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3007c,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_DATA64_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_FSCHAN_DATA64_HI_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3007c,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_DATA64_HI_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_FSCHAN_DATA64_HI_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3007c,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_DATA64_HI_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_FSCHAN_DATA64_LOr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x30078,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_DATA64_LOr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_FSCHAN_DATA64_LO_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x30078,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_DATA64_LO_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_FSCHAN_DATA64_LO_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x30078,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_DATA64_LO_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x30064,
	0,
	1,
	soc_CMIC_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_FSCHAN_ENABLE_PROGRAMMABLE_OPCODE_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x30064,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_ENABLE_PROGRAMMABLE_OPCODE_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_FSCHAN_ENABLE_PROGRAMMABLE_OPCODE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x30064,
	0,
	1,
	soc_CMIC_FSCHAN_ENABLE_PROGRAMMABLE_OPCODE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_FSCHAN_OPCODEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3006c,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_FSCHAN_OPCODE_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3006c,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_ADDRESS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_FSCHAN_OPCODE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3006c,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_FSCHAN_STATUSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x30068,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_FSCHAN_STATUS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x30068,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_STATUS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_FSCHAN_STATUS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x30068,
	0,
	1,
	soc_CMIC_CMC0_FSCHAN_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_FSRF_STBY_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10248,
	0,
	9,
	soc_CMIC_FSRF_STBY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_FSRF_STBY_CONTROL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10248,
	0,
	9,
	soc_CMIC_FSRF_STBY_CONTROL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_FSRF_STBY_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10248,
	0,
	9,
	soc_CMIC_FSRF_STBY_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_GFPORT_CLOCK_CONFIGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x14c,
	0,
	2,
	soc_CMIC_GFPORT_CLOCK_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0)
    { /* SOC_REG_INT_CMIC_GFPORT_CLOCK_CONFIG_BCM56224_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x14c,
	0,
	7,
	soc_CMIC_GFPORT_CLOCK_CONFIG_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000d4, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_B0)
    { /* SOC_REG_INT_CMIC_GFPORT_CLOCK_CONFIG_BCM56224_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x14c,
	0,
	8,
	soc_CMIC_GFPORT_CLOCK_CONFIG_BCM56224_B0r_fields,
	SOC_RESET_VAL_DEC(0x000000d4, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_GP_AUX_SELr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2028,
	0,
	2,
	soc_CMIC_GP_AUX_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_GP_AUX_SEL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2028,
	0,
	2,
	soc_CMIC_GP_AUX_SEL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_GP_AUX_SEL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2028,
	0,
	2,
	soc_CMIC_GP_AUX_SEL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_GP_DATA_INr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2000,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_GP_DATA_INr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_GP_DATA_IN_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2000,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_GP_DATA_IN_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_GP_DATA_IN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2000,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_GP_DATA_IN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_GP_DATA_OUTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2004,
	0,
	2,
	soc_CMIC_GP_DATA_OUTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_GP_DATA_OUT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2004,
	0,
	2,
	soc_CMIC_GP_DATA_OUT_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_GP_DATA_OUT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2004,
	0,
	2,
	soc_CMIC_GP_DATA_OUT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_GP_INIT_VALr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2030,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_GP_INIT_VALr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_GP_INIT_VAL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2030,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_GP_INIT_VAL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_GP_INIT_VAL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2030,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_GP_INIT_VAL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_GP_INT_CLRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2024,
	0,
	2,
	soc_CMIC_GP_INT_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_GP_INT_CLR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2024,
	0,
	2,
	soc_CMIC_GP_INT_CLR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_GP_INT_CLR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2024,
	0,
	2,
	soc_CMIC_GP_INT_CLR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_GP_INT_DEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2010,
	0,
	2,
	soc_CMIC_GP_INT_DEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_GP_INT_DE_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2010,
	0,
	2,
	soc_CMIC_GP_INT_DE_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_GP_INT_DE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2010,
	0,
	2,
	soc_CMIC_GP_INT_DE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_GP_INT_EDGEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2014,
	0,
	2,
	soc_CMIC_GP_INT_EDGEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_GP_INT_EDGE_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2014,
	0,
	2,
	soc_CMIC_GP_INT_EDGE_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_GP_INT_EDGE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2014,
	0,
	2,
	soc_CMIC_GP_INT_EDGE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_GP_INT_MSKr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2018,
	0,
	2,
	soc_CMIC_GP_INT_MSKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_GP_INT_MSK_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2018,
	0,
	2,
	soc_CMIC_GP_INT_MSK_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_GP_INT_MSK_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2018,
	0,
	2,
	soc_CMIC_GP_INT_MSK_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_GP_INT_MSTATr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2020,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_GP_INT_MSTATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_GP_INT_MSTAT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2020,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_GP_INT_MSTAT_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_GP_INT_MSTAT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2020,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_GP_INT_MSTAT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_GP_INT_STATr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x201c,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_GP_INT_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_GP_INT_STAT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x201c,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_GP_INT_STAT_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_GP_INT_STAT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x201c,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_GP_INT_STAT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_GP_INT_TYPEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x200c,
	0,
	2,
	soc_CMIC_GP_INT_TYPEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_GP_INT_TYPE_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x200c,
	0,
	2,
	soc_CMIC_GP_INT_TYPE_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_GP_INT_TYPE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x200c,
	0,
	2,
	soc_CMIC_GP_INT_TYPE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_GP_OUT_ENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2008,
	0,
	2,
	soc_CMIC_GP_OUT_ENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_GP_OUT_EN_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2008,
	0,
	2,
	soc_CMIC_GP_OUT_EN_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_GP_OUT_EN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2008,
	0,
	2,
	soc_CMIC_GP_OUT_EN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_GP_PAD_RESr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2034,
	0,
	2,
	soc_CMIC_GP_PAD_RESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_GP_PAD_RES_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2034,
	0,
	2,
	soc_CMIC_GP_PAD_RES_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_GP_PAD_RES_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2034,
	0,
	2,
	soc_CMIC_GP_PAD_RES_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_GP_PRB_ENABLEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2048,
	0,
	3,
	soc_CMIC_GP_PRB_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_GP_PRB_ENABLE_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2048,
	0,
	3,
	soc_CMIC_GP_PRB_ENABLE_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_GP_PRB_ENABLE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2048,
	0,
	3,
	soc_CMIC_GP_PRB_ENABLE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_GP_PRB_OEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x204c,
	0,
	2,
	soc_CMIC_GP_PRB_OEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_GP_PRB_OE_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x204c,
	0,
	2,
	soc_CMIC_GP_PRB_OE_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_GP_PRB_OE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x204c,
	0,
	2,
	soc_CMIC_GP_PRB_OE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_GP_RES_ENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2038,
	0,
	2,
	soc_CMIC_GP_RES_ENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_GP_RES_EN_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2038,
	0,
	2,
	soc_CMIC_GP_RES_EN_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_GP_RES_EN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2038,
	0,
	2,
	soc_CMIC_GP_RES_EN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_GP_TEST_ENABLEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2044,
	0,
	2,
	soc_CMIC_GP_TEST_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_GP_TEST_ENABLE_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2044,
	0,
	2,
	soc_CMIC_GP_TEST_ENABLE_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_GP_TEST_ENABLE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2044,
	0,
	2,
	soc_CMIC_GP_TEST_ENABLE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_GP_TEST_INPUTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x203c,
	0,
	2,
	soc_CMIC_GP_TEST_INPUTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_GP_TEST_INPUT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x203c,
	0,
	2,
	soc_CMIC_GP_TEST_INPUT_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_GP_TEST_INPUT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x203c,
	0,
	2,
	soc_CMIC_GP_TEST_INPUT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_GP_TEST_OUTPUTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2040,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_GP_TEST_OUTPUTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_GP_TEST_OUTPUT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2040,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_GP_TEST_OUTPUT_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_GP_TEST_OUTPUT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2040,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_GP_TEST_OUTPUT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_I2CM_SMBUS_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x8,
	0,
	8,
	soc_CMIC_I2CM_SMBUS_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_I2CM_SMBUS_ADDRESS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x8,
	0,
	8,
	soc_CMIC_I2CM_SMBUS_ADDRESS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_I2CM_SMBUS_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x8,
	0,
	8,
	soc_CMIC_I2CM_SMBUS_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_I2CM_SMBUS_BIT_BANG_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x14,
	0,
	5,
	soc_CMIC_I2CM_SMBUS_BIT_BANG_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0xf0000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_I2CM_SMBUS_BIT_BANG_CONTROL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x14,
	0,
	5,
	soc_CMIC_I2CM_SMBUS_BIT_BANG_CONTROL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0xf0000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_I2CM_SMBUS_BIT_BANG_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x14,
	0,
	5,
	soc_CMIC_I2CM_SMBUS_BIT_BANG_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xf0000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_I2CM_SMBUS_CONFIGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0,
	0,
	7,
	soc_CMIC_I2CM_SMBUS_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x000f0000, 0x00000000)
	SOC_RESET_MASK_DEC(0xfc0f0000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_I2CM_SMBUS_CONFIG_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0,
	0,
	7,
	soc_CMIC_I2CM_SMBUS_CONFIG_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000f0000, 0x00000000)
	SOC_RESET_MASK_DEC(0xfc0f0000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_I2CM_SMBUS_CONFIG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0,
	0,
	7,
	soc_CMIC_I2CM_SMBUS_CONFIG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000f0000, 0x00000000)
	SOC_RESET_MASK_DEC(0xfc0f0000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_I2CM_SMBUS_EVENT_ENABLEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x38,
	0,
	12,
	soc_CMIC_I2CM_SMBUS_EVENT_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_I2CM_SMBUS_EVENT_ENABLE_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x38,
	0,
	12,
	soc_CMIC_I2CM_SMBUS_EVENT_ENABLE_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_I2CM_SMBUS_EVENT_ENABLE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x38,
	0,
	12,
	soc_CMIC_I2CM_SMBUS_EVENT_ENABLE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_I2CM_SMBUS_EVENT_STATUSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3c,
	SOC_REG_FLAG_RO,
	12,
	soc_CMIC_I2CM_SMBUS_EVENT_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_I2CM_SMBUS_EVENT_STATUS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3c,
	SOC_REG_FLAG_RO,
	12,
	soc_CMIC_I2CM_SMBUS_EVENT_STATUS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_I2CM_SMBUS_EVENT_STATUS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3c,
	SOC_REG_FLAG_RO,
	12,
	soc_CMIC_I2CM_SMBUS_EVENT_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_I2CM_SMBUS_MASTER_COMMANDr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x30,
	0,
	7,
	soc_CMIC_I2CM_SMBUS_MASTER_COMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xcfffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_I2CM_SMBUS_MASTER_COMMAND_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x30,
	0,
	7,
	soc_CMIC_I2CM_SMBUS_MASTER_COMMAND_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xcfffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_I2CM_SMBUS_MASTER_COMMAND_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x30,
	0,
	7,
	soc_CMIC_I2CM_SMBUS_MASTER_COMMAND_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xcfffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_I2CM_SMBUS_MASTER_DATA_READr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x44,
	SOC_REG_FLAG_RO,
	4,
	soc_CMIC_I2CM_SMBUS_MASTER_DATA_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_I2CM_SMBUS_MASTER_DATA_READ_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x44,
	SOC_REG_FLAG_RO,
	4,
	soc_CMIC_I2CM_SMBUS_MASTER_DATA_READ_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_I2CM_SMBUS_MASTER_DATA_READ_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x44,
	SOC_REG_FLAG_RO,
	4,
	soc_CMIC_I2CM_SMBUS_MASTER_DATA_READ_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_I2CM_SMBUS_MASTER_DATA_WRITEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x40,
	0,
	3,
	soc_CMIC_I2CM_SMBUS_MASTER_DATA_WRITEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_I2CM_SMBUS_MASTER_DATA_WRITE_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x40,
	0,
	3,
	soc_CMIC_I2CM_SMBUS_MASTER_DATA_WRITE_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_I2CM_SMBUS_MASTER_DATA_WRITE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x40,
	0,
	3,
	soc_CMIC_I2CM_SMBUS_MASTER_DATA_WRITE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xc,
	0,
	7,
	soc_CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xc,
	0,
	7,
	soc_CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xc,
	0,
	7,
	soc_CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_I2CM_SMBUS_SLAVE_COMMANDr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x34,
	0,
	7,
	soc_CMIC_I2CM_SMBUS_SLAVE_COMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_I2CM_SMBUS_SLAVE_COMMAND_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x34,
	0,
	7,
	soc_CMIC_I2CM_SMBUS_SLAVE_COMMAND_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_I2CM_SMBUS_SLAVE_COMMAND_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x34,
	0,
	7,
	soc_CMIC_I2CM_SMBUS_SLAVE_COMMAND_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_I2CM_SMBUS_SLAVE_DATA_READr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4c,
	SOC_REG_FLAG_RO,
	4,
	soc_CMIC_I2CM_SMBUS_SLAVE_DATA_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_I2CM_SMBUS_SLAVE_DATA_READ_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4c,
	SOC_REG_FLAG_RO,
	4,
	soc_CMIC_I2CM_SMBUS_SLAVE_DATA_READ_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_I2CM_SMBUS_SLAVE_DATA_READ_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4c,
	SOC_REG_FLAG_RO,
	4,
	soc_CMIC_I2CM_SMBUS_SLAVE_DATA_READ_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_I2CM_SMBUS_SLAVE_DATA_WRITEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x48,
	0,
	3,
	soc_CMIC_I2CM_SMBUS_SLAVE_DATA_WRITEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_I2CM_SMBUS_SLAVE_DATA_WRITE_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x48,
	0,
	3,
	soc_CMIC_I2CM_SMBUS_SLAVE_DATA_WRITE_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_I2CM_SMBUS_SLAVE_DATA_WRITE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x48,
	0,
	3,
	soc_CMIC_I2CM_SMBUS_SLAVE_DATA_WRITE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10,
	0,
	7,
	soc_CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10,
	0,
	7,
	soc_CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10,
	0,
	7,
	soc_CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_I2CM_SMBUS_TIMING_CONFIGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4,
	0,
	5,
	soc_CMIC_I2CM_SMBUS_TIMING_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x19003200, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_I2CM_SMBUS_TIMING_CONFIG_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4,
	0,
	5,
	soc_CMIC_I2CM_SMBUS_TIMING_CONFIG_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x19003200, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_I2CM_SMBUS_TIMING_CONFIG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4,
	0,
	5,
	soc_CMIC_I2CM_SMBUS_TIMING_CONFIG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x19003200, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_CMIC_I2C_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x128,
	0,
	6,
	soc_CMIC_I2C_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_I2C_CTRL_BCM56504_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x128,
	0,
	8,
	soc_CMIC_I2C_CTRL_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000044, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffff47, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_I2C_CTRL_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x128,
	0,
	8,
	soc_CMIC_I2C_CTRL_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_I2C_CTRL_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x128,
	0,
	8,
	soc_CMIC_I2C_CTRL_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000044, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffff47, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_CMIC_I2C_DATAr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x124,
	0,
	1,
	soc_CMIC_I2C_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_I2C_DATA_BCM56504_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x124,
	0,
	2,
	soc_CMIC_I2C_DATA_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_I2C_DATA_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x124,
	0,
	2,
	soc_CMIC_I2C_DATA_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_CMIC_I2C_RESETr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13c,
	SOC_REG_FLAG_WO,
	1,
	soc_CMIC_I2C_RESETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_I2C_RESET_BCM56504_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13c,
	0,
	2,
	soc_CMIC_I2C_RESET_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_I2C_RESET_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13c,
	0,
	2,
	soc_CMIC_I2C_RESET_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_I2C_RESET_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13c,
	0,
	2,
	soc_CMIC_I2C_RESET_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_CMIC_I2C_SLAVE_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120,
	0,
	2,
	soc_CMIC_I2C_SLAVE_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_I2C_SLAVE_ADDR_BCM56504_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120,
	0,
	3,
	soc_CMIC_I2C_SLAVE_ADDR_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_I2C_SLAVE_ADDR_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120,
	0,
	3,
	soc_CMIC_I2C_SLAVE_ADDR_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_CMIC_I2C_SLAVE_XADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130,
	0,
	1,
	soc_CMIC_I2C_SLAVE_XADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_I2C_SLAVE_XADDR_BCM56504_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130,
	0,
	2,
	soc_CMIC_I2C_SLAVE_XADDR_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_I2C_SLAVE_XADDR_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130,
	0,
	2,
	soc_CMIC_I2C_SLAVE_XADDR_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_CMIC_I2C_STATr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12c,
	0,
	1,
	soc_CMIC_I2C_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_I2C_STAT_BCM56504_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12c,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_I2C_STAT_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000f8, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_I2C_STAT_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12c,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_I2C_STAT_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000f8, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_INTR_PKT_PACING_DELAYr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22244,
	0,
	1,
	soc_CMIC_INTR_PKT_PACING_DELAYr_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_INTR_PKT_PACING_DELAY_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22244,
	0,
	1,
	soc_CMIC_INTR_PKT_PACING_DELAY_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_INTR_PKT_PACING_DELAY_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22244,
	0,
	1,
	soc_CMIC_INTR_PKT_PACING_DELAY_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CMIC_INTR_WAIT_CYCLESr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd48,
	0,
	1,
	soc_CMIC_INTR_WAIT_CYCLESr_fields,
	SOC_RESET_VAL_DEC(0x07f28156, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_IRQ_CLR_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x154,
	0,
	3,
	soc_CMIC_IRQ_CLR_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_IRQ_CLR_3_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x154,
	0,
	3,
	soc_CMIC_IRQ_CLR_3_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_CMIC_IRQ_MASKr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x148,
	0,
	17,
	soc_CMIC_IRQ_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fff91, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_IRQ_MASK_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x6c,
	0,
	1,
	soc_CMIC_IRQ_MASK_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_IRQ_MASK_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x70,
	0,
	1,
	soc_CMIC_IRQ_MASK_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_IRQ_MASK_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x150,
	0,
	3,
	soc_CMIC_IRQ_MASK_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_IRQ_MASK_1_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x6c,
	0,
	1,
	soc_CMIC_IRQ_MASK_1_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_IRQ_MASK_1_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x6c,
	0,
	1,
	soc_CMIC_IRQ_MASK_1_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_IRQ_MASK_2_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x70,
	0,
	1,
	soc_CMIC_IRQ_MASK_1_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_IRQ_MASK_2_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x70,
	0,
	1,
	soc_CMIC_IRQ_MASK_1_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_IRQ_MASK_3_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x150,
	0,
	3,
	soc_CMIC_IRQ_MASK_3_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CMIC_IRQ_MASK_BCM53314_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x148,
	0,
	29,
	soc_CMIC_IRQ_MASK_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x10000060, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_IRQ_MASK_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x148,
	0,
	32,
	soc_CMIC_IRQ_MASK_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_CMIC_IRQ_MASK_BCM56504_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x148,
	0,
	27,
	soc_CMIC_IRQ_MASK_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_IRQ_MASK_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x148,
	0,
	31,
	soc_CMIC_IRQ_MASK_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_IRQ_MASK_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x148,
	0,
	32,
	soc_CMIC_IRQ_MASK_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_IRQ_MASK_BCM56800_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x148,
	0,
	27,
	soc_CMIC_IRQ_MASK_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_IRQ_MASK_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x148,
	0,
	32,
	soc_CMIC_IRQ_MASK_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_CMIC_IRQ_STATr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x144,
	SOC_REG_FLAG_RO,
	17,
	soc_CMIC_IRQ_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fff91, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_IRQ_STAT_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x64,
	0,
	1,
	soc_CMIC_IRQ_STAT_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_IRQ_STAT_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x68,
	0,
	1,
	soc_CMIC_IRQ_STAT_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_IRQ_STAT_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x14c,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_IRQ_STAT_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_IRQ_STAT_1_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x64,
	0,
	1,
	soc_CMIC_IRQ_STAT_1_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_IRQ_STAT_1_BCM88732_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x64,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_IRQ_STAT_1_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_IRQ_STAT_1_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x64,
	0,
	1,
	soc_CMIC_IRQ_STAT_1_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_IRQ_STAT_2_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x68,
	0,
	1,
	soc_CMIC_IRQ_STAT_1_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_IRQ_STAT_2_BCM88732_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x68,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_IRQ_STAT_1_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_IRQ_STAT_2_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x68,
	0,
	1,
	soc_CMIC_IRQ_STAT_1_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_IRQ_STAT_3_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x14c,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_IRQ_STAT_3_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CMIC_IRQ_STAT_BCM53314_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x144,
	SOC_REG_FLAG_RO,
	29,
	soc_CMIC_IRQ_STAT_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_IRQ_STAT_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x144,
	SOC_REG_FLAG_RO,
	32,
	soc_CMIC_IRQ_STAT_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_CMIC_IRQ_STAT_BCM56504_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x144,
	SOC_REG_FLAG_RO,
	27,
	soc_CMIC_IRQ_STAT_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_IRQ_STAT_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x144,
	SOC_REG_FLAG_RO,
	31,
	soc_CMIC_IRQ_STAT_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_IRQ_STAT_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x144,
	SOC_REG_FLAG_RO,
	32,
	soc_CMIC_IRQ_STAT_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_IRQ_STAT_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x144,
	SOC_REG_FLAG_RO,
	32,
	soc_CMIC_IRQ_STAT_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_IRQ_STAT_BCM56800_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x144,
	SOC_REG_FLAG_RO,
	27,
	soc_CMIC_IRQ_STAT_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_IRQ_STAT_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x144,
	SOC_REG_FLAG_RO,
	32,
	soc_CMIC_IRQ_STAT_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_CMIC_JTAGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x194,
	0,
	5,
	soc_CMIC_JTAGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_LEDCLK_PARAMSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1008,
	0,
	2,
	soc_CMIC_LEDCLK_PARAMSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_LEDCLK_PARAMS_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x400,
	0,
	2,
	soc_CMIC_LEDCLK_PARAMSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_LEDCLK_PARAMS_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x400,
	0,
	2,
	soc_CMIC_LEDCLK_PARAMS_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x505b8d80, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LEDCLK_PARAMS_BCM88732_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x400,
	0,
	2,
	soc_CMIC_LEDCLK_PARAMS_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x505b8d80, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LEDCLK_PARAMS_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x400,
	0,
	2,
	soc_CMIC_LEDCLK_PARAMS_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x505b8d80, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_CLK_PARAMSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20050,
	0,
	2,
	soc_CMIC_LEDUP0_CLK_PARAMSr_fields,
	SOC_RESET_VAL_DEC(0x505b8d80, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_LEDUP0_CLK_PARAMS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20050,
	0,
	2,
	soc_CMIC_LEDCLK_PARAMS_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x505b8d80, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_CLK_PARAMS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20050,
	0,
	2,
	soc_CMIC_LEDUP0_CLK_PARAMS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x505b8d80, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CMIC_LEDUP0_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1000,
	0,
	3,
	soc_CMIC_LEDUP0_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000092, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_LEDUP0_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20000,
	0,
	3,
	soc_CMIC_LEDUP0_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20000,
	0,
	3,
	soc_CMIC_LEDUP0_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_CTRL_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20000,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_CMIC_LEDUP0_CTRL_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_CTRL_BCM88732_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1000,
	0,
	3,
	soc_CMIC_LEDUP0_CTRL_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000092, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_CTRL_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1000,
	0,
	3,
	soc_CMIC_LEDUP0_CTRL_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000092, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAMr */
	soc_block_list[0],
	soc_cpureg,
	256,
	0x1400,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_I2C_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20400,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20404,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20408,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2040c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20410,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM5r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20414,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM6r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20418,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM7r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2041c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM8r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20420,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM9r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20424,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM10r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20428,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM11r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2042c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM12r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20430,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM13r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20434,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM14r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20438,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM15r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2043c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM16r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20440,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM17r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20444,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM18r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20448,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM19r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2044c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM20r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20450,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM21r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20454,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM22r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20458,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM23r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2045c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM24r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20460,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM25r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20464,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM26r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20468,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM27r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2046c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM28r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20470,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM29r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20474,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM30r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20478,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM31r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2047c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM32r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20480,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM33r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20484,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM34r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20488,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM35r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2048c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM36r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20490,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM37r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20494,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM38r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20498,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM39r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2049c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM40r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x204a0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM41r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x204a4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM42r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x204a8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM43r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x204ac,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM44r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x204b0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM45r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x204b4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM46r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x204b8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM47r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x204bc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM48r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x204c0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM49r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x204c4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM50r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x204c8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM51r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x204cc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM52r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x204d0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM53r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x204d4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM54r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x204d8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM55r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x204dc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM56r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x204e0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM57r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x204e4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM58r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x204e8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM59r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x204ec,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM60r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x204f0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM61r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x204f4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM62r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x204f8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM63r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x204fc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM64r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20500,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM65r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20504,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM66r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20508,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM67r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2050c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM68r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20510,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM69r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20514,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM70r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20518,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM71r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2051c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM72r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20520,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM73r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20524,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM74r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20528,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM75r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2052c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM76r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20530,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM77r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20534,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM78r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20538,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM79r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2053c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM80r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20540,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM81r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20544,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM82r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20548,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM83r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2054c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM84r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20550,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM85r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20554,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM86r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20558,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM87r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2055c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM88r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20560,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM89r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20564,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM90r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20568,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM91r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2056c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM92r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20570,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM93r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20574,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM94r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20578,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM95r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2057c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM96r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20580,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM97r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20584,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM98r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20588,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM99r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2058c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM100r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20590,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM101r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20594,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM102r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20598,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM103r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2059c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM104r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x205a0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM105r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x205a4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM106r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x205a8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM107r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x205ac,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM108r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x205b0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM109r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x205b4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM110r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x205b8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM111r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x205bc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM112r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x205c0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM113r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x205c4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM114r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x205c8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM115r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x205cc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM116r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x205d0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM117r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x205d4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM118r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x205d8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM119r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x205dc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM120r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x205e0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM121r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x205e4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM122r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x205e8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM123r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x205ec,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM124r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x205f0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM125r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x205f4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM126r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x205f8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM127r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x205fc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM128r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20600,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM129r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20604,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM130r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20608,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM131r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2060c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM132r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20610,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM133r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20614,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM134r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20618,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM135r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2061c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM136r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20620,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM137r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20624,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM138r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20628,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM139r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2062c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM140r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20630,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM141r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20634,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM142r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20638,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM143r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2063c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM144r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20640,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM145r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20644,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM146r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20648,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM147r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2064c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM148r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20650,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM149r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20654,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM150r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20658,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM151r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2065c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM152r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20660,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM153r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20664,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM154r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20668,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM155r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2066c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM156r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20670,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM157r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20674,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM158r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20678,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM159r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2067c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM160r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20680,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM161r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20684,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM162r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20688,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM163r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2068c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM164r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20690,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM165r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20694,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM166r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20698,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM167r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2069c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM168r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x206a0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM169r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x206a4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM170r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x206a8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM171r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x206ac,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM172r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x206b0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM173r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x206b4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM174r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x206b8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM175r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x206bc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM176r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x206c0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM177r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x206c4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM178r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x206c8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM179r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x206cc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM180r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x206d0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM181r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x206d4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM182r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x206d8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM183r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x206dc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM184r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x206e0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM185r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x206e4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM186r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x206e8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM187r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x206ec,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM188r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x206f0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM189r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x206f4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM190r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x206f8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM191r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x206fc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM192r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20700,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM193r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20704,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM194r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20708,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM195r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2070c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM196r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20710,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM197r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20714,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM198r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20718,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM199r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2071c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM200r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20720,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM201r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20724,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM202r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20728,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM203r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2072c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM204r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20730,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM205r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20734,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM206r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20738,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM207r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2073c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM208r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20740,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM209r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20744,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM210r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20748,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM211r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2074c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM212r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20750,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM213r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20754,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM214r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20758,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM215r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2075c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM216r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20760,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM217r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20764,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM218r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20768,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM219r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2076c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM220r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20770,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM221r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20774,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM222r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20778,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM223r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2077c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM224r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20780,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM225r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20784,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM226r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20788,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM227r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2078c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM228r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20790,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM229r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20794,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM230r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20798,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM231r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2079c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM232r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x207a0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM233r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x207a4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM234r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x207a8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM235r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x207ac,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM236r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x207b0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM237r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x207b4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM238r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x207b8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM239r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x207bc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM240r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x207c0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM241r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x207c4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM242r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x207c8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM243r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x207cc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM244r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x207d0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM245r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x207d4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM246r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x207d8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM247r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x207dc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM248r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x207e0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM249r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x207e4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM250r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x207e8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM251r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x207ec,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM252r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x207f0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM253r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x207f4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM254r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x207f8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM255r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x207fc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	256,
	0x20400,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_I2C_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	256,
	0x20400,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_LEDUP0_DATA_RAMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_DATA_RAM_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	256,
	0x1400,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_LEDUP0_DATA_RAM_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_0_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd00,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_0_3r_fields,
	SOC_RESET_VAL_DEC(0x042891a4, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_0_3_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20010,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_0_3_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_0_3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20010,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_0_3_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_0_3_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20010,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_0_3_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_0_3_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd00,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_0_3_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x042891a4, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_12_15r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd0c,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_12_15r_fields,
	SOC_RESET_VAL_DEC(0x02a58b98, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_12_15_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2001c,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_12_15_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_12_15_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2001c,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_12_15_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_12_15_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2001c,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_12_15_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_12_15_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd0c,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_12_15_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x02a58b98, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_16_19r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd10,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_16_19r_fields,
	SOC_RESET_VAL_DEC(0x02248994, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_16_19_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20020,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_16_19_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_16_19_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20020,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_16_19_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_16_19_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20020,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_16_19_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_16_19_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd10,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_16_19_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x02248994, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_20_23r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd14,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_20_23r_fields,
	SOC_RESET_VAL_DEC(0x01a38790, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_20_23_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20024,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_20_23_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_20_23_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20024,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_20_23_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_20_23_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20024,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_20_23_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_20_23_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd14,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_20_23_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x01a38790, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_24_27r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd18,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_24_27r_fields,
	SOC_RESET_VAL_DEC(0x0122858c, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_24_27_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20028,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_24_27_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_24_27_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20028,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_24_27_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_24_27_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20028,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_24_27_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_24_27_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd18,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_24_27_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x0122858c, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_28_31r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd1c,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_28_31r_fields,
	SOC_RESET_VAL_DEC(0x00a18388, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_28_31_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2002c,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_28_31_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_28_31_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2002c,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_28_31_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_28_31_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2002c,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_28_31_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_28_31_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd1c,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_28_31_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00a18388, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_32_35r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd20,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_32_35r_fields,
	SOC_RESET_VAL_DEC(0x00208184, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_32_35_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20030,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_32_35_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_32_35_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20030,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_32_35_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_32_35_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20030,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_32_35_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_32_35_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd20,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_32_35_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00208184, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_36_39r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd24,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_36_39r_fields,
	SOC_RESET_VAL_DEC(0x07efdfbf, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_36_39_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20034,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_36_39_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_36_39_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20034,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_36_39_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_36_39_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20034,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_36_39_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_36_39_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd24,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_36_39_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x07efdfbf, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_40_43r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd28,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_40_43r_fields,
	SOC_RESET_VAL_DEC(0x07efdfbf, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_40_43_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20038,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_40_43_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_40_43_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20038,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_40_43_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_40_43_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20038,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_40_43_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_40_43_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd28,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_40_43_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x07efdfbf, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_44_47r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x9dc,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_44_47r_fields,
	SOC_RESET_VAL_DEC(0x07efdfbf, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_44_47_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2003c,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_44_47_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_44_47_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2003c,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_44_47_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_44_47_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2003c,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_44_47_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_44_47_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x9dc,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_44_47_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x07efdfbf, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_48_51r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x9e0,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_48_51r_fields,
	SOC_RESET_VAL_DEC(0x07efdfbf, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_48_51_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20040,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_48_51_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_48_51_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20040,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_48_51_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_48_51_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20040,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_48_51_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_48_51_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x9e0,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_48_51_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x07efdfbf, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_4_7r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd04,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_4_7r_fields,
	SOC_RESET_VAL_DEC(0x03a78fa0, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_4_7_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20014,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_4_7_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_4_7_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20014,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_4_7_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_4_7_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20014,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_4_7_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_4_7_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd04,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_4_7_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x03a78fa0, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_52_55r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x9e4,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_52_55r_fields,
	SOC_RESET_VAL_DEC(0x07efdfbf, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_52_55_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20044,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_52_55_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_52_55_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20044,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_52_55_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_52_55_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20044,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_52_55_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_52_55_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x9e4,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_52_55_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x07efdfbf, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_56_59r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x9e8,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_56_59r_fields,
	SOC_RESET_VAL_DEC(0x07efdfbf, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_56_59_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20048,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_56_59_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_56_59_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20048,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_56_59_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_56_59_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20048,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_56_59_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_56_59_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x9e8,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_56_59_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x07efdfbf, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_60_63r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x958,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_60_63r_fields,
	SOC_RESET_VAL_DEC(0x07efdfbf, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_60_63_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2004c,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_60_63_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_60_63_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2004c,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_60_63_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_60_63_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2004c,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_60_63_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_60_63_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x958,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_60_63_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x07efdfbf, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_8_11r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd08,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_8_11r_fields,
	SOC_RESET_VAL_DEC(0x03268d9c, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_8_11_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20018,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_8_11_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_8_11_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20018,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_8_11_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_8_11_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20018,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_8_11_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_8_11_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd08,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_8_11_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x03268d9c, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAMr */
	soc_block_list[0],
	soc_cpureg,
	256,
	0x20800,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_I2C_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20800,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20804,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20808,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2080c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20810,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM5r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20814,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM6r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20818,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM7r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2081c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM8r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20820,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM9r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20824,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM10r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20828,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM11r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2082c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM12r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20830,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM13r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20834,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM14r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20838,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM15r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2083c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM16r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20840,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM17r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20844,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM18r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20848,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM19r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2084c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM20r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20850,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM21r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20854,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM22r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20858,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM23r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2085c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM24r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20860,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM25r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20864,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM26r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20868,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM27r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2086c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM28r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20870,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM29r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20874,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM30r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20878,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM31r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2087c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM32r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20880,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM33r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20884,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM34r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20888,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM35r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2088c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM36r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20890,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM37r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20894,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM38r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20898,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM39r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2089c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM40r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x208a0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM41r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x208a4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM42r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x208a8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM43r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x208ac,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM44r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x208b0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM45r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x208b4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM46r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x208b8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM47r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x208bc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM48r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x208c0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM49r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x208c4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM50r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x208c8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM51r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x208cc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM52r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x208d0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM53r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x208d4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM54r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x208d8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM55r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x208dc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM56r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x208e0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM57r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x208e4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM58r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x208e8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM59r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x208ec,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM60r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x208f0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM61r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x208f4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM62r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x208f8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM63r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x208fc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM64r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20900,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM65r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20904,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM66r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20908,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM67r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2090c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM68r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20910,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM69r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20914,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM70r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20918,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM71r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2091c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM72r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20920,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM73r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20924,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM74r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20928,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM75r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2092c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM76r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20930,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM77r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20934,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM78r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20938,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM79r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2093c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM80r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20940,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM81r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20944,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM82r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20948,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM83r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2094c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM84r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20950,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM85r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20954,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM86r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20958,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM87r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2095c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM88r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20960,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM89r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20964,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM90r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20968,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM91r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2096c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM92r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20970,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM93r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20974,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM94r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20978,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM95r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2097c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM96r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20980,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM97r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20984,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM98r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20988,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM99r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2098c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM100r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20990,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM101r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20994,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM102r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20998,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM103r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2099c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM104r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x209a0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM105r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x209a4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM106r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x209a8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM107r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x209ac,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM108r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x209b0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM109r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x209b4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM110r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x209b8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM111r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x209bc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM112r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x209c0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM113r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x209c4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM114r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x209c8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM115r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x209cc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM116r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x209d0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM117r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x209d4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM118r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x209d8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM119r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x209dc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM120r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x209e0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM121r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x209e4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM122r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x209e8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM123r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x209ec,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM124r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x209f0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM125r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x209f4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM126r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x209f8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM127r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x209fc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM128r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20a00,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM129r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20a04,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM130r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20a08,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM131r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20a0c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM132r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20a10,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM133r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20a14,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM134r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20a18,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM135r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20a1c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM136r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20a20,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM137r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20a24,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM138r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20a28,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM139r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20a2c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM140r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20a30,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM141r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20a34,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM142r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20a38,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM143r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20a3c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM144r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20a40,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM145r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20a44,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM146r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20a48,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM147r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20a4c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM148r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20a50,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM149r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20a54,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM150r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20a58,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM151r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20a5c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM152r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20a60,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM153r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20a64,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM154r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20a68,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM155r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20a6c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM156r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20a70,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM157r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20a74,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM158r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20a78,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM159r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20a7c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM160r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20a80,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM161r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20a84,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM162r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20a88,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM163r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20a8c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM164r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20a90,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM165r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20a94,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM166r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20a98,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM167r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20a9c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM168r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20aa0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM169r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20aa4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM170r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20aa8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM171r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20aac,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM172r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20ab0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM173r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20ab4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM174r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20ab8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM175r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20abc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM176r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20ac0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM177r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20ac4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM178r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20ac8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM179r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20acc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM180r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20ad0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM181r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20ad4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM182r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20ad8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM183r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20adc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM184r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20ae0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM185r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20ae4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM186r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20ae8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM187r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20aec,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM188r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20af0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM189r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20af4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM190r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20af8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM191r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20afc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM192r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20b00,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM193r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20b04,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM194r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20b08,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM195r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20b0c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM196r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20b10,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM197r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20b14,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM198r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20b18,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM199r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20b1c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM200r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20b20,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM201r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20b24,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM202r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20b28,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM203r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20b2c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM204r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20b30,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM205r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20b34,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM206r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20b38,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM207r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20b3c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM208r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20b40,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM209r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20b44,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM210r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20b48,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM211r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20b4c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM212r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20b50,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM213r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20b54,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM214r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20b58,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM215r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20b5c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM216r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20b60,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM217r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20b64,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM218r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20b68,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM219r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20b6c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM220r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20b70,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM221r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20b74,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM222r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20b78,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM223r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20b7c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM224r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20b80,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM225r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20b84,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM226r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20b88,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM227r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20b8c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM228r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20b90,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM229r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20b94,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM230r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20b98,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM231r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20b9c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM232r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20ba0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM233r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20ba4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM234r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20ba8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM235r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20bac,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM236r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20bb0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM237r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20bb4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM238r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20bb8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM239r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20bbc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM240r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20bc0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM241r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20bc4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM242r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20bc8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM243r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20bcc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM244r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20bd0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM245r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20bd4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM246r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20bd8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM247r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20bdc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM248r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20be0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM249r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20be4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM250r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20be8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM251r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20bec,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM252r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20bf0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM253r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20bf4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM254r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20bf8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM255r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20bfc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	256,
	0x20800,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_LEDUP0_DATA_RAMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAM_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	256,
	0x1800,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_LEDUP0_DATA_RAM_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1008,
	0,
	1,
	soc_CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20008,
	0,
	1,
	soc_CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20008,
	0,
	1,
	soc_CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDR_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20008,
	0,
	1,
	soc_CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDR_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDR_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1008,
	0,
	1,
	soc_CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDR_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_SCANOUT_COUNT_UPPERr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20054,
	0,
	1,
	soc_CMIC_LEDUP0_SCANOUT_COUNT_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_SCANOUT_COUNT_UPPER_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20054,
	0,
	1,
	soc_CMIC_LEDUP0_SCANOUT_COUNT_UPPER_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_STATUSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1004,
	SOC_REG_FLAG_RO,
	4,
	soc_CMIC_LEDUP0_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_LEDUP0_STATUS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20004,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_LEDUP_STATUS_BCM56142_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_STATUS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20004,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_LEDUP0_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_STATUS_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20004,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_LEDUP0_STATUS_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_STATUS_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1004,
	SOC_REG_FLAG_RO,
	4,
	soc_CMIC_LEDUP0_STATUS_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_TM_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20058,
	0,
	1,
	soc_CMIC_LEDUP0_TM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP0_TM_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20058,
	0,
	1,
	soc_CMIC_LEDUP0_TM_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_CLK_PARAMSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21050,
	0,
	2,
	soc_CMIC_LEDUP0_CLK_PARAMSr_fields,
	SOC_RESET_VAL_DEC(0x505b8d80, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_LEDUP1_CLK_PARAMS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21050,
	0,
	2,
	soc_CMIC_LEDCLK_PARAMS_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x505b8d80, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_CLK_PARAMS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21050,
	0,
	2,
	soc_CMIC_LEDUP0_CLK_PARAMS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x505b8d80, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CMIC_LEDUP1_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2000,
	0,
	3,
	soc_CMIC_LEDUP1_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x000000f2, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_LEDUP1_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21000,
	0,
	3,
	soc_CMIC_LEDUP0_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21000,
	0,
	3,
	soc_CMIC_LEDUP0_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_CTRL_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21000,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_CMIC_LEDUP0_CTRL_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_CTRL_BCM88732_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2000,
	0,
	3,
	soc_CMIC_LEDUP1_CTRL_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000f2, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_CTRL_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2000,
	0,
	3,
	soc_CMIC_LEDUP1_CTRL_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000f2, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAMr */
	soc_block_list[0],
	soc_cpureg,
	256,
	0x2400,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_I2C_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21400,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21404,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21408,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2140c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21410,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM5r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21414,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM6r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21418,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM7r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2141c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM8r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21420,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM9r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21424,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM10r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21428,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM11r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2142c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM12r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21430,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM13r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21434,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM14r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21438,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM15r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2143c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM16r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21440,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM17r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21444,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM18r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21448,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM19r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2144c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM20r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21450,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM21r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21454,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM22r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21458,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM23r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2145c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM24r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21460,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM25r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21464,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM26r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21468,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM27r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2146c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM28r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21470,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM29r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21474,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM30r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21478,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM31r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2147c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM32r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21480,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM33r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21484,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM34r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21488,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM35r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2148c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM36r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21490,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM37r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21494,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM38r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21498,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM39r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2149c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM40r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x214a0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM41r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x214a4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM42r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x214a8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM43r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x214ac,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM44r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x214b0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM45r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x214b4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM46r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x214b8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM47r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x214bc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM48r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x214c0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM49r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x214c4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM50r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x214c8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM51r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x214cc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM52r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x214d0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM53r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x214d4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM54r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x214d8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM55r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x214dc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM56r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x214e0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM57r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x214e4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM58r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x214e8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM59r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x214ec,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM60r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x214f0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM61r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x214f4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM62r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x214f8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM63r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x214fc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM64r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21500,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM65r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21504,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM66r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21508,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM67r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2150c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM68r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21510,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM69r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21514,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM70r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21518,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM71r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2151c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM72r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21520,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM73r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21524,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM74r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21528,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM75r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2152c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM76r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21530,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM77r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21534,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM78r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21538,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM79r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2153c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM80r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21540,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM81r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21544,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM82r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21548,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM83r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2154c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM84r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21550,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM85r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21554,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM86r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21558,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM87r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2155c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM88r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21560,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM89r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21564,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM90r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21568,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM91r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2156c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM92r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21570,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM93r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21574,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM94r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21578,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM95r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2157c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM96r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21580,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM97r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21584,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM98r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21588,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM99r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2158c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM100r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21590,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM101r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21594,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM102r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21598,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM103r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2159c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM104r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x215a0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM105r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x215a4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM106r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x215a8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM107r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x215ac,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM108r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x215b0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM109r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x215b4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM110r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x215b8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM111r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x215bc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM112r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x215c0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM113r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x215c4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM114r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x215c8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM115r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x215cc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM116r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x215d0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM117r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x215d4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM118r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x215d8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM119r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x215dc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM120r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x215e0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM121r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x215e4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM122r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x215e8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM123r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x215ec,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM124r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x215f0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM125r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x215f4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM126r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x215f8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM127r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x215fc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM128r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21600,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM129r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21604,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM130r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21608,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM131r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2160c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM132r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21610,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM133r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21614,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM134r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21618,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM135r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2161c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM136r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21620,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM137r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21624,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM138r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21628,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM139r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2162c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM140r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21630,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM141r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21634,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM142r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21638,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM143r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2163c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM144r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21640,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM145r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21644,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM146r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21648,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM147r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2164c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM148r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21650,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM149r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21654,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM150r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21658,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM151r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2165c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM152r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21660,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM153r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21664,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM154r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21668,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM155r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2166c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM156r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21670,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM157r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21674,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM158r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21678,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM159r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2167c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM160r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21680,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM161r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21684,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM162r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21688,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM163r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2168c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM164r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21690,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM165r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21694,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM166r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21698,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM167r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2169c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM168r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x216a0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM169r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x216a4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM170r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x216a8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM171r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x216ac,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM172r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x216b0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM173r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x216b4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM174r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x216b8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM175r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x216bc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM176r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x216c0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM177r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x216c4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM178r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x216c8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM179r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x216cc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM180r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x216d0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM181r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x216d4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM182r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x216d8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM183r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x216dc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM184r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x216e0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM185r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x216e4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM186r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x216e8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM187r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x216ec,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM188r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x216f0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM189r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x216f4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM190r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x216f8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM191r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x216fc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM192r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21700,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM193r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21704,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM194r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21708,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM195r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2170c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM196r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21710,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM197r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21714,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM198r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21718,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM199r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2171c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM200r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21720,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM201r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21724,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM202r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21728,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM203r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2172c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM204r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21730,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM205r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21734,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM206r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21738,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM207r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2173c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM208r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21740,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM209r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21744,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM210r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21748,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM211r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2174c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM212r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21750,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM213r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21754,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM214r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21758,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM215r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2175c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM216r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21760,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM217r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21764,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM218r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21768,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM219r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2176c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM220r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21770,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM221r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21774,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM222r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21778,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM223r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2177c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM224r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21780,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM225r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21784,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM226r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21788,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM227r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2178c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM228r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21790,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM229r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21794,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM230r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21798,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM231r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2179c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM232r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x217a0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM233r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x217a4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM234r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x217a8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM235r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x217ac,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM236r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x217b0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM237r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x217b4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM238r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x217b8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM239r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x217bc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM240r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x217c0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM241r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x217c4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM242r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x217c8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM243r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x217cc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM244r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x217d0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM245r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x217d4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM246r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x217d8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM247r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x217dc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM248r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x217e0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM249r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x217e4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM250r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x217e8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM251r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x217ec,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM252r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x217f0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM253r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x217f4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM254r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x217f8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM255r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x217fc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	256,
	0x21400,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_I2C_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	256,
	0x21400,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_LEDUP0_DATA_RAMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_DATA_RAM_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	256,
	0x2400,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_LEDUP0_DATA_RAM_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_0_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe00,
	0,
	5,
	soc_CMIC_LEDUP1_PORT_ORDER_REMAP_0_3r_fields,
	SOC_RESET_VAL_DEC(0x04085123, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_0_3_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21010,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_0_3_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_0_3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21010,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_0_3_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_0_3_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21010,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_0_3_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_0_3_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe00,
	0,
	5,
	soc_CMIC_LEDUP1_PORT_ORDER_REMAP_0_3_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x04085123, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_12_15r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe0c,
	0,
	5,
	soc_CMIC_LEDUP1_PORT_ORDER_REMAP_12_15r_fields,
	SOC_RESET_VAL_DEC(0x02854b17, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_12_15_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2101c,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_12_15_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_12_15_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2101c,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_12_15_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_12_15_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2101c,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_12_15_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_12_15_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe0c,
	0,
	5,
	soc_CMIC_LEDUP1_PORT_ORDER_REMAP_12_15_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x02854b17, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_16_19r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe10,
	0,
	5,
	soc_CMIC_LEDUP1_PORT_ORDER_REMAP_16_19r_fields,
	SOC_RESET_VAL_DEC(0x02044913, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_16_19_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21020,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_16_19_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_16_19_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21020,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_16_19_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_16_19_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21020,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_16_19_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_16_19_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe10,
	0,
	5,
	soc_CMIC_LEDUP1_PORT_ORDER_REMAP_16_19_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x02044913, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_20_23r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe14,
	0,
	5,
	soc_CMIC_LEDUP1_PORT_ORDER_REMAP_20_23r_fields,
	SOC_RESET_VAL_DEC(0x0183470f, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_20_23_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21024,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_20_23_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_20_23_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21024,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_20_23_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_20_23_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21024,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_20_23_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_20_23_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe14,
	0,
	5,
	soc_CMIC_LEDUP1_PORT_ORDER_REMAP_20_23_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x0183470f, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_24_27r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe18,
	0,
	5,
	soc_CMIC_LEDUP1_PORT_ORDER_REMAP_24_27r_fields,
	SOC_RESET_VAL_DEC(0x0102450b, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_24_27_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21028,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_24_27_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_24_27_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21028,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_24_27_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_24_27_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21028,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_24_27_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_24_27_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe18,
	0,
	5,
	soc_CMIC_LEDUP1_PORT_ORDER_REMAP_24_27_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x0102450b, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_28_31r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe1c,
	0,
	5,
	soc_CMIC_LEDUP1_PORT_ORDER_REMAP_28_31r_fields,
	SOC_RESET_VAL_DEC(0x00814307, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_28_31_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2102c,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_28_31_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_28_31_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2102c,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_28_31_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_28_31_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2102c,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_28_31_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_28_31_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe1c,
	0,
	5,
	soc_CMIC_LEDUP1_PORT_ORDER_REMAP_28_31_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00814307, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_32_35r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe20,
	0,
	5,
	soc_CMIC_LEDUP1_PORT_ORDER_REMAP_32_35r_fields,
	SOC_RESET_VAL_DEC(0x00004103, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_32_35_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21030,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_32_35_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_32_35_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21030,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_32_35_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_32_35_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21030,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_32_35_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_32_35_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe20,
	0,
	5,
	soc_CMIC_LEDUP1_PORT_ORDER_REMAP_32_35_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00004103, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_36_39r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe24,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_36_39r_fields,
	SOC_RESET_VAL_DEC(0x07efdfbf, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_36_39_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21034,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_36_39_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_36_39_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21034,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_36_39_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_36_39_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21034,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_36_39_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_36_39_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe24,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_36_39_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x07efdfbf, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_40_43r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe28,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_40_43r_fields,
	SOC_RESET_VAL_DEC(0x07efdfbf, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_40_43_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21038,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_40_43_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_40_43_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21038,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_40_43_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_40_43_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21038,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_40_43_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_40_43_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe28,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_40_43_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x07efdfbf, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_44_47r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe2c,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_44_47r_fields,
	SOC_RESET_VAL_DEC(0x07efdfbf, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_44_47_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2103c,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_44_47_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_44_47_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2103c,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_44_47_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_44_47_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2103c,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_44_47_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_44_47_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe2c,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_44_47_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x07efdfbf, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_48_51r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe30,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_48_51r_fields,
	SOC_RESET_VAL_DEC(0x07efdfbf, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_48_51_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21040,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_48_51_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_48_51_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21040,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_48_51_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_48_51_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21040,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_48_51_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_48_51_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe30,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_48_51_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x07efdfbf, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_4_7r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe04,
	0,
	5,
	soc_CMIC_LEDUP1_PORT_ORDER_REMAP_4_7r_fields,
	SOC_RESET_VAL_DEC(0x03874f1f, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_4_7_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21014,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_4_7_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_4_7_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21014,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_4_7_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_4_7_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21014,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_4_7_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_4_7_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe04,
	0,
	5,
	soc_CMIC_LEDUP1_PORT_ORDER_REMAP_4_7_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x03874f1f, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_52_55r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe34,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_52_55r_fields,
	SOC_RESET_VAL_DEC(0x07efdfbf, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_52_55_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21044,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_52_55_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_52_55_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21044,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_52_55_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_52_55_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21044,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_52_55_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_52_55_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe34,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_52_55_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x07efdfbf, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_56_59r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe38,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_56_59r_fields,
	SOC_RESET_VAL_DEC(0x07efdfbf, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_56_59_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21048,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_56_59_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_56_59_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21048,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_56_59_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_56_59_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21048,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_56_59_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_56_59_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe38,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_56_59_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x07efdfbf, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_60_63r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe3c,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_60_63r_fields,
	SOC_RESET_VAL_DEC(0x07efdfbf, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_60_63_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2104c,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_60_63_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_60_63_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2104c,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_60_63_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_60_63_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2104c,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_60_63_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_60_63_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe3c,
	0,
	5,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_60_63_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x07efdfbf, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_8_11r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe08,
	0,
	5,
	soc_CMIC_LEDUP1_PORT_ORDER_REMAP_8_11r_fields,
	SOC_RESET_VAL_DEC(0x03064d1b, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_8_11_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21018,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_8_11_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_8_11_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21018,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_8_11_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_8_11_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21018,
	0,
	4,
	soc_CMIC_LEDUP0_PORT_ORDER_REMAP_8_11_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_8_11_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe08,
	0,
	5,
	soc_CMIC_LEDUP1_PORT_ORDER_REMAP_8_11_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x03064d1b, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAMr */
	soc_block_list[0],
	soc_cpureg,
	256,
	0x2800,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_I2C_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21800,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21804,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21808,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2180c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21810,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM5r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21814,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM6r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21818,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM7r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2181c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM8r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21820,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM9r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21824,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM10r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21828,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM11r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2182c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM12r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21830,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM13r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21834,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM14r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21838,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM15r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2183c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM16r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21840,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM17r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21844,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM18r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21848,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM19r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2184c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM20r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21850,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM21r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21854,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM22r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21858,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM23r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2185c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM24r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21860,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM25r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21864,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM26r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21868,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM27r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2186c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM28r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21870,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM29r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21874,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM30r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21878,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM31r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2187c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM32r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21880,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM33r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21884,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM34r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21888,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM35r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2188c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM36r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21890,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM37r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21894,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM38r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21898,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM39r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2189c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM40r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x218a0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM41r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x218a4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM42r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x218a8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM43r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x218ac,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM44r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x218b0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM45r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x218b4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM46r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x218b8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM47r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x218bc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM48r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x218c0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM49r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x218c4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM50r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x218c8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM51r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x218cc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM52r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x218d0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM53r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x218d4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM54r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x218d8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM55r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x218dc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM56r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x218e0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM57r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x218e4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM58r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x218e8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM59r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x218ec,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM60r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x218f0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM61r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x218f4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM62r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x218f8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM63r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x218fc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM64r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21900,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM65r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21904,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM66r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21908,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM67r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2190c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM68r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21910,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM69r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21914,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM70r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21918,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM71r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2191c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM72r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21920,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM73r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21924,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM74r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21928,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM75r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2192c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM76r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21930,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM77r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21934,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM78r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21938,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM79r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2193c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM80r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21940,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM81r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21944,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM82r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21948,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM83r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2194c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM84r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21950,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM85r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21954,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM86r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21958,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM87r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2195c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM88r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21960,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM89r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21964,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM90r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21968,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM91r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2196c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM92r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21970,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM93r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21974,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM94r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21978,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM95r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2197c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM96r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21980,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM97r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21984,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM98r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21988,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM99r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2198c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM100r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21990,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM101r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21994,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM102r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21998,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM103r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2199c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM104r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x219a0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM105r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x219a4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM106r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x219a8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM107r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x219ac,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM108r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x219b0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM109r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x219b4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM110r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x219b8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM111r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x219bc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM112r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x219c0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM113r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x219c4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM114r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x219c8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM115r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x219cc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM116r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x219d0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM117r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x219d4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM118r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x219d8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM119r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x219dc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM120r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x219e0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM121r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x219e4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM122r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x219e8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM123r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x219ec,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM124r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x219f0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM125r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x219f4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM126r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x219f8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM127r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x219fc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM128r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21a00,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM129r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21a04,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM130r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21a08,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM131r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21a0c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM132r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21a10,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM133r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21a14,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM134r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21a18,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM135r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21a1c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM136r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21a20,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM137r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21a24,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM138r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21a28,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM139r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21a2c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM140r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21a30,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM141r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21a34,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM142r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21a38,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM143r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21a3c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM144r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21a40,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM145r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21a44,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM146r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21a48,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM147r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21a4c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM148r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21a50,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM149r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21a54,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM150r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21a58,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM151r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21a5c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM152r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21a60,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM153r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21a64,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM154r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21a68,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM155r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21a6c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM156r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21a70,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM157r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21a74,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM158r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21a78,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM159r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21a7c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM160r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21a80,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM161r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21a84,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM162r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21a88,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM163r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21a8c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM164r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21a90,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM165r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21a94,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM166r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21a98,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM167r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21a9c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM168r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21aa0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM169r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21aa4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM170r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21aa8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM171r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21aac,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM172r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21ab0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM173r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21ab4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM174r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21ab8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM175r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21abc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM176r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21ac0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM177r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21ac4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM178r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21ac8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM179r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21acc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM180r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21ad0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM181r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21ad4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM182r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21ad8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM183r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21adc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM184r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21ae0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM185r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21ae4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM186r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21ae8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM187r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21aec,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM188r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21af0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM189r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21af4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM190r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21af8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM191r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21afc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM192r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21b00,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM193r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21b04,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM194r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21b08,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM195r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21b0c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM196r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21b10,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM197r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21b14,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM198r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21b18,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM199r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21b1c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM200r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21b20,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM201r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21b24,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM202r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21b28,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM203r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21b2c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM204r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21b30,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM205r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21b34,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM206r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21b38,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM207r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21b3c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM208r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21b40,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM209r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21b44,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM210r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21b48,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM211r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21b4c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM212r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21b50,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM213r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21b54,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM214r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21b58,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM215r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21b5c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM216r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21b60,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM217r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21b64,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM218r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21b68,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM219r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21b6c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM220r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21b70,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM221r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21b74,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM222r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21b78,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM223r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21b7c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM224r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21b80,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM225r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21b84,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM226r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21b88,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM227r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21b8c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM228r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21b90,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM229r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21b94,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM230r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21b98,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM231r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21b9c,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM232r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21ba0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM233r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21ba4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM234r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21ba8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM235r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21bac,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM236r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21bb0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM237r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21bb4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM238r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21bb8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM239r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21bbc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM240r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21bc0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM241r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21bc4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM242r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21bc8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM243r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21bcc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM244r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21bd0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM245r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21bd4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM246r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21bd8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM247r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21bdc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM248r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21be0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM249r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21be4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM250r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21be8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM251r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21bec,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM252r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21bf0,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM253r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21bf4,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM254r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21bf8,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM255r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21bfc,
	0,
	1,
	soc_CMIC_LEDUP0_DATA_RAM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	256,
	0x21800,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_I2C_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	256,
	0x21800,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_LEDUP0_DATA_RAMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	256,
	0x2800,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_LEDUP0_DATA_RAM_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2008,
	0,
	1,
	soc_CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21008,
	0,
	1,
	soc_CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21008,
	0,
	1,
	soc_CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDR_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21008,
	0,
	1,
	soc_CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDR_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDR_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2008,
	0,
	1,
	soc_CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDR_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_SCANOUT_COUNT_UPPERr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21054,
	0,
	1,
	soc_CMIC_LEDUP0_SCANOUT_COUNT_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_SCANOUT_COUNT_UPPER_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21054,
	0,
	1,
	soc_CMIC_LEDUP0_SCANOUT_COUNT_UPPER_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_STATUSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2004,
	SOC_REG_FLAG_RO,
	4,
	soc_CMIC_LEDUP0_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_LEDUP1_STATUS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21004,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_LEDUP_STATUS_BCM56142_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_STATUS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21004,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_LEDUP0_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_STATUS_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21004,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_LEDUP0_STATUS_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_STATUS_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2004,
	SOC_REG_FLAG_RO,
	4,
	soc_CMIC_LEDUP0_STATUS_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_TM_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21058,
	0,
	1,
	soc_CMIC_LEDUP0_TM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_LEDUP1_TM_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21058,
	0,
	1,
	soc_CMIC_LEDUP0_TM_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_LEDUP_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1000,
	0,
	4,
	soc_CMIC_LEDUP_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CMIC_LEDUP_CTRL_BCM53314_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1000,
	0,
	3,
	soc_CMIC_LEDUP_CTRL_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_CMIC_LEDUP_CTRL_BCM56224_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1000,
	0,
	1,
	soc_CMIC_LEDUP_CTRL_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_LEDUP_CTRL_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1000,
	0,
	3,
	soc_CMIC_LEDUP_CTRL_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000076, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_LEDUP_CTRL_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1000,
	0,
	3,
	soc_CMIC_LEDUP_CTRL_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_LEDUP_CTRL_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1000,
	0,
	3,
	soc_CMIC_LEDUP_CTRL_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x000000aa, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_CMIC_LEDUP_DATA_RAMr */
	soc_block_list[0],
	soc_cpureg,
	256,
	0x1c00,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_CMIC_LEDUP_DATA_RAMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_LEDUP_DATA_RAM_BCM56504_A0r */
	soc_block_list[0],
	soc_cpureg,
	256,
	0x1c00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_I2C_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_LEDUP_DATA_RAM_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	256,
	0x1c00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_LEDUP_DATA_RAM_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_CMIC_LEDUP_PROGRAM_RAMr */
	soc_block_list[0],
	soc_cpureg,
	256,
	0x1800,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_CMIC_LEDUP_DATA_RAMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LEDUP_PROGRAM_RAM_BCM56504_A0r */
	soc_block_list[0],
	soc_cpureg,
	256,
	0x1800,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_I2C_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_LEDUP_PROGRAM_RAM_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	256,
	0x1800,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_LEDUP_DATA_RAM_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_LEDUP_STATUSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1004,
	0,
	3,
	soc_CMIC_LEDUP_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_CMIC_LEDUP_STATUS_BCM56142_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1004,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_LEDUP_STATUS_BCM56142_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_LEDUP_STATUS_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1004,
	0,
	3,
	soc_CMIC_LEDUP_STATUS_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_CMIC_LED_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1000,
	0,
	1,
	soc_CMIC_LED_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_0_4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd00,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_0_4r_fields,
	SOC_RESET_VAL_DEC(0x0a2481c6, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_0_4_BCM53314_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd00,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_0_4_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x05103081, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_0_4_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd00,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_0_4_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x1269b71d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_0_4_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd00,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_0_4_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x0171d79f, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_0_4_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd00,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_0_4_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_0_4_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd00,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_0_4_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x1a6dc741, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_10_14r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd08,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_10_14r_fields,
	SOC_RESET_VAL_DEC(0x144d2450, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_10_14_BCM53314_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd08,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_10_14_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x0f38d30b, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_10_14_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd08,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_10_14_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x0c2ca658, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_10_14_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd08,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_10_14_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x2cb6ebf0, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_10_14_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd08,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_10_14_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_10_14_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd08,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_10_14_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x1866ebf0, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_15_19r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd0c,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_15_19r_fields,
	SOC_RESET_VAL_DEC(0x19617595, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_15_19_BCM53314_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd0c,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_15_19_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x144d2450, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_15_19_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd0c,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_15_19_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x1140f38d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_15_19_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd0c,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_15_19_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x28a6a6eb, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_15_19_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd0c,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_15_19_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_15_19_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd0c,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_15_19_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x13515597, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_20_24r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd10,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_20_24r_fields,
	SOC_RESET_VAL_DEC(0x1e75c6da, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_20_24_BCM53314_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd10,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_20_24_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00617595, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_20_24_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd10,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_20_24_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x061440c2, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_20_24_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd10,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_20_24_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x239259a7, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_20_24_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd10,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_20_24_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_20_24_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd10,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_20_24_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x0e3d0452, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_25_29r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd14,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_25_29r_fields,
	SOC_RESET_VAL_DEC(0x238a181f, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_25_29_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd14,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_25_29_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00009207, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_25_29_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd14,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_25_29_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x196a0862, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_25_29_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd14,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_25_29_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_25_29_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd14,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_25_29_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x29aabb2d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_30_34r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd18,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_30_34r_fields,
	SOC_RESET_VAL_DEC(0x289e6964, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_30_34_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd18,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_30_34_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_30_34_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd18,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_30_34_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x145565d8, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_30_34_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd18,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_30_34_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_30_34_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd18,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_30_34_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x0c3669e8, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_35_39r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd1c,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_35_39r_fields,
	SOC_RESET_VAL_DEC(0x2db2baa9, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_35_39_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd1c,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_35_39_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_35_39_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd1c,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_35_39_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x0f411493, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_35_39_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd1c,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_35_39_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_35_39_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd1c,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_35_39_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x0720928b, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_40_44r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd20,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_40_44r_fields,
	SOC_RESET_VAL_DEC(0x32c70bee, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_40_44_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd20,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_40_44_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_40_44_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd20,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_40_44_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x0a2cc34e, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_40_44_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd20,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_40_44_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_40_44_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd20,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_40_44_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x020c4146, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_45_49r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd24,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_45_49r_fields,
	SOC_RESET_VAL_DEC(0x040f5d33, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_45_49_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd24,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_45_49_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_45_49_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd24,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_45_49_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x05187209, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_45_49_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd24,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_45_49_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_45_49_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd24,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_45_49_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x218a3925, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_50_54r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd28,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_50_54r_fields,
	SOC_RESET_VAL_DEC(0x00002045, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_50_54_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd28,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_50_54_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_50_54_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd28,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_50_54_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x000020c4, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_50_54_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd28,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_50_54_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_50_54_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd28,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_50_54_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x0001e7e0, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_5_9r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd04,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_5_9r_fields,
	SOC_RESET_VAL_DEC(0x0f38d30b, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_5_9_BCM53314_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd04,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_5_9_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x0a2481c6, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_5_9_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd04,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_5_9_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x17595513, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_5_9_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd04,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_5_9_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x31cb3d35, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_5_9_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd04,
	0,
	6,
	soc_CMIC_LED_PORT_ORDER_REMAP_5_9_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_CMIC_LED_STATUSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1004,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_LED_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_CMIC_LINK_STATr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x140,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_LINK_STATr_fields,
	SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CMIC_LINK_STATUS_CHANGE_STICKYr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd54,
	0,
	1,
	soc_CMIC_LINK_STATUS_CHANGE_STICKYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LINK_STAT_BCM56504_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x140,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_LINK_STAT_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_LINK_STAT_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x140,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_LINK_STAT_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LINK_STAT_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x140,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MIIM_LINK_STATUS_0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LINK_STAT_HIr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x700,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_LINK_STAT_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_LINK_STAT_HI_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x99c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_LINK_STAT_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LINK_STAT_HI_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xa4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MIIM_LINK_STATUS_0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LINK_STAT_HI_2_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x99c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MIIM_LINK_STATUS_0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_LINK_STAT_HI_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x700,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_LINK_STAT_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_LINK_STAT_HI_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x700,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MIIM_LINK_STATUS_0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007408,
	0,
	1,
	soc_CMIC_MCS_IC_AR_ARB_MI0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI1r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007428,
	0,
	1,
	soc_CMIC_MCS_IC_AR_ARB_MI1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI2r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007448,
	0,
	1,
	soc_CMIC_MCS_IC_AR_ARB_MI2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI3r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007468,
	0,
	1,
	soc_CMIC_MCS_IC_AR_ARB_MI3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI4r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007488,
	0,
	1,
	soc_CMIC_MCS_IC_AR_ARB_MI4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI5r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x70074a8,
	0,
	1,
	soc_CMIC_MCS_IC_AR_ARB_MI5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI6r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x70074c8,
	0,
	1,
	soc_CMIC_MCS_IC_AR_ARB_MI6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI7r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x70074e8,
	0,
	1,
	soc_CMIC_MCS_IC_AR_ARB_MI7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI8r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007508,
	0,
	1,
	soc_CMIC_MCS_IC_AR_ARB_MI8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI9r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007528,
	0,
	1,
	soc_CMIC_MCS_IC_AR_ARB_MI9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI10r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007548,
	0,
	1,
	soc_CMIC_MCS_IC_AR_ARB_MI10r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI11r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007568,
	0,
	1,
	soc_CMIC_MCS_IC_AR_ARB_MI11r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI12r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007588,
	0,
	1,
	soc_CMIC_MCS_IC_AR_ARB_MI12r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI13r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x70075a8,
	0,
	1,
	soc_CMIC_MCS_IC_AR_ARB_MI13r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI0_BCM56440_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007408,
	0,
	1,
	soc_CMIC_MCS_IC_AR_ARB_MI0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI0_BCM88030_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007408,
	0,
	1,
	soc_CMIC_MCS_IC_AR_ARB_MI0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI10_BCM56440_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007548,
	0,
	1,
	soc_CMIC_MCS_IC_AR_ARB_MI10_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI10_BCM88030_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007548,
	0,
	1,
	soc_CMIC_MCS_IC_AR_ARB_MI10_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI11_BCM56440_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007568,
	0,
	1,
	soc_CMIC_MCS_IC_AR_ARB_MI11_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI11_BCM88030_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007568,
	0,
	1,
	soc_CMIC_MCS_IC_AR_ARB_MI11_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI12_BCM56440_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007588,
	0,
	1,
	soc_CMIC_MCS_IC_AR_ARB_MI12_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI12_BCM88030_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007588,
	0,
	1,
	soc_CMIC_MCS_IC_AR_ARB_MI12_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI13_BCM56440_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x70075a8,
	0,
	1,
	soc_CMIC_MCS_IC_AR_ARB_MI13_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI13_BCM88030_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x70075a8,
	0,
	1,
	soc_CMIC_MCS_IC_AR_ARB_MI13_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI1_BCM56440_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007428,
	0,
	1,
	soc_CMIC_MCS_IC_AR_ARB_MI1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI1_BCM88030_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007428,
	0,
	1,
	soc_CMIC_MCS_IC_AR_ARB_MI1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI2_BCM56440_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007448,
	0,
	1,
	soc_CMIC_MCS_IC_AR_ARB_MI2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI2_BCM88030_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007448,
	0,
	1,
	soc_CMIC_MCS_IC_AR_ARB_MI2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI3_BCM56440_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007468,
	0,
	1,
	soc_CMIC_MCS_IC_AR_ARB_MI3_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI3_BCM88030_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007468,
	0,
	1,
	soc_CMIC_MCS_IC_AR_ARB_MI3_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI4_BCM56440_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007488,
	0,
	1,
	soc_CMIC_MCS_IC_AR_ARB_MI4_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI4_BCM88030_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007488,
	0,
	1,
	soc_CMIC_MCS_IC_AR_ARB_MI4_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI5_BCM56440_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x70074a8,
	0,
	1,
	soc_CMIC_MCS_IC_AR_ARB_MI5_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI5_BCM88030_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x70074a8,
	0,
	1,
	soc_CMIC_MCS_IC_AR_ARB_MI5_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI6_BCM56440_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x70074c8,
	0,
	1,
	soc_CMIC_MCS_IC_AR_ARB_MI6_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI6_BCM88030_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x70074c8,
	0,
	1,
	soc_CMIC_MCS_IC_AR_ARB_MI6_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI7_BCM56440_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x70074e8,
	0,
	1,
	soc_CMIC_MCS_IC_AR_ARB_MI7_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI7_BCM88030_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x70074e8,
	0,
	1,
	soc_CMIC_MCS_IC_AR_ARB_MI7_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI8_BCM56440_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007508,
	0,
	1,
	soc_CMIC_MCS_IC_AR_ARB_MI8_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI8_BCM88030_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007508,
	0,
	1,
	soc_CMIC_MCS_IC_AR_ARB_MI8_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI9_BCM56440_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007528,
	0,
	1,
	soc_CMIC_MCS_IC_AR_ARB_MI9_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI9_BCM88030_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007528,
	0,
	1,
	soc_CMIC_MCS_IC_AR_ARB_MI9_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x700740c,
	0,
	1,
	soc_CMIC_MCS_IC_AW_ARB_MI0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI1r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x700742c,
	0,
	1,
	soc_CMIC_MCS_IC_AW_ARB_MI1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI2r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x700744c,
	0,
	1,
	soc_CMIC_MCS_IC_AW_ARB_MI2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI3r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x700746c,
	0,
	1,
	soc_CMIC_MCS_IC_AW_ARB_MI3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI4r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x700748c,
	0,
	1,
	soc_CMIC_MCS_IC_AW_ARB_MI4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI5r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x70074ac,
	0,
	1,
	soc_CMIC_MCS_IC_AW_ARB_MI5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI6r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x70074cc,
	0,
	1,
	soc_CMIC_MCS_IC_AW_ARB_MI6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI7r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x70074ec,
	0,
	1,
	soc_CMIC_MCS_IC_AW_ARB_MI7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI8r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x700750c,
	0,
	1,
	soc_CMIC_MCS_IC_AW_ARB_MI8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI9r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x700752c,
	0,
	1,
	soc_CMIC_MCS_IC_AW_ARB_MI9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI10r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x700754c,
	0,
	1,
	soc_CMIC_MCS_IC_AW_ARB_MI10r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI11r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x700756c,
	0,
	1,
	soc_CMIC_MCS_IC_AW_ARB_MI11r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI12r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x700758c,
	0,
	1,
	soc_CMIC_MCS_IC_AW_ARB_MI12r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI13r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x70075ac,
	0,
	1,
	soc_CMIC_MCS_IC_AW_ARB_MI13r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI0_BCM56440_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x700740c,
	0,
	1,
	soc_CMIC_MCS_IC_AW_ARB_MI0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI0_BCM88030_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x700740c,
	0,
	1,
	soc_CMIC_MCS_IC_AW_ARB_MI0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI10_BCM56440_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x700754c,
	0,
	1,
	soc_CMIC_MCS_IC_AW_ARB_MI10_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI10_BCM88030_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x700754c,
	0,
	1,
	soc_CMIC_MCS_IC_AW_ARB_MI10_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI11_BCM56440_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x700756c,
	0,
	1,
	soc_CMIC_MCS_IC_AW_ARB_MI11_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI11_BCM88030_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x700756c,
	0,
	1,
	soc_CMIC_MCS_IC_AW_ARB_MI11_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI12_BCM56440_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x700758c,
	0,
	1,
	soc_CMIC_MCS_IC_AW_ARB_MI12_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI12_BCM88030_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x700758c,
	0,
	1,
	soc_CMIC_MCS_IC_AW_ARB_MI12_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI13_BCM56440_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x70075ac,
	0,
	1,
	soc_CMIC_MCS_IC_AW_ARB_MI13_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI13_BCM88030_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x70075ac,
	0,
	1,
	soc_CMIC_MCS_IC_AW_ARB_MI13_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI1_BCM56440_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x700742c,
	0,
	1,
	soc_CMIC_MCS_IC_AW_ARB_MI1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI1_BCM88030_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x700742c,
	0,
	1,
	soc_CMIC_MCS_IC_AW_ARB_MI1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI2_BCM56440_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x700744c,
	0,
	1,
	soc_CMIC_MCS_IC_AW_ARB_MI2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI2_BCM88030_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x700744c,
	0,
	1,
	soc_CMIC_MCS_IC_AW_ARB_MI2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI3_BCM56440_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x700746c,
	0,
	1,
	soc_CMIC_MCS_IC_AW_ARB_MI3_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI3_BCM88030_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x700746c,
	0,
	1,
	soc_CMIC_MCS_IC_AW_ARB_MI3_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI4_BCM56440_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x700748c,
	0,
	1,
	soc_CMIC_MCS_IC_AW_ARB_MI4_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI4_BCM88030_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x700748c,
	0,
	1,
	soc_CMIC_MCS_IC_AW_ARB_MI4_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI5_BCM56440_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x70074ac,
	0,
	1,
	soc_CMIC_MCS_IC_AW_ARB_MI5_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI5_BCM88030_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x70074ac,
	0,
	1,
	soc_CMIC_MCS_IC_AW_ARB_MI5_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI6_BCM56440_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x70074cc,
	0,
	1,
	soc_CMIC_MCS_IC_AW_ARB_MI6_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI6_BCM88030_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x70074cc,
	0,
	1,
	soc_CMIC_MCS_IC_AW_ARB_MI6_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI7_BCM56440_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x70074ec,
	0,
	1,
	soc_CMIC_MCS_IC_AW_ARB_MI7_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI7_BCM88030_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x70074ec,
	0,
	1,
	soc_CMIC_MCS_IC_AW_ARB_MI7_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI8_BCM56440_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x700750c,
	0,
	1,
	soc_CMIC_MCS_IC_AW_ARB_MI8_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI8_BCM88030_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x700750c,
	0,
	1,
	soc_CMIC_MCS_IC_AW_ARB_MI8_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI9_BCM56440_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x700752c,
	0,
	1,
	soc_CMIC_MCS_IC_AW_ARB_MI9_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI9_BCM88030_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x700752c,
	0,
	1,
	soc_CMIC_MCS_IC_AW_ARB_MI9_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_CFG_REG_0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007fc0,
	0,
	1,
	soc_CMIC_MCS_IC_CFG_REG_0r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_CFG_REG_1r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007fc4,
	0,
	1,
	soc_CMIC_MCS_IC_CFG_REG_1r_fields,
	SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_CFG_REG_2r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007fcc,
	0,
	1,
	soc_CMIC_MCS_IC_CFG_REG_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MCS_IC_CFG_REG_0_BCM56440_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007fc0,
	0,
	1,
	soc_CMIC_MCS_IC_CFG_REG_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_CFG_REG_0_BCM88030_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007fc0,
	0,
	1,
	soc_CMIC_MCS_IC_CFG_REG_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MCS_IC_CFG_REG_1_BCM56440_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007fc4,
	0,
	1,
	soc_CMIC_MCS_IC_CFG_REG_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_CFG_REG_1_BCM88030_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007fc4,
	0,
	1,
	soc_CMIC_MCS_IC_CFG_REG_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MCS_IC_CFG_REG_2_BCM56440_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007fcc,
	0,
	1,
	soc_CMIC_MCS_IC_CFG_REG_2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_CFG_REG_2_BCM88030_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007fcc,
	0,
	1,
	soc_CMIC_MCS_IC_CFG_REG_2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_ID_REG_0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007ff0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MCS_IC_ID_REG_0r_fields,
	SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_ID_REG_1r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007ff4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MCS_IC_ID_REG_1r_fields,
	SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_ID_REG_2r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007ff8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MCS_IC_ID_REG_2r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_ID_REG_3r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007ffc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MCS_IC_ID_REG_3r_fields,
	SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MCS_IC_ID_REG_0_BCM56440_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007ff0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MCS_IC_ID_REG_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_ID_REG_0_BCM88030_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007ff0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MCS_IC_ID_REG_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MCS_IC_ID_REG_1_BCM56440_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007ff4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MCS_IC_ID_REG_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_ID_REG_1_BCM88030_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007ff4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MCS_IC_ID_REG_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MCS_IC_ID_REG_2_BCM56440_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007ff8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MCS_IC_ID_REG_2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_ID_REG_2_BCM88030_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007ff8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MCS_IC_ID_REG_2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MCS_IC_ID_REG_3_BCM56440_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007ffc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MCS_IC_ID_REG_3_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_ID_REG_3_BCM88030_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007ffc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MCS_IC_ID_REG_3_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_PER_REG_0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007fe0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MCS_IC_PER_REG_0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_PER_REG_1r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007fe4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MCS_IC_PER_REG_1r_fields,
	SOC_RESET_VAL_DEC(0x00000013, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_PER_REG_2r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007fe8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MCS_IC_PER_REG_2r_fields,
	SOC_RESET_VAL_DEC(0x00000034, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_PER_REG_3r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007fec,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MCS_IC_PER_REG_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MCS_IC_PER_REG_0_BCM56440_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007fe0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MCS_IC_PER_REG_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_PER_REG_0_BCM88030_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007fe0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MCS_IC_PER_REG_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MCS_IC_PER_REG_1_BCM56440_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007fe4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MCS_IC_PER_REG_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000013, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_PER_REG_1_BCM88030_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007fe4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MCS_IC_PER_REG_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000013, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MCS_IC_PER_REG_2_BCM56440_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007fe8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MCS_IC_PER_REG_2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000034, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_PER_REG_2_BCM88030_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007fe8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MCS_IC_PER_REG_2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000034, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MCS_IC_PER_REG_3_BCM56440_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007fec,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MCS_IC_PER_REG_3_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MCS_IC_PER_REG_3_BCM88030_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7007fec,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MCS_IC_PER_REG_3_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MIIM_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4a0,
	0,
	4,
	soc_CMIC_MIIM_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MIIM_ADDRESS_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4a0,
	0,
	4,
	soc_CMIC_MIIM_ADDRESS_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_MIIM_AUTO_SCAN_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x864,
	0,
	5,
	soc_CMIC_MIIM_AUTO_SCAN_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00400000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MIIM_AUTO_SCAN_ADDRESS_BCM53314_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x864,
	0,
	5,
	soc_CMIC_MIIM_AUTO_SCAN_ADDRESS_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00800000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_AUTO_SCAN_ADDRESS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11010,
	0,
	5,
	soc_CMIC_MIIM_AUTO_SCAN_ADDRESS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x0b200019, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_AUTO_SCAN_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11010,
	0,
	5,
	soc_CMIC_MIIM_AUTO_SCAN_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x0b200019, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_AUTO_SCAN_ADDRESS_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11010,
	0,
	5,
	soc_CMIC_MIIM_AUTO_SCAN_ADDRESS_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x0b200019, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MIIM_AUTO_SCAN_ADDRESS_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x864,
	0,
	5,
	soc_CMIC_MIIM_AUTO_SCAN_ADDRESS_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00800000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_MAP_19_10r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x478,
	0,
	11,
	soc_CMIC_MIIM_BUS_MAP_19_10r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_MAP_19_10_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x478,
	0,
	11,
	soc_CMIC_MIIM_BUS_MAP_19_10_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_MAP_29_20r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x47c,
	0,
	11,
	soc_CMIC_MIIM_BUS_MAP_29_20r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_MAP_29_20_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x47c,
	0,
	11,
	soc_CMIC_MIIM_BUS_MAP_29_20_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_MAP_39_30r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x480,
	0,
	11,
	soc_CMIC_MIIM_BUS_MAP_39_30r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_MAP_39_30_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x480,
	0,
	11,
	soc_CMIC_MIIM_BUS_MAP_39_30_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_MAP_49_40r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x484,
	0,
	11,
	soc_CMIC_MIIM_BUS_MAP_49_40r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_MAP_49_40_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x484,
	0,
	11,
	soc_CMIC_MIIM_BUS_MAP_49_40_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_MAP_59_50r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x488,
	0,
	11,
	soc_CMIC_MIIM_BUS_MAP_59_50r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_MAP_59_50_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x488,
	0,
	11,
	soc_CMIC_MIIM_BUS_MAP_59_50_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_MAP_69_60r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x48c,
	0,
	11,
	soc_CMIC_MIIM_BUS_MAP_69_60r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_MAP_69_60_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x48c,
	0,
	11,
	soc_CMIC_MIIM_BUS_MAP_69_60_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_MAP_79_70r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x490,
	0,
	11,
	soc_CMIC_MIIM_BUS_MAP_79_70r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_MAP_79_70_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x490,
	0,
	11,
	soc_CMIC_MIIM_BUS_MAP_79_70_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_MAP_9_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x474,
	0,
	11,
	soc_CMIC_MIIM_BUS_MAP_9_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_MAP_9_0_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x474,
	0,
	11,
	soc_CMIC_MIIM_BUS_MAP_9_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_109_100r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11148,
	0,
	10,
	soc_CMIC_MIIM_BUS_SEL_MAP_109_100r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_109_100_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11148,
	0,
	10,
	soc_CMIC_MIIM_BUS_SEL_MAP_109_100_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_119_110r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1114c,
	0,
	10,
	soc_CMIC_MIIM_BUS_SEL_MAP_119_110r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_119_110_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1114c,
	0,
	10,
	soc_CMIC_MIIM_BUS_SEL_MAP_119_110_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_127_120r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11150,
	0,
	8,
	soc_CMIC_MIIM_BUS_SEL_MAP_127_120r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_127_120_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11150,
	0,
	8,
	soc_CMIC_MIIM_BUS_SEL_MAP_127_120_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_19_10r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11070,
	0,
	10,
	soc_CMIC_MIIM_BUS_SEL_MAP_19_10r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_19_10_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11070,
	0,
	10,
	soc_CMIC_MIIM_BUS_SEL_MAP_19_10_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_19_10_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11070,
	0,
	10,
	soc_CMIC_MIIM_BUS_SEL_MAP_19_10_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_29_20r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11074,
	0,
	10,
	soc_CMIC_MIIM_BUS_SEL_MAP_29_20r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_29_20_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11074,
	0,
	10,
	soc_CMIC_MIIM_BUS_SEL_MAP_29_20_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_29_20_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11074,
	0,
	10,
	soc_CMIC_MIIM_BUS_SEL_MAP_29_20_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_39_30r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11078,
	0,
	10,
	soc_CMIC_MIIM_BUS_SEL_MAP_39_30r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_39_30_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11078,
	0,
	10,
	soc_CMIC_MIIM_BUS_SEL_MAP_39_30_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_39_30_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11078,
	0,
	10,
	soc_CMIC_MIIM_BUS_SEL_MAP_39_30_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_49_40r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1107c,
	0,
	10,
	soc_CMIC_MIIM_BUS_SEL_MAP_49_40r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_49_40_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1107c,
	0,
	10,
	soc_CMIC_MIIM_BUS_SEL_MAP_49_40_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_49_40_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1107c,
	0,
	10,
	soc_CMIC_MIIM_BUS_SEL_MAP_49_40_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_59_50r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11080,
	0,
	10,
	soc_CMIC_MIIM_BUS_SEL_MAP_59_50r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_59_50_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11080,
	0,
	10,
	soc_CMIC_MIIM_BUS_SEL_MAP_59_50_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_59_50_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11080,
	0,
	10,
	soc_CMIC_MIIM_BUS_SEL_MAP_59_50_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_69_60r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11084,
	0,
	10,
	soc_CMIC_MIIM_BUS_SEL_MAP_69_60r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_69_60_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11084,
	0,
	10,
	soc_CMIC_MIIM_BUS_SEL_MAP_69_60_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_69_60_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11084,
	0,
	10,
	soc_CMIC_MIIM_BUS_SEL_MAP_69_60_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_79_70r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11088,
	0,
	10,
	soc_CMIC_MIIM_BUS_SEL_MAP_79_70r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_79_70_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11088,
	0,
	10,
	soc_CMIC_MIIM_BUS_SEL_MAP_79_70_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_79_70_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11088,
	0,
	10,
	soc_CMIC_MIIM_BUS_SEL_MAP_79_70_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_89_80r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1108c,
	0,
	10,
	soc_CMIC_MIIM_BUS_SEL_MAP_89_80r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_89_80_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1108c,
	0,
	10,
	soc_CMIC_MIIM_BUS_SEL_MAP_89_80_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_89_80_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1108c,
	0,
	10,
	soc_CMIC_MIIM_BUS_SEL_MAP_89_80_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_95_90r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11090,
	0,
	6,
	soc_CMIC_MIIM_BUS_SEL_MAP_95_90r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_99_90r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11144,
	0,
	10,
	soc_CMIC_MIIM_BUS_SEL_MAP_99_90r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_99_90_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11144,
	0,
	10,
	soc_CMIC_MIIM_BUS_SEL_MAP_99_90_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_9_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1106c,
	0,
	10,
	soc_CMIC_MIIM_BUS_SEL_MAP_9_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_9_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1106c,
	0,
	10,
	soc_CMIC_MIIM_BUS_SEL_MAP_9_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_9_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1106c,
	0,
	10,
	soc_CMIC_MIIM_BUS_SEL_MAP_9_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_CLR_SCAN_STATUSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11124,
	0,
	3,
	soc_CMIC_MIIM_CLR_SCAN_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001110, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_CLR_SCAN_STATUS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11124,
	0,
	3,
	soc_CMIC_MIIM_CLR_SCAN_STATUS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001110, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_CLR_SCAN_STATUS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11124,
	0,
	3,
	soc_CMIC_MIIM_CLR_SCAN_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001110, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_CONFIGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11184,
	0,
	1,
	soc_CMIC_MIIM_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_CONFIG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11184,
	0,
	1,
	soc_CMIC_MIIM_CONFIG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11158,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100r_fields,
	SOC_RESET_VAL_DEC(0x04030201, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11158,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x04030201, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1115c,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104r_fields,
	SOC_RESET_VAL_DEC(0x08070605, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1115c,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x08070605, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11160,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108r_fields,
	SOC_RESET_VAL_DEC(0x0c0b0a09, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11160,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x0c0b0a09, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11164,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112r_fields,
	SOC_RESET_VAL_DEC(0x100f0e0d, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11164,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x100f0e0d, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11168,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116r_fields,
	SOC_RESET_VAL_DEC(0x14131211, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11168,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x14131211, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4c8,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r_fields,
	SOC_RESET_VAL_DEC(0x0c0b0a09, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8_BCM53314_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4c8,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x0b0a0908, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8_BCM56218_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4c8,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x0c0b0a09, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1109c,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x0c0b0a09, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4c8,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4c8,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x0c0b0a09, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1109c,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x0c0b0a09, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1109c,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x0c0b0a09, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4c8,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x0c0b0a09, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1116c,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120r_fields,
	SOC_RESET_VAL_DEC(0x18171615, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1116c,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x18171615, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11170,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124r_fields,
	SOC_RESET_VAL_DEC(0x1c1b1a19, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11170,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x1c1b1a19, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4cc,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r_fields,
	SOC_RESET_VAL_DEC(0x100f0e0d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12_BCM53314_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4cc,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x0f0e0d0c, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12_BCM56218_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4cc,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x100f0e0d, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110a0,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x100f0e0d, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4cc,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4cc,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x100f0e0d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110a0,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x100f0e0d, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110a0,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x100f0e0d, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4cc,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x100f0e0d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4d0,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r_fields,
	SOC_RESET_VAL_DEC(0x14131211, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16_BCM53314_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4d0,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x14131210, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16_BCM56218_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4d0,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x14131211, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110a4,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x14131211, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4d0,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4d0,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x14131211, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110a4,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x14131211, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110a4,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x14131211, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4d0,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x14131211, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4d4,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r_fields,
	SOC_RESET_VAL_DEC(0x18171615, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20_BCM56218_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4d4,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x18171615, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110a8,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x18171615, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4d4,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4d4,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x18171615, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110a8,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x18171615, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110a8,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x18171615, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4d4,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x18171615, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4d8,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r_fields,
	SOC_RESET_VAL_DEC(0x1c1b1a19, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24_BCM56218_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4d8,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x1c1b1a19, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110ac,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x1c1b1a19, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4d8,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4d8,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x1c1b1a19, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110ac,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x1c1b1a19, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110ac,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x1c1b1a19, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4d8,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x1c1b1a19, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4dc,
	0,
	6,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r_fields,
	SOC_RESET_VAL_DEC(0x001f1e1d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28_BCM56218_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4dc,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x001f1e1d, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110b0,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x001f1e1d, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4dc,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4dc,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x001f1e1d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110b0,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x001f1e1d, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110b0,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x001f1e1d, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4dc,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x001f1e1d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4e0,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r_fields,
	SOC_RESET_VAL_DEC(0x04030201, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110b4,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r_fields,
	SOC_RESET_VAL_DEC(0x04030201, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4e0,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4e0,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x04030201, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110b4,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x04030201, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110b4,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x04030201, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4e0,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x04030201, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4e4,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r_fields,
	SOC_RESET_VAL_DEC(0x08070605, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110b8,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r_fields,
	SOC_RESET_VAL_DEC(0x08070605, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4e4,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4e4,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x08070605, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110b8,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x08070605, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110b8,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x08070605, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4e4,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x08070605, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4c0,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r_fields,
	SOC_RESET_VAL_DEC(0x04030201, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0_BCM53314_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4c0,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x03020100, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0_BCM56218_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4c0,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x04030201, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11094,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x04030201, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4c0,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4c0,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x04030201, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11094,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x04030201, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11094,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x04030201, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4c0,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x04030201, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4e8,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r_fields,
	SOC_RESET_VAL_DEC(0x0c0b0a09, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110bc,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r_fields,
	SOC_RESET_VAL_DEC(0x0c0b0a09, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4e8,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4e8,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x0c0b0a09, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110bc,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x0c0b0a09, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110bc,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x0c0b0a09, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4e8,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x0c0b0a09, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4ec,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r_fields,
	SOC_RESET_VAL_DEC(0x100f0e0d, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110c0,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r_fields,
	SOC_RESET_VAL_DEC(0x100f0e0d, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4ec,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4ec,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x100f0e0d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110c0,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x100f0e0d, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110c0,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x100f0e0d, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4ec,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x100f0e0d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4f0,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r_fields,
	SOC_RESET_VAL_DEC(0x14131211, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110c4,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r_fields,
	SOC_RESET_VAL_DEC(0x14131211, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4f0,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4f0,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x14131211, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110c4,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x14131211, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110c4,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x14131211, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4f0,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x14131211, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4f4,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r_fields,
	SOC_RESET_VAL_DEC(0x18171615, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110c8,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r_fields,
	SOC_RESET_VAL_DEC(0x18171615, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4f4,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4f4,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x18171615, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110c8,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x18171615, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110c8,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x18171615, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4f4,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x18171615, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4f8,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r_fields,
	SOC_RESET_VAL_DEC(0x1c1b1a19, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110cc,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r_fields,
	SOC_RESET_VAL_DEC(0x1c1b1a19, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4f8,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4f8,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x1c1b1a19, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110cc,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x1c1b1a19, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110cc,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x1c1b1a19, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4f8,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x1c1b1a19, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4fc,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r_fields,
	SOC_RESET_VAL_DEC(0x001f1e1d, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110d0,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r_fields,
	SOC_RESET_VAL_DEC(0x001f1e1d, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4fc,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4fc,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x001f1e1d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110d0,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x001f1e1d, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110d0,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x001f1e1d, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4fc,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x001f1e1d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x988,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r_fields,
	SOC_RESET_VAL_DEC(0x001f1e1d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110d4,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x04030201, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110d4,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x04030201, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110d4,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x04030201, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x988,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x001f1e1d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x98c,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r_fields,
	SOC_RESET_VAL_DEC(0x001f1e1d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110d8,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x08070605, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110d8,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x08070605, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110d8,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x08070605, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x98c,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x001f1e1d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x990,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r_fields,
	SOC_RESET_VAL_DEC(0x001f1e1d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110dc,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x0c0b0a09, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110dc,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x0c0b0a09, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110dc,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x0c0b0a09, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x990,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x001f1e1d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x994,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r_fields,
	SOC_RESET_VAL_DEC(0x001f1e1d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110e0,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x100f0e0d, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110e0,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x100f0e0d, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110e0,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x100f0e0d, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x994,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x001f1e1d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4c4,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r_fields,
	SOC_RESET_VAL_DEC(0x08070605, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4_BCM53314_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4c4,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x07060504, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4_BCM56218_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4c4,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x08070605, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11098,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x08070605, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4c4,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4c4,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x08070605, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11098,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x08070605, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11098,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x08070605, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4c4,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x08070605, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x9d0,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r_fields,
	SOC_RESET_VAL_DEC(0x001f1e1d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110e4,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x14131211, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110e4,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x14131211, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110e4,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x14131211, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x9d0,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x001f1e1d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x9d4,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r_fields,
	SOC_RESET_VAL_DEC(0x001f1e1d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110e8,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x18171615, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110e8,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x18171615, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110e8,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x18171615, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x9d4,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x001f1e1d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x9d8,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r_fields,
	SOC_RESET_VAL_DEC(0x001f1e1d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110ec,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x1c1b1a19, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110ec,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x1c1b1a19, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110ec,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x1c1b1a19, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x9d8,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x001f1e1d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x9ec,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r_fields,
	SOC_RESET_VAL_DEC(0x001f1e1d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110f0,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x001f1e1d, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110f0,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x001f1e1d, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110f0,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x001f1e1d, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x9ec,
	0,
	8,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x001f1e1d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11154,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96r_fields,
	SOC_RESET_VAL_DEC(0x001f1e1d, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11154,
	0,
	4,
	soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x001f1e1d, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MIIM_INT_SEL_MAPr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4ac,
	0,
	1,
	soc_CMIC_MIIM_INT_SEL_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_INT_SEL_MAP_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11060,
	0,
	1,
	soc_CMIC_MIIM_INT_SEL_MAP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_INT_SEL_MAP_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11064,
	0,
	1,
	soc_CMIC_MIIM_INT_SEL_MAP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_INT_SEL_MAP_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11068,
	0,
	1,
	soc_CMIC_MIIM_INT_SEL_MAP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_INT_SEL_MAP_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11140,
	0,
	1,
	soc_CMIC_MIIM_INT_SEL_MAP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_INT_SEL_MAP_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11060,
	0,
	1,
	soc_CMIC_MIIM_INT_SEL_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_INT_SEL_MAP_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11060,
	0,
	1,
	soc_CMIC_MIIM_INT_SEL_MAP_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_INT_SEL_MAP_1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11064,
	0,
	1,
	soc_CMIC_MIIM_INT_SEL_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_INT_SEL_MAP_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11064,
	0,
	1,
	soc_CMIC_MIIM_INT_SEL_MAP_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_INT_SEL_MAP_2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11068,
	0,
	1,
	soc_CMIC_MIIM_INT_SEL_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_INT_SEL_MAP_2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11068,
	0,
	1,
	soc_CMIC_MIIM_INT_SEL_MAP_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_INT_SEL_MAP_3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11140,
	0,
	1,
	soc_CMIC_MIIM_INT_SEL_MAP_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CMIC_MIIM_INT_SEL_MAP_BCM53314_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4ac,
	0,
	1,
	soc_CMIC_SCAN_PORTSr_fields,
	SOC_RESET_VAL_DEC(0x000001fe, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_MIIM_INT_SEL_MAP_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4ac,
	0,
	1,
	soc_BKP_DISC_BMAP_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MIIM_INT_SEL_MAP_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4ac,
	0,
	1,
	soc_CMIC_MIIM_INT_SEL_MAP_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MIIM_INT_SEL_MAP_HIr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x710,
	0,
	1,
	soc_CMIC_MIIM_INT_SEL_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MIIM_INT_SEL_MAP_HI_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x9cc,
	0,
	1,
	soc_CMIC_MIIM_INT_SEL_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MIIM_INT_SEL_MAP_HI_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xa0,
	0,
	1,
	soc_CMIC_MIIM_INT_SEL_MAP_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MIIM_INT_SEL_MAP_HI_2_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x9cc,
	0,
	1,
	soc_CMIC_MIIM_INT_SEL_MAP_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_MIIM_INT_SEL_MAP_HI_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x710,
	0,
	1,
	soc_BKP_DISC_BMAP_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MIIM_INT_SEL_MAP_HI_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x710,
	0,
	1,
	soc_CMIC_MIIM_INT_SEL_MAP_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_LINK_STATUS_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11018,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MIIM_LINK_STATUS_0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_LINK_STATUS_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1101c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MIIM_LINK_STATUS_0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_LINK_STATUS_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11020,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MIIM_LINK_STATUS_0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_LINK_STATUS_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11128,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MIIM_LINK_STATUS_0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_LINK_STATUS_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11018,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_LINK_STAT_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_LINK_STATUS_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11018,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MIIM_LINK_STATUS_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_LINK_STATUS_1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1101c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_LINK_STAT_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_LINK_STATUS_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1101c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MIIM_LINK_STATUS_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_LINK_STATUS_2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11020,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_LINK_STAT_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_LINK_STATUS_2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11020,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MIIM_LINK_STATUS_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_LINK_STATUS_3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11128,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MIIM_LINK_STATUS_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_CMIC_MIIM_PARAMr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x158,
	0,
	3,
	soc_CMIC_MIIM_PARAMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_MIIM_PARAM_BCM56504_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x158,
	0,
	7,
	soc_CMIC_MIIM_PARAM_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_MIIM_PARAM_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x158,
	0,
	8,
	soc_CMIC_MIIM_PARAM_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_MIIM_PARAM_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x158,
	0,
	8,
	soc_CMIC_MIIM_PARAM_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MIIM_PARAM_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x158,
	0,
	7,
	soc_CMIC_MIIM_PARAM_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MIIM_PARAM_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x158,
	0,
	7,
	soc_CMIC_MIIM_PARAM_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_PAUSE_MIIM_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11014,
	0,
	3,
	soc_CMIC_MIIM_PAUSE_MIIM_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x03200019, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_PAUSE_MIIM_ADDRESS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11014,
	0,
	3,
	soc_CMIC_MIIM_PAUSE_MIIM_ADDRESS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x03200019, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_PAUSE_MIIM_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11014,
	0,
	3,
	soc_CMIC_MIIM_PAUSE_MIIM_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x03200019, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_PAUSE_SCAN_PORTS_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11048,
	0,
	1,
	soc_CMIC_MIIM_PAUSE_SCAN_PORTS_0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_PAUSE_SCAN_PORTS_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1104c,
	0,
	1,
	soc_CMIC_MIIM_PAUSE_SCAN_PORTS_0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_PAUSE_SCAN_PORTS_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11050,
	0,
	1,
	soc_CMIC_MIIM_PAUSE_SCAN_PORTS_0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_PAUSE_SCAN_PORTS_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11138,
	0,
	1,
	soc_CMIC_MIIM_PAUSE_SCAN_PORTS_0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_PAUSE_SCAN_PORTS_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11048,
	0,
	1,
	soc_CMIC_MIIM_PAUSE_SCAN_PORTS_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_PAUSE_SCAN_PORTS_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11048,
	0,
	1,
	soc_CMIC_MIIM_PAUSE_SCAN_PORTS_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_PAUSE_SCAN_PORTS_1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1104c,
	0,
	1,
	soc_CMIC_MIIM_PAUSE_SCAN_PORTS_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_PAUSE_SCAN_PORTS_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1104c,
	0,
	1,
	soc_CMIC_MIIM_PAUSE_SCAN_PORTS_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_PAUSE_SCAN_PORTS_2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11050,
	0,
	1,
	soc_CMIC_MIIM_PAUSE_SCAN_PORTS_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_PAUSE_SCAN_PORTS_2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11050,
	0,
	1,
	soc_CMIC_MIIM_PAUSE_SCAN_PORTS_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_PAUSE_SCAN_PORTS_3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11138,
	0,
	1,
	soc_CMIC_MIIM_PAUSE_SCAN_PORTS_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_MIIM_PORT_TYPE_MAPr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4a8,
	0,
	1,
	soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_MIIM_PORT_TYPE_MAP_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4a8,
	0,
	1,
	soc_CMIC_MIIM_PORT_TYPE_MAP_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_MIIM_PORT_TYPE_MAP_BUS2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdb0,
	0,
	1,
	soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
    { /* SOC_REG_INT_CMIC_MIIM_PORT_TYPE_MAP_BUS2_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdb0,
	0,
	1,
	soc_CMIC_MIIM_PORT_TYPE_MAP_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_MIIM_PORT_TYPE_MAP_BUS2_HIr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdb4,
	0,
	1,
	soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
    { /* SOC_REG_INT_CMIC_MIIM_PORT_TYPE_MAP_BUS2_HI_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdb4,
	0,
	1,
	soc_CMIC_MIIM_PORT_TYPE_MAP_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_MIIM_PORT_TYPE_MAP_HIr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x70c,
	0,
	1,
	soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_MIIM_PORT_TYPE_MAP_HI_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x70c,
	0,
	1,
	soc_CMIC_MIIM_PORT_TYPE_MAP_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MIIM_PROTOCOL_MAPr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4a4,
	0,
	1,
	soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_PROTOCOL_MAP_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11054,
	0,
	1,
	soc_CMIC_MIIM_PROTOCOL_MAP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_PROTOCOL_MAP_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11058,
	0,
	1,
	soc_CMIC_MIIM_PROTOCOL_MAP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_PROTOCOL_MAP_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1105c,
	0,
	1,
	soc_CMIC_MIIM_PROTOCOL_MAP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_PROTOCOL_MAP_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1113c,
	0,
	1,
	soc_CMIC_MIIM_PROTOCOL_MAP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_PROTOCOL_MAP_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11054,
	0,
	1,
	soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11054,
	0,
	1,
	soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_PROTOCOL_MAP_1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11058,
	0,
	1,
	soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_PROTOCOL_MAP_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11058,
	0,
	1,
	soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_PROTOCOL_MAP_2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1105c,
	0,
	1,
	soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_PROTOCOL_MAP_2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1105c,
	0,
	1,
	soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_PROTOCOL_MAP_3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1113c,
	0,
	1,
	soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_MIIM_PROTOCOL_MAP_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4a4,
	0,
	1,
	soc_CMIC_MIIM_PORT_TYPE_MAP_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MIIM_PROTOCOL_MAP_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4a4,
	0,
	1,
	soc_CMIC_MIIM_PROTOCOL_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MIIM_PROTOCOL_MAP_HIr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x708,
	0,
	1,
	soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MIIM_PROTOCOL_MAP_HI_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x9a4,
	0,
	1,
	soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MIIM_PROTOCOL_MAP_HI_2_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x9a4,
	0,
	1,
	soc_CMIC_MIIM_PROTOCOL_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_MIIM_PROTOCOL_MAP_HI_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x708,
	0,
	1,
	soc_CMIC_MIIM_PORT_TYPE_MAP_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MIIM_PROTOCOL_MAP_HI_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x708,
	0,
	1,
	soc_CMIC_MIIM_PROTOCOL_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_CMIC_MIIM_READ_DATAr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x15c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MIIM_READ_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MIIM_READ_DATA_BCM56504_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x15c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MIIM_READ_DATA_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MIIM_READ_DATA_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x15c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_MIIM_READ_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_RX_PAUSE_CAPABILITY_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110f4,
	0,
	1,
	soc_CMIC_MIIM_RX_PAUSE_CAPABILITY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_RX_PAUSE_CAPABILITY_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110f8,
	0,
	1,
	soc_CMIC_MIIM_RX_PAUSE_CAPABILITY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_RX_PAUSE_CAPABILITY_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110fc,
	0,
	1,
	soc_CMIC_MIIM_RX_PAUSE_CAPABILITY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_RX_PAUSE_CAPABILITY_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11174,
	0,
	1,
	soc_CMIC_MIIM_RX_PAUSE_CAPABILITY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_RX_PAUSE_CAPABILITY_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110f4,
	0,
	1,
	soc_CMIC_RX_PAUSE_CAPABILITYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_RX_PAUSE_CAPABILITY_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110f4,
	0,
	1,
	soc_CMIC_MIIM_RX_PAUSE_CAPABILITY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_RX_PAUSE_CAPABILITY_1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110f8,
	0,
	1,
	soc_CMIC_RX_PAUSE_CAPABILITYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_RX_PAUSE_CAPABILITY_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110f8,
	0,
	1,
	soc_CMIC_MIIM_RX_PAUSE_CAPABILITY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_RX_PAUSE_CAPABILITY_2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110fc,
	0,
	1,
	soc_CMIC_RX_PAUSE_CAPABILITYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_RX_PAUSE_CAPABILITY_2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x110fc,
	0,
	1,
	soc_CMIC_MIIM_RX_PAUSE_CAPABILITY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_RX_PAUSE_CAPABILITY_3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11174,
	0,
	1,
	soc_CMIC_MIIM_RX_PAUSE_CAPABILITY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11100,
	0,
	1,
	soc_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11104,
	0,
	1,
	soc_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11108,
	0,
	1,
	soc_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11178,
	0,
	1,
	soc_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11100,
	0,
	1,
	soc_CMIC_RX_PAUSE_OVERRIDE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11100,
	0,
	1,
	soc_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11104,
	0,
	1,
	soc_CMIC_RX_PAUSE_OVERRIDE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11104,
	0,
	1,
	soc_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11108,
	0,
	1,
	soc_CMIC_RX_PAUSE_OVERRIDE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11108,
	0,
	1,
	soc_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11178,
	0,
	1,
	soc_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_RX_PAUSE_STATUS_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11024,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MIIM_RX_PAUSE_STATUS_0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_RX_PAUSE_STATUS_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11028,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MIIM_RX_PAUSE_STATUS_0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_RX_PAUSE_STATUS_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1102c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MIIM_RX_PAUSE_STATUS_0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_RX_PAUSE_STATUS_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1112c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MIIM_RX_PAUSE_STATUS_0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_RX_PAUSE_STATUS_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11024,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_RX_PAUSE_STATr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_RX_PAUSE_STATUS_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11024,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MIIM_RX_PAUSE_STATUS_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_RX_PAUSE_STATUS_1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11028,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_RX_PAUSE_STATr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_RX_PAUSE_STATUS_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11028,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MIIM_RX_PAUSE_STATUS_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_RX_PAUSE_STATUS_2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1102c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_RX_PAUSE_STATr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_RX_PAUSE_STATUS_2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1102c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MIIM_RX_PAUSE_STATUS_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_RX_PAUSE_STATUS_3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1112c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MIIM_RX_PAUSE_STATUS_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_SCAN_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11008,
	SOC_REG_FLAG_SIGNAL,
	10,
	soc_CMIC_MIIM_SCAN_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x20001000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3331f1f3, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_SCAN_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11008,
	0,
	10,
	soc_CMIC_MIIM_SCAN_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x20001000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3331f1f3, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_SCAN_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11008,
	0,
	10,
	soc_CMIC_MIIM_SCAN_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x20001000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3331f1f3, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_SCAN_PORTS_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1103c,
	0,
	1,
	soc_CMIC_MIIM_INT_SEL_MAP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_SCAN_PORTS_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11040,
	0,
	1,
	soc_CMIC_MIIM_INT_SEL_MAP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_SCAN_PORTS_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11044,
	0,
	1,
	soc_CMIC_MIIM_INT_SEL_MAP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_SCAN_PORTS_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11134,
	0,
	1,
	soc_CMIC_MIIM_INT_SEL_MAP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_SCAN_PORTS_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1103c,
	0,
	1,
	soc_CMIC_MIIM_INT_SEL_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_SCAN_PORTS_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1103c,
	0,
	1,
	soc_CMIC_MIIM_INT_SEL_MAP_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_SCAN_PORTS_1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11040,
	0,
	1,
	soc_CMIC_MIIM_INT_SEL_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_SCAN_PORTS_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11040,
	0,
	1,
	soc_CMIC_MIIM_INT_SEL_MAP_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_SCAN_PORTS_2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11044,
	0,
	1,
	soc_CMIC_MIIM_INT_SEL_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_SCAN_PORTS_2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11044,
	0,
	1,
	soc_CMIC_MIIM_INT_SEL_MAP_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_SCAN_PORTS_3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11134,
	0,
	1,
	soc_CMIC_MIIM_INT_SEL_MAP_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_SCAN_STATUSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1100c,
	SOC_REG_FLAG_RO,
	4,
	soc_CMIC_MIIM_SCAN_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001111, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_SCAN_STATUS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1100c,
	SOC_REG_FLAG_RO,
	4,
	soc_CMIC_MIIM_SCAN_STATUS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001111, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_SCAN_STATUS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1100c,
	SOC_REG_FLAG_RO,
	4,
	soc_CMIC_MIIM_SCAN_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001111, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_TX_PAUSE_CAPABILITY_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1110c,
	0,
	1,
	soc_CMIC_MIIM_TX_PAUSE_CAPABILITY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_TX_PAUSE_CAPABILITY_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11110,
	0,
	1,
	soc_CMIC_MIIM_TX_PAUSE_CAPABILITY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_TX_PAUSE_CAPABILITY_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11114,
	0,
	1,
	soc_CMIC_MIIM_TX_PAUSE_CAPABILITY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_TX_PAUSE_CAPABILITY_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1117c,
	0,
	1,
	soc_CMIC_MIIM_TX_PAUSE_CAPABILITY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_TX_PAUSE_CAPABILITY_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1110c,
	0,
	1,
	soc_CMIC_TX_PAUSE_CAPABILITYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_TX_PAUSE_CAPABILITY_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1110c,
	0,
	1,
	soc_CMIC_MIIM_TX_PAUSE_CAPABILITY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_TX_PAUSE_CAPABILITY_1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11110,
	0,
	1,
	soc_CMIC_TX_PAUSE_CAPABILITYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_TX_PAUSE_CAPABILITY_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11110,
	0,
	1,
	soc_CMIC_MIIM_TX_PAUSE_CAPABILITY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_TX_PAUSE_CAPABILITY_2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11114,
	0,
	1,
	soc_CMIC_TX_PAUSE_CAPABILITYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_TX_PAUSE_CAPABILITY_2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11114,
	0,
	1,
	soc_CMIC_MIIM_TX_PAUSE_CAPABILITY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_TX_PAUSE_CAPABILITY_3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1117c,
	0,
	1,
	soc_CMIC_MIIM_TX_PAUSE_CAPABILITY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11118,
	0,
	1,
	soc_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1111c,
	0,
	1,
	soc_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11120,
	0,
	1,
	soc_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11180,
	0,
	1,
	soc_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11118,
	0,
	1,
	soc_CMIC_TX_PAUSE_OVERRIDE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11118,
	0,
	1,
	soc_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1111c,
	0,
	1,
	soc_CMIC_TX_PAUSE_OVERRIDE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1111c,
	0,
	1,
	soc_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11120,
	0,
	1,
	soc_CMIC_TX_PAUSE_OVERRIDE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11120,
	0,
	1,
	soc_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11180,
	0,
	1,
	soc_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_TX_PAUSE_STATUS_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11030,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MIIM_RX_PAUSE_STATUS_0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_TX_PAUSE_STATUS_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11034,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MIIM_RX_PAUSE_STATUS_0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_TX_PAUSE_STATUS_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11038,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MIIM_RX_PAUSE_STATUS_0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MIIM_TX_PAUSE_STATUS_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11130,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MIIM_RX_PAUSE_STATUS_0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_TX_PAUSE_STATUS_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11030,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_RX_PAUSE_STATr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_TX_PAUSE_STATUS_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11030,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MIIM_RX_PAUSE_STATUS_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_TX_PAUSE_STATUS_1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11034,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_RX_PAUSE_STATr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_TX_PAUSE_STATUS_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11034,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MIIM_RX_PAUSE_STATUS_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MIIM_TX_PAUSE_STATUS_2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11038,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_RX_PAUSE_STATr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_TX_PAUSE_STATUS_2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11038,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MIIM_RX_PAUSE_STATUS_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MIIM_TX_PAUSE_STATUS_3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11130,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MIIM_RX_PAUSE_STATUS_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MISC_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x860,
	0,
	1,
	soc_CMIC_MISC_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_CMIC_MISC_CONTROL_BCM56142_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x860,
	0,
	13,
	soc_CMIC_MISC_CONTROL_BCM56142_A0r_fields,
	SOC_RESET_VAL_DEC(0x35900010, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_MISC_CONTROL_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x860,
	0,
	10,
	soc_CMIC_MISC_CONTROL_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000060, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MISC_CONTROL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10198,
	0,
	1,
	soc_CMIC_MISC_CONTROL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_MISC_CONTROL_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x860,
	0,
	1,
	soc_CMIC_MISC_CONTROL_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_CMIC_MISC_CONTROL_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x860,
	0,
	5,
	soc_CMIC_MISC_CONTROL_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_CMIC_MISC_CONTROL_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x860,
	0,
	20,
	soc_CMIC_MISC_CONTROL_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_CMIC_MISC_CONTROL_BCM56840_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x860,
	0,
	22,
	soc_CMIC_MISC_CONTROL_BCM56840_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MISC_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10198,
	0,
	1,
	soc_CMIC_MISC_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MISC_CONTROL_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10198,
	0,
	1,
	soc_CMIC_MISC_CONTROL_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MISC_CONTROL_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x860,
	0,
	20,
	soc_CMIC_MISC_CONTROL_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MISC_STATUSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x868,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MISC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_CMIC_MISC_STATUS_BCM56142_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x868,
	SOC_REG_FLAG_RO,
	12,
	soc_CMIC_MISC_STATUS_BCM56142_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_MISC_STATUS_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x868,
	SOC_REG_FLAG_RO,
	17,
	soc_CMIC_MISC_STATUS_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MISC_STATUS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1019c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MISC_STATUS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CMIC_MISC_STATUS_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x868,
	0,
	15,
	soc_CMIC_MISC_STATUS_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MISC_STATUS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1019c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MISC_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MISC_STATUS_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1019c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MISC_STATUS_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MISC_STATUS_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x868,
	0,
	9,
	soc_CMIC_MISC_STATUS_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_CMIC_MMUIRQ_MASKr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1a4,
	0,
	9,
	soc_CMIC_MMUIRQ_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_CMIC_MMUIRQ_STATr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1a0,
	SOC_REG_FLAG_RO,
	9,
	soc_CMIC_MMUIRQ_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_CMIC_MMU_COSLC_COUNT_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd2c,
	0,
	3,
	soc_CMIC_MMU_COSLC_COUNT_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MMU_COSLC_COUNT_ADDR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x23000,
	0,
	4,
	soc_CMIC_MMU_COSLC_COUNT_ADDR_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_MMU_COSLC_COUNT_ADDR_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x334,
	0,
	4,
	soc_CMIC_MMU_COSLC_COUNT_ADDR_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MMU_COSLC_COUNT_ADDR_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x334,
	0,
	4,
	soc_CMIC_MMU_COSLC_COUNT_ADDR_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MMU_COSLC_COUNT_ADDR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x23000,
	0,
	4,
	soc_CMIC_MMU_COSLC_COUNT_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MMU_COSLC_COUNT_ADDR_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x23000,
	0,
	4,
	soc_CMIC_MMU_COSLC_COUNT_ADDR_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MMU_COSLC_COUNT_ADDR_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x334,
	0,
	4,
	soc_CMIC_MMU_COSLC_COUNT_ADDR_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_CMIC_MMU_COSLC_COUNT_DATAr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd30,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_MMU_COSLC_COUNT_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_MMU_COSLC_COUNT_DATA_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x23004,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_MMU_COSLC_COUNT_DATA_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_MMU_COSLC_COUNT_DATA_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x330,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_MMU_COSLC_COUNT_DATA_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_MMU_COSLC_COUNT_DATA_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x23004,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_MMU_COSLC_COUNT_DATA_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_MMU_COSLC_COUNT_DATA_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x23004,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_MMU_COSLC_COUNT_DATA_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_MMU_COSLC_COUNT_DATA_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x330,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_MMU_COSLC_COUNT_DATA_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_OVERRIDE_STRAPr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10234,
	0,
	6,
	soc_CMIC_OVERRIDE_STRAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_OVERRIDE_STRAP_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10234,
	0,
	6,
	soc_CMIC_OVERRIDE_STRAP_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_OVERRIDE_STRAP_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10234,
	0,
	6,
	soc_CMIC_OVERRIDE_STRAP_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CMIC_PAUSE_MIIM_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd44,
	0,
	6,
	soc_CMIC_PAUSE_MIIM_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x04000019, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CMIC_PAUSE_SCAN_PORTSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd38,
	0,
	1,
	soc_CMIC_PAUSE_SCAN_PORTSr_fields,
	SOC_RESET_VAL_DEC(0x01fffe00, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PCIE_CFG_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x27000,
	0,
	1,
	soc_CMIC_PCIE_CFG_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PCIE_CFG_ADDRESS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x27000,
	0,
	1,
	soc_CMIC_PCIE_CFG_ADDRESS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PCIE_CFG_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x27000,
	0,
	1,
	soc_CMIC_PCIE_CFG_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PCIE_CFG_READ_DATAr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x27008,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PCIE_CFG_READ_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PCIE_CFG_READ_DATA_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x27008,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PCIE_CFG_READ_DATA_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PCIE_CFG_READ_DATA_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x27008,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PCIE_CFG_READ_DATA_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PCIE_CFG_WRITE_DATAr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x27004,
	0,
	1,
	soc_CMIC_PCIE_CFG_WRITE_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PCIE_CFG_WRITE_DATA_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x27004,
	0,
	1,
	soc_CMIC_PCIE_CFG_WRITE_DATA_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PCIE_CFG_WRITE_DATA_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x27004,
	0,
	1,
	soc_CMIC_PCIE_CFG_WRITE_DATA_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PCIE_CONFIGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10208,
	0,
	3,
	soc_CMIC_PCIE_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PCIE_CONFIG_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10208,
	0,
	3,
	soc_CMIC_PCIE_CONFIG_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PCIE_CONFIG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10208,
	0,
	3,
	soc_CMIC_PCIE_CONFIG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_PCIE_ERROR_STATUSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x60,
	0,
	5,
	soc_CMIC_PCIE_ERROR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PCIE_ERROR_STATUS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10214,
	SOC_REG_FLAG_RO,
	4,
	soc_CMIC_PCIE_ERROR_STATUS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PCIE_ERROR_STATUS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10214,
	SOC_REG_FLAG_RO,
	4,
	soc_CMIC_PCIE_ERROR_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PCIE_ERROR_STATUS_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10214,
	SOC_REG_FLAG_RO,
	4,
	soc_CMIC_PCIE_ERROR_STATUS_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_PCIE_ERROR_STATUS_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x60,
	0,
	5,
	soc_CMIC_PCIE_ERROR_STATUS_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PCIE_ERROR_STATUS_CLRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10218,
	0,
	3,
	soc_CMIC_PCIE_ERROR_STATUS_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PCIE_ERROR_STATUS_CLR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10218,
	0,
	3,
	soc_CMIC_PCIE_ERROR_STATUS_CLR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PCIE_ERROR_STATUS_CLR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10218,
	0,
	3,
	soc_CMIC_PCIE_ERROR_STATUS_CLR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_PCIE_MISCELr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x188,
	0,
	2,
	soc_CMIC_PCIE_MISCELr_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_PCIE_MISCEL_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x188,
	0,
	2,
	soc_CMIC_PCIE_MISCEL_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_PCIE_MISCEL_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x188,
	0,
	2,
	soc_CMIC_PCIE_MISCEL_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PCIE_USERIF_PURGE_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10260,
	0,
	5,
	soc_CMIC_PCIE_USERIF_PURGE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PCIE_USERIF_PURGE_CONTROL_BCM56440_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10260,
	0,
	5,
	soc_CMIC_PCIE_USERIF_PURGE_CONTROL_BCM56440_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PCIE_USERIF_PURGE_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10260,
	0,
	5,
	soc_CMIC_PCIE_USERIF_PURGE_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PCIE_USERIF_PURGE_STATUSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10264,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_PCIE_USERIF_PURGE_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PCIE_USERIF_PURGE_STATUS_BCM56440_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10264,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_PCIE_USERIF_PURGE_STATUS_BCM56440_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PCIE_USERIF_PURGE_STATUS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10264,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_PCIE_USERIF_PURGE_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PCIE_USERIF_STATUSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10254,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_PCIE_USERIF_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PCIE_USERIF_STATUS_BCM56440_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10254,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_PCIE_USERIF_STATUS_BCM56440_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PCIE_USERIF_STATUS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10254,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_PCIE_USERIF_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PCIE_USERIF_STATUS_CLRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10258,
	0,
	2,
	soc_CMIC_PCIE_USERIF_STATUS_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PCIE_USERIF_STATUS_CLR_BCM56440_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10258,
	0,
	2,
	soc_CMIC_PCIE_USERIF_STATUS_CLR_BCM56440_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PCIE_USERIF_STATUS_CLR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10258,
	0,
	2,
	soc_CMIC_PCIE_USERIF_STATUS_CLR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PCIE_USERIF_STATUS_MASKr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1025c,
	0,
	2,
	soc_CMIC_PCIE_USERIF_STATUS_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PCIE_USERIF_STATUS_MASK_BCM56440_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1025c,
	0,
	2,
	soc_CMIC_PCIE_USERIF_STATUS_CLR_BCM56440_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PCIE_USERIF_STATUS_MASK_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1025c,
	0,
	2,
	soc_CMIC_PCIE_USERIF_STATUS_CLR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PCIE_USERIF_TIMEOUTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10250,
	0,
	1,
	soc_CMIC_PCIE_USERIF_TIMEOUTr_fields,
	SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PCIE_USERIF_TIMEOUT_BCM56440_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10250,
	0,
	1,
	soc_CMIC_PCIE_USERIF_TIMEOUT_BCM56440_B0r_fields,
	SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PCIE_USERIF_TIMEOUT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10250,
	0,
	1,
	soc_CMIC_PCIE_USERIF_TIMEOUT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_PEAK_THERMAL_MON_RESULTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x94,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_PEAK_THERMAL_MON_RESULTr_fields,
	SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AR_ARB_MI0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c408,
	0,
	1,
	soc_CMIC_PIO_IC_AR_ARB_MI0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AR_ARB_MI1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c428,
	0,
	1,
	soc_CMIC_PIO_IC_AR_ARB_MI1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AR_ARB_MI2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c448,
	0,
	1,
	soc_CMIC_PIO_IC_AR_ARB_MI2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AR_ARB_MI3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c468,
	0,
	1,
	soc_CMIC_PIO_IC_AR_ARB_MI3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AR_ARB_MI4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c488,
	0,
	1,
	soc_CMIC_PIO_IC_AR_ARB_MI4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AR_ARB_MI5r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c4a8,
	0,
	1,
	soc_CMIC_PIO_IC_AR_ARB_MI5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AR_ARB_MI6r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c4c8,
	0,
	1,
	soc_CMIC_PIO_IC_AR_ARB_MI6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AR_ARB_MI7r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c4e8,
	0,
	1,
	soc_CMIC_PIO_IC_AR_ARB_MI7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AR_ARB_MI0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c408,
	0,
	1,
	soc_CMIC_PIO_IC_AR_ARB_MI0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AR_ARB_MI0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c408,
	0,
	1,
	soc_CMIC_PIO_IC_AR_ARB_MI0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AR_ARB_MI1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c428,
	0,
	1,
	soc_CMIC_PIO_IC_AR_ARB_MI1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AR_ARB_MI1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c428,
	0,
	1,
	soc_CMIC_PIO_IC_AR_ARB_MI1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AR_ARB_MI2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c448,
	0,
	1,
	soc_CMIC_PIO_IC_AR_ARB_MI2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AR_ARB_MI2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c448,
	0,
	1,
	soc_CMIC_PIO_IC_AR_ARB_MI2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AR_ARB_MI3_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c468,
	0,
	1,
	soc_CMIC_PIO_IC_AR_ARB_MI3_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AR_ARB_MI3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c468,
	0,
	1,
	soc_CMIC_PIO_IC_AR_ARB_MI3_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AR_ARB_MI4_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c488,
	0,
	1,
	soc_CMIC_PIO_IC_AR_ARB_MI4_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AR_ARB_MI4_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c488,
	0,
	1,
	soc_CMIC_PIO_IC_AR_ARB_MI4_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AR_ARB_MI5_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c4a8,
	0,
	1,
	soc_CMIC_PIO_IC_AR_ARB_MI5_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AR_ARB_MI5_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c4a8,
	0,
	1,
	soc_CMIC_PIO_IC_AR_ARB_MI5_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AR_ARB_MI6_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c4c8,
	0,
	1,
	soc_CMIC_PIO_IC_AR_ARB_MI6_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AR_ARB_MI6_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c4c8,
	0,
	1,
	soc_CMIC_PIO_IC_AR_ARB_MI6_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AR_ARB_MI7_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c4e8,
	0,
	1,
	soc_CMIC_PIO_IC_AR_ARB_MI7_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AR_ARB_MI7_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c4e8,
	0,
	1,
	soc_CMIC_PIO_IC_AR_ARB_MI7_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AW_ARB_MI0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c40c,
	0,
	1,
	soc_CMIC_PIO_IC_AW_ARB_MI0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AW_ARB_MI1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c42c,
	0,
	1,
	soc_CMIC_PIO_IC_AW_ARB_MI1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AW_ARB_MI2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c44c,
	0,
	1,
	soc_CMIC_PIO_IC_AW_ARB_MI2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AW_ARB_MI3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c46c,
	0,
	1,
	soc_CMIC_PIO_IC_AW_ARB_MI3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AW_ARB_MI4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c48c,
	0,
	1,
	soc_CMIC_PIO_IC_AW_ARB_MI4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AW_ARB_MI5r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c4ac,
	0,
	1,
	soc_CMIC_PIO_IC_AW_ARB_MI5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AW_ARB_MI6r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c4cc,
	0,
	1,
	soc_CMIC_PIO_IC_AW_ARB_MI6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AW_ARB_MI7r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c4ec,
	0,
	1,
	soc_CMIC_PIO_IC_AW_ARB_MI7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AW_ARB_MI0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c40c,
	0,
	1,
	soc_CMIC_PIO_IC_AW_ARB_MI0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AW_ARB_MI0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c40c,
	0,
	1,
	soc_CMIC_PIO_IC_AW_ARB_MI0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AW_ARB_MI1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c42c,
	0,
	1,
	soc_CMIC_PIO_IC_AW_ARB_MI1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AW_ARB_MI1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c42c,
	0,
	1,
	soc_CMIC_PIO_IC_AW_ARB_MI1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AW_ARB_MI2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c44c,
	0,
	1,
	soc_CMIC_PIO_IC_AW_ARB_MI2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AW_ARB_MI2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c44c,
	0,
	1,
	soc_CMIC_PIO_IC_AW_ARB_MI2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AW_ARB_MI3_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c46c,
	0,
	1,
	soc_CMIC_PIO_IC_AW_ARB_MI3_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AW_ARB_MI3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c46c,
	0,
	1,
	soc_CMIC_PIO_IC_AW_ARB_MI3_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AW_ARB_MI4_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c48c,
	0,
	1,
	soc_CMIC_PIO_IC_AW_ARB_MI4_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AW_ARB_MI4_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c48c,
	0,
	1,
	soc_CMIC_PIO_IC_AW_ARB_MI4_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AW_ARB_MI5_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c4ac,
	0,
	1,
	soc_CMIC_PIO_IC_AW_ARB_MI5_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AW_ARB_MI5_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c4ac,
	0,
	1,
	soc_CMIC_PIO_IC_AW_ARB_MI5_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AW_ARB_MI6_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c4cc,
	0,
	1,
	soc_CMIC_PIO_IC_AW_ARB_MI6_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AW_ARB_MI6_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c4cc,
	0,
	1,
	soc_CMIC_PIO_IC_AW_ARB_MI6_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AW_ARB_MI7_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c4ec,
	0,
	1,
	soc_CMIC_PIO_IC_AW_ARB_MI7_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_AW_ARB_MI7_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c4ec,
	0,
	1,
	soc_CMIC_PIO_IC_AW_ARB_MI7_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_CFG_REG_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1cfc0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PIO_IC_CFG_REG_0r_fields,
	SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_CFG_REG_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1cfc4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PIO_IC_CFG_REG_1r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_CFG_REG_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1cfcc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PIO_IC_CFG_REG_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PIO_IC_CFG_REG_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1cfc0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PIO_IC_CFG_REG_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_CFG_REG_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1cfc0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PIO_IC_CFG_REG_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PIO_IC_CFG_REG_1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1cfc4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PIO_IC_CFG_REG_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_CFG_REG_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1cfc4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PIO_IC_CFG_REG_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PIO_IC_CFG_REG_2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1cfcc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PIO_IC_CFG_REG_2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_CFG_REG_2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1cfcc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PIO_IC_CFG_REG_2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_ID_REG_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1cff0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PIO_IC_ID_REG_0r_fields,
	SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_ID_REG_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1cff4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PIO_IC_ID_REG_1r_fields,
	SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_ID_REG_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1cff8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PIO_IC_ID_REG_2r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_ID_REG_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1cffc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PIO_IC_ID_REG_3r_fields,
	SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PIO_IC_ID_REG_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1cff0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PIO_IC_ID_REG_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_ID_REG_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1cff0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PIO_IC_ID_REG_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PIO_IC_ID_REG_1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1cff4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PIO_IC_ID_REG_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_ID_REG_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1cff4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PIO_IC_ID_REG_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PIO_IC_ID_REG_2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1cff8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PIO_IC_ID_REG_2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_ID_REG_2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1cff8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PIO_IC_ID_REG_2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PIO_IC_ID_REG_3_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1cffc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PIO_IC_ID_REG_3_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_ID_REG_3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1cffc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PIO_IC_ID_REG_3_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_PER_REG_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1cfe0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PIO_IC_PER_REG_0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_PER_REG_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1cfe4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PIO_IC_PER_REG_1r_fields,
	SOC_RESET_VAL_DEC(0x00000013, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_PER_REG_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1cfe8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PIO_IC_PER_REG_2r_fields,
	SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_PER_REG_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1cfec,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PIO_IC_PER_REG_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PIO_IC_PER_REG_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1cfe0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PIO_IC_PER_REG_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_PER_REG_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1cfe0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PIO_IC_PER_REG_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PIO_IC_PER_REG_1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1cfe4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PIO_IC_PER_REG_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000013, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_PER_REG_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1cfe4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PIO_IC_PER_REG_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000013, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PIO_IC_PER_REG_2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1cfe8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PIO_IC_PER_REG_2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_PER_REG_2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1cfe8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PIO_IC_PER_REG_2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PIO_IC_PER_REG_3_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1cfec,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PIO_IC_PER_REG_3_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PIO_IC_PER_REG_3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1cfec,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PIO_IC_PER_REG_3_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PIO_MCS_ACCESS_PAGEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10204,
	0,
	1,
	soc_CMIC_PIO_MCS_ACCESS_PAGEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PIO_MCS_ACCESS_PAGE_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10204,
	0,
	1,
	soc_CMIC_PIO_MCS_ACCESS_PAGE_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PIO_MCS_ACCESS_PAGE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10204,
	0,
	1,
	soc_CMIC_PIO_MCS_ACCESS_PAGE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CMIC_PIO_WAIT_CYCLESr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd34,
	0,
	1,
	soc_CMIC_PIO_WAIT_CYCLESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_CMIC_PKT_COSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x730,
	0,
	2,
	soc_CMIC_PKT_COSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_COS_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2221c,
	0,
	1,
	soc_CMIC_PKT_COS_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_COS_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22220,
	0,
	1,
	soc_CMIC_PKT_COS_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_COS_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2221c,
	0,
	1,
	soc_CMIC_PKT_COS_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_COS_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2221c,
	0,
	1,
	soc_CMIC_PKT_COS_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_COS_1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22220,
	0,
	1,
	soc_CMIC_PKT_COS_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_COS_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22220,
	0,
	1,
	soc_CMIC_PKT_COS_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_PKT_COS_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x730,
	0,
	1,
	soc_CMIC_PKT_COS_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_PKT_COS_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x730,
	0,
	1,
	soc_CMIC_PKT_COS_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_PKT_COS_HIr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdb8,
	0,
	1,
	soc_CMIC_PKT_COS_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_PKT_COS_HI_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xdb8,
	0,
	1,
	soc_CMIC_PKT_COS_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_COS_QUEUES_HIr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x222a4,
	0,
	1,
	soc_CMIC_PKT_COS_QUEUES_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_COS_QUEUES_HI_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x222a4,
	0,
	1,
	soc_CMIC_PKT_COS_QUEUES_HI_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_COS_QUEUES_HI_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x222a4,
	0,
	1,
	soc_CMIC_PKT_COS_QUEUES_HI_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_COS_QUEUES_LOr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x222a8,
	0,
	1,
	soc_CMIC_PKT_COS_QUEUES_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_COS_QUEUES_LO_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x222a8,
	0,
	1,
	soc_CMIC_PKT_COS_QUEUES_HI_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_COS_QUEUES_LO_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x222a8,
	0,
	1,
	soc_CMIC_PKT_COS_QUEUES_HI_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_FROMCPUr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1cc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_FROMCPU_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x222b8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_FROMCPU_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x222b8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_FROMCPU_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x222b8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_FROMCPU_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1cc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_FROMCPU_MHr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_FROMCPU_MH_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x222b4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_FROMCPU_MH_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x222b4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_FROMCPU_MH_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x222b4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_FROMCPU_MH_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_INTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x222d4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_INTR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x222d4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_INTR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x222d4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_PIOr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x222d0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_PIO_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x222d0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_PIO_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x222d0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_PIO_REPLYr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x222cc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_PIO_REPLY_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x222cc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_PIO_REPLY_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x222cc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_SCHANr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_SCHAN_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x222ac,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_SCHAN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x222ac,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_SCHAN_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x222ac,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_SCHAN_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_SCHAN_REPr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_SCHAN_REP_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x222b0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_SCHAN_REP_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x222b0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_SCHAN_REP_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x222b0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_SCHAN_REP_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1c4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_TOCPUDr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1d4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_TOCPUDMr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1d0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_TOCPUDM_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x222bc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_TOCPUDM_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x222bc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_TOCPUDM_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x222bc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_TOCPUDM_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1d0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_TOCPUD_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x222c0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_TOCPUD_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x222c0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_TOCPUD_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x222c0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_TOCPUD_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1d4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_TOCPUEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1dc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_TOCPUEMr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1d8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_TOCPUEM_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x222c4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_TOCPUEM_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x222c4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_TOCPUEM_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x222c4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_TOCPUEM_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1d8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_TOCPUE_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x222c8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_TOCPUE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x222c8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_TOCPUE_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x222c8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_TOCPUE_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1dc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_TOCPUNr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1e0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_TOCPUN_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1e0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_PKT_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x714,
	0,
	6,
	soc_CMIC_PKT_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_CMIC_PKT_CTRL_BCM56224_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x714,
	0,
	11,
	soc_CMIC_PKT_CTRL_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22200,
	0,
	12,
	soc_CMIC_PKT_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_PKT_CTRL_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x714,
	0,
	12,
	soc_CMIC_PKT_CTRL_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_PKT_CTRL_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x714,
	0,
	12,
	soc_CMIC_PKT_CTRL_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22200,
	0,
	12,
	soc_CMIC_PKT_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_CTRL_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22200,
	SOC_REG_FLAG_SIGNAL,
	12,
	soc_CMIC_PKT_CTRL_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_PKT_CTRL_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x714,
	0,
	12,
	soc_CMIC_PKT_CTRL_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_PKT_ETHER_SIGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x72c,
	0,
	2,
	soc_CMIC_PKT_ETHER_SIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_ETHER_SIG_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22218,
	0,
	2,
	soc_CMIC_PKT_ETHER_SIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_ETHER_SIG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22218,
	0,
	2,
	soc_CMIC_PKT_ETHER_SIG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_ETHER_SIG_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22218,
	0,
	2,
	soc_CMIC_PKT_ETHER_SIG_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_PKT_ETHER_SIG_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x72c,
	0,
	2,
	soc_CMIC_PKT_ETHER_SIG_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_CMIC_PKT_HEADERr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1a8,
	0,
	1,
	soc_CMIC_PKT_HEADERr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_CMIC_PKT_LMAC0_HIr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x718,
	0,
	2,
	soc_CMIC_PKT_LMAC0_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_LMAC0_HI_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22204,
	0,
	1,
	soc_CMIC_PKT_LMAC0_HI_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_PKT_LMAC0_HI_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x718,
	0,
	2,
	soc_CMIC_PKT_LMAC0_HI_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_LMAC0_HI_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22204,
	0,
	1,
	soc_CMIC_PKT_LMAC0_HI_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_LMAC0_HI_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22204,
	0,
	1,
	soc_CMIC_PKT_LMAC0_HI_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_PKT_LMAC0_HI_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x718,
	0,
	2,
	soc_CMIC_PKT_LMAC0_HI_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_PKT_LMAC0_LOr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x71c,
	0,
	1,
	soc_CMIC_PKT_LMAC0_LOr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_LMAC0_LO_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22208,
	0,
	1,
	soc_CMIC_PKT_LMAC0_LOr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_LMAC0_LO_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22208,
	0,
	1,
	soc_CMIC_PKT_LMAC0_LO_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_LMAC0_LO_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22208,
	0,
	1,
	soc_CMIC_PKT_LMAC0_LO_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_PKT_LMAC0_LO_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x71c,
	0,
	1,
	soc_CMIC_PKT_LMAC0_LO_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_CMIC_PKT_LMAC1_HIr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x720,
	0,
	2,
	soc_CMIC_PKT_LMAC1_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_LMAC1_HI_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2220c,
	0,
	1,
	soc_CMIC_PKT_LMAC1_HI_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_PKT_LMAC1_HI_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x720,
	0,
	2,
	soc_CMIC_PKT_LMAC1_HI_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_LMAC1_HI_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2220c,
	0,
	1,
	soc_CMIC_PKT_LMAC1_HI_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_LMAC1_HI_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2220c,
	0,
	1,
	soc_CMIC_PKT_LMAC1_HI_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_PKT_LMAC1_HI_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x720,
	0,
	2,
	soc_CMIC_PKT_LMAC1_HI_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_PKT_LMAC1_LOr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x724,
	0,
	1,
	soc_CMIC_PKT_LMAC1_LOr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_LMAC1_LO_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22210,
	0,
	1,
	soc_CMIC_PKT_LMAC1_LOr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_LMAC1_LO_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22210,
	0,
	1,
	soc_CMIC_PKT_LMAC1_LO_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_LMAC1_LO_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22210,
	0,
	1,
	soc_CMIC_PKT_LMAC1_LO_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_PKT_LMAC1_LO_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x724,
	0,
	1,
	soc_CMIC_PKT_LMAC1_LO_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_PKT_PORTSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x734,
	0,
	1,
	soc_CMIC_PKT_PORTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PORTS_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22224,
	0,
	1,
	soc_CMIC_PKT_PORTS_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PORTS_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22228,
	0,
	1,
	soc_CMIC_PKT_PORTS_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PORTS_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2222c,
	0,
	1,
	soc_CMIC_PKT_PORTS_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PORTS_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22250,
	0,
	1,
	soc_CMIC_PKT_PORTS_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PORTS_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22224,
	0,
	1,
	soc_CMIC_PKT_PORTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PORTS_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22224,
	0,
	1,
	soc_CMIC_PKT_PORTS_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PORTS_1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22228,
	0,
	1,
	soc_CMIC_PKT_PORTS_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PORTS_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22228,
	0,
	1,
	soc_CMIC_PKT_PORTS_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PORTS_2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2222c,
	0,
	1,
	soc_CMIC_PKT_PORTS_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PORTS_2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2222c,
	0,
	1,
	soc_CMIC_PKT_PORTS_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PORTS_3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22250,
	0,
	1,
	soc_CMIC_PKT_PORTS_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_PKT_PORTS_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x734,
	0,
	1,
	soc_CMIC_PKT_PORTS_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_PKT_PORTS_HIr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x738,
	0,
	1,
	soc_CMIC_PKT_PORTS_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_PKT_PORTS_HI_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x768,
	0,
	1,
	soc_CMIC_PKT_PORTS_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_PKT_PORTS_HI_2_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x768,
	0,
	1,
	soc_CMIC_PKT_PORTS_HI_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_PKT_PORTS_HI_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x738,
	0,
	1,
	soc_CMIC_PKT_PORTS_HI_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLEr */
	soc_block_list[0],
	soc_cpureg,
	64,
	0x600,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_BCM56224_A0r */
	soc_block_list[0],
	soc_cpureg,
	8,
	0x600,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	64,
	0x600,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22100,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22104,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22108,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2210c,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22110,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_5r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22114,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_6r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22118,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_7r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2211c,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_8r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22120,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_9r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22124,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_10r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22128,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_11r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2212c,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_12r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22130,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_13r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22134,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_14r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22138,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_15r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2213c,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_16r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22140,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_17r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22144,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_18r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22148,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_19r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2214c,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_20r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22150,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_21r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22154,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_22r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22158,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_23r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2215c,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_24r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22160,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_25r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22164,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_26r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22168,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_27r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2216c,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_28r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22170,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_29r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22174,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_30r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22178,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_31r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2217c,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_32r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22180,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_33r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22184,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_34r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22188,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_35r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2218c,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_36r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22190,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_37r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22194,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_38r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22198,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_39r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2219c,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_40r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221a0,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_41r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221a4,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_42r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221a8,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_43r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221ac,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_44r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221b0,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_45r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221b4,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_46r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221b8,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_47r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221bc,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_48r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221c0,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_49r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221c4,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_50r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221c8,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_51r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221cc,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_52r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221d0,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_53r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221d4,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_54r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221d8,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_55r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221dc,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_56r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221e0,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_57r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221e4,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_58r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221e8,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_59r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221ec,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_60r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221f0,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_61r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221f4,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_62r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221f8,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_63r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221fc,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22100,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22100,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_10_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22128,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_10_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22128,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_11_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2212c,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_11_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2212c,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_12_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22130,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_12_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22130,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_13_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22134,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_13_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22134,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_14_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22138,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_14_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22138,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_15_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2213c,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_15_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2213c,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_16_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22140,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_16_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22140,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_17_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22144,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_17_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22144,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_18_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22148,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_18_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22148,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_19_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2214c,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_19_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2214c,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22104,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22104,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_20_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22150,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_20_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22150,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_21_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22154,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_21_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22154,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_22_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22158,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_22_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22158,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_23_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2215c,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_23_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2215c,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_24_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22160,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_24_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22160,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_25_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22164,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_25_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22164,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_26_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22168,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_26_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22168,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_27_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2216c,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_27_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2216c,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_28_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22170,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_28_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22170,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_29_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22174,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_29_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22174,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22108,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22108,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_30_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22178,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_30_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22178,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_31_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2217c,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_31_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2217c,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_32_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22180,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_32_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22180,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_33_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22184,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_33_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22184,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_34_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22188,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_34_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22188,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_35_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2218c,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_35_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2218c,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_36_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22190,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_36_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22190,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_37_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22194,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_37_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22194,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_38_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22198,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_38_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22198,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_39_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2219c,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_39_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2219c,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_3_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2210c,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2210c,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_40_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221a0,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_40_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221a0,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_41_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221a4,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_41_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221a4,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_42_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221a8,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_42_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221a8,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_43_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221ac,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_43_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221ac,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_44_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221b0,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_44_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221b0,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_45_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221b4,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_45_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221b4,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_46_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221b8,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_46_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221b8,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_47_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221bc,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_47_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221bc,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_48_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221c0,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_48_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221c0,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_49_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221c4,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_49_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221c4,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_4_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22110,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_4_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22110,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_50_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221c8,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_50_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221c8,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_51_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221cc,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_51_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221cc,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_52_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221d0,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_52_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221d0,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_53_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221d4,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_53_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221d4,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_54_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221d8,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_54_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221d8,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_55_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221dc,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_55_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221dc,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_56_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221e0,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_56_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221e0,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_57_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221e4,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_57_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221e4,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_58_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221e8,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_58_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221e8,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_59_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221ec,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_59_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221ec,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_5_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22114,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_5_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22114,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_60_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221f0,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_60_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221f0,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_61_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221f4,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_61_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221f4,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_62_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221f8,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_62_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221f8,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_63_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221fc,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_63_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x221fc,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_6_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22118,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_6_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22118,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_7_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2211c,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_7_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2211c,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_8_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22120,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_8_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22120,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_9_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22124,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_9_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22124,
	0,
	3,
	soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_PKT_REASONr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x750,
	0,
	1,
	soc_CMIC_PKT_REASONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_REASON_0_TYPEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22370,
	0,
	1,
	soc_CMIC_PKT_REASON_0_TYPEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_REASON_0_TYPE_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	16,
	0x22370,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_PKT_REASONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_REASON_0_TYPE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	16,
	0x22370,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_PKT_REASON_0_TYPE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_REASON_1_TYPEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x223b0,
	0,
	1,
	soc_CMIC_PKT_REASON_0_TYPEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_REASON_1_TYPE_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	16,
	0x223b0,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_PKT_REASONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_REASON_1_TYPE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	16,
	0x223b0,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_PKT_REASON_0_TYPE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_REASON_2_TYPEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x224f0,
	0,
	1,
	soc_CMIC_PKT_REASON_2_TYPEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_REASON_2_TYPE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	16,
	0x224f0,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_PKT_REASON_2_TYPE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_PKT_REASON_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x750,
	0,
	1,
	soc_CMIC_PKT_REASON_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_PKT_REASON_DIRECTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x754,
	0,
	1,
	soc_CMIC_PKT_REASONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_REASON_DIRECT_0_TYPEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x223f0,
	0,
	1,
	soc_CMIC_PKT_REASON_0_TYPEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_REASON_DIRECT_0_TYPE_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	16,
	0x223f0,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_PKT_REASONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_REASON_DIRECT_0_TYPE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	16,
	0x223f0,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_PKT_REASON_0_TYPE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_REASON_DIRECT_1_TYPEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22430,
	0,
	1,
	soc_CMIC_PKT_REASON_0_TYPEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_REASON_DIRECT_1_TYPE_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	16,
	0x22430,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_PKT_REASONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_REASON_DIRECT_1_TYPE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	16,
	0x22430,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_PKT_REASON_0_TYPE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_REASON_DIRECT_2_TYPEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22530,
	0,
	1,
	soc_CMIC_PKT_REASON_2_TYPEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_REASON_DIRECT_2_TYPE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	16,
	0x22530,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_PKT_REASON_2_TYPE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_PKT_REASON_DIRECT_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x758,
	0,
	1,
	soc_CMIC_PKT_REASON_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_PKT_REASON_DIRECT_HIr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x75c,
	0,
	1,
	soc_CMIC_PKT_REASONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_PKT_REASON_DIRECT_HI_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x75c,
	0,
	1,
	soc_CMIC_PKT_REASON_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_PKT_REASON_HIr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x754,
	0,
	1,
	soc_CMIC_PKT_REASON_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_PKT_REASON_MINIr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x758,
	0,
	1,
	soc_CMIC_PKT_REASONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_REASON_MINI_0_TYPEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22470,
	0,
	1,
	soc_CMIC_PKT_REASON_0_TYPEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_REASON_MINI_0_TYPE_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	16,
	0x22470,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_PKT_REASONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_REASON_MINI_0_TYPE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	16,
	0x22470,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_PKT_REASON_0_TYPE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_REASON_MINI_1_TYPEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x224b0,
	0,
	1,
	soc_CMIC_PKT_REASON_0_TYPEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_REASON_MINI_1_TYPE_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	16,
	0x224b0,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_PKT_REASONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_REASON_MINI_1_TYPE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	16,
	0x224b0,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_PKT_REASON_0_TYPE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_REASON_MINI_2_TYPEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22570,
	0,
	1,
	soc_CMIC_PKT_REASON_2_TYPEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_REASON_MINI_2_TYPE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	16,
	0x22570,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_PKT_REASON_2_TYPE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_PKT_REASON_MINI_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x760,
	0,
	1,
	soc_CMIC_PKT_REASONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_PKT_REASON_MINI_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x760,
	0,
	1,
	soc_CMIC_PKT_REASON_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_PKT_REASON_MINI_HIr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x764,
	0,
	1,
	soc_CMIC_PKT_REASONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_PKT_REASON_MINI_HI_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x764,
	0,
	1,
	soc_CMIC_PKT_REASON_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_PKT_RMACr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x73c,
	0,
	1,
	soc_CMIC_PKT_RMACr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_RMAC_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22230,
	0,
	1,
	soc_CMIC_PKT_RMACr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_RMAC_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22230,
	0,
	1,
	soc_CMIC_PKT_RMAC_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_RMAC_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22230,
	0,
	1,
	soc_CMIC_PKT_RMAC_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_PKT_RMAC_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x73c,
	0,
	1,
	soc_CMIC_PKT_RMAC_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_PKT_RMAC_HIr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x740,
	0,
	2,
	soc_CMIC_PKT_RMAC_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_RMAC_HI_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22234,
	0,
	1,
	soc_CMIC_PKT_RMAC_HI_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_RMAC_HI_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22234,
	0,
	1,
	soc_CMIC_PKT_RMAC_HI_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_RMAC_HI_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22234,
	0,
	1,
	soc_CMIC_PKT_RMAC_HI_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_PKT_RMAC_HI_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x740,
	0,
	2,
	soc_CMIC_PKT_RMAC_HI_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_PKT_RMH0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x744,
	0,
	1,
	soc_CMIC_PKT_RMH0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_PKT_RMH1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x748,
	0,
	1,
	soc_CMIC_PKT_RMH1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_PKT_RMH2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x74c,
	0,
	1,
	soc_CMIC_PKT_RMH2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_PKT_RMH3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x788,
	0,
	1,
	soc_CMIC_PKT_RMH2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_RMH0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22238,
	0,
	1,
	soc_CMIC_PKT_RMH0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_RMH0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22238,
	0,
	1,
	soc_CMIC_PKT_RMH0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_RMH0_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22238,
	0,
	1,
	soc_CMIC_PKT_RMH0_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_PKT_RMH0_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x744,
	0,
	1,
	soc_CMIC_PKT_RMH0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_RMH1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2223c,
	0,
	1,
	soc_CMIC_PKT_RMH1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_RMH1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2223c,
	0,
	1,
	soc_CMIC_PKT_RMH1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_RMH1_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2223c,
	0,
	1,
	soc_CMIC_PKT_RMH1_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_PKT_RMH1_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x748,
	0,
	1,
	soc_CMIC_PKT_RMH1_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_RMH2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22240,
	0,
	1,
	soc_CMIC_PKT_RMH2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_RMH2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22240,
	0,
	1,
	soc_CMIC_PKT_RMH2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_RMH2_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22240,
	0,
	1,
	soc_CMIC_PKT_RMH2_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_PKT_RMH2_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x74c,
	0,
	1,
	soc_CMIC_PKT_RMH2_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_RMH3_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22364,
	0,
	1,
	soc_CMIC_PKT_RMH3_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_RMH3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22364,
	0,
	1,
	soc_CMIC_PKT_RMH3_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_RMH3_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22364,
	0,
	1,
	soc_CMIC_PKT_RMH3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_PKT_RMH3_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x788,
	0,
	1,
	soc_CMIC_PKT_RMH2_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_PKT_VLANr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x728,
	0,
	2,
	soc_CMIC_PKT_VLANr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_PKT_VLAN_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22214,
	0,
	2,
	soc_CMIC_PKT_VLANr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_PKT_VLAN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22214,
	0,
	2,
	soc_CMIC_PKT_VLAN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_PKT_VLAN_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22214,
	0,
	2,
	soc_CMIC_PKT_VLAN_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_PKT_VLAN_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x728,
	0,
	2,
	soc_CMIC_PKT_VLAN_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0)
    { /* SOC_REG_INT_CMIC_QGPHY_QSGMII_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x14c,
	0,
	8,
	soc_CMIC_QGPHY_QSGMII_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_REG_INT_CMIC_QGPHY_QSGMII_CONTROL_BCM53324_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x14c,
	0,
	15,
	soc_CMIC_QGPHY_QSGMII_CONTROL_BCM53324_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_CMIC_RATE_ADJUSTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b0,
	0,
	2,
	soc_CMIC_RATE_ADJUSTr_fields,
	SOC_RESET_VAL_DEC(0x0019009d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_RATE_ADJUST_BCM56218_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b8,
	0,
	2,
	soc_CMIC_RATE_ADJUST_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00010018, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_RATE_ADJUST_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11000,
	0,
	2,
	soc_CMIC_RATE_ADJUST_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00010018, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_RATE_ADJUST_BCM56504_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b0,
	0,
	2,
	soc_CMIC_RATE_ADJUST_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00010006, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_CMIC_RATE_ADJUST_BCM56514_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b8,
	0,
	2,
	soc_CMIC_RATE_ADJUST_BCM56514_A0r_fields,
	SOC_RESET_VAL_DEC(0x0001001b, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_RATE_ADJUST_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b8,
	0,
	2,
	soc_CMIC_RATE_ADJUST_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_RATE_ADJUST_BCM56800_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b0,
	0,
	2,
	soc_CMIC_RATE_ADJUST_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00010008, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_RATE_ADJUST_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11000,
	0,
	2,
	soc_CMIC_RATE_ADJUST_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00010018, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_RATE_ADJUST_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b8,
	0,
	2,
	soc_CMIC_RATE_ADJUST_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00010018, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_RATE_ADJUST_EXT_MDIOr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11000,
	0,
	2,
	soc_CMIC_RATE_ADJUST_EXT_MDIOr_fields,
	SOC_RESET_VAL_DEC(0x00010018, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_RATE_ADJUST_I2Cr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b4,
	0,
	2,
	soc_CMIC_RATE_ADJUST_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00010006, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_RATE_ADJUST_I2C_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b4,
	0,
	2,
	soc_CMIC_RATE_ADJUST_I2Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_RATE_ADJUST_I2C_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b4,
	0,
	2,
	soc_CMIC_RATE_ADJUST_I2C_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x0001010e, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_RATE_ADJUST_I2C_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b4,
	0,
	2,
	soc_CMIC_RATE_ADJUST_I2C_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x0001010e, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_RATE_ADJUST_INT_MDIOr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1bc,
	0,
	2,
	soc_CMIC_RATE_ADJUST_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00010006, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_RATE_ADJUST_INT_MDIO_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11004,
	0,
	2,
	soc_CMIC_RATE_ADJUST_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00010006, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_RATE_ADJUST_INT_MDIO_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1bc,
	0,
	2,
	soc_CMIC_RATE_ADJUST_I2Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_RATE_ADJUST_INT_MDIO_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11004,
	0,
	2,
	soc_CMIC_RATE_ADJUST_INT_MDIO_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00010006, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_RATE_ADJUST_INT_MDIO_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x11004,
	0,
	2,
	soc_CMIC_RATE_ADJUST_INT_MDIOr_fields,
	SOC_RESET_VAL_DEC(0x00010006, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_RATE_ADJUST_INT_MDIO_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1bc,
	0,
	2,
	soc_CMIC_RATE_ADJUST_INT_MDIO_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00010006, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_RATE_ADJUST_STDMAr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b0,
	0,
	2,
	soc_CMIC_RATE_ADJUST_I2Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_RATE_ADJUST_STDMA_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b0,
	0,
	2,
	soc_CMIC_RATE_ADJUST_INT_MDIO_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00010006, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_RPE_IRQ_STAT0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22330,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_RPE_IRQ_STAT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_RPE_IRQ_STAT1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22334,
	SOC_REG_FLAG_RO,
	22,
	soc_CMIC_CMC0_IRQ_STAT1r_fields,
	SOC_RESET_VAL_DEC(0x00180000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_RPE_IRQ_STAT2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22338,
	SOC_REG_FLAG_RO,
	32,
	soc_CMIC_CMC0_IRQ_STAT2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_RPE_IRQ_STAT3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2233c,
	SOC_REG_FLAG_RO,
	32,
	soc_CMIC_CMC0_IRQ_STAT3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_RPE_IRQ_STAT4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22340,
	SOC_REG_FLAG_RO,
	32,
	soc_CMIC_CMC0_IRQ_STAT4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_RPE_IRQ_STAT0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22330,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_RPE_IRQ_STAT0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_RPE_IRQ_STAT0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22330,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_RPE_IRQ_STAT0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_CMIC_RPE_IRQ_STAT1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22334,
	SOC_REG_FLAG_RO,
	20,
	soc_CMIC_CMC0_IRQ_STAT1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00180000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_RPE_IRQ_STAT1_BCM56440_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22334,
	SOC_REG_FLAG_RO,
	22,
	soc_CMIC_CMC0_IRQ_STAT1_BCM56440_B0r_fields,
	SOC_RESET_VAL_DEC(0x00180000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMIC_RPE_IRQ_STAT1_BCM56850_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22334,
	SOC_REG_FLAG_RO,
	23,
	soc_CMIC_CMC0_IRQ_STAT1_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00180000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_RPE_IRQ_STAT1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22334,
	SOC_REG_FLAG_RO,
	22,
	soc_CMIC_CMC0_IRQ_STAT1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00180000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_RPE_IRQ_STAT2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22338,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_IRQ_STAT2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_RPE_IRQ_STAT2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22338,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_IRQ_STAT2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_RPE_IRQ_STAT3_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2233c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_IRQ_STAT3_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_RPE_IRQ_STAT3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2233c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_IRQ_STAT3_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_RPE_IRQ_STAT4_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22340,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_IRQ_STAT3_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_RPE_IRQ_STAT4_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22340,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_IRQ_STAT3_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_RPE_MAX_CELL_LIMITr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22368,
	0,
	1,
	soc_CMIC_RPE_MAX_CELL_LIMITr_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_RPE_MAX_CELL_LIMIT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22368,
	0,
	1,
	soc_CMIC_RPE_MAX_CELL_LIMIT_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_RPE_MAX_CELL_LIMIT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22368,
	0,
	1,
	soc_CMIC_RPE_MAX_CELL_LIMIT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_RPE_MIIM_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22088,
	0,
	3,
	soc_CMIC_CMC0_MIIM_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_RPE_MIIM_ADDRESS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22088,
	0,
	3,
	soc_CMIC_CMC0_MIIM_ADDRESS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_RPE_MIIM_ADDRESS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22088,
	0,
	3,
	soc_CMIC_CMC0_MIIM_ADDRESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_RPE_MIIM_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2208c,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_CMIC_CMC0_MIIM_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_RPE_MIIM_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2208c,
	0,
	2,
	soc_CMIC_CMC0_MIIM_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_RPE_MIIM_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2208c,
	0,
	2,
	soc_CMIC_CMC0_MIIM_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_RPE_MIIM_PARAMr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22080,
	0,
	6,
	soc_CMIC_CMC0_MIIM_PARAMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xe3ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_RPE_MIIM_PARAM_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22080,
	0,
	6,
	soc_CMIC_CMC0_MIIM_PARAM_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xe3ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_RPE_MIIM_PARAM_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22080,
	0,
	6,
	soc_CMIC_CMC0_MIIM_PARAM_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xe3ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_RPE_MIIM_READ_DATAr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22084,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_MIIM_READ_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_RPE_MIIM_READ_DATA_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22084,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_MIIM_READ_DATA_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_RPE_MIIM_READ_DATA_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22084,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_MIIM_READ_DATA_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_RPE_MIIM_STATr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22090,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_MIIM_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_RPE_MIIM_STAT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22090,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_MIIM_STAT_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_RPE_MIIM_STAT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22090,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_MIIM_STAT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_RPE_PCIE_IRQ_MASK0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22358,
	0,
	2,
	soc_CMIC_RPE_PCIE_IRQ_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_RPE_PCIE_IRQ_MASK0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22358,
	0,
	2,
	soc_CMIC_RPE_PCIE_IRQ_MASK0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_RPE_PCIE_IRQ_MASK0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22358,
	0,
	2,
	soc_CMIC_RPE_PCIE_IRQ_MASK0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_RPE_RCPU_IRQ_MASK0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22344,
	0,
	2,
	soc_CMIC_RPE_PCIE_IRQ_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_RPE_RCPU_IRQ_MASK1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22348,
	0,
	22,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_RPE_RCPU_IRQ_MASK2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2234c,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_RPE_RCPU_IRQ_MASK3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22350,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_RPE_RCPU_IRQ_MASK4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22354,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_RPE_RCPU_IRQ_MASK0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22344,
	0,
	2,
	soc_CMIC_RPE_PCIE_IRQ_MASK0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_RPE_RCPU_IRQ_MASK0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22344,
	0,
	2,
	soc_CMIC_RPE_PCIE_IRQ_MASK0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_CMIC_RPE_RCPU_IRQ_MASK1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22348,
	0,
	20,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_RPE_RCPU_IRQ_MASK1_BCM56440_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22348,
	0,
	22,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1_BCM56440_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56850_A0)
    { /* SOC_REG_INT_CMIC_RPE_RCPU_IRQ_MASK1_BCM56850_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22348,
	0,
	23,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_RPE_RCPU_IRQ_MASK1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22348,
	0,
	22,
	soc_CMIC_CMC0_PCIE_IRQ_MASK1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_RPE_RCPU_IRQ_MASK2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2234c,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_RPE_RCPU_IRQ_MASK2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2234c,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_RPE_RCPU_IRQ_MASK3_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22350,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_RPE_RCPU_IRQ_MASK3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22350,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_RPE_RCPU_IRQ_MASK4_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22354,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_RPE_RCPU_IRQ_MASK4_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22354,
	0,
	1,
	soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_RPE_STATr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22248,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_RPE_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_RPE_STAT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22248,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_RPE_STAT_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_RPE_STAT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22248,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_RPE_STAT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_RPE_STAT_CLRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2224c,
	0,
	2,
	soc_CMIC_RPE_STAT_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_RPE_STAT_CLR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2224c,
	0,
	2,
	soc_CMIC_RPE_STAT_CLR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_RPE_STAT_CLR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2224c,
	0,
	2,
	soc_CMIC_RPE_STAT_CLR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_RPE_SW_INTR_CONFIGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2236c,
	0,
	2,
	soc_CMIC_CMC0_SW_INTR_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_RPE_SW_INTR_CONFIG_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2236c,
	0,
	2,
	soc_CMIC_CMC0_SW_INTR_CONFIG_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_RPE_SW_INTR_CONFIG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2236c,
	0,
	2,
	soc_CMIC_CMC0_SW_INTR_CONFIG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_RPE_UC0_IRQ_MASK0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2235c,
	0,
	2,
	soc_CMIC_RPE_PCIE_IRQ_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_RPE_UC0_IRQ_MASK0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2235c,
	0,
	2,
	soc_CMIC_RPE_PCIE_IRQ_MASK0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_RPE_UC0_IRQ_MASK0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2235c,
	0,
	2,
	soc_CMIC_RPE_PCIE_IRQ_MASK0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_RPE_UC1_IRQ_MASK0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22360,
	0,
	2,
	soc_CMIC_RPE_PCIE_IRQ_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_RPE_UC1_IRQ_MASK0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22360,
	0,
	2,
	soc_CMIC_RPE_PCIE_IRQ_MASK0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_RPE_UC1_IRQ_MASK0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22360,
	0,
	2,
	soc_CMIC_RPE_PCIE_IRQ_MASK0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_RXBUF_BLOCK_DATABUF_ALLOCr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1a01c,
	0,
	1,
	soc_CMIC_RXBUF_BLOCK_DATABUF_ALLOCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_RXBUF_BLOCK_DATABUF_ALLOC_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1a01c,
	0,
	1,
	soc_CMIC_RXBUF_BLOCK_DATABUF_ALLOC_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_RXBUF_BLOCK_DATABUF_ALLOC_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1a01c,
	0,
	1,
	soc_CMIC_RXBUF_BLOCK_DATABUF_ALLOC_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_RXBUF_BLOCK_STATUSBUF_ALLOCr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1a018,
	0,
	1,
	soc_CMIC_RXBUF_BLOCK_DATABUF_ALLOCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_RXBUF_BLOCK_STATUSBUF_ALLOC_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1a018,
	0,
	1,
	soc_CMIC_RXBUF_BLOCK_DATABUF_ALLOC_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_RXBUF_BLOCK_STATUSBUF_ALLOC_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1a018,
	0,
	1,
	soc_CMIC_RXBUF_BLOCK_DATABUF_ALLOC_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_RXBUF_CONFIGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1a024,
	0,
	11,
	soc_CMIC_RXBUF_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_RXBUF_CONFIG_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1a024,
	0,
	6,
	soc_CMIC_RXBUF_CONFIG_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_RXBUF_CONFIG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1a024,
	0,
	11,
	soc_CMIC_RXBUF_CONFIG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIESr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1a00c,
	0,
	1,
	soc_CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIESr_fields,
	SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIES_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1a00c,
	0,
	1,
	soc_CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIES_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIES_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1a00c,
	0,
	1,
	soc_CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIES_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIESr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1a014,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIESr_fields,
	SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIES_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1a014,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIES_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIES_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1a014,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIES_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_RXBUF_ECCERR_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1a028,
	0,
	4,
	soc_CMIC_RXBUF_ECCERR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_RXBUF_ECCERR_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1a028,
	0,
	4,
	soc_CMIC_RXBUF_ECCERR_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_RXBUF_EPINTF_BUF_DEPTHr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1a020,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_RXBUF_EPINTF_BUF_DEPTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_RXBUF_EPINTF_BUF_DEPTH_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1a020,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_RXBUF_EPINTF_BUF_DEPTH_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_RXBUF_EPINTF_BUF_DEPTH_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1a020,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_RXBUF_EPINTF_BUF_DEPTH_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_RXBUF_EPINTF_MAX_INTERFACE_CREDITSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1a004,
	0,
	1,
	soc_CMIC_RXBUF_EPINTF_MAX_INTERFACE_CREDITSr_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_RXBUF_EPINTF_MAX_INTERFACE_CREDITS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1a004,
	0,
	1,
	soc_CMIC_RXBUF_EPINTF_MAX_INTERFACE_CREDITS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_RXBUF_EPINTF_MAX_INTERFACE_CREDITS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1a004,
	0,
	1,
	soc_CMIC_RXBUF_EPINTF_MAX_INTERFACE_CREDITS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_RXBUF_EPINTF_RELEASE_ALL_CREDITSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1a000,
	0,
	1,
	soc_CMIC_RXBUF_EPINTF_RELEASE_ALL_CREDITSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_RXBUF_EPINTF_RELEASE_ALL_CREDITS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1a000,
	0,
	1,
	soc_CMIC_RXBUF_EPINTF_RELEASE_ALL_CREDITS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_RXBUF_EPINTF_RELEASE_ALL_CREDITS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1a000,
	0,
	1,
	soc_CMIC_RXBUF_EPINTF_RELEASE_ALL_CREDITS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIESr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1a008,
	0,
	1,
	soc_CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIESr_fields,
	SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIES_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1a008,
	0,
	1,
	soc_CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIES_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIES_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1a008,
	0,
	1,
	soc_CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIES_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIESr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1a010,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIESr_fields,
	SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIES_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1a010,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIES_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIES_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1a010,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIES_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CMIC_RX_PAUSE_CAPABILITYr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd58,
	0,
	1,
	soc_CMIC_RX_PAUSE_CAPABILITYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CMIC_RX_PAUSE_OVERRIDE_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd60,
	0,
	1,
	soc_CMIC_RX_PAUSE_OVERRIDE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CMIC_RX_PAUSE_STATr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd40,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_RX_PAUSE_STATr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAPr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x400,
	0,
	16,
	soc_CMIC_SBUS_RING_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x204,
	0,
	17,
	soc_CMIC_SBUS_RING_MAP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x208,
	0,
	17,
	soc_CMIC_SBUS_RING_MAP_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20c,
	0,
	17,
	soc_CMIC_SBUS_RING_MAP_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x210,
	0,
	17,
	soc_CMIC_SBUS_RING_MAP_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x214,
	0,
	17,
	soc_CMIC_SBUS_RING_MAP_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_5r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x218,
	0,
	17,
	soc_CMIC_SBUS_RING_MAP_5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_6r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21c,
	0,
	17,
	soc_CMIC_SBUS_RING_MAP_6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_7r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x220,
	0,
	17,
	soc_CMIC_SBUS_RING_MAP_7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_0_7r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10098,
	0,
	8,
	soc_CMIC_SBUS_RING_MAP_0_7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_0_7_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10098,
	0,
	8,
	soc_CMIC_SBUS_RING_MAP_0_7_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_0_7_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10098,
	0,
	8,
	soc_CMIC_SBUS_RING_MAP_0_7_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_0_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x204,
	0,
	17,
	soc_CMIC_SBUS_RING_MAP_0_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x11122200, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_0_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x204,
	0,
	17,
	soc_CMIC_SBUS_RING_MAP_0_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x33022140, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_0_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x204,
	0,
	17,
	soc_CMIC_SBUS_RING_MAP_0_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x43052100, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_0_BCM88230_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x204,
	0,
	17,
	soc_CMIC_SBUS_RING_MAP_0_BCM88230_A0r_fields,
	SOC_RESET_VAL_DEC(0x43222216, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_0_BCM88732_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x204,
	0,
	17,
	soc_CMIC_SBUS_RING_MAP_0_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00321100, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_0_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x204,
	0,
	17,
	soc_CMIC_SBUS_RING_MAP_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x11011100, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_16_23r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x100a0,
	0,
	8,
	soc_CMIC_SBUS_RING_MAP_16_23r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_16_23_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x100a0,
	0,
	8,
	soc_CMIC_SBUS_RING_MAP_16_23_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_16_23_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x100a0,
	0,
	8,
	soc_CMIC_SBUS_RING_MAP_16_23_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_1_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x208,
	0,
	17,
	soc_CMIC_SBUS_RING_MAP_1_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00330001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_1_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x208,
	0,
	17,
	soc_CMIC_SBUS_RING_MAP_1_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00033333, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_1_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x208,
	0,
	17,
	soc_CMIC_SBUS_RING_MAP_1_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x33333343, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_1_BCM88230_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x208,
	0,
	17,
	soc_CMIC_SBUS_RING_MAP_1_BCM88230_A0r_fields,
	SOC_RESET_VAL_DEC(0x61030444, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_1_BCM88732_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x208,
	0,
	17,
	soc_CMIC_SBUS_RING_MAP_1_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x10320411, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_1_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x208,
	0,
	17,
	soc_CMIC_SBUS_RING_MAP_1_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x22222111, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_24_31r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x100a4,
	0,
	8,
	soc_CMIC_SBUS_RING_MAP_24_31r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_24_31_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x100a4,
	0,
	8,
	soc_CMIC_SBUS_RING_MAP_24_31_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_24_31_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x100a4,
	0,
	8,
	soc_CMIC_SBUS_RING_MAP_24_31_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_2_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20c,
	0,
	17,
	soc_CMIC_SBUS_RING_MAP_2_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_2_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20c,
	0,
	17,
	soc_CMIC_SBUS_RING_MAP_2_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00333333, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_2_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20c,
	0,
	17,
	soc_CMIC_SBUS_RING_MAP_2_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x44444333, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_2_BCM88230_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20c,
	0,
	17,
	soc_CMIC_SBUS_RING_MAP_2_BCM88230_A0r_fields,
	SOC_RESET_VAL_DEC(0x32220655, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_2_BCM88732_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20c,
	0,
	17,
	soc_CMIC_SBUS_RING_MAP_2_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000532, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_2_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x20c,
	0,
	17,
	soc_CMIC_SBUS_RING_MAP_2_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x33332222, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_32_39r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x100a8,
	0,
	8,
	soc_CMIC_SBUS_RING_MAP_32_39r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_32_39_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x100a8,
	0,
	8,
	soc_CMIC_SBUS_RING_MAP_32_39_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_32_39_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x100a8,
	0,
	8,
	soc_CMIC_SBUS_RING_MAP_32_39_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_3_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x210,
	0,
	17,
	soc_CMIC_SBUS_RING_MAP_3_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_3_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x210,
	0,
	17,
	soc_CMIC_SBUS_RING_MAP_3_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00034444, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_3_BCM56840_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x210,
	0,
	17,
	soc_CMIC_SBUS_RING_MAP_3_BCM56840_B0r_fields,
	SOC_RESET_VAL_DEC(0x04334444, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_3_BCM88230_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x210,
	0,
	17,
	soc_CMIC_SBUS_RING_MAP_3_BCM88230_A0r_fields,
	SOC_RESET_VAL_DEC(0x00447513, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_3_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x210,
	0,
	17,
	soc_CMIC_SBUS_RING_MAP_3_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x33333333, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_40_47r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x100ac,
	0,
	8,
	soc_CMIC_SBUS_RING_MAP_40_47r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_40_47_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x100ac,
	0,
	8,
	soc_CMIC_SBUS_RING_MAP_40_47_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_40_47_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x100ac,
	0,
	8,
	soc_CMIC_SBUS_RING_MAP_40_47_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_48_55r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x100b0,
	0,
	8,
	soc_CMIC_SBUS_RING_MAP_48_55r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_48_55_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x100b0,
	0,
	8,
	soc_CMIC_SBUS_RING_MAP_48_55_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_48_55_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x100b0,
	0,
	8,
	soc_CMIC_SBUS_RING_MAP_48_55_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_4_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x214,
	0,
	17,
	soc_CMIC_SBUS_RING_MAP_4_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_4_BCM88230_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x214,
	0,
	17,
	soc_CMIC_SBUS_RING_MAP_4_BCM88230_A0r_fields,
	SOC_RESET_VAL_DEC(0x00777610, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_4_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x214,
	0,
	17,
	soc_CMIC_SBUS_RING_MAP_4_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x44443333, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_56_63r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x100b4,
	0,
	8,
	soc_CMIC_SBUS_RING_MAP_56_63r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_56_63_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x100b4,
	0,
	8,
	soc_CMIC_SBUS_RING_MAP_56_63_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_56_63_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x100b4,
	0,
	8,
	soc_CMIC_SBUS_RING_MAP_56_63_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_5_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x218,
	0,
	17,
	soc_CMIC_SBUS_RING_MAP_5_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_5_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x218,
	0,
	17,
	soc_CMIC_SBUS_RING_MAP_5_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x44444444, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_6_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21c,
	0,
	17,
	soc_CMIC_SBUS_RING_MAP_6_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_6_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x21c,
	0,
	17,
	soc_CMIC_SBUS_RING_MAP_6_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x55554444, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_7_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x220,
	0,
	17,
	soc_CMIC_SBUS_RING_MAP_7_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_7_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x220,
	0,
	17,
	soc_CMIC_SBUS_RING_MAP_7_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x64355555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_8_15r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1009c,
	0,
	8,
	soc_CMIC_SBUS_RING_MAP_8_15r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_8_15_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1009c,
	0,
	8,
	soc_CMIC_SBUS_RING_MAP_8_15_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_8_15_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1009c,
	0,
	8,
	soc_CMIC_SBUS_RING_MAP_8_15_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAP_BCM53314_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x400,
	0,
	16,
	soc_CMIC_SBUS_RING_MAP_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x0ad42aaa, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_SBUS_TIMEOUTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x408,
	0,
	1,
	soc_CMIC_SBUS_TIMEOUTr_fields,
	SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SBUS_TIMEOUT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10094,
	0,
	1,
	soc_CMIC_SBUS_TIMEOUT_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00002700, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_SBUS_TIMEOUT_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x200,
	0,
	1,
	soc_CMIC_SBUS_TIMEOUT_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00002700, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_SBUS_TIMEOUT_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x200,
	0,
	1,
	soc_CMIC_SBUS_TIMEOUT_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SBUS_TIMEOUT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10094,
	0,
	1,
	soc_CMIC_SBUS_TIMEOUT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00002700, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SBUS_TIMEOUT_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10094,
	0,
	1,
	soc_CMIC_SBUS_TIMEOUT_BCM88650_A0r_fields,
	SOC_RESET_VAL_DEC(0x00002700, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SBUS_TIMEOUT_BCM88732_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x200,
	0,
	1,
	soc_CMIC_SBUS_TIMEOUT_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00002700, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SBUS_TIMEOUT_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x200,
	0,
	1,
	soc_CMIC_SBUS_TIMEOUT_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00002700, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_CMIC_SCAN_PORTSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x160,
	0,
	1,
	soc_CMIC_SCAN_PORTSr_fields,
	SOC_RESET_VAL_DEC(0x000001fe, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CMIC_SCAN_PORTS_BCM53314_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x160,
	0,
	1,
	soc_CMIC_SCAN_PORTS_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x01fffffe, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SCAN_PORTS_BCM56504_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x160,
	0,
	1,
	soc_CMIC_MIIM_INT_SEL_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_SCAN_PORTS_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x160,
	0,
	1,
	soc_BKP_DISC_BMAP_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SCAN_PORTS_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x160,
	0,
	1,
	soc_CMIC_MIIM_INT_SEL_MAP_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SCAN_PORTS_HIr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x704,
	0,
	1,
	soc_CMIC_MIIM_INT_SEL_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SCAN_PORTS_HI_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x9a0,
	0,
	1,
	soc_CMIC_MIIM_INT_SEL_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SCAN_PORTS_HI_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xa8,
	0,
	1,
	soc_CMIC_MIIM_INT_SEL_MAP_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SCAN_PORTS_HI_2_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x9a0,
	0,
	1,
	soc_CMIC_MIIM_INT_SEL_MAP_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_SCAN_PORTS_HI_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x704,
	0,
	1,
	soc_BKP_DISC_BMAP_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SCAN_PORTS_HI_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x704,
	0,
	1,
	soc_CMIC_MIIM_INT_SEL_MAP_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_CMIC_SCHAN_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x50,
	0,
	12,
	soc_CMIC_SCHAN_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00040002, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff0703, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CMIC_SCHAN_CTRL_BCM53314_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x50,
	0,
	21,
	soc_CMIC_SCHAN_CTRL_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_SCHAN_CTRL_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x50,
	0,
	19,
	soc_CMIC_SCHAN_CTRL_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_SCHAN_CTRL_BCM56504_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x50,
	0,
	19,
	soc_CMIC_SCHAN_CTRL_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_SCHAN_CTRL_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x50,
	0,
	19,
	soc_CMIC_SCHAN_CTRL_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_SCHAN_CTRL_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x50,
	0,
	19,
	soc_CMIC_SCHAN_CTRL_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SCHAN_CTRL_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x50,
	0,
	19,
	soc_CMIC_SCHAN_CTRL_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SCHAN_CTRL_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x50,
	0,
	19,
	soc_CMIC_SCHAN_CTRL_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_CMIC_SCHAN_ERRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5c,
	0,
	5,
	soc_CMIC_SCHAN_ERRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SCHAN_ERR_BCM56504_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5c,
	0,
	8,
	soc_CMIC_SCHAN_ERR_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SCHAN_ERR_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5c,
	0,
	8,
	soc_CMIC_SCHAN_ERR_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_5675_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SCHAN_MESSAGEr */
	soc_block_list[0],
	soc_cpureg,
	20,
	0,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_SCHAN_MESSAGEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SCHAN_MESSAGE_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	20,
	0,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_SCHAN_MESSAGE_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SCHAN_MESSAGE_EXTr */
	soc_block_list[0],
	soc_cpureg,
	22,
	0x800,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_SCHAN_MESSAGEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SCHAN_MESSAGE_EXT_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	22,
	0x800,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_SCHAN_MESSAGE_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SCHAN_RCPU_RPIO_MESSAGEr */
	soc_block_list[0],
	soc_cpureg,
	22,
	0x900,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_SCHAN_MESSAGEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SCHAN_RCPU_RPIO_MESSAGE_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	22,
	0x222d8,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_SCHAN_MESSAGEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SCHAN_RCPU_RPIO_MESSAGE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	22,
	0x222d8,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SCHAN_RCPU_RPIO_MESSAGE_BCM88650_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x222d8,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SCHAN_RCPU_RPIO_MESSAGE_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	22,
	0x900,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CMIC_SCHAN_MESSAGE_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10300,
	0,
	1,
	soc_CMIC_SEMAPHORE_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10308,
	0,
	1,
	soc_CMIC_SEMAPHORE_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10310,
	0,
	1,
	soc_CMIC_SEMAPHORE_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10318,
	0,
	1,
	soc_CMIC_SEMAPHORE_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_5r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10320,
	0,
	1,
	soc_CMIC_SEMAPHORE_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_6r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10328,
	0,
	1,
	soc_CMIC_SEMAPHORE_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_7r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10330,
	0,
	1,
	soc_CMIC_SEMAPHORE_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_8r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10338,
	0,
	1,
	soc_CMIC_SEMAPHORE_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_9r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10340,
	0,
	1,
	soc_CMIC_SEMAPHORE_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_10r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10348,
	0,
	1,
	soc_CMIC_SEMAPHORE_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_11r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10350,
	0,
	1,
	soc_CMIC_SEMAPHORE_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_12r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10358,
	0,
	1,
	soc_CMIC_SEMAPHORE_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_13r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10360,
	0,
	1,
	soc_CMIC_SEMAPHORE_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_14r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10368,
	0,
	1,
	soc_CMIC_SEMAPHORE_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_15r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10370,
	0,
	1,
	soc_CMIC_SEMAPHORE_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_16r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10378,
	0,
	1,
	soc_CMIC_SEMAPHORE_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_17r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10380,
	0,
	1,
	soc_CMIC_SEMAPHORE_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_18r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10388,
	0,
	1,
	soc_CMIC_SEMAPHORE_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_19r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10390,
	0,
	1,
	soc_CMIC_SEMAPHORE_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_20r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10398,
	0,
	1,
	soc_CMIC_SEMAPHORE_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_21r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103a0,
	0,
	1,
	soc_CMIC_SEMAPHORE_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_22r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103a8,
	0,
	1,
	soc_CMIC_SEMAPHORE_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_23r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103b0,
	0,
	1,
	soc_CMIC_SEMAPHORE_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_24r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103b8,
	0,
	1,
	soc_CMIC_SEMAPHORE_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_25r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103c0,
	0,
	1,
	soc_CMIC_SEMAPHORE_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_26r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103c8,
	0,
	1,
	soc_CMIC_SEMAPHORE_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_27r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103d0,
	0,
	1,
	soc_CMIC_SEMAPHORE_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_28r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103d8,
	0,
	1,
	soc_CMIC_SEMAPHORE_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_29r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103e0,
	0,
	1,
	soc_CMIC_SEMAPHORE_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_30r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103e8,
	0,
	1,
	soc_CMIC_SEMAPHORE_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_31r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103f0,
	0,
	1,
	soc_CMIC_SEMAPHORE_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_32r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103f8,
	0,
	1,
	soc_CMIC_SEMAPHORE_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_10_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10348,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_10_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10348,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_10_SHADOWr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1034c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_10_SHADOW_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1034c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_10_SHADOW_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1034c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_11_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10350,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_11_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10350,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_11_SHADOWr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10354,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_11_SHADOW_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10354,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_11_SHADOW_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10354,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_12_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10358,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_12_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10358,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_12_SHADOWr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1035c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_12_SHADOW_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1035c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_12_SHADOW_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1035c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_13_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10360,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_13_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10360,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_13_SHADOWr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10364,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_13_SHADOW_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10364,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_13_SHADOW_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10364,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_14_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10368,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_14_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10368,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_14_SHADOWr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1036c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_14_SHADOW_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1036c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_14_SHADOW_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1036c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_15_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10370,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_15_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10370,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_15_SHADOWr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10374,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_15_SHADOW_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10374,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_15_SHADOW_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10374,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_16_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10378,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_16_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10378,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_16_SHADOWr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1037c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_16_SHADOW_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1037c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_16_SHADOW_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1037c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_17_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10380,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_17_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10380,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_17_SHADOWr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10384,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_17_SHADOW_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10384,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_17_SHADOW_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10384,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_18_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10388,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_18_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10388,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_18_SHADOWr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1038c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_18_SHADOW_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1038c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_18_SHADOW_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1038c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_19_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10390,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_19_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10390,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_19_SHADOWr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10394,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_19_SHADOW_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10394,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_19_SHADOW_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10394,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10300,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10300,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_1_SHADOWr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10304,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_1_SHADOW_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10304,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_1_SHADOW_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10304,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_20_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10398,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_20_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10398,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_20_SHADOWr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1039c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_20_SHADOW_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1039c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_20_SHADOW_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1039c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_21_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103a0,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_21_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103a0,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_21_SHADOWr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103a4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_21_SHADOW_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103a4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_21_SHADOW_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103a4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_22_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103a8,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_22_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103a8,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_22_SHADOWr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103ac,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_22_SHADOW_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103ac,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_22_SHADOW_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103ac,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_23_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103b0,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_23_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103b0,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_23_SHADOWr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103b4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_23_SHADOW_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103b4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_23_SHADOW_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103b4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_24_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103b8,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_24_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103b8,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_24_SHADOWr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103bc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_24_SHADOW_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103bc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_24_SHADOW_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103bc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_25_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103c0,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_25_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103c0,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_25_SHADOWr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103c4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_25_SHADOW_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103c4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_25_SHADOW_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103c4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_26_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103c8,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_26_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103c8,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_26_SHADOWr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103cc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_26_SHADOW_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103cc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_26_SHADOW_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103cc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_27_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103d0,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_27_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103d0,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_27_SHADOWr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103d4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_27_SHADOW_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103d4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_27_SHADOW_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103d4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_28_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103d8,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_28_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103d8,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_28_SHADOWr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103dc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_28_SHADOW_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103dc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_28_SHADOW_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103dc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_29_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103e0,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_29_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103e0,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_29_SHADOWr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103e4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_29_SHADOW_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103e4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_29_SHADOW_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103e4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10308,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10308,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_2_SHADOWr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1030c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_2_SHADOW_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1030c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_2_SHADOW_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1030c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_30_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103e8,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_30_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103e8,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_30_SHADOWr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103ec,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_30_SHADOW_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103ec,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_30_SHADOW_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103ec,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_31_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103f0,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_31_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103f0,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_31_SHADOWr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103f4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_31_SHADOW_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103f4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_31_SHADOW_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103f4,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_32_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103f8,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_32_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103f8,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_32_SHADOWr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103fc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_32_SHADOW_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103fc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_32_SHADOW_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x103fc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_3_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10310,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10310,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_3_SHADOWr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10314,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_3_SHADOW_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10314,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_3_SHADOW_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10314,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_4_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10318,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_4_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10318,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_4_SHADOWr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1031c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_4_SHADOW_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1031c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_4_SHADOW_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1031c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_5_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10320,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_5_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10320,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_5_SHADOWr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10324,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_5_SHADOW_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10324,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_5_SHADOW_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10324,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_6_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10328,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_6_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10328,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_6_SHADOWr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1032c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_6_SHADOW_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1032c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_6_SHADOW_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1032c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_7_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10330,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_7_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10330,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_7_SHADOWr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10334,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_7_SHADOW_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10334,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_7_SHADOW_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10334,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_8_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10338,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_8_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10338,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_8_SHADOWr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1033c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_8_SHADOW_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1033c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_8_SHADOW_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1033c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_9_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10340,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_9_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10340,
	0,
	1,
	soc_CMIC_SEMAPHORE_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_9_SHADOWr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10344,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_9_SHADOW_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10344,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SEMAPHORE_9_SHADOW_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10344,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SEMAPHORE_10_SHADOW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12004,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12014,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12024,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12034,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12044,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_5r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12054,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_6r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12064,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_7r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12074,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_8r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12084,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_9r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12094,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_10r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120a4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_11r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120b4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_12r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120c4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_13r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120d4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_14r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120e4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_15r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120f4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_16r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12104,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_17r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12114,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_18r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12124,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_19r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12134,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_20r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12144,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_21r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12154,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_22r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12164,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_23r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12174,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_24r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12184,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_25r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12194,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_26r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121a4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_27r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121b4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_28r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121c4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_29r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121d4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_30r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121e4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_31r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121f4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12004,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_10_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120a4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_11_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120b4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_12_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120c4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_13_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120d4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_14_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120e4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_15_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120f4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_16_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12104,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_17_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12114,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_18_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12124,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_19_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12134,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12014,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_20_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12144,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_21_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12154,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_22_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12164,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_23_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12174,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_24_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12184,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_25_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12194,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_26_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121a4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_27_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121b4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_28_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121c4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_29_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121d4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12024,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_30_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121e4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_31_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121f4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12034,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_4_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12044,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_5_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12054,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_6_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12064,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_7_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12074,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_8_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12084,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_END_ADDR_9_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12094,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_FAIL_CNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12200,
	0,
	1,
	soc_CMIC_SER0_FAIL_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_FAIL_CNT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12200,
	0,
	1,
	soc_CMIC_SER0_FAIL_CNT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_FAIL_ENTRYr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12204,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SER0_FAIL_ENTRYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_FAIL_ENTRY_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12204,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SER0_FAIL_ENTRY_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_INTERLEAVE_PARITYr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12214,
	0,
	1,
	soc_CMIC_SER0_INTERLEAVE_PARITYr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_INTERLEAVE_PARITY_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12214,
	0,
	1,
	soc_CMIC_SER0_INTERLEAVE_PARITY_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1220c,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12008,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12018,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12028,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12038,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12048,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_5r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12058,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_6r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12068,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_7r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12078,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_8r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12088,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_9r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12098,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_10r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120a8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_11r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120b8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_12r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120c8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_13r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120d8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_14r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120e8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_15r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120f8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_16r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12108,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_17r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12118,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_18r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12128,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_19r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12138,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_20r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12148,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_21r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12158,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_22r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12168,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_23r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12178,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_24r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12188,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_25r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12198,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_26r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121a8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_27r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121b8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_28r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121c8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_29r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121d8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_30r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121e8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_31r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121f8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12008,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_10_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120a8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_11_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120b8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_12_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120c8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_13_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120d8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_14_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120e8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_15_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120f8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_16_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12108,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_17_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12118,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_18_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12128,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_19_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12138,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12018,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_20_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12148,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_21_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12158,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_22_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12168,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_23_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12178,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_24_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12188,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_25_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12198,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_26_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121a8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_27_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121b8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_28_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121c8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_29_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121d8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12028,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_30_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121e8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_31_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121f8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12038,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_4_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12048,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_5_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12058,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_6_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12068,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_7_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12078,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_8_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12088,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_9_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12098,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_ADDR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1220c,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_DATAr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12208,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_MEM_DATA_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12208,
	0,
	1,
	soc_CMIC_COMMON_SCHAN_MESSAGEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_PARITY_MODE_SEL_15_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12218,
	0,
	16,
	soc_CMIC_SER0_PARITY_MODE_SEL_15_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_PARITY_MODE_SEL_15_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12218,
	0,
	16,
	soc_CMIC_SER0_PARITY_MODE_SEL_15_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_PARITY_MODE_SEL_31_16r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1221c,
	0,
	16,
	soc_CMIC_SER0_PARITY_MODE_SEL_31_16r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_PARITY_MODE_SEL_31_16_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1221c,
	0,
	16,
	soc_CMIC_SER0_PARITY_MODE_SEL_31_16_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_POWER_DOWN_MEM_LOWERr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12220,
	0,
	1,
	soc_CMIC_SER0_POWER_DOWN_MEM_LOWERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_POWER_DOWN_MEM_LOWER_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12220,
	0,
	1,
	soc_CMIC_SER0_POWER_DOWN_MEM_LOWER_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_POWER_DOWN_MEM_UPPERr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12224,
	0,
	1,
	soc_CMIC_SER0_POWER_DOWN_MEM_LOWERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_POWER_DOWN_MEM_UPPER_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12224,
	0,
	1,
	soc_CMIC_SER0_POWER_DOWN_MEM_LOWER_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_PROTECT_ADDR_RANGE_VALIDr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12210,
	0,
	1,
	soc_CMIC_SER0_PROTECT_ADDR_RANGE_VALIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_PROTECT_ADDR_RANGE_VALID_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12210,
	0,
	1,
	soc_CMIC_SER0_PROTECT_ADDR_RANGE_VALID_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE0_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1200c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1200c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE10_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120ac,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE10_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120ac,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE11_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120bc,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE11_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120bc,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE12_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120cc,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE12_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120cc,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE13_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120dc,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE13_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120dc,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE14_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120ec,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE14_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120ec,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE15_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120fc,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE15_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120fc,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE16_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1210c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE16_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1210c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE17_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1211c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE17_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1211c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE18_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1212c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE18_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1212c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE19_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1213c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE19_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1213c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE1_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1201c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE1_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1201c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE20_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1214c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE20_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1214c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE21_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1215c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE21_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1215c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE22_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1216c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE22_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1216c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE23_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1217c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE23_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1217c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE24_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1218c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE24_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1218c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE25_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1219c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE25_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1219c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE26_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121ac,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE26_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121ac,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE27_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121bc,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE27_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121bc,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE28_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121cc,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE28_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121cc,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE29_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121dc,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE29_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121dc,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE2_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1202c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE2_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1202c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE30_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121ec,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE30_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121ec,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE31_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121fc,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE31_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121fc,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE3_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1203c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE3_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1203c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE4_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1204c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE4_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1204c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE5_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1205c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE5_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1205c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE6_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1206c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE6_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1206c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE7_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1207c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE7_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1207c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE8_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1208c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE8_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1208c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE9_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1209c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_RANGE9_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1209c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12000,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12010,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12020,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12030,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12040,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_5r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12050,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_6r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12060,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_7r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12070,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_8r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12080,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_9r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12090,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_10r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120a0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_11r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120b0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_12r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120c0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_13r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120d0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_14r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120e0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_15r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120f0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_16r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12100,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_17r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12110,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_18r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12120,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_19r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12130,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_20r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12140,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_21r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12150,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_22r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12160,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_23r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12170,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_24r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12180,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_25r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12190,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_26r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121a0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_27r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121b0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_28r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121c0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_29r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121d0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_30r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121e0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_31r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121f0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12000,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_10_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120a0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_11_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120b0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_12_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120c0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_13_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120d0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_14_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120e0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_15_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120f0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_16_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12100,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_17_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12110,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_18_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12120,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_19_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12130,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12010,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_20_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12140,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_21_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12150,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_22_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12160,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_23_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12170,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_24_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12180,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_25_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12190,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_26_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121a0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_27_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121b0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_28_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121c0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_29_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121d0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12020,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_30_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121e0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_31_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121f0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12030,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_4_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12040,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_5_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12050,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_6_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12060,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_7_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12070,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_8_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12080,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER0_START_ADDR_9_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12090,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13004,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13014,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13024,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13034,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13044,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_5r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13054,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_6r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13064,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_7r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13074,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_8r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13084,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_9r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13094,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_10r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130a4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_11r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130b4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_12r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130c4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_13r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130d4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_14r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130e4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_15r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130f4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_16r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13104,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_17r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13114,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_18r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13124,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_19r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13134,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_20r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13144,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_21r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13154,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_22r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13164,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_23r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13174,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_24r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13184,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_25r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13194,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_26r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131a4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_27r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131b4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_28r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131c4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_29r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131d4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_30r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131e4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_31r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131f4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13004,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_10_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130a4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_11_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130b4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_12_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130c4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_13_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130d4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_14_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130e4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_15_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130f4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_16_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13104,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_17_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13114,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_18_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13124,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_19_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13134,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13014,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_20_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13144,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_21_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13154,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_22_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13164,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_23_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13174,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_24_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13184,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_25_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13194,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_26_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131a4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_27_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131b4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_28_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131c4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_29_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131d4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13024,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_30_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131e4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_31_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131f4,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13034,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_4_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13044,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_5_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13054,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_6_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13064,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_7_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13074,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_8_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13084,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_END_ADDR_9_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13094,
	0,
	1,
	soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_FAIL_CNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13200,
	0,
	1,
	soc_CMIC_SER0_FAIL_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_FAIL_CNT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13200,
	0,
	1,
	soc_CMIC_SER0_FAIL_CNT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_FAIL_ENTRYr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13204,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SER0_FAIL_ENTRYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_FAIL_ENTRY_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13204,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SER0_FAIL_ENTRY_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_INTERLEAVE_PARITYr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13214,
	0,
	1,
	soc_CMIC_SER0_INTERLEAVE_PARITYr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_INTERLEAVE_PARITY_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13214,
	0,
	1,
	soc_CMIC_SER0_INTERLEAVE_PARITY_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1320c,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13008,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13018,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13028,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13038,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13048,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_5r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13058,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_6r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13068,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_7r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13078,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_8r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13088,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_9r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13098,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_10r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130a8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_11r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130b8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_12r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130c8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_13r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130d8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_14r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130e8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_15r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130f8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_16r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13108,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_17r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13118,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_18r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13128,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_19r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13138,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_20r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13148,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_21r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13158,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_22r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13168,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_23r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13178,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_24r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13188,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_25r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13198,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_26r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131a8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_27r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131b8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_28r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131c8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_29r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131d8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_30r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131e8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_31r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131f8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13008,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_10_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130a8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_11_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130b8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_12_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130c8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_13_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130d8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_14_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130e8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_15_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130f8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_16_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13108,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_17_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13118,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_18_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13128,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_19_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13138,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13018,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_20_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13148,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_21_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13158,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_22_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13168,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_23_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13178,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_24_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13188,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_25_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13198,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_26_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131a8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_27_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131b8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_28_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131c8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_29_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131d8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13028,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_30_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131e8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_31_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131f8,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13038,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_4_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13048,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_5_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13058,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_6_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13068,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_7_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13078,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_8_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13088,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_9_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13098,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_ADDR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1320c,
	0,
	1,
	soc_CMIC_SER0_MEM_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_DATAr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13208,
	0,
	1,
	soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_MEM_DATA_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13208,
	0,
	1,
	soc_CMIC_COMMON_SCHAN_MESSAGEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_PARITY_MODE_SEL_15_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13218,
	0,
	16,
	soc_CMIC_SER0_PARITY_MODE_SEL_15_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_PARITY_MODE_SEL_15_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13218,
	0,
	16,
	soc_CMIC_SER0_PARITY_MODE_SEL_15_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_PARITY_MODE_SEL_31_16r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1321c,
	0,
	16,
	soc_CMIC_SER0_PARITY_MODE_SEL_31_16r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_PARITY_MODE_SEL_31_16_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1321c,
	0,
	16,
	soc_CMIC_SER0_PARITY_MODE_SEL_31_16_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_POWER_DOWN_MEM_LOWERr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13220,
	0,
	1,
	soc_CMIC_SER0_POWER_DOWN_MEM_LOWERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_POWER_DOWN_MEM_LOWER_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13220,
	0,
	1,
	soc_CMIC_SER0_POWER_DOWN_MEM_LOWER_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_POWER_DOWN_MEM_UPPERr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13224,
	0,
	1,
	soc_CMIC_SER0_POWER_DOWN_MEM_LOWERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_POWER_DOWN_MEM_UPPER_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13224,
	0,
	1,
	soc_CMIC_SER0_POWER_DOWN_MEM_LOWER_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_PROTECT_ADDR_RANGE_VALIDr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13210,
	0,
	1,
	soc_CMIC_SER0_PROTECT_ADDR_RANGE_VALIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_PROTECT_ADDR_RANGE_VALID_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13210,
	0,
	1,
	soc_CMIC_SER0_PROTECT_ADDR_RANGE_VALID_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE0_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1300c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE0_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1300c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE10_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130ac,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE10_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130ac,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE11_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130bc,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE11_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130bc,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE12_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130cc,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE12_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130cc,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE13_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130dc,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE13_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130dc,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE14_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130ec,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE14_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130ec,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE15_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130fc,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE15_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130fc,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE16_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1310c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE16_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1310c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE17_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1311c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE17_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1311c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE18_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1312c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE18_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1312c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE19_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1313c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE19_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1313c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE1_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1301c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE1_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1301c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE20_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1314c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE20_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1314c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE21_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1315c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE21_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1315c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE22_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1316c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE22_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1316c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE23_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1317c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE23_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1317c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE24_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1318c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE24_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1318c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE25_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1319c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE25_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1319c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE26_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131ac,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE26_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131ac,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE27_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131bc,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE27_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131bc,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE28_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131cc,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE28_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131cc,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE29_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131dc,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE29_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131dc,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE2_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1302c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE2_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1302c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE30_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131ec,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE30_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131ec,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE31_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131fc,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE31_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131fc,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE3_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1303c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE3_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1303c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE4_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1304c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE4_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1304c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE5_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1305c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE5_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1305c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE6_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1306c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE6_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1306c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE7_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1307c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE7_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1307c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE8_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1308c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE8_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1308c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE9_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1309c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_RANGE9_DATAENTRY_LEN_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1309c,
	0,
	1,
	soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13000,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13010,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13020,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13030,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13040,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_5r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13050,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_6r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13060,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_7r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13070,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_8r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13080,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_9r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13090,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_10r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130a0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_11r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130b0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_12r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130c0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_13r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130d0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_14r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130e0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_15r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130f0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_16r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13100,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_17r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13110,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_18r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13120,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_19r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13130,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_20r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13140,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_21r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13150,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_22r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13160,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_23r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13170,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_24r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13180,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_25r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13190,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_26r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131a0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_27r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131b0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_28r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131c0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_29r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131d0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_30r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131e0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_31r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131f0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13000,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_10_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130a0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_11_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130b0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_12_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130c0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_13_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130d0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_14_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130e0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_15_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x130f0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_16_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13100,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_17_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13110,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_18_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13120,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_19_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13130,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13010,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_20_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13140,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_21_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13150,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_22_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13160,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_23_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13170,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_24_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13180,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_25_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13190,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_26_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131a0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_27_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131b0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_28_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131c0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_29_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131d0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13020,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_30_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131e0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_31_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x131f0,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13030,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_4_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13040,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_5_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13050,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_6_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13060,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_7_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13070,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_8_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13080,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SER1_START_ADDR_9_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x13090,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x264,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x268,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26c,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x270,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x274,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_5r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x278,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_6r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x27c,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_7r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x280,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_8r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x284,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_9r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x288,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_10r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x28c,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_11r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x290,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_12r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x294,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_13r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x298,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_14r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x29c,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_15r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2a0,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_16r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12104,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_17r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12114,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_18r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12124,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_19r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12134,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_20r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12144,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_21r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12154,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_22r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12164,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_23r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12174,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_24r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12184,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_25r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12194,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_26r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121a4,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_27r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121b4,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_28r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121c4,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_29r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121d4,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_30r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121e4,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_31r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121f4,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12004,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_0_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x264,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_10_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120a4,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_10_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x28c,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_11_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120b4,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_11_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x290,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_12_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120c4,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_12_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x294,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_13_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120d4,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_13_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x298,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_14_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120e4,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_14_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x29c,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_15_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120f4,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_15_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2a0,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12014,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_1_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x268,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12024,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_2_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26c,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_3_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12034,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_3_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x270,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_4_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12044,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_4_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x274,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_5_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12054,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_5_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x278,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_6_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12064,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_6_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x27c,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_7_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12074,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_7_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x280,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_8_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12084,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_8_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x284,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_9_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12094,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_END_ADDR_9_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x288,
	0,
	1,
	soc_CMIC_SER_END_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_FAIL_CNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2e4,
	0,
	2,
	soc_CMIC_SER_FAIL_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_FAIL_CNT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12200,
	0,
	1,
	soc_CMIC_SER_FAIL_CNT_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_FAIL_CNT_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2e4,
	0,
	2,
	soc_CMIC_SER_FAIL_CNT_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_FAIL_ENTRYr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2e8,
	0,
	2,
	soc_CMIC_SER_FAIL_ENTRYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_FAIL_ENTRY_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12204,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SER_FAIL_ENTRY_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_FAIL_ENTRY_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2e8,
	0,
	2,
	soc_CMIC_SER_FAIL_ENTRY_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_INTERLEAVE_PARITYr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12214,
	0,
	1,
	soc_CMIC_SER_INTERLEAVE_PARITYr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2f0,
	0,
	2,
	soc_CMIC_SER_MEM_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2a4,
	0,
	2,
	soc_CMIC_SER_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2a8,
	0,
	2,
	soc_CMIC_SER_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2ac,
	0,
	2,
	soc_CMIC_SER_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2b0,
	0,
	2,
	soc_CMIC_SER_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2b4,
	0,
	2,
	soc_CMIC_SER_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_5r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2b8,
	0,
	2,
	soc_CMIC_SER_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_6r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2bc,
	0,
	2,
	soc_CMIC_SER_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_7r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2c0,
	0,
	2,
	soc_CMIC_SER_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_8r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2c4,
	0,
	2,
	soc_CMIC_SER_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_9r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2c8,
	0,
	2,
	soc_CMIC_SER_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_10r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2cc,
	0,
	2,
	soc_CMIC_SER_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_11r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2d0,
	0,
	2,
	soc_CMIC_SER_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_12r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2d4,
	0,
	2,
	soc_CMIC_SER_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_13r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2d8,
	0,
	2,
	soc_CMIC_SER_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_14r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2dc,
	0,
	2,
	soc_CMIC_SER_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_15r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2e0,
	0,
	2,
	soc_CMIC_SER_MEM_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_16r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12108,
	0,
	1,
	soc_CMIC_SER_MEM_ADDR_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_17r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12118,
	0,
	1,
	soc_CMIC_SER_MEM_ADDR_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_18r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12128,
	0,
	1,
	soc_CMIC_SER_MEM_ADDR_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_19r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12138,
	0,
	1,
	soc_CMIC_SER_MEM_ADDR_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_20r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12148,
	0,
	1,
	soc_CMIC_SER_MEM_ADDR_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_21r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12158,
	0,
	1,
	soc_CMIC_SER_MEM_ADDR_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_22r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12168,
	0,
	1,
	soc_CMIC_SER_MEM_ADDR_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_23r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12178,
	0,
	1,
	soc_CMIC_SER_MEM_ADDR_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_24r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12188,
	0,
	1,
	soc_CMIC_SER_MEM_ADDR_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_25r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12198,
	0,
	1,
	soc_CMIC_SER_MEM_ADDR_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_26r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121a8,
	0,
	1,
	soc_CMIC_SER_MEM_ADDR_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_27r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121b8,
	0,
	1,
	soc_CMIC_SER_MEM_ADDR_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_28r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121c8,
	0,
	1,
	soc_CMIC_SER_MEM_ADDR_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_29r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121d8,
	0,
	1,
	soc_CMIC_SER_MEM_ADDR_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_30r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121e8,
	0,
	1,
	soc_CMIC_SER_MEM_ADDR_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_31r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121f8,
	0,
	1,
	soc_CMIC_SER_MEM_ADDR_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12008,
	0,
	1,
	soc_CMIC_SER_MEM_ADDR_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_0_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2a4,
	0,
	2,
	soc_CMIC_SER_MEM_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_10_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120a8,
	0,
	1,
	soc_CMIC_SER_MEM_ADDR_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_10_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2cc,
	0,
	2,
	soc_CMIC_SER_MEM_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_11_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120b8,
	0,
	1,
	soc_CMIC_SER_MEM_ADDR_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_11_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2d0,
	0,
	2,
	soc_CMIC_SER_MEM_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_12_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120c8,
	0,
	1,
	soc_CMIC_SER_MEM_ADDR_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_12_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2d4,
	0,
	2,
	soc_CMIC_SER_MEM_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_13_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120d8,
	0,
	1,
	soc_CMIC_SER_MEM_ADDR_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_13_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2d8,
	0,
	2,
	soc_CMIC_SER_MEM_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_14_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120e8,
	0,
	1,
	soc_CMIC_SER_MEM_ADDR_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_14_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2dc,
	0,
	2,
	soc_CMIC_SER_MEM_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_15_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120f8,
	0,
	1,
	soc_CMIC_SER_MEM_ADDR_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_15_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2e0,
	0,
	2,
	soc_CMIC_SER_MEM_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12018,
	0,
	1,
	soc_CMIC_SER_MEM_ADDR_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_1_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2a8,
	0,
	2,
	soc_CMIC_SER_MEM_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12028,
	0,
	1,
	soc_CMIC_SER_MEM_ADDR_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_2_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2ac,
	0,
	2,
	soc_CMIC_SER_MEM_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_3_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12038,
	0,
	1,
	soc_CMIC_SER_MEM_ADDR_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_3_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2b0,
	0,
	2,
	soc_CMIC_SER_MEM_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_4_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12048,
	0,
	1,
	soc_CMIC_SER_MEM_ADDR_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_4_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2b4,
	0,
	2,
	soc_CMIC_SER_MEM_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_5_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12058,
	0,
	1,
	soc_CMIC_SER_MEM_ADDR_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_5_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2b8,
	0,
	2,
	soc_CMIC_SER_MEM_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_6_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12068,
	0,
	1,
	soc_CMIC_SER_MEM_ADDR_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_6_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2bc,
	0,
	2,
	soc_CMIC_SER_MEM_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_7_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12078,
	0,
	1,
	soc_CMIC_SER_MEM_ADDR_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_7_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2c0,
	0,
	2,
	soc_CMIC_SER_MEM_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_8_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12088,
	0,
	1,
	soc_CMIC_SER_MEM_ADDR_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_8_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2c4,
	0,
	2,
	soc_CMIC_SER_MEM_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_9_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12098,
	0,
	1,
	soc_CMIC_SER_MEM_ADDR_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_9_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2c8,
	0,
	2,
	soc_CMIC_SER_MEM_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1220c,
	0,
	1,
	soc_CMIC_SER_MEM_ADDR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_MEM_ADDR_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2f0,
	0,
	2,
	soc_CMIC_SER_MEM_ADDR_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_MEM_DATAr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x390,
	0,
	1,
	soc_ETU_SBUS_CMD_ERR_INFO2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_MEM_DATA_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12208,
	0,
	1,
	soc_ETU_SBUS_CMD_ERR_INFO2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_MEM_DATA_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x390,
	0,
	1,
	soc_CMIC_SER_MEM_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_PARITY_MODE_SELr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32c,
	0,
	16,
	soc_CMIC_SER_PARITY_MODE_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_PARITY_MODE_SEL_15_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12218,
	0,
	16,
	soc_CMIC_SER_PARITY_MODE_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_PARITY_MODE_SEL_31_16r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1221c,
	0,
	16,
	soc_CMIC_SER_PARITY_MODE_SEL_31_16r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_PARITY_MODE_SEL_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x32c,
	0,
	16,
	soc_CMIC_SER_PARITY_MODE_SEL_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_POWER_DOWN_MEM_LOWERr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12220,
	0,
	1,
	soc_CMIC_SER_POWER_DOWN_MEM_LOWERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_POWER_DOWN_MEM_UPPERr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12224,
	0,
	1,
	soc_CMIC_SER_POWER_DOWN_MEM_LOWERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_SER_PROTECT_ADDR_RANGE_VALIDr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x328,
	0,
	2,
	soc_CMIC_SER_PROTECT_ADDR_RANGE_VALIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_PROTECT_ADDR_RANGE_VALID_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12210,
	0,
	1,
	soc_CMIC_SER_PROTECT_ADDR_RANGE_VALID_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_PROTECT_ADDR_RANGE_VALID_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x328,
	0,
	2,
	soc_CMIC_SER_PROTECT_ADDR_RANGE_VALID_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_PROTECT_ADDR_RANGE_VALID_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x328,
	0,
	2,
	soc_CMIC_SER_PROTECT_ADDR_RANGE_VALID_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_RANGE0_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x394,
	0,
	2,
	soc_CMIC_SER_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1200c,
	0,
	1,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x394,
	0,
	2,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_RANGE10_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3bc,
	0,
	2,
	soc_CMIC_SER_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_RANGE10_DATAENTRY_LEN_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120ac,
	0,
	1,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_RANGE10_DATAENTRY_LEN_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3bc,
	0,
	2,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_RANGE11_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3c0,
	0,
	2,
	soc_CMIC_SER_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_RANGE11_DATAENTRY_LEN_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120bc,
	0,
	1,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_RANGE11_DATAENTRY_LEN_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3c0,
	0,
	2,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_RANGE12_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3c4,
	0,
	2,
	soc_CMIC_SER_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_RANGE12_DATAENTRY_LEN_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120cc,
	0,
	1,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_RANGE12_DATAENTRY_LEN_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3c4,
	0,
	2,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_RANGE13_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3c8,
	0,
	2,
	soc_CMIC_SER_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_RANGE13_DATAENTRY_LEN_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120dc,
	0,
	1,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_RANGE13_DATAENTRY_LEN_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3c8,
	0,
	2,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_RANGE14_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3cc,
	0,
	2,
	soc_CMIC_SER_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_RANGE14_DATAENTRY_LEN_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120ec,
	0,
	1,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_RANGE14_DATAENTRY_LEN_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3cc,
	0,
	2,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_RANGE15_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3d0,
	0,
	2,
	soc_CMIC_SER_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_RANGE15_DATAENTRY_LEN_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120fc,
	0,
	1,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_RANGE15_DATAENTRY_LEN_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3d0,
	0,
	2,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_RANGE16_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1210c,
	0,
	1,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_RANGE17_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1211c,
	0,
	1,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_RANGE18_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1212c,
	0,
	1,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_RANGE19_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1213c,
	0,
	1,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_RANGE1_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x398,
	0,
	2,
	soc_CMIC_SER_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_RANGE1_DATAENTRY_LEN_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1201c,
	0,
	1,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_RANGE1_DATAENTRY_LEN_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x398,
	0,
	2,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_RANGE20_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1214c,
	0,
	1,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_RANGE21_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1215c,
	0,
	1,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_RANGE22_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1216c,
	0,
	1,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_RANGE23_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1217c,
	0,
	1,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_RANGE24_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1218c,
	0,
	1,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_RANGE25_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1219c,
	0,
	1,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_RANGE26_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121ac,
	0,
	1,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_RANGE27_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121bc,
	0,
	1,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_RANGE28_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121cc,
	0,
	1,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_RANGE29_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121dc,
	0,
	1,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_RANGE2_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x39c,
	0,
	2,
	soc_CMIC_SER_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_RANGE2_DATAENTRY_LEN_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1202c,
	0,
	1,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_RANGE2_DATAENTRY_LEN_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x39c,
	0,
	2,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_RANGE30_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121ec,
	0,
	1,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_RANGE31_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121fc,
	0,
	1,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_RANGE3_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3a0,
	0,
	2,
	soc_CMIC_SER_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_RANGE3_DATAENTRY_LEN_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1203c,
	0,
	1,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_RANGE3_DATAENTRY_LEN_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3a0,
	0,
	2,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_RANGE4_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3a4,
	0,
	2,
	soc_CMIC_SER_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_RANGE4_DATAENTRY_LEN_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1204c,
	0,
	1,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_RANGE4_DATAENTRY_LEN_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3a4,
	0,
	2,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_RANGE5_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3a8,
	0,
	2,
	soc_CMIC_SER_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_RANGE5_DATAENTRY_LEN_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1205c,
	0,
	1,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_RANGE5_DATAENTRY_LEN_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3a8,
	0,
	2,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_RANGE6_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3ac,
	0,
	2,
	soc_CMIC_SER_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_RANGE6_DATAENTRY_LEN_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1206c,
	0,
	1,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_RANGE6_DATAENTRY_LEN_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3ac,
	0,
	2,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_RANGE7_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3b0,
	0,
	2,
	soc_CMIC_SER_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_RANGE7_DATAENTRY_LEN_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1207c,
	0,
	1,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_RANGE7_DATAENTRY_LEN_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3b0,
	0,
	2,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_RANGE8_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3b4,
	0,
	2,
	soc_CMIC_SER_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_RANGE8_DATAENTRY_LEN_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1208c,
	0,
	1,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_RANGE8_DATAENTRY_LEN_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3b4,
	0,
	2,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_RANGE9_DATAENTRY_LENr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3b8,
	0,
	2,
	soc_CMIC_SER_RANGE0_DATAENTRY_LENr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_RANGE9_DATAENTRY_LEN_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1209c,
	0,
	1,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_RANGE9_DATAENTRY_LEN_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3b8,
	0,
	2,
	soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x224,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x228,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22c,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x230,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x234,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_5r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x238,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_6r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x23c,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_7r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x240,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_8r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x244,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_9r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x248,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_10r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24c,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_11r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x250,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_12r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x254,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_13r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x258,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_14r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x25c,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_15r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x260,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_16r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12100,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_17r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12110,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_18r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12120,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_19r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12130,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_20r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12140,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_21r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12150,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_22r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12160,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_23r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12170,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_24r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12180,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_25r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12190,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_26r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121a0,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_27r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121b0,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_28r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121c0,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_29r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121d0,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_30r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121e0,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_31r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x121f0,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12000,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_0_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x224,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_10_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120a0,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_10_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24c,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_11_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120b0,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_11_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x250,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_12_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120c0,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_12_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x254,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_13_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120d0,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_13_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x258,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_14_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120e0,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_14_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x25c,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_15_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x120f0,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_15_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x260,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12010,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_1_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x228,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12020,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_2_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x22c,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_3_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12030,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_3_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x230,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_4_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12040,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_4_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x234,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_5_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12050,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_5_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x238,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_6_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12060,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_6_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x23c,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_7_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12070,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_7_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x240,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_8_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12080,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_8_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x244,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_9_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x12090,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SER_START_ADDR_9_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x248,
	0,
	1,
	soc_CMIC_SER_START_ADDR_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_CMIC_SKIP_STATS_CFGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b4,
	0,
	3,
	soc_CMIC_SKIP_STATS_CFGr_fields,
	SOC_RESET_VAL_DEC(0x81ff01e9, 0x00000000)
	SOC_RESET_MASK_DEC(0x83ff03ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_SLAM_DMA_CFGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x44c,
	0,
	9,
	soc_CMIC_SLAM_DMA_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SLAM_DMA_CFG_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x44c,
	0,
	11,
	soc_CMIC_SLAM_DMA_CFG_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_SLAM_DMA_CFG_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x44c,
	0,
	11,
	soc_CMIC_SLAM_DMA_CFG_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SLAM_DMA_CFG_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x44c,
	0,
	11,
	soc_CMIC_SLAM_DMA_CFG_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x454,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDR_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x454,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_SLAM_DMA_ENTRY_COUNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x448,
	0,
	2,
	soc_CMIC_SLAM_DMA_ENTRY_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SLAM_DMA_ENTRY_COUNT_BCM56624_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x448,
	0,
	3,
	soc_CMIC_SLAM_DMA_ENTRY_COUNT_BCM56624_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_SLAM_DMA_ENTRY_COUNT_BCM56820_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x448,
	0,
	3,
	soc_CMIC_SLAM_DMA_ENTRY_COUNT_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xe0ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SLAM_DMA_ENTRY_COUNT_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x448,
	0,
	3,
	soc_CMIC_SLAM_DMA_ENTRY_COUNT_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SLAM_DMA_PCIMEM_START_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x440,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SLAM_DMA_PCIMEM_START_ADDR_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x440,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SLAM_DMA_SBUS_START_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x444,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SLAM_DMA_SBUS_START_ADDR_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x444,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_CMIC_SOFT_RESET_REGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x580,
	0,
	15,
	soc_CMIC_SOFT_RESET_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_SOFT_RESET_REG_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x57c,
	0,
	8,
	soc_CMIC_SOFT_RESET_REG_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_SOFT_RESET_REG_2_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x57c,
	0,
	1,
	soc_CMIC_SOFT_RESET_REG_2_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_SOFT_RESET_REG_2_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x57c,
	0,
	8,
	soc_CMIC_SOFT_RESET_REG_2_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CMIC_SOFT_RESET_REG_2_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x57c,
	0,
	8,
	soc_CMIC_SOFT_RESET_REG_2_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SOFT_RESET_REG_2_BCM88732_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x57c,
	0,
	3,
	soc_CMIC_SOFT_RESET_REG_2_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SOFT_RESET_REG_2_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x57c,
	0,
	8,
	soc_CMIC_SOFT_RESET_REG_2_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CMIC_SOFT_RESET_REG_BCM53314_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x580,
	0,
	18,
	soc_CMIC_SOFT_RESET_REG_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x0001fff7, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_CMIC_SOFT_RESET_REG_BCM56142_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x580,
	0,
	23,
	soc_CMIC_SOFT_RESET_REG_BCM56142_A0r_fields,
	SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_SOFT_RESET_REG_BCM56218_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x580,
	0,
	12,
	soc_CMIC_SOFT_RESET_REG_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_CMIC_SOFT_RESET_REG_BCM56224_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x580,
	0,
	14,
	soc_CMIC_SOFT_RESET_REG_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    { /* SOC_REG_INT_CMIC_SOFT_RESET_REG_BCM56304_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x580,
	0,
	16,
	soc_CMIC_SOFT_RESET_REG_BCM56304_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_SOFT_RESET_REG_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x580,
	0,
	25,
	soc_CMIC_SOFT_RESET_REG_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_SOFT_RESET_REG_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x580,
	0,
	27,
	soc_CMIC_SOFT_RESET_REG_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_SOFT_RESET_REG_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x580,
	0,
	36,
	soc_CMIC_SOFT_RESET_REG_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_SOFT_RESET_REG_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x580,
	0,
	36,
	soc_CMIC_SOFT_RESET_REG_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_SOFT_RESET_REG_BCM56800_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x580,
	0,
	16,
	soc_CMIC_SOFT_RESET_REG_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CMIC_SOFT_RESET_REG_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x580,
	0,
	17,
	soc_CMIC_SOFT_RESET_REG_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SOFT_RESET_REG_BCM88732_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x580,
	0,
	30,
	soc_CMIC_SOFT_RESET_REG_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SOFT_RESET_REG_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x580,
	0,
	17,
	soc_CMIC_SOFT_RESET_REG_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SRAM_TM0_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10188,
	0,
	7,
	soc_CMIC_SRAM_TM0_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SRAM_TM0_CONTROL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10188,
	0,
	7,
	soc_CMIC_SRAM_TM0_CONTROL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SRAM_TM0_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10188,
	0,
	7,
	soc_CMIC_SRAM_TM0_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SRAM_TM1_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1018c,
	0,
	4,
	soc_CMIC_SRAM_TM1_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SRAM_TM1_CONTROL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1018c,
	0,
	4,
	soc_CMIC_SRAM_TM1_CONTROL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SRAM_TM1_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1018c,
	0,
	4,
	soc_CMIC_SRAM_TM1_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SRAM_TM2_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10190,
	0,
	4,
	soc_CMIC_SRAM_TM2_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SRAM_TM2_CONTROL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10190,
	0,
	4,
	soc_CMIC_SRAM_TM2_CONTROL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SRAM_TM2_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10190,
	0,
	4,
	soc_CMIC_SRAM_TM2_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SRAM_TM3_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x101a0,
	0,
	2,
	soc_CMIC_SRAM_TM3_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SRAM_TM3_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x101a0,
	0,
	2,
	soc_CMIC_SRAM_TM3_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_SRAM_TM_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x84,
	0,
	2,
	soc_CMIC_SRAM_TM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SRAM_TM_CONTROL_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x98,
	0,
	3,
	soc_CMIC_SRAM_TM_CONTROL_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SRAM_TM_CONTROL_2_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x98,
	0,
	3,
	soc_CMIC_SRAM_TM_CONTROL_2_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_CMIC_SRAM_TM_CONTROL_BCM56142_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x84,
	0,
	16,
	soc_CMIC_SRAM_TM_CONTROL_BCM56142_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_SRAM_TM_CONTROL_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x84,
	0,
	13,
	soc_CMIC_SRAM_TM_CONTROL_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_SRAM_TM_CONTROL_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x84,
	0,
	2,
	soc_CMIC_SRAM_TM_CONTROL_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SRAM_TM_CONTROL_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x84,
	0,
	8,
	soc_CMIC_SRAM_TM_CONTROL_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SRAM_TM_CONTROL_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x84,
	0,
	8,
	soc_CMIC_SRAM_TM_CONTROL_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x164,
	0,
	1,
	soc_CMIC_DMA_DESC0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_ADDR_BCM56504_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x164,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_ADDR_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x164,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_95r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x984,
	0,
	2,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_95r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_14_10r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2fc,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_14_10r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_14_10_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x100cc,
	0,
	5,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_14_10_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_14_10_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2fc,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_14_10_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_14_10_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2fc,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_14_10_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_15_8r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x484,
	0,
	8,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_15_8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_19_15r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x300,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_19_15r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_19_15_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x100d0,
	0,
	5,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_19_15_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_19_15_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x300,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_19_15_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_19_15_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x300,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_19_15_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_23_16r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x488,
	0,
	8,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_23_16r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_24_20r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x304,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_24_20r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_24_20_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x100d4,
	0,
	5,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_24_20_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_24_20_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x304,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_24_20_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_24_20_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x304,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_24_20_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_29_25r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x308,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_29_25r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_29_25_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x100d8,
	0,
	5,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_29_25_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_29_25_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x308,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_29_25_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_29_25_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x308,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_29_25_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_31_24r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x48c,
	0,
	8,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_31_24r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_34_30r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x30c,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_34_30r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_34_30_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x100dc,
	0,
	5,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_34_30_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_34_30_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x30c,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_34_30_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_34_30_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x30c,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_34_30_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_39_32r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x490,
	0,
	8,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_39_32r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_39_35r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x310,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_39_35r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_39_35_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x100e0,
	0,
	5,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_39_35_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_39_35_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x310,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_39_35_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_39_35_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x310,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_39_35_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_44_40r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x314,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_44_40r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_44_40_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x100e4,
	0,
	5,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_44_40_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_44_40_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x314,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_44_40_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_44_40_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x314,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_44_40_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_47_40r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x494,
	0,
	8,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_47_40r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_49_45r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x318,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_49_45r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_49_45_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x100e8,
	0,
	5,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_49_45_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_49_45_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x318,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_49_45_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_49_45_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x318,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_49_45_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_4_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2f4,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_4_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_4_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x100c4,
	0,
	5,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_4_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_4_0_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2f4,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_4_0_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_4_0_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2f4,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_4_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_54_50r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31c,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_54_50r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_54_50_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x100ec,
	0,
	5,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_54_50_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_54_50_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31c,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_54_50_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_54_50_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x31c,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_54_50_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_55_48r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x498,
	0,
	8,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_55_48r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_59_55r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x320,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_59_55r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_59_55_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x100f0,
	0,
	5,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_59_55_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_59_55_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x320,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_59_55_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_59_55_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x320,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_59_55_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_63_56r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x49c,
	0,
	8,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_63_56r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_63_60r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x324,
	0,
	5,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_63_60r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_63_60_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x324,
	0,
	5,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_63_60_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_64_60r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x324,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_64_60r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_64_60_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x100f4,
	0,
	5,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_64_60_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_64_60_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x324,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_64_60_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_69_65r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x96c,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_69_65r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_69_65_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x100f8,
	0,
	5,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_69_65_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_69_65_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x96c,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_69_65_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_74_70r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x970,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_74_70r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_74_70_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x100fc,
	0,
	5,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_74_70_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_74_70_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x970,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_74_70_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_79_75r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x974,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_79_75r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_79_75_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10100,
	0,
	5,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_79_75_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_79_75_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x974,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_79_75_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_7_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x480,
	0,
	8,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_7_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_84_80r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x978,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_84_80r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_84_80_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10104,
	0,
	5,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_84_80_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_84_80_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x978,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_84_80_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_89_85r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x97c,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_89_85r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_89_85_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10108,
	0,
	5,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_89_85_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_89_85_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x97c,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_89_85_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_94_90r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x980,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_94_90r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_94_90_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1010c,
	0,
	5,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_94_90_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_94_90_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x980,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_94_90_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_95_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10110,
	0,
	1,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_95_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_95_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x984,
	0,
	2,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_95_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_9_5r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2f8,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_9_5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_9_5_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x100c8,
	0,
	5,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_9_5_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_9_5_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2f8,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_9_5_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_9_5_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2f8,
	0,
	6,
	soc_CMIC_STAT_DMA_BLKNUM_MAP_9_5_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_CURRENTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x170,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_STAT_DMA_CURRENTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_CURRENT_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x170,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_BS_INPUT_TIME_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_EGR_STATS_CFGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x464,
	0,
	6,
	soc_CMIC_STAT_DMA_EGR_STATS_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_EGR_STATS_CFG_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10118,
	0,
	3,
	soc_CMIC_STAT_DMA_EGR_STATS_CFG_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003f7f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_EGR_STATS_CFG_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x464,
	0,
	6,
	soc_CMIC_STAT_DMA_EGR_STATS_CFG_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_EGR_STATS_CFG_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x464,
	0,
	6,
	soc_CMIC_STAT_DMA_EGR_STATS_CFG_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_EGR_STATS_CFG_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x464,
	0,
	6,
	soc_CMIC_STAT_DMA_EGR_STATS_CFG_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_EGR_STATS_CFG_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x464,
	0,
	6,
	soc_CMIC_STAT_DMA_EGR_STATS_CFG_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_ING_STATS_CFGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x460,
	0,
	6,
	soc_CMIC_STAT_DMA_ING_STATS_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_ING_STATS_CFG_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10114,
	0,
	3,
	soc_CMIC_STAT_DMA_ING_STATS_CFG_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003f7f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_ING_STATS_CFG_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x460,
	0,
	6,
	soc_CMIC_STAT_DMA_ING_STATS_CFG_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_ING_STATS_CFG_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x460,
	0,
	6,
	soc_CMIC_STAT_DMA_ING_STATS_CFG_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_ING_STATS_CFG_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x460,
	0,
	6,
	soc_CMIC_STAT_DMA_ING_STATS_CFG_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_ING_STATS_CFG_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x460,
	0,
	6,
	soc_CMIC_STAT_DMA_ING_STATS_CFG_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_MAC_STATS_CFGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x468,
	0,
	8,
	soc_CMIC_STAT_DMA_MAC_STATS_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_MAC_STATS_CFG_BCM56218_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x468,
	0,
	4,
	soc_CMIC_STAT_DMA_MAC_STATS_CFG_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3f3fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_MAC_STATS_CFG_BCM56224_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x468,
	0,
	6,
	soc_CMIC_STAT_DMA_MAC_STATS_CFG_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_MAC_STATS_CFG_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1011c,
	0,
	4,
	soc_CMIC_STAT_DMA_MAC_STATS_CFG_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f3fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_MAC_STATS_CFG_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x468,
	0,
	6,
	soc_CMIC_STAT_DMA_MAC_STATS_CFG_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_MAC_STATS_CFG_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x468,
	0,
	6,
	soc_CMIC_STAT_DMA_MAC_STATS_CFG_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_MAC_STATS_CFG_BCM56800_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x468,
	0,
	6,
	soc_CMIC_STAT_DMA_MAC_STATS_CFG_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_MAC_STATS_CFG_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x468,
	0,
	6,
	soc_CMIC_STAT_DMA_MAC_STATS_CFG_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_MAC_STATS_CFG_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x468,
	0,
	6,
	soc_CMIC_STAT_DMA_MAC_STATS_CFG_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_11_6r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x494,
	0,
	7,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_11_6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_11_8r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5c8,
	0,
	4,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_11_8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_11_8_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10128,
	0,
	4,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_11_8_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_11_8_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5c8,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_11_8_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_11_8_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5c8,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_11_8_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_11_8_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5c8,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_11_8_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_11_8_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5c8,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_11_8_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_15_8r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x494,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_15_8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_15_12r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5cc,
	0,
	4,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_15_12r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_15_12_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1012c,
	0,
	4,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_15_12_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_15_12_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5cc,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_15_12_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_15_12_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5cc,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_15_12_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_15_12_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5cc,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_15_12_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_15_12_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5cc,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_15_12_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_17_12r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x498,
	0,
	7,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_17_12r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_19_16r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5d0,
	0,
	4,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_19_16r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_19_16_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10130,
	0,
	4,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_19_16_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_19_16_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5d0,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_19_16_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_19_16_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5d0,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_19_16_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_19_16_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5d0,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_19_16_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_19_16_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5d0,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_19_16_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_23_16r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x498,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_23_16r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_23_18r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x49c,
	0,
	7,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_23_18r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_23_20r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5d4,
	0,
	4,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_23_20r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_23_20_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10134,
	0,
	4,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_23_20_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_23_20_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5d4,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_23_20_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_23_20_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5d4,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_23_20_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_23_20_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5d4,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_23_20_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_23_20_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5d4,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_23_20_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_27_24r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5d8,
	0,
	4,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_27_24r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_27_24_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10138,
	0,
	4,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_27_24_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_27_24_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5d8,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_27_24_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_27_24_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5d8,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_27_24_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_27_24_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5d8,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_27_24_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_27_24_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5d8,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_27_24_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_31_24r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x49c,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_31_24r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_31_28r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5dc,
	0,
	4,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_31_28r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_31_28_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1013c,
	0,
	4,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_31_28_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_31_28_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5dc,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_31_28_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_31_28_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5dc,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_31_28_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_31_28_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5dc,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_31_28_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_31_28_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5dc,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_31_28_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_35_32r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5e0,
	0,
	4,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_35_32r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_35_32_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10140,
	0,
	4,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_35_32_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_35_32_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5e0,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_35_32_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_35_32_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5e0,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_35_32_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_35_32_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5e0,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_35_32_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_35_32_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5e0,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_35_32_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_39_36r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5e4,
	0,
	4,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_39_36r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_39_36_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10144,
	0,
	4,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_39_36_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_39_36_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5e4,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_39_36_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_39_36_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5e4,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_39_36_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_39_36_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5e4,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_39_36_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_39_36_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5e4,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_39_36_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_3_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5c0,
	0,
	4,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_3_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_3_0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10120,
	0,
	4,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_3_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_3_0_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5c0,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_3_0_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_3_0_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5c0,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_3_0_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_3_0_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5c0,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_3_0_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_3_0_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5c0,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_3_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_43_40r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5e8,
	0,
	4,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_43_40r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_43_40_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10148,
	0,
	4,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_43_40_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_43_40_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5e8,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_43_40_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_43_40_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5e8,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_43_40_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_43_40_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5e8,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_43_40_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_43_40_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5e8,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_43_40_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_47_44r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5ec,
	0,
	4,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_47_44r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_47_44_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1014c,
	0,
	4,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_47_44_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_47_44_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5ec,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_47_44_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_47_44_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5ec,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_47_44_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_47_44_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5ec,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_47_44_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_47_44_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5ec,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_47_44_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_51_48r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5f0,
	0,
	4,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_51_48r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_51_48_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10150,
	0,
	4,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_51_48_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_51_48_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5f0,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_51_48_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_51_48_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5f0,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_51_48_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_51_48_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5f0,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_51_48_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_51_48_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5f0,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_51_48_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_55_52r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5f4,
	0,
	4,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_55_52r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_55_52_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10154,
	0,
	4,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_55_52_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_55_52_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5f4,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_55_52_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_55_52_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5f4,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_55_52_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_55_52_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5f4,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_55_52_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_55_52_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5f4,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_55_52_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_59_56r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5f8,
	0,
	4,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_59_56r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_59_56_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10158,
	0,
	4,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_59_56_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_59_56_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5f8,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_59_56_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_59_56_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5f8,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_59_56_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_59_56_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5f8,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_59_56_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_59_56_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5f8,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_59_56_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_5_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x490,
	0,
	7,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_5_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_63_60r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5fc,
	0,
	4,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_63_60r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_63_60_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1015c,
	0,
	4,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_63_60_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_63_60_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5fc,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_63_60_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_63_60_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5fc,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_63_60_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_63_60_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5fc,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_63_60_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_63_60_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5fc,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_63_60_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_67_64r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x9a8,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_67_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_67_64_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10160,
	0,
	4,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_67_64_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_67_64_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x9a8,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_67_64_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_71_68r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x9ac,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_71_68r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_71_68_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10164,
	0,
	4,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_71_68_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_71_68_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x9ac,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_71_68_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_75_72r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x9b0,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_75_72r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_75_72_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10168,
	0,
	4,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_75_72_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_75_72_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x9b0,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_75_72_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_79_76r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x9b4,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_79_76r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_79_76_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1016c,
	0,
	4,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_79_76_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_79_76_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x9b4,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_79_76_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_7_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x490,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_7_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_7_4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5c4,
	0,
	4,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_7_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_7_4_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10124,
	0,
	4,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_7_4_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_7_4_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5c4,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_7_4_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_7_4_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5c4,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_7_4_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_7_4_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5c4,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_7_4_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_7_4_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5c4,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_7_4_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_83_80r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x9b8,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_83_80r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_83_80_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10170,
	0,
	4,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_83_80_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_83_80_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x9b8,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_83_80_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_87_84r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x9bc,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_87_84r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_87_84_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10174,
	0,
	4,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_87_84_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_87_84_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x9bc,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_87_84_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_91_88r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x9c0,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_91_88r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_91_88_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10178,
	0,
	4,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_91_88_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_91_88_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x9c0,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_91_88_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_95_92r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x9c4,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_95_92r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_95_92_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1017c,
	0,
	4,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_95_92_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_95_92_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x9c4,
	0,
	8,
	soc_CMIC_STAT_DMA_PORTNUM_MAP_95_92_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x16c,
	0,
	1,
	soc_CMIC_STAT_DMA_PORTSr_fields,
	SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTS_BCM56504_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x16c,
	0,
	1,
	soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTS_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x16c,
	0,
	1,
	soc_CMIC_MIIM_PROTOCOL_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTS_HIr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x780,
	0,
	1,
	soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTS_HI_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x998,
	0,
	1,
	soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTS_HI_2_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x998,
	0,
	1,
	soc_CMIC_MIIM_PROTOCOL_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTS_HI_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x780,
	0,
	1,
	soc_CMIC_MIIM_PROTOCOL_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORT_TYPE_MAPr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x46c,
	0,
	1,
	soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORT_TYPE_MAP_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x100b8,
	0,
	1,
	soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORT_TYPE_MAP_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x100bc,
	0,
	1,
	soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORT_TYPE_MAP_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x100c0,
	0,
	1,
	soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORT_TYPE_MAP_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x46c,
	0,
	1,
	soc_CMIC_MIIM_PORT_TYPE_MAP_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORT_TYPE_MAP_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x46c,
	0,
	1,
	soc_CMIC_MIIM_PROTOCOL_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORT_TYPE_MAP_HIr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x784,
	0,
	1,
	soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORT_TYPE_MAP_HI_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x9c8,
	0,
	1,
	soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORT_TYPE_MAP_HI_2_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x9c8,
	0,
	1,
	soc_CMIC_MIIM_PROTOCOL_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORT_TYPE_MAP_HI_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x784,
	0,
	1,
	soc_CMIC_MIIM_PROTOCOL_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_SBUS_START_ADDRESSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x470,
	0,
	3,
	soc_CMIC_STAT_DMA_SBUS_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_SBUS_START_ADDRESS_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x470,
	0,
	3,
	soc_CMIC_STAT_DMA_SBUS_START_ADDRESS_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_SETUPr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x168,
	0,
	3,
	soc_CMIC_STAT_DMA_SETUPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff0000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_SETUP_BCM56504_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x168,
	0,
	4,
	soc_CMIC_STAT_DMA_SETUP_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_SETUP_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x168,
	0,
	4,
	soc_CMIC_STAT_DMA_SETUP_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_SETUP_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x168,
	0,
	4,
	soc_CMIC_STAT_DMA_SETUP_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_CMIC_STRAP_OPTIONSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x188,
	0,
	2,
	soc_CMIC_STRAP_OPTIONSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CMIC_STRAP_OPTIONS_BCM53314_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x188,
	0,
	2,
	soc_CMIC_STRAP_OPTIONS_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_SWITCH_FEATURE_ENABLEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x17c,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_SWITCH_FEATURE_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_CMIC_SWITCH_FEATURE_ENABLE_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x17c,
	SOC_REG_FLAG_RO,
	15,
	soc_CMIC_SWITCH_FEATURE_ENABLE_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xfe000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_CMIC_SWITCH_FEATURE_ENABLE_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x180,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SWITCH_FEATURE_ENABLE_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_SWITCH_FEATURE_ENABLE_BCM56224_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x17c,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_SWITCH_FEATURE_ENABLE_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff0000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_SWITCH_FEATURE_ENABLE_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x17c,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_SWITCH_FEATURE_ENABLE_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SWITCH_FEATURE_ENABLE_BCM88732_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x17c,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_SWITCH_FEATURE_ENABLE_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff0000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SWITCH_FEATURE_ENABLE_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x17c,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_SWITCH_FEATURE_ENABLE_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff0000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_SW_PIO_ACK_DATA_BEAT_COUNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x404,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_SW_PIO_ACK_DATA_BEAT_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_SW_PIO_ACK_DATA_BEAT_COUNT_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x410,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_SW_PIO_ACK_DATA_BEAT_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_SW_PIO_ACK_DATA_BEAT_COUNT_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x410,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_SW_RSTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1021c,
	0,
	15,
	soc_CMIC_SW_RSTr_fields,
	SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_SW_RST_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1021c,
	0,
	15,
	soc_CMIC_SW_RST_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_SW_RST_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1021c,
	0,
	15,
	soc_CMIC_SW_RST_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_TABLE_DMA_CFGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x42c,
	0,
	7,
	soc_CMIC_TABLE_DMA_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_TABLE_DMA_CFG_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x42c,
	0,
	9,
	soc_CMIC_TABLE_DMA_CFG_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_TABLE_DMA_CFG_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x42c,
	0,
	10,
	soc_CMIC_TABLE_DMA_CFG_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_TABLE_DMA_CFG_BCM56634_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x42c,
	0,
	10,
	soc_CMIC_TABLE_DMA_CFG_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_TABLE_DMA_CFG_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x42c,
	0,
	10,
	soc_CMIC_TABLE_DMA_CFG_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x434,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_TABLE_DMA_CUR_ENTRY_SBUS_ADDR_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x434,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_TABLE_DMA_ENTRY_COUNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x428,
	0,
	2,
	soc_CMIC_SLAM_DMA_ENTRY_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_TABLE_DMA_ENTRY_COUNT_BCM56624_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x428,
	0,
	3,
	soc_CMIC_SLAM_DMA_ENTRY_COUNT_BCM56624_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CMIC_TABLE_DMA_ENTRY_COUNT_BCM56820_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x428,
	0,
	3,
	soc_CMIC_SLAM_DMA_ENTRY_COUNT_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xe0ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_TABLE_DMA_ENTRY_COUNT_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x428,
	0,
	3,
	soc_CMIC_SLAM_DMA_ENTRY_COUNT_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_TABLE_DMA_PCIMEM_START_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x420,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_TABLE_DMA_PCIMEM_START_ADDR_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x420,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_TABLE_DMA_SBUS_START_ADDRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x424,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_TABLE_DMA_SBUS_START_ADDR_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x424,
	0,
	1,
	soc_CMIC_DMA_DESC0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_TAP_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x194,
	0,
	6,
	soc_CMIC_TAP_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_TAP_CONTROL_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x194,
	0,
	6,
	soc_CMIC_TAP_CONTROL_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_TAP_CONTROL_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x194,
	0,
	6,
	soc_CMIC_TAP_CONTROL_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_THERMAL_MON_CALIBRATIONr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x8c,
	0,
	2,
	soc_CMIC_THERMAL_MON_CALIBRATIONr_fields,
	SOC_RESET_VAL_DEC(0x0000015a, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_THERMAL_MON_CALIBRATION_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x8c,
	0,
	2,
	soc_CMIC_THERMAL_MON_CALIBRATION_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x000002c7, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_THERMAL_MON_CALIBRATION_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x8c,
	0,
	2,
	soc_CMIC_THERMAL_MON_CALIBRATION_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x000002c7, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_THERMAL_MON_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x88,
	0,
	2,
	soc_CMIC_THERMAL_MON_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CMIC_THERMAL_MON_CTRL_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x88,
	0,
	7,
	soc_CMIC_THERMAL_MON_CTRL_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_THERMAL_MON_CTRL_BCM88732_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x88,
	0,
	7,
	soc_CMIC_THERMAL_MON_CTRL_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_THERMAL_MON_CTRL_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x88,
	0,
	7,
	soc_CMIC_THERMAL_MON_CTRL_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_THERMAL_MON_RESULTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x90,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_THERMAL_MON_RESULTr_fields,
	SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_THERMAL_MON_RESULT_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x90,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_THERMAL_MON_RESULT_0r_fields,
	SOC_RESET_VAL_DEC(0xffc00000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_THERMAL_MON_RESULT_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x94,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_THERMAL_MON_RESULT_0r_fields,
	SOC_RESET_VAL_DEC(0xffc00000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_THERMAL_MON_RESULT_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x95c,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_THERMAL_MON_RESULT_0r_fields,
	SOC_RESET_VAL_DEC(0xffc00000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_THERMAL_MON_RESULT_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x960,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_THERMAL_MON_RESULT_0r_fields,
	SOC_RESET_VAL_DEC(0xffc00000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_THERMAL_MON_RESULT_4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x964,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_THERMAL_MON_RESULT_0r_fields,
	SOC_RESET_VAL_DEC(0xffc00000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CMIC_THERMAL_MON_RESULT_5r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x968,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_THERMAL_MON_RESULT_0r_fields,
	SOC_RESET_VAL_DEC(0xffc00000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CMIC_THERMAL_MON_RESULT_6r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe40,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_THERMAL_MON_RESULT_0r_fields,
	SOC_RESET_VAL_DEC(0xffc00000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CMIC_THERMAL_MON_RESULT_7r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe44,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_THERMAL_MON_RESULT_0r_fields,
	SOC_RESET_VAL_DEC(0xffc00000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_THERMAL_MON_RESULT_0_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x90,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_THERMAL_MON_RESULT_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0xffc00000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_THERMAL_MON_RESULT_1_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x94,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_THERMAL_MON_RESULT_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0xffc00000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_THERMAL_MON_RESULT_2_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x95c,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_THERMAL_MON_RESULT_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0xffc00000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_THERMAL_MON_RESULT_3_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x960,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_THERMAL_MON_RESULT_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0xffc00000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_THERMAL_MON_RESULT_4_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x964,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_THERMAL_MON_RESULT_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0xffc00000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_THERMAL_MON_RESULT_5_BCM88732_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x968,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_THERMAL_MON_RESULT_0r_fields,
	SOC_RESET_VAL_DEC(0xffc00000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_THERMAL_MON_RESULT_5_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x968,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_THERMAL_MON_RESULT_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0xffc00000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_THERMAL_MON_RESULT_6_BCM88732_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe40,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_THERMAL_MON_RESULT_0r_fields,
	SOC_RESET_VAL_DEC(0xffc00000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_THERMAL_MON_RESULT_6_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe40,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_THERMAL_MON_RESULT_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0xffc00000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_THERMAL_MON_RESULT_7_BCM88732_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe44,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_THERMAL_MON_RESULT_0r_fields,
	SOC_RESET_VAL_DEC(0xffc00000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_THERMAL_MON_RESULT_7_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe44,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_THERMAL_MON_RESULT_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0xffc00000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMER1BGLOADr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24018,
	0,
	1,
	soc_CMIC_TIM0_TIMER1BGLOADr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMER1BGLOAD_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24018,
	0,
	1,
	soc_CMIC_TIM0_TIMER1BGLOAD_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMER1BGLOAD_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24018,
	0,
	1,
	soc_CMIC_TIM0_TIMER1BGLOAD_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMER1CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24008,
	0,
	8,
	soc_CMIC_TIM0_TIMER1CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMER1CONTROL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24008,
	0,
	8,
	soc_CMIC_TIM0_TIMER1CONTROL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMER1CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24008,
	0,
	8,
	soc_CMIC_TIM0_TIMER1CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMER1INTCLRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2400c,
	0,
	2,
	soc_CMIC_TIM0_TIMER1INTCLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMER1INTCLR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2400c,
	0,
	2,
	soc_CMIC_TIM0_TIMER1INTCLR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMER1INTCLR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2400c,
	0,
	2,
	soc_CMIC_TIM0_TIMER1INTCLR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMER1LOADr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24000,
	0,
	1,
	soc_CMIC_TIM0_TIMER1LOADr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMER1LOAD_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24000,
	0,
	1,
	soc_CMIC_TIM0_TIMER1LOAD_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMER1LOAD_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24000,
	0,
	1,
	soc_CMIC_TIM0_TIMER1LOAD_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMER1MISr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24014,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMER1MISr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMER1MIS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24014,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMER1MIS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMER1MIS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24014,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMER1MIS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMER1RISr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24010,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMER1RISr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMER1RIS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24010,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMER1RIS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMER1RIS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24010,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMER1RIS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMER1VALUEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24004,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_TIM0_TIMER1VALUEr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMER1VALUE_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24004,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_TIM0_TIMER1VALUE_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMER1VALUE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24004,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_TIM0_TIMER1VALUE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMER2BGLOADr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24038,
	0,
	1,
	soc_CMIC_TIM0_TIMER2BGLOADr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMER2BGLOAD_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24038,
	0,
	1,
	soc_CMIC_TIM0_TIMER2BGLOAD_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMER2BGLOAD_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24038,
	0,
	1,
	soc_CMIC_TIM0_TIMER2BGLOAD_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMER2CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24028,
	0,
	8,
	soc_CMIC_TIM0_TIMER1CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMER2CONTROL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24028,
	0,
	8,
	soc_CMIC_TIM0_TIMER1CONTROL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMER2CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24028,
	0,
	8,
	soc_CMIC_TIM0_TIMER1CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMER2INTCLRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2402c,
	0,
	2,
	soc_CMIC_TIM0_TIMER1INTCLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMER2INTCLR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2402c,
	0,
	2,
	soc_CMIC_TIM0_TIMER1INTCLR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMER2INTCLR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2402c,
	0,
	2,
	soc_CMIC_TIM0_TIMER1INTCLR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMER2LOADr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24020,
	0,
	1,
	soc_CMIC_TIM0_TIMER2LOADr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMER2LOAD_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24020,
	0,
	1,
	soc_CMIC_TIM0_TIMER2LOAD_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMER2LOAD_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24020,
	0,
	1,
	soc_CMIC_TIM0_TIMER2LOAD_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMER2MISr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24034,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMER2MISr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMER2MIS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24034,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMER2MIS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMER2MIS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24034,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMER2MIS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMER2RISr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24030,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMER2RISr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMER2RIS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24030,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMER2RIS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMER2RIS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24030,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMER2RIS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMER2VALUEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24024,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_TIM0_TIMER2VALUEr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMER2VALUE_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24024,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_TIM0_TIMER2VALUE_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMER2VALUE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24024,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_TIM0_TIMER2VALUE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMERITCRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24f00,
	0,
	2,
	soc_CMIC_TIM0_TIMERITCRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMERITCR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24f00,
	0,
	2,
	soc_CMIC_TIM0_TIMERITCR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMERITCR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24f00,
	0,
	2,
	soc_CMIC_TIM0_TIMERITCR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMERITOPr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24f04,
	0,
	3,
	soc_CMIC_TIM0_TIMERITOPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMERITOP_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24f04,
	0,
	3,
	soc_CMIC_TIM0_TIMERITOP_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMERITOP_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24f04,
	0,
	3,
	soc_CMIC_TIM0_TIMERITOP_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMERPCELLID0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24ff0,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPCELLID0r_fields,
	SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMERPCELLID1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24ff4,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPCELLID1r_fields,
	SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMERPCELLID2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24ff8,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPCELLID2r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMERPCELLID3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24ffc,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPCELLID3r_fields,
	SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMERPCELLID0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24ff0,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPCELLID0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMERPCELLID0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24ff0,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPCELLID0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMERPCELLID1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24ff4,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPCELLID1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMERPCELLID1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24ff4,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPCELLID1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMERPCELLID2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24ff8,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPCELLID2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMERPCELLID2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24ff8,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPCELLID2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMERPCELLID3_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24ffc,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPCELLID3_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMERPCELLID3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24ffc,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPCELLID3_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMERPERIPHID0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24fe0,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPERIPHID0r_fields,
	SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMERPERIPHID1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24fe4,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_TIM0_TIMERPERIPHID1r_fields,
	SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMERPERIPHID2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24fe8,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_TIM0_TIMERPERIPHID2r_fields,
	SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMERPERIPHID3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24fec,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPERIPHID3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMERPERIPHID0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24fe0,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPERIPHID0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMERPERIPHID0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24fe0,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPERIPHID0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMERPERIPHID1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24fe4,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_TIM0_TIMERPERIPHID1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMERPERIPHID1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24fe4,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_TIM0_TIMERPERIPHID1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMERPERIPHID2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24fe8,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_TIM0_TIMERPERIPHID2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMERPERIPHID2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24fe8,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_TIM0_TIMERPERIPHID2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMERPERIPHID3_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24fec,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPERIPHID3_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM0_TIMERPERIPHID3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x24fec,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPERIPHID3_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMER1BGLOADr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26018,
	0,
	1,
	soc_CMIC_TIM0_TIMER1BGLOADr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMER1BGLOAD_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26018,
	0,
	1,
	soc_CMIC_TIM0_TIMER1BGLOAD_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMER1BGLOAD_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26018,
	0,
	1,
	soc_CMIC_TIM0_TIMER1BGLOAD_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMER1CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26008,
	0,
	8,
	soc_CMIC_TIM0_TIMER1CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMER1CONTROL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26008,
	0,
	8,
	soc_CMIC_TIM0_TIMER1CONTROL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMER1CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26008,
	0,
	8,
	soc_CMIC_TIM0_TIMER1CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMER1INTCLRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2600c,
	0,
	2,
	soc_CMIC_TIM0_TIMER1INTCLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMER1INTCLR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2600c,
	0,
	2,
	soc_CMIC_TIM0_TIMER1INTCLR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMER1INTCLR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2600c,
	0,
	2,
	soc_CMIC_TIM0_TIMER1INTCLR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMER1LOADr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26000,
	0,
	1,
	soc_CMIC_TIM0_TIMER1LOADr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMER1LOAD_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26000,
	0,
	1,
	soc_CMIC_TIM0_TIMER1LOAD_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMER1LOAD_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26000,
	0,
	1,
	soc_CMIC_TIM0_TIMER1LOAD_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMER1MISr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26014,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMER1MISr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMER1MIS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26014,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMER1MIS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMER1MIS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26014,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMER1MIS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMER1RISr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26010,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMER1RISr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMER1RIS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26010,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMER1RIS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMER1RIS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26010,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMER1RIS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMER1VALUEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26004,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_TIM0_TIMER1VALUEr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMER1VALUE_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26004,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_TIM0_TIMER1VALUE_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMER1VALUE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26004,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_TIM0_TIMER1VALUE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMER2BGLOADr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26038,
	0,
	1,
	soc_CMIC_TIM0_TIMER2BGLOADr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMER2BGLOAD_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26038,
	0,
	1,
	soc_CMIC_TIM0_TIMER2BGLOAD_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMER2BGLOAD_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26038,
	0,
	1,
	soc_CMIC_TIM0_TIMER2BGLOAD_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMER2CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26028,
	0,
	8,
	soc_CMIC_TIM0_TIMER1CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMER2CONTROL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26028,
	0,
	8,
	soc_CMIC_TIM0_TIMER1CONTROL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMER2CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26028,
	0,
	8,
	soc_CMIC_TIM0_TIMER1CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMER2INTCLRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2602c,
	0,
	2,
	soc_CMIC_TIM0_TIMER1INTCLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMER2INTCLR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2602c,
	0,
	2,
	soc_CMIC_TIM0_TIMER1INTCLR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMER2INTCLR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x2602c,
	0,
	2,
	soc_CMIC_TIM0_TIMER1INTCLR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMER2LOADr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26020,
	0,
	1,
	soc_CMIC_TIM0_TIMER2LOADr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMER2LOAD_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26020,
	0,
	1,
	soc_CMIC_TIM0_TIMER2LOAD_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMER2LOAD_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26020,
	0,
	1,
	soc_CMIC_TIM0_TIMER2LOAD_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMER2MISr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26034,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMER2MISr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMER2MIS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26034,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMER2MIS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMER2MIS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26034,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMER2MIS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMER2RISr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26030,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMER2RISr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMER2RIS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26030,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMER2RIS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMER2RIS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26030,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMER2RIS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMER2VALUEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26024,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_TIM0_TIMER2VALUEr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMER2VALUE_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26024,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_TIM0_TIMER2VALUE_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMER2VALUE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26024,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_TIM0_TIMER2VALUE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMERITCRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26f00,
	0,
	2,
	soc_CMIC_TIM0_TIMERITCRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMERITCR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26f00,
	0,
	2,
	soc_CMIC_TIM0_TIMERITCR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMERITCR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26f00,
	0,
	2,
	soc_CMIC_TIM0_TIMERITCR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMERITOPr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26f04,
	0,
	3,
	soc_CMIC_TIM0_TIMERITOPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMERITOP_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26f04,
	0,
	3,
	soc_CMIC_TIM0_TIMERITOP_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMERITOP_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26f04,
	0,
	3,
	soc_CMIC_TIM0_TIMERITOP_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMERPCELLID0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26ff0,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPCELLID0r_fields,
	SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMERPCELLID1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26ff4,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPCELLID1r_fields,
	SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMERPCELLID2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26ff8,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPCELLID2r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMERPCELLID3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26ffc,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPCELLID3r_fields,
	SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMERPCELLID0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26ff0,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPCELLID0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMERPCELLID0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26ff0,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPCELLID0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMERPCELLID1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26ff4,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPCELLID1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMERPCELLID1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26ff4,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPCELLID1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMERPCELLID2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26ff8,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPCELLID2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMERPCELLID2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26ff8,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPCELLID2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMERPCELLID3_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26ffc,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPCELLID3_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMERPCELLID3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26ffc,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPCELLID3_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMERPERIPHID0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26fe0,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPERIPHID0r_fields,
	SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMERPERIPHID1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26fe4,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_TIM0_TIMERPERIPHID1r_fields,
	SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMERPERIPHID2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26fe8,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_TIM0_TIMERPERIPHID2r_fields,
	SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMERPERIPHID3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26fec,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPERIPHID3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMERPERIPHID0_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26fe0,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPERIPHID0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMERPERIPHID0_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26fe0,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPERIPHID0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMERPERIPHID1_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26fe4,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_TIM0_TIMERPERIPHID1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMERPERIPHID1_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26fe4,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_TIM0_TIMERPERIPHID1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMERPERIPHID2_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26fe8,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_TIM0_TIMERPERIPHID2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMERPERIPHID2_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26fe8,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_TIM0_TIMERPERIPHID2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMERPERIPHID3_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26fec,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPERIPHID3_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TIM1_TIMERPERIPHID3_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x26fec,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIM0_TIMERPERIPHID3_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_BROADSYNC0_CLK_COUNT_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10900,
	0,
	2,
	soc_CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_BROADSYNC1_CLK_COUNT_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10904,
	0,
	2,
	soc_CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_CAPTURE_STATUS_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1090c,
	SOC_REG_FLAG_RO,
	7,
	soc_CMIC_TIMESYNC_CAPTURE_STATUS_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_CAPTURE_STATUS_CLR_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10910,
	0,
	6,
	soc_CMIC_TIMESYNC_CAPTURE_STATUS_CLR_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd4c,
	0,
	3,
	soc_CMIC_TIMESYNC_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_COUNTER_CONFIG_SELECTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10600,
	0,
	1,
	soc_CMIC_TIMESYNC_COUNTER_CONFIG_SELECTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_FIFO_STATUSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1063c,
	0,
	1,
	soc_CMIC_TIMESYNC_FIFO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_GPIO_0_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10640,
	0,
	2,
	soc_CMIC_TS_GPIO_1_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1064c,
	0,
	1,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_GPIO_0_INPUT_DIVISORr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10658,
	0,
	1,
	soc_CMIC_TIMESYNC_GPIO_0_INPUT_DIVISORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10644,
	0,
	1,
	soc_CMIC_TS_GPIO_1_OUTPUT_ENABLE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWERr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10650,
	0,
	1,
	soc_CMIC_TS_GPIO_1_PHASE_ADJUST_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10654,
	0,
	1,
	soc_CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_GPIO_0_UP_EVENT_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10648,
	0,
	1,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_GPIO_1_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1065c,
	0,
	2,
	soc_CMIC_TS_GPIO_1_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_GPIO_1_DOWN_EVENT_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10668,
	0,
	1,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_GPIO_1_INPUT_DIVISORr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10674,
	0,
	1,
	soc_CMIC_TIMESYNC_GPIO_0_INPUT_DIVISORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_GPIO_1_OUTPUT_ENABLEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10660,
	0,
	1,
	soc_CMIC_TS_GPIO_1_OUTPUT_ENABLE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWERr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1066c,
	0,
	1,
	soc_CMIC_TS_GPIO_1_PHASE_ADJUST_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPERr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10670,
	0,
	1,
	soc_CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_GPIO_1_UP_EVENT_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10664,
	0,
	1,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_GPIO_2_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10678,
	0,
	2,
	soc_CMIC_TS_GPIO_1_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_GPIO_2_DOWN_EVENT_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10684,
	0,
	1,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_GPIO_2_INPUT_DIVISORr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10690,
	0,
	1,
	soc_CMIC_TIMESYNC_GPIO_0_INPUT_DIVISORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_GPIO_2_OUTPUT_ENABLEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1067c,
	0,
	1,
	soc_CMIC_TS_GPIO_1_OUTPUT_ENABLE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWERr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10688,
	0,
	1,
	soc_CMIC_TS_GPIO_1_PHASE_ADJUST_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPERr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1068c,
	0,
	1,
	soc_CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_GPIO_2_UP_EVENT_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10680,
	0,
	1,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_GPIO_3_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10694,
	0,
	2,
	soc_CMIC_TS_GPIO_1_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_GPIO_3_DOWN_EVENT_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x106a0,
	0,
	1,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_GPIO_3_INPUT_DIVISORr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x106ac,
	0,
	1,
	soc_CMIC_TIMESYNC_GPIO_0_INPUT_DIVISORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_GPIO_3_OUTPUT_ENABLEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10698,
	0,
	1,
	soc_CMIC_TS_GPIO_1_OUTPUT_ENABLE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWERr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x106a4,
	0,
	1,
	soc_CMIC_TS_GPIO_1_PHASE_ADJUST_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPERr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x106a8,
	0,
	1,
	soc_CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_GPIO_3_UP_EVENT_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1069c,
	0,
	1,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_GPIO_4_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x106b0,
	0,
	2,
	soc_CMIC_TS_GPIO_1_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_GPIO_4_DOWN_EVENT_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x106bc,
	0,
	1,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_GPIO_4_INPUT_DIVISORr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x106c8,
	0,
	1,
	soc_CMIC_TIMESYNC_GPIO_0_INPUT_DIVISORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_GPIO_4_OUTPUT_ENABLEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x106b4,
	0,
	1,
	soc_CMIC_TS_GPIO_1_OUTPUT_ENABLE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWERr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x106c0,
	0,
	1,
	soc_CMIC_TS_GPIO_1_PHASE_ADJUST_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPERr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x106c4,
	0,
	1,
	soc_CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_GPIO_4_UP_EVENT_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x106b8,
	0,
	1,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_GPIO_5_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x106cc,
	0,
	2,
	soc_CMIC_TS_GPIO_1_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_GPIO_5_DOWN_EVENT_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x106d8,
	0,
	1,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_GPIO_5_INPUT_DIVISORr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x106e4,
	0,
	1,
	soc_CMIC_TIMESYNC_GPIO_0_INPUT_DIVISORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_GPIO_5_OUTPUT_ENABLEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x106d0,
	0,
	1,
	soc_CMIC_TS_GPIO_1_OUTPUT_ENABLE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWERr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x106dc,
	0,
	1,
	soc_CMIC_TS_GPIO_1_PHASE_ADJUST_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPERr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x106e0,
	0,
	1,
	soc_CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_GPIO_5_UP_EVENT_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x106d4,
	0,
	1,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_LOWERr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1062c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_TS_INPUT_TIME_FIFO_TS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_UPPERr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10630,
	SOC_REG_FLAG_RO,
	4,
	soc_CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_INTERRUPT_CLRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1091c,
	0,
	1,
	soc_CMIC_TIMESYNC_INTERRUPT_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_INTERRUPT_ENABLEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10914,
	0,
	1,
	soc_CMIC_TIMESYNC_INTERRUPT_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_INTERRUPT_STATUSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10918,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TIMESYNC_INTERRUPT_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_SYNCE_CLK1_COUNT_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x106e8,
	0,
	2,
	soc_CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_SYNCE_CLK2_COUNT_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x106ec,
	0,
	2,
	soc_CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_SYNCE_CLK3_COUNT_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x106f0,
	0,
	2,
	soc_CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_SYNCE_CLK4_COUNT_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x106f4,
	0,
	2,
	soc_CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_SYNCE_CLK5_COUNT_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x106f8,
	0,
	2,
	soc_CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_TIMERr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd50,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_TIMESYNC_TIMERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_TIME_CAPTURE_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10908,
	0,
	5,
	soc_CMIC_TIMESYNC_TIME_CAPTURE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_TIME_CAPTURE_MODEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10624,
	0,
	1,
	soc_CMIC_TIMESYNC_TIME_CAPTURE_MODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_TS0_COUNTER_ENABLEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10604,
	0,
	1,
	soc_CMIC_BS_HEARTBEAT_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_TS0_FREQ_CTRL_FRACr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10608,
	0,
	1,
	soc_CMIC_TS_FREQ_CTRL_LOWER_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_TS0_FREQ_CTRL_LOWERr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1060c,
	0,
	1,
	soc_CMIC_TIMESYNC_TS0_FREQ_CTRL_LOWERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_TS0_FREQ_CTRL_UPPERr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10610,
	0,
	1,
	soc_CMIC_TIMESYNC_TS0_FREQ_CTRL_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_TS1_COUNTER_ENABLEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10614,
	0,
	1,
	soc_CMIC_BS_HEARTBEAT_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_TS1_FREQ_CTRL_FRACr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10618,
	0,
	1,
	soc_CMIC_TS_FREQ_CTRL_LOWER_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_TS1_FREQ_CTRL_LOWERr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1061c,
	0,
	1,
	soc_CMIC_TIMESYNC_TS0_FREQ_CTRL_LOWERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CMIC_TIMESYNC_TS1_FREQ_CTRL_UPPERr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10620,
	0,
	1,
	soc_CMIC_TIMESYNC_TS0_FREQ_CTRL_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_TO_CORE_PLL_CONTROL_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x914,
	0,
	13,
	soc_CMIC_TO_CORE_PLL_CONTROL_1r_fields,
	SOC_RESET_VAL_DEC(0x071d2911, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_TO_CORE_PLL_CONTROL_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x918,
	0,
	5,
	soc_CMIC_TO_CORE_PLL_CONTROL_2r_fields,
	SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_TO_CORE_PLL_X2_1_CONTROL_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x91c,
	0,
	13,
	soc_CMIC_TO_CORE_PLL_X2_1_CONTROL_1r_fields,
	SOC_RESET_VAL_DEC(0x071d2955, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_TO_CORE_PLL_X2_1_CONTROL_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x928,
	0,
	5,
	soc_CMIC_TO_CORE_PLL_CONTROL_2r_fields,
	SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_TO_CORE_PLL_X2_2_CONTROL_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x92c,
	0,
	13,
	soc_CMIC_TO_CORE_PLL_X2_1_CONTROL_1r_fields,
	SOC_RESET_VAL_DEC(0x071d2955, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_TO_CORE_PLL_X2_2_CONTROL_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x930,
	0,
	5,
	soc_CMIC_TO_CORE_PLL_CONTROL_2r_fields,
	SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_TO_CORE_PLL_X2_3_CONTROL_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x594,
	0,
	13,
	soc_CMIC_TO_CORE_PLL_X2_1_CONTROL_1r_fields,
	SOC_RESET_VAL_DEC(0x071d2955, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_TO_CORE_PLL_X2_3_CONTROL_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x598,
	0,
	5,
	soc_CMIC_TO_CORE_PLL_CONTROL_2r_fields,
	SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TS_CAPTURE_STATUSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10414,
	SOC_REG_FLAG_RO,
	7,
	soc_CMIC_TS_CAPTURE_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TS_CAPTURE_STATUS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10414,
	SOC_REG_FLAG_RO,
	7,
	soc_CMIC_TS_CAPTURE_STATUS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TS_CAPTURE_STATUS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10414,
	SOC_REG_FLAG_RO,
	7,
	soc_CMIC_TS_CAPTURE_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TS_CAPTURE_STATUS_CLRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10418,
	0,
	5,
	soc_CMIC_TS_CAPTURE_STATUS_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TS_CAPTURE_STATUS_CLR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10418,
	0,
	5,
	soc_CMIC_TS_CAPTURE_STATUS_CLR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TS_CAPTURE_STATUS_CLR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10418,
	0,
	5,
	soc_CMIC_TS_CAPTURE_STATUS_CLR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TS_FIFO_STATUSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1041c,
	0,
	1,
	soc_CMIC_TS_FIFO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TS_FIFO_STATUS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1041c,
	0,
	1,
	soc_CMIC_TS_FIFO_STATUS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TS_FIFO_STATUS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1041c,
	0,
	1,
	soc_CMIC_TS_FIFO_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TS_FREQ_CTRL_LOWERr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10400,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CMIC_TS_FREQ_CTRL_LOWERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TS_FREQ_CTRL_LOWER_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10400,
	0,
	1,
	soc_CMIC_TS_FREQ_CTRL_LOWER_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TS_FREQ_CTRL_LOWER_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10400,
	0,
	1,
	soc_CMIC_TS_FREQ_CTRL_LOWER_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TS_FREQ_CTRL_UPPERr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10404,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_CMIC_TS_FREQ_CTRL_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TS_FREQ_CTRL_UPPER_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10404,
	0,
	2,
	soc_CMIC_TS_FREQ_CTRL_UPPER_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TS_FREQ_CTRL_UPPER_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10404,
	0,
	2,
	soc_CMIC_TS_FREQ_CTRL_UPPER_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_1_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10420,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_CMIC_TS_GPIO_1_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_1_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10420,
	0,
	1,
	soc_CMIC_TS_GPIO_1_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_1_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10420,
	0,
	2,
	soc_CMIC_TS_GPIO_1_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_1_DOWN_EVENT_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10428,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_1_DOWN_EVENT_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10428,
	0,
	2,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_1_DOWN_EVENT_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10428,
	0,
	1,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_1_OUTPUT_ENABLEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10478,
	0,
	1,
	soc_CMIC_TS_GPIO_1_OUTPUT_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_1_OUTPUT_ENABLE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10478,
	0,
	1,
	soc_CMIC_TS_GPIO_1_OUTPUT_ENABLE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_1_PHASE_ADJUSTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1047c,
	0,
	1,
	soc_CMIC_TS_GPIO_1_PHASE_ADJUSTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_1_PHASE_ADJUST_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1047c,
	0,
	1,
	soc_CMIC_TS_GPIO_1_PHASE_ADJUST_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_1_UP_EVENT_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10424,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_1_UP_EVENT_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10424,
	0,
	2,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_1_UP_EVENT_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10424,
	0,
	1,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_2_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1042c,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_CMIC_TS_GPIO_1_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_2_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1042c,
	0,
	1,
	soc_CMIC_TS_GPIO_1_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_2_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1042c,
	0,
	2,
	soc_CMIC_TS_GPIO_1_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_2_DOWN_EVENT_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10434,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_2_DOWN_EVENT_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10434,
	0,
	2,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_2_DOWN_EVENT_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10434,
	0,
	1,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_2_OUTPUT_ENABLEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10480,
	0,
	1,
	soc_CMIC_TS_GPIO_1_OUTPUT_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_2_OUTPUT_ENABLE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10480,
	0,
	1,
	soc_CMIC_TS_GPIO_1_OUTPUT_ENABLE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_2_PHASE_ADJUSTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10484,
	0,
	1,
	soc_CMIC_TS_GPIO_1_PHASE_ADJUSTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_2_PHASE_ADJUST_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10484,
	0,
	1,
	soc_CMIC_TS_GPIO_1_PHASE_ADJUST_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_2_UP_EVENT_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10430,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_2_UP_EVENT_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10430,
	0,
	2,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_2_UP_EVENT_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10430,
	0,
	1,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_3_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10438,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_CMIC_TS_GPIO_1_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_3_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10438,
	0,
	1,
	soc_CMIC_TS_GPIO_1_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_3_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10438,
	0,
	2,
	soc_CMIC_TS_GPIO_1_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_3_DOWN_EVENT_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10440,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_3_DOWN_EVENT_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10440,
	0,
	2,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_3_DOWN_EVENT_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10440,
	0,
	1,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_3_OUTPUT_ENABLEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10488,
	0,
	1,
	soc_CMIC_TS_GPIO_1_OUTPUT_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_3_OUTPUT_ENABLE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10488,
	0,
	1,
	soc_CMIC_TS_GPIO_1_OUTPUT_ENABLE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_3_PHASE_ADJUSTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1048c,
	0,
	1,
	soc_CMIC_TS_GPIO_1_PHASE_ADJUSTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_3_PHASE_ADJUST_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1048c,
	0,
	1,
	soc_CMIC_TS_GPIO_1_PHASE_ADJUST_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_3_UP_EVENT_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1043c,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_3_UP_EVENT_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1043c,
	0,
	2,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_3_UP_EVENT_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1043c,
	0,
	1,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_4_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10444,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_CMIC_TS_GPIO_1_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_4_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10444,
	0,
	1,
	soc_CMIC_TS_GPIO_1_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_4_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10444,
	0,
	2,
	soc_CMIC_TS_GPIO_1_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_4_DOWN_EVENT_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1044c,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_4_DOWN_EVENT_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1044c,
	0,
	2,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_4_DOWN_EVENT_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1044c,
	0,
	1,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_4_OUTPUT_ENABLEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10490,
	0,
	1,
	soc_CMIC_TS_GPIO_1_OUTPUT_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_4_OUTPUT_ENABLE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10490,
	0,
	1,
	soc_CMIC_TS_GPIO_1_OUTPUT_ENABLE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_4_PHASE_ADJUSTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10494,
	0,
	1,
	soc_CMIC_TS_GPIO_1_PHASE_ADJUSTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_4_PHASE_ADJUST_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10494,
	0,
	1,
	soc_CMIC_TS_GPIO_1_PHASE_ADJUST_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_4_UP_EVENT_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10448,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_4_UP_EVENT_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10448,
	0,
	2,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_4_UP_EVENT_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10448,
	0,
	1,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_5_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10450,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_CMIC_TS_GPIO_1_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_5_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10450,
	0,
	1,
	soc_CMIC_TS_GPIO_1_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_5_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10450,
	0,
	2,
	soc_CMIC_TS_GPIO_1_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_5_DOWN_EVENT_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10458,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_5_DOWN_EVENT_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10458,
	0,
	2,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_5_DOWN_EVENT_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10458,
	0,
	1,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_5_OUTPUT_ENABLEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10498,
	0,
	1,
	soc_CMIC_TS_GPIO_1_OUTPUT_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_5_OUTPUT_ENABLE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10498,
	0,
	1,
	soc_CMIC_TS_GPIO_1_OUTPUT_ENABLE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_5_PHASE_ADJUSTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1049c,
	0,
	1,
	soc_CMIC_TS_GPIO_1_PHASE_ADJUSTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_5_PHASE_ADJUST_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1049c,
	0,
	1,
	soc_CMIC_TS_GPIO_1_PHASE_ADJUST_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_5_UP_EVENT_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10454,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_5_UP_EVENT_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10454,
	0,
	2,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_5_UP_EVENT_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10454,
	0,
	1,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_6_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1045c,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_CMIC_TS_GPIO_1_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_6_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1045c,
	0,
	1,
	soc_CMIC_TS_GPIO_1_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_6_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1045c,
	0,
	2,
	soc_CMIC_TS_GPIO_1_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_6_DOWN_EVENT_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10464,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_6_DOWN_EVENT_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10464,
	0,
	2,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_6_DOWN_EVENT_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10464,
	0,
	1,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_6_OUTPUT_ENABLEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x104a0,
	0,
	1,
	soc_CMIC_TS_GPIO_1_OUTPUT_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_6_OUTPUT_ENABLE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x104a0,
	0,
	1,
	soc_CMIC_TS_GPIO_1_OUTPUT_ENABLE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_6_PHASE_ADJUSTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x104a4,
	0,
	1,
	soc_CMIC_TS_GPIO_1_PHASE_ADJUSTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_6_PHASE_ADJUST_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x104a4,
	0,
	1,
	soc_CMIC_TS_GPIO_1_PHASE_ADJUST_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_6_UP_EVENT_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10460,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_6_UP_EVENT_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10460,
	0,
	2,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TS_GPIO_6_UP_EVENT_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10460,
	0,
	1,
	soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TS_INPUT_TIME_FIFO_IDr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10410,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TS_INPUT_TIME_FIFO_IDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TS_INPUT_TIME_FIFO_ID_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10410,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TS_INPUT_TIME_FIFO_ID_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TS_INPUT_TIME_FIFO_ID_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10410,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TS_INPUT_TIME_FIFO_ID_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TS_INPUT_TIME_FIFO_TSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1040c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_TS_INPUT_TIME_FIFO_TSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TS_INPUT_TIME_FIFO_TS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1040c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_TS_INPUT_TIME_FIFO_TS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TS_INPUT_TIME_FIFO_TS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1040c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_TS_INPUT_TIME_FIFO_TS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1046c,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1046c,
	0,
	2,
	soc_CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1046c,
	0,
	2,
	soc_CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TS_L1_CLK_RECOVERED_CLK_COUNT_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10468,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TS_L1_CLK_RECOVERED_CLK_COUNT_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10468,
	0,
	2,
	soc_CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TS_L1_CLK_RECOVERED_CLK_COUNT_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10468,
	0,
	2,
	soc_CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TS_LCPLL_CLK_COUNT_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10470,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TS_LCPLL_CLK_COUNT_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10470,
	0,
	2,
	soc_CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TS_LCPLL_CLK_COUNT_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10470,
	0,
	2,
	soc_CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TS_TIME_CAPTURE_CTRLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10408,
	SOC_REG_FLAG_SIGNAL,
	5,
	soc_CMIC_TS_TIME_CAPTURE_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TS_TIME_CAPTURE_CTRL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10408,
	0,
	5,
	soc_CMIC_TS_TIME_CAPTURE_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TS_TIME_CAPTURE_CTRL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10408,
	0,
	5,
	soc_CMIC_TS_TIME_CAPTURE_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TXBUF_CMC0_PKT_CNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b010,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TXBUF_CMC0_PKT_CNT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b010,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TXBUF_CMC0_PKT_CNT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b010,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TXBUF_CMC1_PKT_CNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b014,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TXBUF_CMC1_PKT_CNT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b014,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TXBUF_CMC1_PKT_CNT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b014,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TXBUF_CMC2_PKT_CNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b018,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TXBUF_CMC2_PKT_CNT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b018,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TXBUF_CMC2_PKT_CNT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b018,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TXBUF_CONFIGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b034,
	0,
	3,
	soc_CMIC_TXBUF_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TXBUF_CONFIG_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b034,
	0,
	3,
	soc_CMIC_TXBUF_CONFIG_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TXBUF_CONFIG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b034,
	0,
	3,
	soc_CMIC_TXBUF_CONFIG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIESr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b030,
	0,
	1,
	soc_CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIESr_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIES_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b030,
	0,
	1,
	soc_CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIES_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIES_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b030,
	0,
	1,
	soc_CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIES_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIESr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b028,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIESr_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIES_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b028,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIES_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIES_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b028,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIES_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TXBUF_DEBUGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b01c,
	SOC_REG_FLAG_RO,
	5,
	soc_CMIC_TXBUF_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x0030c300, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TXBUF_DEBUG_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b01c,
	SOC_REG_FLAG_RO,
	5,
	soc_CMIC_TXBUF_DEBUG_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x0030c300, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TXBUF_DEBUG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b01c,
	SOC_REG_FLAG_RO,
	5,
	soc_CMIC_TXBUF_DEBUG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x0030c300, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TXBUF_ECCERR_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b040,
	0,
	4,
	soc_CMIC_TXBUF_ECCERR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TXBUF_ECCERR_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b040,
	0,
	4,
	soc_CMIC_TXBUF_ECCERR_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TXBUF_IPINTF_BUF_DEPTHr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b024,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_RXBUF_EPINTF_BUF_DEPTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TXBUF_IPINTF_BUF_DEPTH_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b024,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_RXBUF_EPINTF_BUF_DEPTH_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TXBUF_IPINTF_BUF_DEPTH_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b024,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_RXBUF_EPINTF_BUF_DEPTH_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TXBUF_IPINTF_INTERFACE_CREDITSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b02c,
	0,
	3,
	soc_CMIC_TXBUF_IPINTF_INTERFACE_CREDITSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TXBUF_IPINTF_INTERFACE_CREDITS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b02c,
	0,
	3,
	soc_CMIC_TXBUF_IPINTF_INTERFACE_CREDITS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TXBUF_IPINTF_INTERFACE_CREDITS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b02c,
	0,
	3,
	soc_CMIC_TXBUF_IPINTF_INTERFACE_CREDITS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TXBUF_MAX_BUF_LIMITSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b000,
	0,
	4,
	soc_CMIC_TXBUF_MAX_BUF_LIMITSr_fields,
	SOC_RESET_VAL_DEC(0x00514514, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TXBUF_MAX_BUF_LIMITS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b000,
	0,
	4,
	soc_CMIC_TXBUF_MAX_BUF_LIMITS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00514514, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TXBUF_MAX_BUF_LIMITS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b000,
	0,
	4,
	soc_CMIC_TXBUF_MAX_BUF_LIMITS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00514514, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TXBUF_MIN_BUF_LIMITSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b004,
	0,
	4,
	soc_CMIC_TXBUF_MIN_BUF_LIMITSr_fields,
	SOC_RESET_VAL_DEC(0x00104104, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TXBUF_MIN_BUF_LIMITS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b004,
	0,
	4,
	soc_CMIC_TXBUF_MIN_BUF_LIMITS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00104104, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TXBUF_MIN_BUF_LIMITS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b004,
	0,
	4,
	soc_CMIC_TXBUF_MIN_BUF_LIMITS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00104104, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TXBUF_RPE_PKT_CNTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b00c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TXBUF_RPE_PKT_CNT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b00c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TXBUF_RPE_PKT_CNT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b00c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TXBUF_STATr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b038,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TXBUF_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TXBUF_STAT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b038,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TXBUF_STAT_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TXBUF_STAT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b038,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_TXBUF_STAT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_TXBUF_STAT_CLRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b03c,
	0,
	2,
	soc_CMIC_TXBUF_STAT_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_TXBUF_STAT_CLR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b03c,
	0,
	2,
	soc_CMIC_TXBUF_STAT_CLR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_TXBUF_STAT_CLR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1b03c,
	0,
	2,
	soc_CMIC_TXBUF_STAT_CLR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CMIC_TX_PAUSE_CAPABILITYr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd5c,
	0,
	1,
	soc_CMIC_TX_PAUSE_CAPABILITYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CMIC_TX_PAUSE_OVERRIDE_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd64,
	0,
	1,
	soc_CMIC_TX_PAUSE_OVERRIDE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CMIC_TX_PAUSE_STATr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xd3c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_RX_PAUSE_STATr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART0_CPRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x30f4,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_UART0_CPRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART0_CPR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x30f4,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_UART0_CPR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART0_CPR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x30f4,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_UART0_CPR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART0_CTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x30fc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_UART0_CTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART0_CTR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x30fc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_UART0_CTR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART0_CTR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x30fc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_UART0_CTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART0_DLH_IERr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3004,
	0,
	2,
	soc_CMIC_UART0_DLH_IERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART0_DLH_IER_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3004,
	0,
	2,
	soc_CMIC_UART0_DLH_IER_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART0_DLH_IER_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3004,
	0,
	2,
	soc_CMIC_UART0_DLH_IER_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART0_DMASAr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x30a8,
	0,
	2,
	soc_CMIC_UART0_DMASAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART0_DMASA_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x30a8,
	0,
	2,
	soc_CMIC_UART0_DMASA_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART0_DMASA_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x30a8,
	0,
	2,
	soc_CMIC_UART0_DMASA_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART0_FARr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3070,
	0,
	2,
	soc_CMIC_UART0_FARr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART0_FAR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3070,
	0,
	2,
	soc_CMIC_UART0_FAR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART0_FAR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3070,
	0,
	2,
	soc_CMIC_UART0_FAR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART0_HTXr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x30a4,
	0,
	2,
	soc_CMIC_UART0_HTXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART0_HTX_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x30a4,
	0,
	2,
	soc_CMIC_UART0_HTX_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART0_HTX_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x30a4,
	0,
	2,
	soc_CMIC_UART0_HTX_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART0_IIR_FCRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3008,
	0,
	2,
	soc_CMIC_UART0_IIR_FCRr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART0_IIR_FCR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3008,
	0,
	2,
	soc_CMIC_UART0_IIR_FCR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART0_IIR_FCR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3008,
	0,
	2,
	soc_CMIC_UART0_IIR_FCR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART0_LCRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x300c,
	0,
	8,
	soc_CMIC_UART0_LCRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART0_LCR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x300c,
	0,
	8,
	soc_CMIC_UART0_LCR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART0_LCR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x300c,
	0,
	8,
	soc_CMIC_UART0_LCR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART0_LPDLHr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3024,
	0,
	2,
	soc_CMIC_UART0_LPDLHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART0_LPDLH_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3024,
	0,
	2,
	soc_CMIC_UART0_LPDLH_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART0_LPDLH_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3024,
	0,
	2,
	soc_CMIC_UART0_LPDLH_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART0_LPDLLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3020,
	0,
	2,
	soc_CMIC_UART0_LPDLLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART0_LPDLL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3020,
	0,
	2,
	soc_CMIC_UART0_LPDLL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART0_LPDLL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3020,
	0,
	2,
	soc_CMIC_UART0_LPDLL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART0_LSRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3014,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_UART0_LSRr_fields,
	SOC_RESET_VAL_DEC(0x00000060, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART0_LSR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3014,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_UART0_LSR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000060, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART0_LSR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3014,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_UART0_LSR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000060, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART0_MCRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3010,
	0,
	2,
	soc_CMIC_UART0_MCRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART0_MCR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3010,
	0,
	2,
	soc_CMIC_UART0_MCR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART0_MCR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3010,
	0,
	2,
	soc_CMIC_UART0_MCR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART0_MSRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3018,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_UART0_MSRr_fields,
	SOC_RESET_VAL_DEC(0x00000033, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART0_MSR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3018,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_UART0_MSR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000033, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART0_MSR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3018,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_UART0_MSR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000033, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART0_RBR_THR_DLLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3000,
	0,
	2,
	soc_CMIC_UART0_RBR_THR_DLLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART0_RBR_THR_DLL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3000,
	0,
	2,
	soc_CMIC_UART0_RBR_THR_DLL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART0_RBR_THR_DLL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3000,
	0,
	2,
	soc_CMIC_UART0_RBR_THR_DLL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART0_RFLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3084,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_UART0_RFLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART0_RFL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3084,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_UART0_RFL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART0_RFL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3084,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_UART0_RFL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART0_RFWr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3078,
	0,
	2,
	soc_CMIC_UART0_RFWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART0_RFW_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3078,
	0,
	2,
	soc_CMIC_UART0_RFW_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART0_RFW_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3078,
	0,
	2,
	soc_CMIC_UART0_RFW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART0_SBCRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3090,
	0,
	2,
	soc_CMIC_UART0_SBCRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART0_SBCR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3090,
	0,
	2,
	soc_CMIC_UART0_SBCR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART0_SBCR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3090,
	0,
	2,
	soc_CMIC_UART0_SBCR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART0_SCRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x301c,
	0,
	2,
	soc_CMIC_UART0_SCRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART0_SCR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x301c,
	0,
	2,
	soc_CMIC_UART0_SCR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART0_SCR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x301c,
	0,
	2,
	soc_CMIC_UART0_SCR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART0_SDMAMr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3094,
	0,
	2,
	soc_CMIC_UART0_SDMAMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART0_SDMAM_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3094,
	0,
	2,
	soc_CMIC_UART0_SDMAM_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART0_SDMAM_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3094,
	0,
	2,
	soc_CMIC_UART0_SDMAM_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART0_SFEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3098,
	0,
	2,
	soc_CMIC_UART0_SFEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART0_SFE_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3098,
	0,
	2,
	soc_CMIC_UART0_SFE_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART0_SFE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3098,
	0,
	2,
	soc_CMIC_UART0_SFE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART0_SRBR_STHRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3030,
	0,
	2,
	soc_CMIC_UART0_SRBR_STHRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART0_SRBR_STHR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	16,
	0x3030,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_CMIC_UART0_SRBR_STHR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART0_SRBR_STHR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	16,
	0x3030,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_CMIC_UART0_SRBR_STHR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART0_SRRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3088,
	0,
	2,
	soc_CMIC_UART0_SRRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART0_SRR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3088,
	0,
	2,
	soc_CMIC_UART0_SRR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART0_SRR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3088,
	0,
	2,
	soc_CMIC_UART0_SRR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART0_SRTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x309c,
	0,
	2,
	soc_CMIC_UART0_SRTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART0_SRTSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x308c,
	0,
	2,
	soc_CMIC_UART0_SRTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART0_SRTS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x308c,
	0,
	2,
	soc_CMIC_UART0_SRTS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART0_SRTS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x308c,
	0,
	2,
	soc_CMIC_UART0_SRTS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART0_SRT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x309c,
	0,
	2,
	soc_CMIC_UART0_SRT_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART0_SRT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x309c,
	0,
	2,
	soc_CMIC_UART0_SRT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART0_STETr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x30a0,
	0,
	2,
	soc_CMIC_UART0_STETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART0_STET_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x30a0,
	0,
	2,
	soc_CMIC_UART0_STET_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART0_STET_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x30a0,
	0,
	2,
	soc_CMIC_UART0_STET_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART0_TFLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3080,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_UART0_TFLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART0_TFL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3080,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_UART0_TFL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART0_TFL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3080,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_UART0_TFL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART0_TFRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3074,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_UART0_TFRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART0_TFR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3074,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_UART0_TFR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART0_TFR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x3074,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_UART0_TFR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART0_UCVr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x30f8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_UART0_UCVr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART0_UCV_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x30f8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_UART0_UCV_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART0_UCV_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x30f8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_UART0_UCV_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART0_USRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x307c,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_UART0_USRr_fields,
	SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART0_USR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x307c,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_UART0_USR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART0_USR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x307c,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_UART0_USR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART1_CPRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x40f4,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_UART0_CPRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART1_CPR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x40f4,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_UART0_CPR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART1_CPR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x40f4,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_UART0_CPR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART1_CTRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x40fc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_UART0_CTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART1_CTR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x40fc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_UART0_CTR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART1_CTR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x40fc,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_UART0_CTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART1_DLH_IERr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4004,
	0,
	2,
	soc_CMIC_UART0_DLH_IERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART1_DLH_IER_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4004,
	0,
	2,
	soc_CMIC_UART0_DLH_IER_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART1_DLH_IER_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4004,
	0,
	2,
	soc_CMIC_UART0_DLH_IER_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART1_DMASAr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x40a8,
	0,
	2,
	soc_CMIC_UART0_DMASAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART1_DMASA_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x40a8,
	0,
	2,
	soc_CMIC_UART0_DMASA_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART1_DMASA_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x40a8,
	0,
	2,
	soc_CMIC_UART0_DMASA_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART1_FARr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4070,
	0,
	2,
	soc_CMIC_UART0_FARr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART1_FAR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4070,
	0,
	2,
	soc_CMIC_UART0_FAR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART1_FAR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4070,
	0,
	2,
	soc_CMIC_UART0_FAR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART1_HTXr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x40a4,
	0,
	2,
	soc_CMIC_UART0_HTXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART1_HTX_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x40a4,
	0,
	2,
	soc_CMIC_UART0_HTX_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART1_HTX_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x40a4,
	0,
	2,
	soc_CMIC_UART0_HTX_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART1_IIR_FCRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4008,
	0,
	2,
	soc_CMIC_UART0_IIR_FCRr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART1_IIR_FCR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4008,
	0,
	2,
	soc_CMIC_UART0_IIR_FCR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART1_IIR_FCR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4008,
	0,
	2,
	soc_CMIC_UART0_IIR_FCR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART1_LCRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x400c,
	0,
	8,
	soc_CMIC_UART0_LCRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART1_LCR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x400c,
	0,
	8,
	soc_CMIC_UART0_LCR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART1_LCR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x400c,
	0,
	8,
	soc_CMIC_UART0_LCR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART1_LPDLHr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4024,
	0,
	2,
	soc_CMIC_UART0_LPDLHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART1_LPDLH_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4024,
	0,
	2,
	soc_CMIC_UART0_LPDLH_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART1_LPDLH_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4024,
	0,
	2,
	soc_CMIC_UART0_LPDLH_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART1_LPDLLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4020,
	0,
	2,
	soc_CMIC_UART0_LPDLLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART1_LPDLL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4020,
	0,
	2,
	soc_CMIC_UART0_LPDLL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART1_LPDLL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4020,
	0,
	2,
	soc_CMIC_UART0_LPDLL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART1_LSRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4014,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_UART0_LSRr_fields,
	SOC_RESET_VAL_DEC(0x00000060, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART1_LSR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4014,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_UART0_LSR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000060, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART1_LSR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4014,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_UART0_LSR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000060, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART1_MCRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4010,
	0,
	2,
	soc_CMIC_UART0_MCRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART1_MCR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4010,
	0,
	2,
	soc_CMIC_UART0_MCR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART1_MCR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4010,
	0,
	2,
	soc_CMIC_UART0_MCR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART1_MSRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4018,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_UART0_MSRr_fields,
	SOC_RESET_VAL_DEC(0x00000033, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART1_MSR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4018,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_UART0_MSR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000033, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART1_MSR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4018,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_UART0_MSR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000033, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART1_RBR_THR_DLLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4000,
	0,
	2,
	soc_CMIC_UART0_RBR_THR_DLLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART1_RBR_THR_DLL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4000,
	0,
	2,
	soc_CMIC_UART0_RBR_THR_DLL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART1_RBR_THR_DLL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4000,
	0,
	2,
	soc_CMIC_UART0_RBR_THR_DLL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART1_RFLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4084,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_UART0_RFLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART1_RFL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4084,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_UART0_RFL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART1_RFL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4084,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_UART0_RFL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART1_RFWr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4078,
	0,
	2,
	soc_CMIC_UART0_RFWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART1_RFW_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4078,
	0,
	2,
	soc_CMIC_UART0_RFW_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART1_RFW_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4078,
	0,
	2,
	soc_CMIC_UART0_RFW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART1_SBCRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4090,
	0,
	2,
	soc_CMIC_UART0_SBCRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART1_SBCR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4090,
	0,
	2,
	soc_CMIC_UART0_SBCR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART1_SBCR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4090,
	0,
	2,
	soc_CMIC_UART0_SBCR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART1_SCRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x401c,
	0,
	2,
	soc_CMIC_UART0_SCRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART1_SCR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x401c,
	0,
	2,
	soc_CMIC_UART0_SCR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART1_SCR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x401c,
	0,
	2,
	soc_CMIC_UART0_SCR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART1_SDMAMr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4094,
	0,
	2,
	soc_CMIC_UART0_SDMAMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART1_SDMAM_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4094,
	0,
	2,
	soc_CMIC_UART0_SDMAM_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART1_SDMAM_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4094,
	0,
	2,
	soc_CMIC_UART0_SDMAM_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART1_SFEr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4098,
	0,
	2,
	soc_CMIC_UART0_SFEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART1_SFE_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4098,
	0,
	2,
	soc_CMIC_UART0_SFE_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART1_SFE_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4098,
	0,
	2,
	soc_CMIC_UART0_SFE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART1_SRBR_STHRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4030,
	0,
	2,
	soc_CMIC_UART0_SRBR_STHRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART1_SRBR_STHR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	16,
	0x4030,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_CMIC_UART0_SRBR_STHR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART1_SRBR_STHR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	16,
	0x4030,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_CMIC_UART0_SRBR_STHR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART1_SRRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4088,
	0,
	2,
	soc_CMIC_UART0_SRRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART1_SRR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4088,
	0,
	2,
	soc_CMIC_UART0_SRR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART1_SRR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4088,
	0,
	2,
	soc_CMIC_UART0_SRR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART1_SRTr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x409c,
	0,
	2,
	soc_CMIC_UART0_SRTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART1_SRTSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x408c,
	0,
	2,
	soc_CMIC_UART0_SRTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART1_SRTS_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x408c,
	0,
	2,
	soc_CMIC_UART0_SRTS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART1_SRTS_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x408c,
	0,
	2,
	soc_CMIC_UART0_SRTS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART1_SRT_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x409c,
	0,
	2,
	soc_CMIC_UART0_SRT_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART1_SRT_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x409c,
	0,
	2,
	soc_CMIC_UART0_SRT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART1_STETr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x40a0,
	0,
	2,
	soc_CMIC_UART0_STETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART1_STET_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x40a0,
	0,
	2,
	soc_CMIC_UART0_STET_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART1_STET_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x40a0,
	0,
	2,
	soc_CMIC_UART0_STET_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART1_TFLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4080,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_UART0_TFLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART1_TFL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4080,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_UART0_TFL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART1_TFL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4080,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_UART0_TFL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART1_TFRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4074,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_UART0_TFRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART1_TFR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4074,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_UART0_TFR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART1_TFR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x4074,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_UART0_TFR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART1_UCVr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x40f8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_UART0_UCVr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART1_UCV_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x40f8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_UART0_UCV_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART1_UCV_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x40f8,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_UART0_UCV_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UART1_USRr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x407c,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_UART0_USRr_fields,
	SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UART1_USR_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x407c,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_UART0_USR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UART1_USR_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x407c,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_UART0_USR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UC0_CONFIGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1020c,
	0,
	1,
	soc_CMIC_UC0_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UC0_CONFIG_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1020c,
	0,
	1,
	soc_CMIC_UC0_CONFIG_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UC0_CONFIG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x1020c,
	0,
	1,
	soc_CMIC_UC0_CONFIG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CMIC_UC1_CONFIGr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10210,
	0,
	1,
	soc_CMIC_UC0_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CMIC_UC1_CONFIG_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10210,
	0,
	1,
	soc_CMIC_UC0_CONFIG_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0)
    { /* SOC_REG_INT_CMIC_UC1_CONFIG_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10210,
	0,
	1,
	soc_CMIC_UC0_CONFIG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x584,
	0,
	21,
	soc_CMIC_XGXS0_PLL_CONTROL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000049, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x588,
	0,
	12,
	soc_CMIC_XGXS0_PLL_CONTROL_2r_fields,
	SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x58c,
	0,
	1,
	soc_CMIC_XGXS0_PLL_CONTROL_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x590,
	0,
	1,
	soc_CMIC_XGXS0_PLL_CONTROL_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_1_BCM56142_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x584,
	0,
	5,
	soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56142_A0r_fields,
	SOC_RESET_VAL_DEC(0x000c8000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_1_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x584,
	0,
	1,
	soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_1_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x584,
	0,
	1,
	soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_1_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x584,
	0,
	5,
	soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x197d1914, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_1_BCM88732_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x584,
	0,
	1,
	soc_CMIC_XGXS0_PLL_CONTROL_1_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x01f4000c, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_1_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x584,
	0,
	5,
	soc_CMIC_XGXS0_PLL_CONTROL_1_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x05141414, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_2_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x588,
	0,
	1,
	soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_2_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x588,
	0,
	1,
	soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_2_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x588,
	0,
	7,
	soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x0064c000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_2_BCM88732_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x588,
	0,
	1,
	soc_CMIC_XGXS0_PLL_CONTROL_2_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00a6c019, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_2_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x588,
	0,
	7,
	soc_CMIC_XGXS0_PLL_CONTROL_2_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x0064c000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_3_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x58c,
	0,
	1,
	soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_3_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x58c,
	0,
	6,
	soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000007d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_3_BCM88732_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x58c,
	0,
	1,
	soc_CMIC_XGXS0_PLL_CONTROL_3_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000a1, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_3_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x58c,
	0,
	6,
	soc_CMIC_XGXS0_PLL_CONTROL_3_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_4_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x590,
	0,
	1,
	soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_4_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x590,
	0,
	16,
	soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x35c00000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_4_BCM88732_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x590,
	0,
	1,
	soc_CMIC_XGXS0_PLL_CONTROL_4_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x05640000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_4_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x590,
	0,
	16,
	soc_CMIC_XGXS0_PLL_CONTROL_4_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x15c00000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS0_PLL_STATUSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x594,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_XGXS0_PLL_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_XGXS0_PLL_STATUS_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x594,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_XGXS0_PLL_STATUS_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS0_PLL_STATUS_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x594,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_XGXS0_PLL_STATUS_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x58c,
	0,
	21,
	soc_CMIC_XGXS0_PLL_CONTROL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000049, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x590,
	0,
	12,
	soc_CMIC_XGXS1_PLL_CONTROL_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5a0,
	0,
	1,
	soc_CMIC_XGXS0_PLL_CONTROL_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5a4,
	0,
	1,
	soc_CMIC_XGXS0_PLL_CONTROL_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_1_BCM56142_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x598,
	0,
	4,
	soc_CMIC_XGXS1_PLL_CONTROL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_1_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x598,
	0,
	1,
	soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_1_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x598,
	0,
	1,
	soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_1_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x598,
	0,
	1,
	soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_1_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x598,
	0,
	5,
	soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x197d1914, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_1_BCM88732_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x598,
	0,
	1,
	soc_CMIC_XGXS0_PLL_CONTROL_1_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x01f4000c, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_1_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x598,
	0,
	5,
	soc_CMIC_XGXS0_PLL_CONTROL_1_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x05141414, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_2_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x59c,
	0,
	1,
	soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_2_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x59c,
	0,
	1,
	soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_2_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x59c,
	0,
	1,
	soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_2_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x59c,
	0,
	7,
	soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x0064c000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_2_BCM88732_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x59c,
	0,
	1,
	soc_CMIC_XGXS0_PLL_CONTROL_2_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00a6c019, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_2_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x59c,
	0,
	7,
	soc_CMIC_XGXS0_PLL_CONTROL_2_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x0064c000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_3_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5a0,
	0,
	1,
	soc_CMIC_XGXS0_PLL_CONTROL_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_3_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5a0,
	0,
	1,
	soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_3_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5a0,
	0,
	6,
	soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000007d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_3_BCM88732_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5a0,
	0,
	1,
	soc_CMIC_XGXS0_PLL_CONTROL_3_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000a1, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_3_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5a0,
	0,
	6,
	soc_CMIC_XGXS0_PLL_CONTROL_3_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_4_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5a4,
	0,
	1,
	soc_CMIC_XGXS0_PLL_CONTROL_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_4_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5a4,
	0,
	1,
	soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_4_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5a4,
	0,
	16,
	soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x35c00000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_4_BCM88732_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5a4,
	0,
	1,
	soc_CMIC_XGXS1_PLL_CONTROL_4r_fields,
	SOC_RESET_VAL_DEC(0x15200000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_4_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5a4,
	0,
	16,
	soc_CMIC_XGXS0_PLL_CONTROL_4_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x15c00000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS1_PLL_STATUSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5a8,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_XGXS0_PLL_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_XGXS1_PLL_STATUS_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5a8,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_XGXS0_PLL_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_XGXS1_PLL_STATUS_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5a8,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_XGXS0_PLL_STATUS_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS1_PLL_STATUS_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5a8,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_XGXS0_PLL_STATUS_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5ac,
	0,
	1,
	soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5b0,
	0,
	1,
	soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5b4,
	0,
	1,
	soc_CMIC_XGXS0_PLL_CONTROL_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5b8,
	0,
	1,
	soc_CMIC_XGXS0_PLL_CONTROL_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_1_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5ac,
	0,
	1,
	soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_1_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5ac,
	0,
	1,
	soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_1_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5ac,
	0,
	5,
	soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x197d1914, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_1_BCM88732_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5ac,
	0,
	1,
	soc_CMIC_XGXS2_PLL_CONTROL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_1_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5ac,
	0,
	5,
	soc_CMIC_XGXS0_PLL_CONTROL_1_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x05141414, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_2_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5b0,
	0,
	1,
	soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_2_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5b0,
	0,
	1,
	soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_2_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5b0,
	0,
	7,
	soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x0064c000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_2_BCM88732_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5b0,
	0,
	1,
	soc_CMIC_XGXS2_PLL_CONTROL_2r_fields,
	SOC_RESET_VAL_DEC(0x00a6c032, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_2_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5b0,
	0,
	7,
	soc_CMIC_XGXS0_PLL_CONTROL_2_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x0064c000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_3_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5b4,
	0,
	1,
	soc_CMIC_XGXS0_PLL_CONTROL_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_3_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5b4,
	0,
	1,
	soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_3_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5b4,
	0,
	6,
	soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000007d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_3_BCM88732_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5b4,
	0,
	1,
	soc_CMIC_XGXS2_PLL_CONTROL_3r_fields,
	SOC_RESET_VAL_DEC(0x00000141, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_3_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5b4,
	0,
	6,
	soc_CMIC_XGXS0_PLL_CONTROL_3_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_4_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5b8,
	0,
	1,
	soc_CMIC_XGXS0_PLL_CONTROL_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_4_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5b8,
	0,
	1,
	soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_4_BCM56840_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5b8,
	0,
	16,
	soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x35c00000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_4_BCM88732_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5b8,
	0,
	1,
	soc_CMIC_XGXS2_PLL_CONTROL_4r_fields,
	SOC_RESET_VAL_DEC(0x25800000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_4_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5b8,
	0,
	16,
	soc_CMIC_XGXS0_PLL_CONTROL_4_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x15c00000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS2_PLL_STATUSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5bc,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_XGXS0_PLL_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_CMIC_XGXS2_PLL_STATUS_BCM56334_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5bc,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_XGXS0_PLL_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_XGXS2_PLL_STATUS_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5bc,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_XGXS0_PLL_STATUS_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS2_PLL_STATUS_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x5bc,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_XGXS0_PLL_STATUS_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CMIC_XGXS3_PLL_CONTROL_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe50,
	0,
	5,
	soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x197d1914, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CMIC_XGXS3_PLL_CONTROL_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe54,
	0,
	7,
	soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x0064c000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CMIC_XGXS3_PLL_CONTROL_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe58,
	0,
	6,
	soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000007d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CMIC_XGXS3_PLL_CONTROL_4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe5c,
	0,
	16,
	soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x35c00000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS3_PLL_CONTROL_1_BCM88732_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe50,
	0,
	1,
	soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS3_PLL_CONTROL_1_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe50,
	0,
	5,
	soc_CMIC_XGXS0_PLL_CONTROL_1_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x05141414, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS3_PLL_CONTROL_2_BCM88732_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe54,
	0,
	1,
	soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS3_PLL_CONTROL_2_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe54,
	0,
	7,
	soc_CMIC_XGXS0_PLL_CONTROL_2_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x0064c000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS3_PLL_CONTROL_3_BCM88732_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe58,
	0,
	1,
	soc_CMIC_XGXS0_PLL_CONTROL_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS3_PLL_CONTROL_3_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe58,
	0,
	6,
	soc_CMIC_XGXS0_PLL_CONTROL_3_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS3_PLL_CONTROL_4_BCM88732_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe5c,
	0,
	1,
	soc_CMIC_XGXS0_PLL_CONTROL_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS3_PLL_CONTROL_4_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe5c,
	0,
	16,
	soc_CMIC_XGXS0_PLL_CONTROL_4_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x15c00000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS3_PLL_STATUSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe60,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_XGXS0_PLL_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS3_PLL_STATUS_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0xe60,
	SOC_REG_FLAG_RO,
	2,
	soc_CMIC_XGXS0_PLL_STATUS_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x500,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x504,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x508,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x50c,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x510,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_5r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x514,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_6r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x518,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_7r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x51c,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_8r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x520,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_9r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x524,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_10r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x528,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_11r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x52c,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_12r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x530,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_13r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x534,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_14r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x538,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_15r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x53c,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_16r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x540,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_17r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x544,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_18r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x548,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_19r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x54c,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_20r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x550,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_21r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x554,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_22r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x558,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_23r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x55c,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_24r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x560,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_0_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x500,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_0_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x500,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_0_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x500,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_10_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x528,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_10_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x528,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_10_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x528,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_11_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x52c,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_11_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x52c,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_11_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x52c,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_12_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x530,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_12_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x530,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_12_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x530,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_13_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x534,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_13_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x534,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_13_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x534,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_14_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x538,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_14_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x538,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_14_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x538,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_15_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x53c,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_15_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x53c,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_15_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x53c,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_16_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x540,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_16_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x540,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_16_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x540,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_17_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x544,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_17_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x544,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_17_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x544,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_18_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x548,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_18_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x548,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_18_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x548,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_19_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x54c,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_19_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x54c,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_19_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x54c,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_1_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x504,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_1_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x504,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_1_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x504,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_20_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x550,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_20_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x550,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_21_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x554,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_21_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x554,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_22_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x558,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_22_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x558,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_23_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x55c,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_23_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x55c,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_24_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x560,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_24_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x560,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_2_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x508,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_2_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x508,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_2_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x508,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_3_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x50c,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_3_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x50c,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_3_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x50c,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_4_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x510,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_4_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x510,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_4_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x510,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_5_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x514,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_5_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x514,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_5_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x514,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_6_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x518,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_6_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x518,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_6_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x518,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_7_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x51c,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_7_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x51c,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_7_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x51c,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_8_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x520,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_8_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x520,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_8_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x520,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_9_BCM56624_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x524,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_9_BCM56634_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x524,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_9_BCM88750_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x524,
	0,
	4,
	soc_CMIC_XGXS_MDIO_CONFIG_0_BCM88750_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_CMIC_XGXS_PLL_CONTROL_1r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x584,
	0,
	7,
	soc_CMIC_XGXS_PLL_CONTROL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_CMIC_XGXS_PLL_CONTROL_2r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x588,
	0,
	5,
	soc_CMIC_XGXS_PLL_CONTROL_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_CMIC_XGXS_PLL_CONTROL_3r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x58c,
	0,
	1,
	soc_CMIC_XGXS_PLL_CONTROL_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_CMIC_XGXS_PLL_CONTROL_4r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x590,
	0,
	3,
	soc_CMIC_XGXS_PLL_CONTROL_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CMIC_XGXS_PLL_CONTROL_1_BCM53314_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x584,
	0,
	6,
	soc_CMIC_XGXS_PLL_CONTROL_1_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_XGXS_PLL_CONTROL_1_BCM56218_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x584,
	0,
	8,
	soc_CMIC_XGXS_PLL_CONTROL_1_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0)
    { /* SOC_REG_INT_CMIC_XGXS_PLL_CONTROL_1_BCM56224_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x584,
	0,
	8,
	soc_CMIC_XGXS_PLL_CONTROL_1_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_B0)
    { /* SOC_REG_INT_CMIC_XGXS_PLL_CONTROL_1_BCM56224_B0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x584,
	0,
	7,
	soc_CMIC_XGXS_PLL_CONTROL_1_BCM56224_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_CMIC_XGXS_PLL_CONTROL_2_BCM56224_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x588,
	0,
	1,
	soc_CMIC_XGXS_PLL_CONTROL_2_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_CMIC_XGXS_PLL_STATUSr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x594,
	SOC_REG_FLAG_RO,
	3,
	soc_CMIC_XGXS_PLL_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CMIC_XGXS_PLL_STATUS_BCM53314_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x594,
	SOC_REG_FLAG_RO,
	5,
	soc_CMIC_XGXS_PLL_STATUS_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_BACKGROUND_EJECT_ENABLEr */
	soc_block_list[105],
	soc_genreg,
	1,
	0x2008d00,
	0,
	1,
	soc_CM_BACKGROUND_EJECT_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_BACKGROUND_EJECT_RATEr */
	soc_block_list[105],
	soc_genreg,
	1,
	0x2008e00,
	0,
	1,
	soc_CM_BACKGROUND_EJECT_RATEr_fields,
	SOC_RESET_VAL_DEC(0x000f4240, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_BACKGROUND_EJECT_STATUSr */
	soc_block_list[105],
	soc_genreg,
	1,
	0x2008f00,
	0,
	3,
	soc_CM_BACKGROUND_EJECT_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x83ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_CF0_MAX_DEPTHr */
	soc_block_list[105],
	soc_genreg,
	1,
	0x2009600,
	0,
	1,
	soc_CM_CF0_MAX_DEPTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_CF1_MAX_DEPTHr */
	soc_block_list[105],
	soc_genreg,
	1,
	0x2009700,
	0,
	1,
	soc_CM_CF0_MAX_DEPTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_CONTROL_REGISTERr */
	soc_block_list[105],
	soc_genreg,
	1,
	0x2008800,
	0,
	2,
	soc_CM_CONTROL_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_DEBUG_CONTROL_REGISTERr */
	soc_block_list[105],
	soc_genreg,
	1,
	0x2009400,
	0,
	4,
	soc_CM_DEBUG_CONTROL_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_DISABLED_SEGMENT_ERRORr */
	soc_block_list[105],
	soc_genreg,
	1,
	0x2008100,
	0,
	32,
	soc_CM_DISABLED_SEGMENT_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_DISABLED_SEGMENT_ERROR_MASKr */
	soc_block_list[105],
	soc_genreg,
	1,
	0x2008200,
	0,
	32,
	soc_CM_DISABLED_SEGMENT_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_ECC_DEBUG_0r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200c500,
	0,
	12,
	soc_CM_ECC_DEBUG_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_ECC_DEBUG_1r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200c600,
	0,
	16,
	soc_CM_ECC_DEBUG_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_ECC_ERRORr */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200c700,
	0,
	28,
	soc_CM_ECC_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_ECC_ERROR_MASKr */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200c800,
	0,
	28,
	soc_CM_ECC_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_ECC_STATUS0r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200c900,
	0,
	2,
	soc_CM_ECC_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_ECC_STATUS1r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200ca00,
	0,
	2,
	soc_CM_ECC_STATUS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_ECC_STATUS2r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200cb00,
	0,
	4,
	soc_CM_ECC_STATUS2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_ECC_STATUS3r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200cc00,
	0,
	2,
	soc_CM_ECC_STATUS3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_ECC_STATUS4r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200cd00,
	0,
	2,
	soc_CM_ECC_STATUS4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_ECC_STATUS5r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200ce00,
	0,
	1,
	soc_CM_ECC_STATUS5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_ECC_STATUS6r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200cf00,
	0,
	1,
	soc_CM_ECC_STATUS6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_EF_FIFO_THRESHr */
	soc_block_list[105],
	soc_genreg,
	1,
	0x2008700,
	0,
	2,
	soc_CM_EF_FIFO_THRESHr_fields,
	SOC_RESET_VAL_DEC(0x000a02fa, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_EF_MAX_DEPTHr */
	soc_block_list[105],
	soc_genreg,
	1,
	0x2009500,
	0,
	1,
	soc_CM_CF0_MAX_DEPTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_ERROR_STATUSr */
	soc_block_list[105],
	soc_genreg,
	1,
	0x2008b00,
	0,
	12,
	soc_CM_ERROR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_ERROR_STATUS_MASKr */
	soc_block_list[105],
	soc_genreg,
	1,
	0x2008c00,
	0,
	12,
	soc_CM_ERROR_STATUS_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_INTERRUPT_STATUSr */
	soc_block_list[105],
	soc_genreg,
	1,
	0x2008900,
	0,
	2,
	soc_CM_INTERRUPT_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_INTERRUPT_STATUS_MASKr */
	soc_block_list[105],
	soc_genreg,
	1,
	0x2008a00,
	0,
	2,
	soc_CM_INTERRUPT_STATUS_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_MANUAL_EJECT_CONFIGr */
	soc_block_list[105],
	soc_genreg,
	1,
	0x2009000,
	0,
	4,
	soc_CM_MANUAL_EJECT_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffc1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_MANUAL_EJECT_LIMITr */
	soc_block_list[105],
	soc_genreg,
	1,
	0x2009100,
	0,
	1,
	soc_CM_MANUAL_EJECT_LIMITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_MANUAL_EJECT_RATEr */
	soc_block_list[105],
	soc_genreg,
	1,
	0x2009200,
	0,
	1,
	soc_CM_MANUAL_EJECT_RATEr_fields,
	SOC_RESET_VAL_DEC(0x000186a0, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_MANUAL_EJECT_STATUSr */
	soc_block_list[105],
	soc_genreg,
	1,
	0x2009300,
	0,
	2,
	soc_CM_MANUAL_EJECT_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x801fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_MEM_DEBUGr */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200c400,
	0,
	4,
	soc_CM_MEM_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_PD_ASSIST_DEBUGr */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200d000,
	0,
	2,
	soc_CM_PD_ASSIST_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_SEGMENT_ENABLEr */
	soc_block_list[105],
	soc_genreg,
	1,
	0x2008000,
	0,
	1,
	soc_CM_BACKGROUND_EJECT_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_SEGMENT_LIMIT_ERRORr */
	soc_block_list[105],
	soc_genreg,
	1,
	0x2008300,
	0,
	32,
	soc_CM_DISABLED_SEGMENT_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_SEGMENT_LIMIT_ERROR_MASKr */
	soc_block_list[105],
	soc_genreg,
	1,
	0x2008400,
	0,
	32,
	soc_CM_DISABLED_SEGMENT_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_SEGMENT_TABLE_CONFIGr */
	soc_block_list[105],
	soc_genreg,
	32,
	0x2000000,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_CM_SEGMENT_TABLE_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xf8000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_SEGMENT_TABLE_LIMITr */
	soc_block_list[105],
	soc_genreg,
	32,
	0x2006000,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CM_MANUAL_EJECT_LIMITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_SEGMENT_TABLE_OCM_BASEr */
	soc_block_list[105],
	soc_genreg,
	32,
	0x2002000,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CM_SEGMENT_TABLE_OCM_BASEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_SEGMENT_TABLE_PCI_BASEr */
	soc_block_list[105],
	soc_genreg,
	32,
	0x2004000,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CM_SEGMENT_TABLE_PCI_BASEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xfffffff8, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_STACE_LFSR_CONTROLr */
	soc_block_list[105],
	soc_genreg,
	1,
	0x2008500,
	0,
	1,
	soc_CM_STACE_LFSR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_STACE_LFSR_SEEDr */
	soc_block_list[105],
	soc_genreg,
	1,
	0x2008600,
	0,
	1,
	soc_CM_STACE_LFSR_SEEDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_TRACE_IF_LRP_CAPT_0r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x2009e00,
	0,
	3,
	soc_CM_TRACE_IF_LRP_CAPT_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_TRACE_IF_LRP_CAPT_1r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x2009f00,
	0,
	1,
	soc_CM_TRACE_IF_LRP_CAPT_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_TRACE_IF_LRP_CONTROLr */
	soc_block_list[105],
	soc_genreg,
	1,
	0x2009800,
	0,
	3,
	soc_CM_TRACE_IF_LRP_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_TRACE_IF_LRP_COUNTERr */
	soc_block_list[105],
	soc_genreg,
	1,
	0x2009900,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_TRACE_IF_LRP_FIELD_MASK0r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x2009c00,
	0,
	3,
	soc_CM_TRACE_IF_LRP_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_TRACE_IF_LRP_FIELD_MASK1r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x2009d00,
	0,
	1,
	soc_CM_TRACE_IF_LRP_FIELD_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_TRACE_IF_LRP_FIELD_VALUE0r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x2009a00,
	0,
	3,
	soc_CM_TRACE_IF_LRP_FIELD_VALUE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_TRACE_IF_LRP_FIELD_VALUE1r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x2009b00,
	0,
	1,
	soc_CM_TRACE_IF_LRP_FIELD_VALUE1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_TRACE_IF_OCM_P0_CAPT_0r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200ac00,
	0,
	5,
	soc_CM_TRACE_IF_OCM_P0_CAPT_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_TRACE_IF_OCM_P0_CAPT_1r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200ad00,
	0,
	1,
	soc_CM_TRACE_IF_OCM_P0_CAPT_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_TRACE_IF_OCM_P0_CAPT_2r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200ae00,
	0,
	1,
	soc_CM_TRACE_IF_OCM_P0_CAPT_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_TRACE_IF_OCM_P0_CAPT_3r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200af00,
	0,
	1,
	soc_CM_TRACE_IF_OCM_P0_CAPT_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_TRACE_IF_OCM_P0_CAPT_4r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200b000,
	0,
	1,
	soc_CM_TRACE_IF_OCM_P0_CAPT_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_TRACE_IF_OCM_P0_CONTROLr */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200a000,
	0,
	3,
	soc_CM_TRACE_IF_LRP_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_TRACE_IF_OCM_P0_COUNTERr */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200a100,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_TRACE_IF_OCM_P0_FIELD_MASK0r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200a700,
	0,
	5,
	soc_CM_TRACE_IF_OCM_P0_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_TRACE_IF_OCM_P0_FIELD_MASK1r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200a800,
	0,
	1,
	soc_CM_TRACE_IF_OCM_P0_FIELD_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_TRACE_IF_OCM_P0_FIELD_MASK2r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200a900,
	0,
	1,
	soc_CM_TRACE_IF_OCM_P0_FIELD_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_TRACE_IF_OCM_P0_FIELD_MASK3r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200aa00,
	0,
	1,
	soc_CM_TRACE_IF_OCM_P0_FIELD_MASK3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_TRACE_IF_OCM_P0_FIELD_MASK4r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200ab00,
	0,
	1,
	soc_CM_TRACE_IF_OCM_P0_FIELD_MASK4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_TRACE_IF_OCM_P0_FIELD_VALUE0r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200a200,
	0,
	5,
	soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_TRACE_IF_OCM_P0_FIELD_VALUE1r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200a300,
	0,
	1,
	soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_TRACE_IF_OCM_P0_FIELD_VALUE2r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200a400,
	0,
	1,
	soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_TRACE_IF_OCM_P0_FIELD_VALUE3r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200a500,
	0,
	1,
	soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_TRACE_IF_OCM_P0_FIELD_VALUE4r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200a600,
	0,
	1,
	soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_TRACE_IF_OCM_P1_CAPT_0r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200bd00,
	0,
	5,
	soc_CM_TRACE_IF_OCM_P0_CAPT_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_TRACE_IF_OCM_P1_CAPT_1r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200be00,
	0,
	1,
	soc_CM_TRACE_IF_OCM_P0_CAPT_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_TRACE_IF_OCM_P1_CAPT_2r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200bf00,
	0,
	1,
	soc_CM_TRACE_IF_OCM_P0_CAPT_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_TRACE_IF_OCM_P1_CAPT_3r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200c000,
	0,
	1,
	soc_CM_TRACE_IF_OCM_P0_CAPT_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_TRACE_IF_OCM_P1_CAPT_4r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200c100,
	0,
	1,
	soc_CM_TRACE_IF_OCM_P0_CAPT_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_TRACE_IF_OCM_P1_CONTROLr */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200b100,
	0,
	3,
	soc_CM_TRACE_IF_LRP_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_TRACE_IF_OCM_P1_COUNTERr */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200b200,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_TRACE_IF_OCM_P1_FIELD_MASK0r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200b800,
	0,
	5,
	soc_CM_TRACE_IF_OCM_P0_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_TRACE_IF_OCM_P1_FIELD_MASK1r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200b900,
	0,
	1,
	soc_CM_TRACE_IF_OCM_P0_FIELD_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_TRACE_IF_OCM_P1_FIELD_MASK2r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200ba00,
	0,
	1,
	soc_CM_TRACE_IF_OCM_P0_FIELD_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_TRACE_IF_OCM_P1_FIELD_MASK3r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200bb00,
	0,
	1,
	soc_CM_TRACE_IF_OCM_P0_FIELD_MASK3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_TRACE_IF_OCM_P1_FIELD_MASK4r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200bc00,
	0,
	1,
	soc_CM_TRACE_IF_OCM_P0_FIELD_MASK4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_TRACE_IF_OCM_P1_FIELD_VALUE0r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200b300,
	0,
	5,
	soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_TRACE_IF_OCM_P1_FIELD_VALUE1r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200b400,
	0,
	1,
	soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_TRACE_IF_OCM_P1_FIELD_VALUE2r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200b500,
	0,
	1,
	soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_TRACE_IF_OCM_P1_FIELD_VALUE3r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200b600,
	0,
	1,
	soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_TRACE_IF_OCM_P1_FIELD_VALUE4r */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200b700,
	0,
	1,
	soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_TRACE_IF_STATUSr */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200c200,
	0,
	3,
	soc_CM_TRACE_IF_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CM_TRACE_IF_STATUS_MASKr */
	soc_block_list[105],
	soc_genreg,
	1,
	0x200c300,
	0,
	3,
	soc_CM_TRACE_IF_STATUS_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_CNG0COSDROPRATEr */
	soc_block_list[5],
	soc_portreg,
	8,
	0x90,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CNG0COSDROPRATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CNG0COSDROPRATE_BCM53314_A0r */
	soc_block_list[5],
	soc_portreg,
	4,
	0x94,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CNG0COSDROPRATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_CNG0COSDROPRATE_BCM56142_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x1dd,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CNG0COSDROPRATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CNG0COSDROPRATE_BCM56150_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x1dd00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CNG0COSDROPRATE_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	79,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_CNG0COSDROPRATE_BCM56224_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x94,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CNG0COSDROPRATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_CNG1COSDROPRATEr */
	soc_block_list[5],
	soc_portreg,
	8,
	0x98,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CNG0COSDROPRATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CNG1COSDROPRATE_BCM53314_A0r */
	soc_block_list[5],
	soc_portreg,
	4,
	0x9c,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CNG0COSDROPRATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_CNG1COSDROPRATE_BCM56142_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x1fd,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CNG0COSDROPRATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CNG1COSDROPRATE_BCM56150_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x1fd00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CNG0COSDROPRATE_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	79,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_CNG1COSDROPRATE_BCM56224_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x9c,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CNG0COSDROPRATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_CNGCOSCELLLIMIT0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0xa0,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CNGCOSCELLLIMIT0r_fields,
	SOC_RESET_VAL_DEC(0x00000800, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003ff8, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_CNGCOSCELLLIMIT1r */
	soc_block_list[5],
	soc_portreg,
	8,
	0xa8,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CNGCOSCELLLIMIT0r_fields,
	SOC_RESET_VAL_DEC(0x00000800, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003ff8, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_CNGCOSPKTLIMIT0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x18,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CNGCOSPKTLIMIT0r_fields,
	SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_CNGCOSPKTLIMIT1r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CNGCOSPKTLIMIT1r_fields,
	SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CNGCOSPKTLIMIT0_BCM53314_A0r */
	soc_block_list[5],
	soc_portreg,
	4,
	0x1f,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CNGCOSPKTLIMIT0_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000060, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_CNGCOSPKTLIMIT0_BCM56142_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x68,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CNGCOSPKTLIMIT0_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000060, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CNGCOSPKTLIMIT0_BCM56150_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x6800,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CNGCOSPKTLIMIT0_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000060, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	79,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CNGCOSPKTLIMIT0_BCM56218_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0xf,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CNGCOSPKTLIMIT0r_fields,
	SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_CNGCOSPKTLIMIT0_BCM56224_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x1f,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CNGCOSPKTLIMIT0_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000060, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_CNGCOSPKTLIMIT0_BCM56514_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x18,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_CNGCOSPKTLIMIT0_BCM56514_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007fc, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CNGCOSPKTLIMIT1_BCM53314_A0r */
	soc_block_list[5],
	soc_portreg,
	4,
	0x27,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CNGCOSPKTLIMIT1_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000060, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_CNGCOSPKTLIMIT1_BCM56142_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x88,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CNGCOSPKTLIMIT1_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000060, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CNGCOSPKTLIMIT1_BCM56150_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x8800,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CNGCOSPKTLIMIT1_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000060, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	79,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CNGCOSPKTLIMIT1_BCM56218_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x17,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CNGCOSPKTLIMIT1r_fields,
	SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_CNGCOSPKTLIMIT1_BCM56224_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x27,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CNGCOSPKTLIMIT1_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000060, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_CNGCOSPKTLIMIT1_BCM56514_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_CNGCOSPKTLIMIT1_BCM56514_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007fc, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_CNGDROPCOUNT0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x48,
	SOC_REG_FLAG_RO,
	1,
	soc_CNGDROPCOUNT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_CNGDROPCOUNT1r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x49,
	SOC_REG_FLAG_RO,
	1,
	soc_CNGDROPCOUNT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_CNGDROPCOUNT0_BCM56142_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x154,
	SOC_REG_FLAG_RO,
	1,
	soc_CNGDROPCOUNT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CNGDROPCOUNT0_BCM56150_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x15400,
	SOC_REG_FLAG_RO,
	1,
	soc_CNGDROPCOUNT0_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	79,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CNGDROPCOUNT0_BCM56218_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x4c,
	SOC_REG_FLAG_RO,
	1,
	soc_CNGDROPCOUNT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_CNGDROPCOUNT0_BCM56224_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x6b,
	SOC_REG_FLAG_RO,
	1,
	soc_CNGDROPCOUNT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_CNGDROPCOUNT1_BCM56142_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x155,
	SOC_REG_FLAG_RO,
	1,
	soc_CNGDROPCOUNT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CNGDROPCOUNT1_BCM56150_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x15500,
	SOC_REG_FLAG_RO,
	1,
	soc_CNGDROPCOUNT0_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	79,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CNGDROPCOUNT1_BCM56218_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x4d,
	SOC_REG_FLAG_RO,
	1,
	soc_CNGDROPCOUNT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_CNGDROPCOUNT1_BCM56224_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x6c,
	SOC_REG_FLAG_RO,
	1,
	soc_CNGDROPCOUNT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_CNGDYNCELLLIMIT0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0xb0,
	0,
	1,
	soc_CNGDYNCELLLIMIT0r_fields,
	SOC_RESET_VAL_DEC(0x00000800, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003ff8, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_CNGDYNCELLLIMIT1r */
	soc_block_list[5],
	soc_portreg,
	1,
	0xb1,
	0,
	1,
	soc_CNGDYNCELLLIMIT0r_fields,
	SOC_RESET_VAL_DEC(0x00000800, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003ff8, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_CNGPORTPKTLIMIT0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x37,
	0,
	1,
	soc_CNGPORTPKTLIMIT0r_fields,
	SOC_RESET_VAL_DEC(0x00000300, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_CNGPORTPKTLIMIT1r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x38,
	0,
	1,
	soc_CNGPORTPKTLIMIT1r_fields,
	SOC_RESET_VAL_DEC(0x00000300, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_CNGPORTPKTLIMIT0_BCM56142_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0xc8,
	0,
	1,
	soc_CNGPORTPKTLIMIT0r_fields,
	SOC_RESET_VAL_DEC(0x00000300, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CNGPORTPKTLIMIT0_BCM56150_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0xc800,
	0,
	1,
	soc_CNGPORTPKTLIMIT0_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000300, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	79,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_CNGPORTPKTLIMIT1_BCM56142_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0xc9,
	0,
	1,
	soc_CNGPORTPKTLIMIT1r_fields,
	SOC_RESET_VAL_DEC(0x00000300, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CNGPORTPKTLIMIT1_BCM56150_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0xc900,
	0,
	1,
	soc_CNGPORTPKTLIMIT1_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000300, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	79,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_CNGTOTALDYNCELLLIMIT0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8001d,
	0,
	1,
	soc_CNGTOTALDYNCELLLIMIT0r_fields,
	SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007fff8, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_CNGTOTALDYNCELLLIMIT1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8001e,
	0,
	1,
	soc_CNGTOTALDYNCELLLIMIT0r_fields,
	SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007fff8, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56800_A0)
    { /* SOC_REG_INT_CNG_MAPr */
	soc_block_list[6],
	soc_portreg,
	1,
	0xb000000,
	0,
	10,
	soc_CNG_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CNG_MAP_BCM56150_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x38000000,
	0,
	10,
	soc_CNG_MAP_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_CNG_MAP_BCM56224_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xc000000,
	0,
	8,
	soc_CNG_MAP_BCM56514_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_CNG_MAP_BCM56514_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xb000000,
	0,
	8,
	soc_CNG_MAP_BCM56514_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_CNG_MAP_BCM56624_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000000,
	0,
	10,
	soc_CNG_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CNG_MAP_BCM56820_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xc000000,
	0,
	10,
	soc_CNG_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CNMCONTORLr */
	soc_block_list[56],
	soc_genreg,
	1,
	0x990,
	0,
	6,
	soc_CNMCONTORLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CNMCPIDTOFCTYPE0r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x5892,
	0,
	3,
	soc_CNMCPIDTOFCTYPE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CNMCPIDTOFCTYPE1r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x5893,
	0,
	3,
	soc_CNMCPIDTOFCTYPE1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CNMCPIDTOFCTYPE2r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x5894,
	0,
	2,
	soc_CNMCPIDTOFCTYPE2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CNMETHERTYPEr */
	soc_block_list[56],
	soc_genreg,
	1,
	0x99d,
	0,
	1,
	soc_CNMETHERTYPEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CNMFTMHr */
	soc_block_list[56],
	soc_genreg,
	1,
	0x995,
	0,
	7,
	soc_CNMFTMHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CNMGENERALCONFIGr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x5895,
	0,
	2,
	soc_CNMGENERALCONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000f70, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CNMINGRESSVLANEDITCMDMAP_0r */
	soc_block_list[56],
	soc_genreg,
	1,
	0x991,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_CNMINGRESSVLANEDITCMDMAP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CNMINGRESSVLANEDITCMDMAP_1r */
	soc_block_list[56],
	soc_genreg,
	1,
	0x993,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_CNMINGRESSVLANEDITCMDMAP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CNMMACSAr */
	soc_block_list[56],
	soc_genreg,
	1,
	0x99b,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_CNMMACSAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CNMPCKTCNTr */
	soc_block_list[50],
	soc_genreg,
	1,
	0x575,
	0,
	2,
	soc_CNMPCKTCNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CNMPDUr */
	soc_block_list[56],
	soc_genreg,
	1,
	0x998,
	0,
	3,
	soc_CNMPDUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff03ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CNMPDUCPIDMSBr */
	soc_block_list[56],
	soc_genreg,
	1,
	0x999,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_CNMPDUCPIDMSBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CNMPPHr */
	soc_block_list[56],
	soc_genreg,
	1,
	0x996,
	0,
	4,
	soc_CNMPPHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000ffff1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CNMTIMERGRANULARITYREGr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x5896,
	0,
	1,
	soc_CNMTIMERGRANULARITYREGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CNMVLANTAGr */
	soc_block_list[56],
	soc_genreg,
	1,
	0x997,
	0,
	4,
	soc_CNMVLANTAGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CNM_VERSION_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa004300,
	0,
	2,
	soc_CNM_VERSION_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CNM_VERSION_CONTROL_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa00a000,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_CNM_VERSION_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CNTINTREGr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x5803,
	SOC_REG_FLAG_RO,
	1,
	soc_CNTINTREGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CNTINTREGMASKr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x5813,
	0,
	1,
	soc_CNTINTREGMASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CNTPROCCESSOADIRECTRDRESULT0r */
	soc_block_list[50],
	soc_genreg,
	1,
	0x522,
	SOC_REG_FLAG_RO,
	2,
	soc_CNTPROCCESSOADIRECTRDRESULT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fff01, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CNTPROCCESSOADIRECTRDRESULT1r */
	soc_block_list[50],
	soc_genreg,
	1,
	0x523,
	SOC_REG_FLAG_RO,
	1,
	soc_CNTPROCCESSOADIRECTRDRESULT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CNTPROCCESSOADIRECTRDRESULT2r */
	soc_block_list[50],
	soc_genreg,
	1,
	0x524,
	0,
	1,
	soc_CNTPROCCESSOADIRECTRDRESULT2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CNTPROCCESSOARDRESULT0r */
	soc_block_list[50],
	soc_genreg,
	1,
	0x51c,
	0,
	2,
	soc_CNTPROCCESSOARDRESULT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fff01, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CNTPROCCESSOARDRESULT1r */
	soc_block_list[50],
	soc_genreg,
	1,
	0x51d,
	SOC_REG_FLAG_RO,
	1,
	soc_CNTPROCCESSOARDRESULT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CNTPROCCESSOARDRESULT2r */
	soc_block_list[50],
	soc_genreg,
	1,
	0x51e,
	0,
	1,
	soc_CNTPROCCESSOARDRESULT2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CNTPROCCESSOBDIRECTRDRESULT0r */
	soc_block_list[50],
	soc_genreg,
	1,
	0x525,
	SOC_REG_FLAG_RO,
	2,
	soc_CNTPROCCESSOBDIRECTRDRESULT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fff01, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CNTPROCCESSOBDIRECTRDRESULT1r */
	soc_block_list[50],
	soc_genreg,
	1,
	0x526,
	SOC_REG_FLAG_RO,
	1,
	soc_CNTPROCCESSOBDIRECTRDRESULT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CNTPROCCESSOBDIRECTRDRESULT2r */
	soc_block_list[50],
	soc_genreg,
	1,
	0x527,
	0,
	1,
	soc_CNTPROCCESSOBDIRECTRDRESULT2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CNTPROCCESSOBRDRESULT0r */
	soc_block_list[50],
	soc_genreg,
	1,
	0x51f,
	0,
	2,
	soc_CNTPROCCESSOBRDRESULT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fff01, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CNTPROCCESSOBRDRESULT1r */
	soc_block_list[50],
	soc_genreg,
	1,
	0x520,
	SOC_REG_FLAG_RO,
	1,
	soc_CNTPROCCESSOBRDRESULT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CNTPROCCESSOBRDRESULT2r */
	soc_block_list[50],
	soc_genreg,
	1,
	0x521,
	0,
	1,
	soc_CNTPROCCESSOBRDRESULT2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CNTPROCESSORAREADr */
	soc_block_list[50],
	soc_genreg,
	1,
	0x51a,
	0,
	3,
	soc_CNTPROCESSORAREADr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fff31, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CNTPROCESSORASHIFTCFG1r */
	soc_block_list[50],
	soc_genreg,
	1,
	0x518,
	0,
	2,
	soc_CNTPROCESSORASHIFTCFG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fff7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CNTPROCESSORBREADr */
	soc_block_list[50],
	soc_genreg,
	1,
	0x51b,
	0,
	3,
	soc_CNTPROCESSORBREADr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fff31, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CNTPROCESSORBSHIFTCFG1r */
	soc_block_list[50],
	soc_genreg,
	1,
	0x519,
	0,
	2,
	soc_CNTPROCESSORBSHIFTCFG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fff7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CNTPROCESSORCONFIG1r */
	soc_block_list[50],
	soc_genreg,
	1,
	0x514,
	0,
	12,
	soc_CNTPROCESSORCONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03f3ff3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CNTPROCESSORCONFIG2r */
	soc_block_list[50],
	soc_genreg,
	1,
	0x515,
	0,
	2,
	soc_CNTPROCESSORCONFIG2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fff3fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CNTPROCESSORCONFIG3r */
	soc_block_list[50],
	soc_genreg,
	1,
	0x516,
	0,
	2,
	soc_CNTPROCESSORCONFIG3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fff3fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CNTPROCESSORCONFIG4r */
	soc_block_list[50],
	soc_genreg,
	1,
	0x517,
	0,
	4,
	soc_CNTPROCESSORCONFIG4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ff77, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CNTRLINTRLVDMODEREGr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x3c18,
	0,
	1,
	soc_CNTRLINTRLVDMODEREGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_CNTX_AGING_LIMITr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x22080000,
	0,
	3,
	soc_CNTX_AGING_LIMITr_fields,
	SOC_RESET_VAL_DEC(0x00001fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CNTX_AGING_LIMIT_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8a000000,
	0,
	3,
	soc_CNTX_AGING_LIMIT_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00001fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_CNTX_LRU_ENr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x22080001,
	0,
	1,
	soc_CNTX_LRU_ENr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CNTX_LRU_EN_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8a000100,
	0,
	1,
	soc_CNTX_LRU_EN_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_COEXISTDUPX2UNICASTBITMAP_0r */
	soc_block_list[60],
	soc_genreg,
	1,
	0x2c90,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_COEXISTDUPX2UNICASTBITMAP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_COEXISTDUPX2UNICASTBITMAP_1r */
	soc_block_list[60],
	soc_genreg,
	1,
	0x2c92,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_COEXISTDUPX2UNICASTBITMAP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_COE_FLOW_CONTROL_CONFIGr */
	soc_block_list[6],
	soc_ppportreg,
	1,
	0x4000600,
	0,
	2,
	soc_COE_FLOW_CONTROL_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	74,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_COE_VLAN_PAUSE_RX_DA_LSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa002c00,
	0,
	1,
	soc_E2E_HOL_RX_DA_LS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_COE_VLAN_PAUSE_RX_DA_MSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa002b00,
	0,
	1,
	soc_E2E_HOL_RX_DA_MS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_COE_VLAN_PAUSE_RX_ETHER_TYPEr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa002d00,
	0,
	1,
	soc_COE_VLAN_PAUSE_RX_ETHER_TYPEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_COE_VLAN_PAUSE_RX_OPCODEr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa002a00,
	0,
	1,
	soc_E2E_HOL_RX_OPCODE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0)
    { /* SOC_REG_INT_COLOR_AWAREr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2080131,
	0,
	1,
	soc_COLOR_AWAREr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56640_A0)
    { /* SOC_REG_INT_COLOR_AWARE_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xa013100,
	0,
	1,
	soc_AXP_CH_MMU_REQ_ENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_COLOR_AWARE_BCM56840_B0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2080131,
	0,
	2,
	soc_COLOR_AWARE_BCM56840_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_COMMAND_CONFIGr */
	soc_block_list[136],
	soc_portreg,
	1,
	0x202,
	0,
	21,
	soc_COMMAND_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x010000d8, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f8087ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_COMMAND_CONFIG_BCM53314_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x102,
	0,
	22,
	soc_COMMAND_CONFIG_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x810000d8, 0x00000000)
	SOC_RESET_MASK_DEC(0xff8087ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_COMMAND_CONFIG_BCM56142_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0x202,
	0,
	27,
	soc_COMMAND_CONFIG_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x010000d8, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fa7d7ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_COMMAND_CONFIG_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x10200,
	0,
	28,
	soc_COMMAND_CONFIG_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x010000d8, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fa7dfff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_COMMAND_CONFIG_BCM56224_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x102,
	0,
	21,
	soc_COMMAND_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x010000d8, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f8087ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_COMMAND_CONFIG_BCM56334_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0x202,
	0,
	24,
	soc_COMMAND_CONFIG_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x010000d8, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f81d7ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_COMMAND_CONFIG_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x502,
	0,
	27,
	soc_COMMAND_CONFIG_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x010000d8, 0x00000000)
	SOC_RESET_MASK_DEC(0x5fa7dfff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_COMMAND_CONFIG_BCM56634_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0x202,
	0,
	23,
	soc_COMMAND_CONFIG_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x010000d8, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f8197ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_COMMAND_CONFIG_BCM56685_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x202,
	0,
	23,
	soc_COMMAND_CONFIG_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x010000d8, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f8197ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_COMMAND_CONFIG_BCM56820_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0x202,
	0,
	23,
	soc_COMMAND_CONFIG_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x010000d8, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f8087ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_COMMAND_CONFIG_BCM56840_A0r */
	soc_block_list[37],
	soc_portreg,
	1,
	0x502,
	0,
	27,
	soc_COMMAND_CONFIG_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x010000d8, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fa7d7ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_COMMAND_CONFIG_BCM56840_B0r */
	soc_block_list[37],
	soc_portreg,
	1,
	0x502,
	0,
	27,
	soc_COMMAND_CONFIG_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x010000d8, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fa7d7ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_COMMAND_CONFIG_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x202,
	0,
	23,
	soc_COMMAND_CONFIG_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x010000d8, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f8197ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_COMMAND_CONFIG_BCM88732_A0r */
	soc_block_list[37],
	soc_portreg,
	1,
	0x502,
	0,
	27,
	soc_COMMAND_CONFIG_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x010000d8, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fa7d7ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CONFIG_ECCr */
	soc_block_list[5],
	soc_portreg,
	8,
	0xa000028,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_BUCKET_ECCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	50,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CONFIG_EVENT_FIFOr */
	soc_block_list[21],
	soc_genreg,
	1,
	0x80008,
	0,
	3,
	soc_CONFIG_EVENT_FIFOr_fields,
	SOC_RESET_VAL_DEC(0x000007aa, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CONFIG_QPP_EVENT_BLOCKr */
	soc_block_list[21],
	soc_genreg,
	1,
	0x80007,
	0,
	4,
	soc_CONFIG_QPP_EVENT_BLOCKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CONFIG_QPP_PUP_BPr */
	soc_block_list[21],
	soc_genreg,
	1,
	0x80006,
	0,
	2,
	soc_CONFIG_QPP_PUP_BPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CONFIG_QPP_TS_BPr */
	soc_block_list[21],
	soc_genreg,
	1,
	0x80005,
	0,
	2,
	soc_CONFIG_QPP_PUP_BPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CONGESTION_STATE_BYTESr */
	soc_block_list[5],
	soc_genreg,
	4,
	0x52000200,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CONGESTION_STATE_BYTESr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CONGESTION_STATE_BYTES_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	16,
	0x56000200,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CONGESTION_STATE_BYTESr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CONGESTION_STATE_BYTES_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	16,
	0x56000500,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CONGESTION_STATE_BYTESr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CONNECTIVITYMAPCHANGEEVENTREGISTERS0r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x3261,
	0,
	1,
	soc_CONNECTIVITYMAPCHANGEEVENTREGISTERS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CONNECTIVITYMAPCHANGEEVENTREGISTERS1r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x3262,
	0,
	1,
	soc_CONNECTIVITYMAPCHANGEEVENTREGISTERS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CONNECTIVITYMAPREGISTERS0r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x3270,
	SOC_REG_FLAG_RO,
	3,
	soc_CONNECTIVITYMAPREGISTERS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CONNECTIVITYMAPREGISTERS1r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x3271,
	SOC_REG_FLAG_RO,
	3,
	soc_CONNECTIVITYMAPREGISTERS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CONNECTIVITYMAPREGISTERS2r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x3272,
	SOC_REG_FLAG_RO,
	3,
	soc_CONNECTIVITYMAPREGISTERS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CONNECTIVITYMAPREGISTERS3r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x3273,
	SOC_REG_FLAG_RO,
	3,
	soc_CONNECTIVITYMAPREGISTERS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CONNECTIVITYMAPREGISTERS4r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x3274,
	SOC_REG_FLAG_RO,
	3,
	soc_CONNECTIVITYMAPREGISTERS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CONNECTIVITYMAPREGISTERS5r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x3275,
	SOC_REG_FLAG_RO,
	3,
	soc_CONNECTIVITYMAPREGISTERS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CONNECTIVITYMAPREGISTERS6r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x3276,
	SOC_REG_FLAG_RO,
	3,
	soc_CONNECTIVITYMAPREGISTERS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CONNECTIVITYMAPREGISTERS7r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x3277,
	SOC_REG_FLAG_RO,
	3,
	soc_CONNECTIVITYMAPREGISTERS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CONNECTIVITYMAPREGISTERS8r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x3278,
	SOC_REG_FLAG_RO,
	3,
	soc_CONNECTIVITYMAPREGISTERS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CONNECTIVITYMAPREGISTERS9r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x3279,
	SOC_REG_FLAG_RO,
	3,
	soc_CONNECTIVITYMAPREGISTERS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CONNECTIVITYMAPREGISTERS10r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x327a,
	SOC_REG_FLAG_RO,
	3,
	soc_CONNECTIVITYMAPREGISTERS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CONNECTIVITYMAPREGISTERS11r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x327b,
	SOC_REG_FLAG_RO,
	3,
	soc_CONNECTIVITYMAPREGISTERS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CONNECTIVITYMAPREGISTERS12r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x327c,
	SOC_REG_FLAG_RO,
	3,
	soc_CONNECTIVITYMAPREGISTERS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CONNECTIVITYMAPREGISTERS13r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x327d,
	SOC_REG_FLAG_RO,
	3,
	soc_CONNECTIVITYMAPREGISTERS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CONNECTIVITYMAPREGISTERS14r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x327e,
	SOC_REG_FLAG_RO,
	3,
	soc_CONNECTIVITYMAPREGISTERS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CONNECTIVITYMAPREGISTERS15r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x327f,
	SOC_REG_FLAG_RO,
	3,
	soc_CONNECTIVITYMAPREGISTERS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CONNECTIVITYMAPREGISTERS16r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x3280,
	SOC_REG_FLAG_RO,
	3,
	soc_CONNECTIVITYMAPREGISTERS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CONNECTIVITYMAPREGISTERS17r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x3281,
	SOC_REG_FLAG_RO,
	3,
	soc_CONNECTIVITYMAPREGISTERS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CONNECTIVITYMAPREGISTERS18r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x3282,
	SOC_REG_FLAG_RO,
	3,
	soc_CONNECTIVITYMAPREGISTERS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CONNECTIVITYMAPREGISTERS19r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x3283,
	SOC_REG_FLAG_RO,
	3,
	soc_CONNECTIVITYMAPREGISTERS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CONNECTIVITYMAPREGISTERS20r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x3284,
	SOC_REG_FLAG_RO,
	3,
	soc_CONNECTIVITYMAPREGISTERS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CONNECTIVITYMAPREGISTERS21r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x3285,
	SOC_REG_FLAG_RO,
	3,
	soc_CONNECTIVITYMAPREGISTERS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CONNECTIVITYMAPREGISTERS22r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x3286,
	SOC_REG_FLAG_RO,
	3,
	soc_CONNECTIVITYMAPREGISTERS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CONNECTIVITYMAPREGISTERS23r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x3287,
	SOC_REG_FLAG_RO,
	3,
	soc_CONNECTIVITYMAPREGISTERS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CONNECTIVITYMAPREGISTERS24r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x3288,
	SOC_REG_FLAG_RO,
	3,
	soc_CONNECTIVITYMAPREGISTERS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CONNECTIVITYMAPREGISTERS25r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x3289,
	SOC_REG_FLAG_RO,
	3,
	soc_CONNECTIVITYMAPREGISTERS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CONNECTIVITYMAPREGISTERS26r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x328a,
	SOC_REG_FLAG_RO,
	3,
	soc_CONNECTIVITYMAPREGISTERS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CONNECTIVITYMAPREGISTERS27r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x328b,
	SOC_REG_FLAG_RO,
	3,
	soc_CONNECTIVITYMAPREGISTERS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CONNECTIVITYMAPREGISTERS28r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x328c,
	SOC_REG_FLAG_RO,
	3,
	soc_CONNECTIVITYMAPREGISTERS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CONNECTIVITYMAPREGISTERS29r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x328d,
	SOC_REG_FLAG_RO,
	3,
	soc_CONNECTIVITYMAPREGISTERS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CONNECTIVITYMAPREGISTERS30r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x328e,
	SOC_REG_FLAG_RO,
	3,
	soc_CONNECTIVITYMAPREGISTERS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CONNECTIVITYMAPREGISTERS31r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x328f,
	SOC_REG_FLAG_RO,
	3,
	soc_CONNECTIVITYMAPREGISTERS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CONNECTIVITYMAPREGISTERS32r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x3290,
	SOC_REG_FLAG_RO,
	3,
	soc_CONNECTIVITYMAPREGISTERS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CONNECTIVITYMAPREGISTERS33r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x3291,
	SOC_REG_FLAG_RO,
	3,
	soc_CONNECTIVITYMAPREGISTERS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CONNECTIVITYMAPREGISTERS34r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x3292,
	SOC_REG_FLAG_RO,
	3,
	soc_CONNECTIVITYMAPREGISTERS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CONNECTIVITYMAPREGISTERS35r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x3293,
	SOC_REG_FLAG_RO,
	3,
	soc_CONNECTIVITYMAPREGISTERS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CONTEXTCELLCOUNTERr */
	soc_block_list[60],
	soc_genreg,
	1,
	0x2c63,
	0,
	2,
	soc_CONTEXTCELLCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CONTEXTOUTBOUNDMIRRORr */
	soc_block_list[48],
	soc_genreg,
	1,
	0x2906,
	0,
	1,
	soc_CONTEXTOUTBOUNDMIRRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CONTROLCELLBURSTREGISTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x3c62,
	0,
	4,
	soc_CONTROLCELLBURSTREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1ffff6ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CONTROLCELLFIFOBUFFER_0r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x32a9,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_CONTROLCELLFIFOBUFFER_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffff00, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CONTROLCELLFIFOBUFFER_1r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x32ab,
	SOC_REG_FLAG_RO,
	1,
	soc_CONTROLCELLFIFOBUFFER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_COREIDr */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80000,
	SOC_REG_FLAG_RO,
	3,
	soc_COREIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CORRECTED_ECC_ERRORr */
	soc_block_list[89],
	soc_genreg,
	1,
	0x8002d,
	0,
	23,
	soc_CORRECTED_ECC_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CORRECTED_ECC_ERROR_MASKr */
	soc_block_list[89],
	soc_genreg,
	1,
	0x8002e,
	0,
	23,
	soc_CORRECTED_ECC_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x007fffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_COSDP_REMAP_CONTROLr */
	soc_block_list[6],
	soc_portreg,
	1,
	0x6000060,
	0,
	12,
	soc_COSDP_REMAP_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x0000005a, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_COSLCCOUNTr */
	soc_block_list[5],
	soc_portreg,
	8,
	0x38,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_COSLCCOUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_COSLCCOUNT_BCM53314_A0r */
	soc_block_list[5],
	soc_portreg,
	4,
	0x44,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_COSLCCOUNT_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_COSLCCOUNT_BCM56142_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x10d,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_COSLCCOUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_COSLCCOUNT_BCM56150_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x10d00,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_COSLCCOUNT_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	79,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_COSLCCOUNT_BCM56218_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2f,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_COSLCCOUNT_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_COSLCCOUNT_BCM56224_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x44,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_COSLCCOUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    { /* SOC_REG_INT_COSLCCOUNT_BCM56314_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x38,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_COSLCCOUNT_BCM56314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_COSMASKr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x6000020,
	0,
	2,
	soc_COSMASKr_fields,
	SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_COSMASK_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x6000020,
	0,
	2,
	soc_COSMASKr_fields,
	SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	32,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_COSMASK_BCM56624_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x6000020,
	0,
	2,
	soc_COSMASKr_fields,
	SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	4,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_COSMASK_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x6000020,
	0,
	2,
	soc_COSMASKr_fields,
	SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	27,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_COSMASK_BCM56840_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x6000020,
	0,
	2,
	soc_COSMASK_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	39,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_COSMASK_CPUr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x6080021,
	SOC_REG_FLAG_64_BITS,
	2,
	soc_COSMASK_CPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00010000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_COSMASK_CPU1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x6080040,
	0,
	1,
	soc_COSMASK_CPU1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xfffffc00, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_COSPKTCOUNTr */
	soc_block_list[5],
	soc_portreg,
	8,
	0x28,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_COSPKTCOUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_COSPKTCOUNT_BCM53314_A0r */
	soc_block_list[5],
	soc_portreg,
	4,
	0x2f,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_COSPKTCOUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_COSPKTCOUNT_BCM56142_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0xa8,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_COSPKTCOUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_COSPKTCOUNT_BCM56150_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0xa800,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_COSPKTCOUNT_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	79,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_COSPKTCOUNT_BCM56218_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x1f,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_COSPKTCOUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_COSPKTCOUNT_BCM56224_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2f,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_COSPKTCOUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_COSPROFILEUSAGEr */
	soc_block_list[43],
	soc_genreg,
	1,
	0x6199,
	0,
	2,
	soc_COSPROFILEUSAGEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_COSWEIGHTSr */
	soc_block_list[5],
	soc_portreg,
	8,
	0x6000010,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_COSWEIGHTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_COSWEIGHTS_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x6000100,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_COSWEIGHTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	34,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_COSWEIGHTS_BCM56624_A0r */
	soc_block_list[5],
	soc_portreg,
	10,
	0x6000010,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_COSWEIGHTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	6,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_COSWEIGHTS_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x6000100,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_COSWEIGHTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	22,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_COSWEIGHTS_BCM56820_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x6000010,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_COSWEIGHTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	10,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_COSWEIGHTS_BCM56840_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x6000100,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_COSWEIGHTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	46,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_COSWEIGHTS_BCM88732_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x6000010,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_COSWEIGHTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	50,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_COS_MAP_SELr */
	soc_block_list[6],
	soc_portreg,
	1,
	0x110000a1,
	0,
	1,
	soc_COS_MAP_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_COS_MAP_SEL_BCM56142_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000085,
	0,
	1,
	soc_COS_MAP_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_COS_MAP_SEL_BCM56150_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x44002100,
	0,
	1,
	soc_COS_MAP_SEL_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_COS_MAP_SEL_BCM56634_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe0000a1,
	0,
	1,
	soc_COS_MAP_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_COS_MAP_SEL_BCM56820_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf000069,
	0,
	1,
	soc_COS_MAP_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_COS_MAP_SEL_BCM88732_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x800006e,
	0,
	1,
	soc_COS_MAP_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_COS_MODEr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x6000001,
	0,
	1,
	soc_COS_MAP_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	5,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_COS_MODE_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7e013000,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_COS_MODE_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_COS_MODE_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x6000001,
	0,
	1,
	soc_COS_MAP_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	33,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_COS_MODE_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x6000001,
	0,
	1,
	soc_COS_MAP_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_COS_MODE_Xr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1f080032,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_COS_MODE_Xr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_COS_MODE_X_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x92008800,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_COS_MODE_X_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_COS_MODE_Yr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1f080034,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_COS_MODE_Yr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_COS_MODE_Y_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x92008900,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_COS_MODE_Y_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_COS_SELr */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe00010a,
	0,
	8,
	soc_COS_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_COS_SEL_2r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000046,
	0,
	8,
	soc_COS_SEL_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_COS_SEL_2_BCM53314_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf00012f,
	0,
	8,
	soc_COS_SEL_2_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_COS_SEL_2_BCM56142_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000066,
	0,
	8,
	soc_COS_SEL_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_COS_SEL_2_BCM56218_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe00012f,
	0,
	8,
	soc_COS_SEL_2_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_COS_SEL_2_BCM56224_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf00012f,
	0,
	8,
	soc_COS_SEL_2_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_COS_SEL_2_BCM56334_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000046,
	0,
	8,
	soc_COS_SEL_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_COS_SEL_BCM53314_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf00010f,
	0,
	8,
	soc_COS_SEL_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00249000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_COS_SEL_BCM56142_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000065,
	0,
	8,
	soc_COS_SEL_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_COS_SEL_BCM56218_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe00010f,
	0,
	8,
	soc_COS_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_COS_SEL_BCM56224_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf00010f,
	0,
	8,
	soc_COS_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_COS_SEL_BCM56334_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000045,
	0,
	8,
	soc_COS_SEL_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_COS_SEL_BCM56800_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000045,
	0,
	8,
	soc_COS_SEL_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_COUNTERBASEREG0r */
	soc_block_list[58],
	soc_genreg,
	1,
	0x3ac8,
	0,
	2,
	soc_COUNTERBASEREG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_COUNTERBASEREG1r */
	soc_block_list[58],
	soc_genreg,
	1,
	0x3ac9,
	0,
	1,
	soc_COUNTERBASEREG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_COUNTERDPMAPr */
	soc_block_list[58],
	soc_genreg,
	1,
	0x3ace,
	0,
	1,
	soc_COUNTERDPMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_COUNTERRANGEHIGHREG0r */
	soc_block_list[58],
	soc_genreg,
	1,
	0x3acc,
	0,
	2,
	soc_COUNTERRANGEHIGHREG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_COUNTERRANGEHIGHREG1r */
	soc_block_list[58],
	soc_genreg,
	1,
	0x3acd,
	0,
	1,
	soc_COUNTERRANGEHIGHREG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_COUNTERRANGELOWREG0r */
	soc_block_list[58],
	soc_genreg,
	1,
	0x3aca,
	0,
	2,
	soc_COUNTERRANGELOWREG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_COUNTERRANGELOWREG1r */
	soc_block_list[58],
	soc_genreg,
	1,
	0x3acb,
	0,
	1,
	soc_COUNTERRANGELOWREG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_COUNTERSFAPPORTSr */
	soc_block_list[48],
	soc_genreg,
	1,
	0x299f,
	0,
	4,
	soc_COUNTERSFAPPORTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_COUNTOUTOFRANGEr */
	soc_block_list[58],
	soc_genreg,
	1,
	0x3ae4,
	0,
	1,
	soc_COUNTOUTOFRANGEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_CACHE_DATA_ECC_STATUSr */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200e400,
	0,
	2,
	soc_CO_CACHE_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_ECC_DEBUGr */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200dd00,
	0,
	10,
	soc_CO_ECC_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00004924, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_ECC_ERRORr */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200de00,
	0,
	10,
	soc_CO_ECC_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_ECC_ERROR_MASKr */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200df00,
	0,
	10,
	soc_CO_ECC_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_ERRORr */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200d400,
	0,
	3,
	soc_CO_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_ERROR_MASKr */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200d500,
	0,
	3,
	soc_CO_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_GLOBAL_CONFIGr */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200c300,
	0,
	4,
	soc_CO_GLOBAL_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_INJECT_CTRLr */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200c400,
	0,
	5,
	soc_CO_INJECT_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1c00001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_INJECT_DATA0r */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200c900,
	0,
	1,
	soc_CO_INJECT_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_INJECT_DATA1r */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200c800,
	0,
	1,
	soc_CO_INJECT_DATA1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_INJECT_DATA2r */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200c700,
	0,
	10,
	soc_CO_INJECT_DATA2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_INJECT_STATUSr */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200c500,
	0,
	2,
	soc_CO_INJECT_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_INJECT_STATUS_MASKr */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200c600,
	0,
	2,
	soc_CO_INJECT_STATUS_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_MEMORY_INITr */
	soc_block_list[103],
	soc_genreg,
	1,
	0x2000000,
	0,
	2,
	soc_CO_MEMORY_INITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_MEMORY_INIT_DONEr */
	soc_block_list[103],
	soc_genreg,
	1,
	0x2000100,
	0,
	2,
	soc_CO_MEMORY_INIT_DONEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_MEM_DEBUGr */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200e600,
	0,
	9,
	soc_CO_MEM_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_METER_BUCKET_OVERFLOW_STATUSr */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200d600,
	0,
	4,
	soc_CO_METER_BUCKET_OVERFLOW_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_METER_MONITOR_CONFIGr */
	soc_block_list[103],
	soc_genreg,
	8,
	0x200ca00,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_CO_METER_MONITOR_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x81ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_METER_MONITOR_COUNTER_ECC_STATUSr */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200e300,
	0,
	2,
	soc_CO_METER_MONITOR_COUNTER_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_METER_PROFILE_ECC_STATUSr */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200e200,
	0,
	2,
	soc_CO_METER_PROFILE_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_OCM_CORRUPTED_STATUSr */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200e500,
	0,
	1,
	soc_CO_OCM_CORRUPTED_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_PD_ASSISTr */
	soc_block_list[103],
	soc_genreg,
	1,
	0x2010200,
	0,
	2,
	soc_CO_PD_ASSISTr_fields,
	SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_REFRESH_OVERFLOW_ERRORr */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200d700,
	0,
	1,
	soc_CO_REFRESH_OVERFLOW_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_REFRESH_OVERFLOW_ERROR_MASKr */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200d800,
	0,
	1,
	soc_CO_REFRESH_OVERFLOW_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_SEGMENT_BASEr */
	soc_block_list[103],
	soc_genreg,
	32,
	0x2000300,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CO_SEGMENT_BASEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_SEGMENT_CONFIGr */
	soc_block_list[103],
	soc_genreg,
	32,
	0x200a300,
	SOC_REG_FLAG_ARRAY,
	9,
	soc_CO_SEGMENT_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_SEGMENT_DISABLE_ERRORr */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200d900,
	0,
	1,
	soc_CO_SEGMENT_DISABLE_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_SEGMENT_DISABLE_ERROR_MASKr */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200da00,
	0,
	1,
	soc_CO_SEGMENT_DISABLE_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_SEGMENT_ENABLEr */
	soc_block_list[103],
	soc_genreg,
	1,
	0x2000200,
	0,
	1,
	soc_CM_BACKGROUND_EJECT_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_SEGMENT_LIMITr */
	soc_block_list[103],
	soc_genreg,
	32,
	0x2002300,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CO_SEGMENT_LIMITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_SEGMENT_MISC_CONFIG_HIr */
	soc_block_list[103],
	soc_genreg,
	32,
	0x2006300,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_CO_SEGMENT_MISC_CONFIG_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_SEGMENT_MISC_CONFIG_LOr */
	soc_block_list[103],
	soc_genreg,
	32,
	0x2008300,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_CO_SEGMENT_MISC_CONFIG_LOr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_SEGMENT_RANGE_ERRORr */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200db00,
	0,
	1,
	soc_CO_SEGMENT_RANGE_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_SEGMENT_RANGE_ERROR_MASKr */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200dc00,
	0,
	1,
	soc_CO_SEGMENT_RANGE_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_SEGMENT_VISIT_INTERVALr */
	soc_block_list[103],
	soc_genreg,
	32,
	0x2004300,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CO_SEGMENT_VISIT_INTERVALr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_TIMER_EXPIRED_FIFO_ECC_STATUSr */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200e000,
	0,
	2,
	soc_CO_TIMER_EXPIRED_FIFO_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_TRACE_IF_LRP_CAPT_0r */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200f900,
	0,
	1,
	soc_CO_TRACE_IF_LRP_CAPT_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_TRACE_IF_LRP_CAPT_1r */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200fa00,
	0,
	1,
	soc_CO_TRACE_IF_LRP_CAPT_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_TRACE_IF_LRP_CAPT_2r */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200fb00,
	0,
	1,
	soc_CO_TRACE_IF_LRP_CAPT_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_TRACE_IF_LRP_CAPT_3r */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200fc00,
	0,
	3,
	soc_CO_TRACE_IF_LRP_CAPT_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_TRACE_IF_LRP_CONTROLr */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200e700,
	0,
	4,
	soc_CO_TRACE_IF_LRP_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_TRACE_IF_LRP_COUNTERr */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200e900,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_TRACE_IF_LRP_FIELD_MASK0r */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200eb00,
	0,
	1,
	soc_CO_TRACE_IF_LRP_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_TRACE_IF_LRP_FIELD_MASK1r */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200ec00,
	0,
	1,
	soc_CO_TRACE_IF_LRP_FIELD_MASK1r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_TRACE_IF_LRP_FIELD_MASK2r */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200ed00,
	0,
	1,
	soc_CO_TRACE_IF_LRP_FIELD_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_TRACE_IF_LRP_FIELD_MASK3r */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200ee00,
	0,
	3,
	soc_CO_TRACE_IF_LRP_FIELD_MASK3r_fields,
	SOC_RESET_VAL_DEC(0x0001fbff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_TRACE_IF_LRP_FIELD_VALUE0r */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200ef00,
	0,
	1,
	soc_CO_TRACE_IF_LRP_FIELD_VALUE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_TRACE_IF_LRP_FIELD_VALUE1r */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200f000,
	0,
	1,
	soc_CO_TRACE_IF_LRP_FIELD_VALUE1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_TRACE_IF_LRP_FIELD_VALUE2r */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200f100,
	0,
	1,
	soc_CO_TRACE_IF_LRP_FIELD_VALUE2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_TRACE_IF_LRP_FIELD_VALUE3r */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200f200,
	0,
	3,
	soc_CO_TRACE_IF_LRP_FIELD_VALUE3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_TRACE_IF_OCM_CAPT_0r */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200fd00,
	0,
	1,
	soc_CM_TRACE_IF_OCM_P0_CAPT_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_TRACE_IF_OCM_CAPT_1r */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200fe00,
	0,
	1,
	soc_CM_TRACE_IF_OCM_P0_CAPT_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_TRACE_IF_OCM_CAPT_2r */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200ff00,
	0,
	2,
	soc_CO_TRACE_IF_OCM_CAPT_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_TRACE_IF_OCM_CONTROLr */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200e800,
	0,
	3,
	soc_CO_TRACE_IF_OCM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_TRACE_IF_OCM_COUNTERr */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200ea00,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_TRACE_IF_OCM_FIELD_MASK0r */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200f300,
	0,
	1,
	soc_CO_TRACE_IF_OCM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_TRACE_IF_OCM_FIELD_MASK1r */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200f400,
	0,
	1,
	soc_CO_TRACE_IF_OCM_FIELD_MASK1r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_TRACE_IF_OCM_FIELD_MASK2r */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200f500,
	0,
	2,
	soc_CO_TRACE_IF_OCM_FIELD_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_TRACE_IF_OCM_FIELD_VALUE0r */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200f600,
	0,
	1,
	soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_TRACE_IF_OCM_FIELD_VALUE1r */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200f700,
	0,
	1,
	soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_TRACE_IF_OCM_FIELD_VALUE2r */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200f800,
	0,
	2,
	soc_CO_TRACE_IF_OCM_FIELD_VALUE2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_TRACE_IF_STATUSr */
	soc_block_list[103],
	soc_genreg,
	1,
	0x2010000,
	0,
	2,
	soc_CO_TRACE_IF_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_TRACE_IF_STATUS_MASKr */
	soc_block_list[103],
	soc_genreg,
	1,
	0x2010100,
	0,
	2,
	soc_CO_TRACE_IF_STATUS_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_WATCHDOG_TIMER_EXPIRED_FIFO_STATUSr */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200d200,
	0,
	2,
	soc_CO_WATCHDOG_TIMER_EXPIRED_FIFO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_WATCHDOG_TIMER_EXPIRED_FIFO_STATUS_MASKr */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200d300,
	0,
	2,
	soc_CO_WATCHDOG_TIMER_EXPIRED_FIFO_STATUS_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CO_WB_BUFFER_ECC_STATUSr */
	soc_block_list[103],
	soc_genreg,
	1,
	0x200e100,
	0,
	2,
	soc_CO_CACHE_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_CPATHBISRDBGRDDATAr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80048,
	SOC_REG_FLAG_RO,
	1,
	soc_CPATHBISRDBGRDDATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CPB_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d7f,
	0,
	1,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CPB_PARITY_CONTROL_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d7c,
	0,
	1,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CPB_PARITY_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e018100,
	0,
	1,
	soc_FT_CNTR_SER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CPB_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d80,
	0,
	3,
	soc_CPB_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CPB_PARITY_STATUS_INTR_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d7d,
	0,
	3,
	soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CPB_PARITY_STATUS_INTR_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e018200,
	0,
	3,
	soc_CPB_PARITY_STATUS_INTR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPCONFIGURATIONr */
	soc_block_list[50],
	soc_genreg,
	1,
	0x50c,
	0,
	14,
	soc_CPCONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x9f7ff7ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_CDC_RXFIFO_CELL_CNTr */
	soc_block_list[128],
	soc_portreg,
	1,
	0x21800,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_RXFIFO_CELL_CNT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_CDC_RXFIFO_ECC_STATUSr */
	soc_block_list[128],
	soc_genreg,
	1,
	0x2024700,
	0,
	4,
	soc_PORT_CDC_RXFIFO_ECC_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_CDC_RXFIFO_OVRFLWr */
	soc_block_list[128],
	soc_portreg,
	1,
	0x21900,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_RXFIFO_OVRFLW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_CDC_TXFIFO_CELL_CNTr */
	soc_block_list[128],
	soc_portreg,
	1,
	0x21500,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_RXFIFO_CELL_CNT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_CDC_TXFIFO_CELL_REQ_CNTr */
	soc_block_list[128],
	soc_portreg,
	1,
	0x21600,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_TXFIFO_CELL_REQ_CNT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_CDC_TXFIFO_ECC_STATUSr */
	soc_block_list[128],
	soc_genreg,
	1,
	0x2024600,
	0,
	4,
	soc_PORT_CDC_RXFIFO_ECC_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_CDC_TXFIFO_OVRFLWr */
	soc_block_list[128],
	soc_portreg,
	1,
	0x21700,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_RXFIFO_OVRFLW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_CONFIGr */
	soc_block_list[128],
	soc_portreg,
	1,
	0x20000,
	0,
	13,
	soc_CPORT_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_ECC_CONTROLr */
	soc_block_list[128],
	soc_genreg,
	1,
	0x2024200,
	0,
	4,
	soc_CPORT_ECC_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_EEE_CLOCK_GATEr */
	soc_block_list[128],
	soc_genreg,
	1,
	0x2023c00,
	0,
	1,
	soc_CPORT_EEE_CLOCK_GATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_EEE_CORE0_CLOCK_GATE_COUNTERr */
	soc_block_list[128],
	soc_genreg,
	1,
	0x2023d00,
	0,
	1,
	soc_PORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_EEE_COUNTER_MODEr */
	soc_block_list[128],
	soc_portreg,
	1,
	0x23400,
	0,
	1,
	soc_PORT_EEE_COUNTER_MODE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_EEE_DURATION_TIMER_PULSEr */
	soc_block_list[128],
	soc_genreg,
	1,
	0x2024000,
	0,
	1,
	soc_PORT_EEE_DURATION_TIMER_PULSE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000ec, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_ENABLE_REGr */
	soc_block_list[128],
	soc_genreg,
	1,
	0x2023900,
	0,
	1,
	soc_CPORT_ENABLE_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_FAULT_LINK_STATUSr */
	soc_block_list[128],
	soc_portreg,
	1,
	0x23600,
	0,
	2,
	soc_PORT_FAULT_LINK_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_FORCE_DOUBLE_BIT_ERRORr */
	soc_block_list[128],
	soc_genreg,
	1,
	0x2024300,
	0,
	6,
	soc_CPORT_FORCE_DOUBLE_BIT_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_FORCE_SINGLE_BIT_ERRORr */
	soc_block_list[128],
	soc_genreg,
	1,
	0x2024400,
	0,
	6,
	soc_CPORT_FORCE_DOUBLE_BIT_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_INTR_ENABLEr */
	soc_block_list[128],
	soc_genreg,
	1,
	0x2024c00,
	0,
	4,
	soc_CPORT_INTR_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_INTR_STATUSr */
	soc_block_list[128],
	soc_genreg,
	1,
	0x2024b00,
	SOC_REG_FLAG_RO,
	4,
	soc_CPORT_INTR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_LAG_FAILOVER_CONFIGr */
	soc_block_list[128],
	soc_portreg,
	1,
	0x20100,
	0,
	1,
	soc_CPORT_LAG_FAILOVER_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_LED_CHAIN_CONFIGr */
	soc_block_list[128],
	soc_genreg,
	1,
	0x2024a00,
	0,
	1,
	soc_PORT_LED_CHAIN_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_LINKSTATUS_DOWNr */
	soc_block_list[128],
	soc_genreg,
	1,
	0x2024800,
	SOC_REG_FLAG_RO,
	1,
	soc_CPORT_LINKSTATUS_DOWNr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_LINKSTATUS_DOWN_CLEARr */
	soc_block_list[128],
	soc_genreg,
	1,
	0x2024900,
	0,
	1,
	soc_CPORT_LINKSTATUS_DOWN_CLEARr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_MAC_CONTROLr */
	soc_block_list[128],
	soc_genreg,
	1,
	0x2023e00,
	0,
	1,
	soc_CPORT_MAC_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_MAC_MODEr */
	soc_block_list[128],
	soc_genreg,
	1,
	0x2023f00,
	0,
	1,
	soc_PORT_CMAC_MODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_MODE_REGr */
	soc_block_list[128],
	soc_genreg,
	1,
	0x2023800,
	0,
	1,
	soc_CPORT_MODE_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_POWER_SAVEr */
	soc_block_list[128],
	soc_genreg,
	1,
	0x2023b00,
	0,
	1,
	soc_CPORT_POWER_SAVEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_SGNDET_EARLYCRSr */
	soc_block_list[128],
	soc_portreg,
	1,
	0x23500,
	0,
	1,
	soc_CPORT_SGNDET_EARLYCRSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_SOFT_RESETr */
	soc_block_list[128],
	soc_genreg,
	1,
	0x2023a00,
	0,
	1,
	soc_CPORT_POWER_SAVEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_SPARE0_REGr */
	soc_block_list[128],
	soc_portreg,
	1,
	0x23700,
	0,
	1,
	soc_PORT_SPARE0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_TXFIFO0_ECC_STATUSr */
	soc_block_list[128],
	soc_genreg,
	1,
	0x2024500,
	0,
	4,
	soc_PORT_EHG0_RX_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_TXFIFO_CELL_CNTr */
	soc_block_list[128],
	soc_portreg,
	1,
	0x21200,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_RXFIFO_CELL_CNT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_TXFIFO_CELL_REQ_CNTr */
	soc_block_list[128],
	soc_portreg,
	1,
	0x21300,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_TXFIFO_CELL_REQ_CNT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_TXFIFO_OVRFLWr */
	soc_block_list[128],
	soc_portreg,
	1,
	0x21400,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_RXFIFO_OVRFLW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_TXFIFO_PKT_DROP_CTLr */
	soc_block_list[128],
	soc_portreg,
	1,
	0x21100,
	0,
	1,
	soc_PORT_TXFIFO_PKT_DROP_CTL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_XGXS0_LN0_STATUS0_REGr */
	soc_block_list[128],
	soc_genreg,
	1,
	0x2024100,
	SOC_REG_FLAG_RO,
	3,
	soc_CPORT_XGXS0_LN0_STATUS0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_XHOL_D0r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x22000,
	0,
	1,
	soc_XHOL_D0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_XHOL_D1r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x22100,
	0,
	1,
	soc_XHOL_D1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_XHOL_D2r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x22200,
	0,
	1,
	soc_XHOL_D2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_XHOL_D3r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x22300,
	0,
	1,
	soc_XHOL_D3_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x70000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_XHOL_MH0r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x21c00,
	0,
	1,
	soc_XHOL_MH0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xfb800ffe, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_XHOL_MH1r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x21d00,
	0,
	1,
	soc_XHOL_MH1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_XHOL_MH2r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x21e00,
	0,
	1,
	soc_XHOL_MH2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_XHOL_MH3r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x21f00,
	0,
	1,
	soc_XHOL_MH3_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_XHOL_RX_MH_DATA0r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x22400,
	0,
	1,
	soc_XHOL_RX_MH_DATA0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_XHOL_RX_MH_DATA1r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x22500,
	0,
	1,
	soc_XHOL_RX_MH_DATA1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_XHOL_RX_MH_DATA2r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x22600,
	0,
	1,
	soc_XHOL_RX_MH_DATA2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_XHOL_RX_MH_DATA3r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x22700,
	0,
	1,
	soc_XHOL_RX_MH_DATA3_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_XHOL_RX_MH_MASK0r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x22800,
	0,
	1,
	soc_XHOL_RX_MH_MASK0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_XHOL_RX_MH_MASK1r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x22900,
	0,
	1,
	soc_XHOL_RX_MH_MASK1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_XHOL_RX_MH_MASK2r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x22a00,
	0,
	1,
	soc_XHOL_RX_MH_MASK2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_XHOL_RX_MH_MASK3r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x22b00,
	0,
	1,
	soc_XHOL_RX_MH_MASK3_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_XHOL_RX_PKT_DATA0r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x22c00,
	0,
	1,
	soc_XHOL_RX_PKT_DATA0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_XHOL_RX_PKT_DATA1r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x22d00,
	0,
	1,
	soc_XHOL_RX_PKT_DATA1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_XHOL_RX_PKT_DATA2r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x22e00,
	0,
	1,
	soc_XHOL_RX_PKT_DATA2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_XHOL_RX_PKT_DATA3r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x22f00,
	0,
	1,
	soc_XHOL_RX_PKT_DATA3_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_XHOL_RX_PKT_MASK0r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x23000,
	0,
	1,
	soc_XHOL_RX_PKT_MASK0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_XHOL_RX_PKT_MASK1r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x23100,
	0,
	1,
	soc_XHOL_RX_PKT_MASK1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_XHOL_RX_PKT_MASK2r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x23200,
	0,
	1,
	soc_XHOL_RX_PKT_MASK2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_XHOL_RX_PKT_MASK3r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x23300,
	0,
	1,
	soc_XHOL_RX_PKT_MASK3_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_XMODID_DUAL_ENr */
	soc_block_list[128],
	soc_portreg,
	1,
	0x21b00,
	0,
	1,
	soc_XMODID_DUAL_ENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_XPAUSE_D0r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x20900,
	0,
	1,
	soc_XPAUSE_D0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x0180c200, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_XPAUSE_D1r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x20a00,
	0,
	1,
	soc_XPAUSE_D1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_XPAUSE_D2r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x20b00,
	0,
	1,
	soc_XPAUSE_D2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_XPAUSE_D3r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x20c00,
	0,
	1,
	soc_XPAUSE_D3_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x88080001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_XPAUSE_MH0r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x20500,
	0,
	1,
	soc_XPAUSE_MH0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_XPAUSE_MH1r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x20600,
	0,
	1,
	soc_XPAUSE_MH1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_XPAUSE_MH2r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x20700,
	0,
	1,
	soc_XHOL_MH2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_XPAUSE_MH3r */
	soc_block_list[128],
	soc_portreg,
	1,
	0x20800,
	0,
	1,
	soc_XHOL_MH3_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_XPAUSE_RX_DA_LSr */
	soc_block_list[128],
	soc_portreg,
	1,
	0x20e00,
	0,
	1,
	soc_XPAUSE_RX_DA_LS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xc2000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_XPAUSE_RX_DA_MSr */
	soc_block_list[128],
	soc_portreg,
	1,
	0x20d00,
	0,
	1,
	soc_XPAUSE_RX_DA_MS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_XPAUSE_RX_LENGTH_TYPEr */
	soc_block_list[128],
	soc_portreg,
	1,
	0x20f00,
	0,
	1,
	soc_XPAUSE_RX_LENGTH_TYPE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_XPAUSE_RX_OPCODEr */
	soc_block_list[128],
	soc_portreg,
	1,
	0x21000,
	0,
	1,
	soc_XPAUSE_RX_OPCODE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_XPAUSE_TX_PKT_XOFF_VALr */
	soc_block_list[128],
	soc_portreg,
	1,
	0x20200,
	0,
	1,
	soc_XPAUSE_TX_PKT_XOFF_VAL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_XPAUSE_WATCHDOG_INIT_VALr */
	soc_block_list[128],
	soc_portreg,
	1,
	0x20300,
	0,
	1,
	soc_XPAUSE_WATCHDOG_INIT_VAL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_XPAUSE_WATCHDOG_THRESHr */
	soc_block_list[128],
	soc_portreg,
	1,
	0x20400,
	0,
	1,
	soc_XPAUSE_WATCHDOG_THRESH_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPORT_XTPSEr */
	soc_block_list[128],
	soc_portreg,
	1,
	0x21a00,
	0,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CPQLINKMEMDEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x4080022,
	0,
	7,
	soc_CPQLINKMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPQUEUESRANGEr */
	soc_block_list[50],
	soc_genreg,
	1,
	0x50b,
	0,
	2,
	soc_CPQUEUESRANGEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fff7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CPQ_COS_EMPTY_REGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x4080140,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_CPQ_COS_EMPTY_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPUASYNCHRONOUSPACKETDATAr */
	soc_block_list[59],
	soc_genreg,
	1,
	0x35,
	0,
	3,
	soc_CPUASYNCHRONOUSPACKETDATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0017ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPUDATACELLA_0r */
	soc_block_list[41],
	soc_genreg,
	1,
	0x2e70,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_CPUDATACELLA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPUDATACELLA_1r */
	soc_block_list[41],
	soc_genreg,
	1,
	0x2e72,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_CPUDATACELLA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPUDATACELLA_2r */
	soc_block_list[41],
	soc_genreg,
	1,
	0x2e74,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_CPUDATACELLA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPUDATACELLA_3r */
	soc_block_list[41],
	soc_genreg,
	1,
	0x2e76,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_CPUDATACELLA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPUDATACELLA_4r */
	soc_block_list[41],
	soc_genreg,
	1,
	0x2e78,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_CPUDATACELLA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPUDATACELLB_0r */
	soc_block_list[41],
	soc_genreg,
	1,
	0x2e80,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_CPUDATACELLB_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPUDATACELLB_1r */
	soc_block_list[41],
	soc_genreg,
	1,
	0x2e82,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_CPUDATACELLB_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPUDATACELLB_2r */
	soc_block_list[41],
	soc_genreg,
	1,
	0x2e84,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_CPUDATACELLB_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPUDATACELLB_3r */
	soc_block_list[41],
	soc_genreg,
	1,
	0x2e86,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_CPUDATACELLB_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPUDATACELLB_4r */
	soc_block_list[41],
	soc_genreg,
	1,
	0x2e88,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_CPUDATACELLB_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPUDATACELLC_0r */
	soc_block_list[41],
	soc_genreg,
	1,
	0x2e90,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_CPUDATACELLC_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPUDATACELLC_1r */
	soc_block_list[41],
	soc_genreg,
	1,
	0x2e92,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_CPUDATACELLC_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPUDATACELLC_2r */
	soc_block_list[41],
	soc_genreg,
	1,
	0x2e94,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_CPUDATACELLC_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPUDATACELLC_3r */
	soc_block_list[41],
	soc_genreg,
	1,
	0x2e96,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_CPUDATACELLC_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPUDATACELLC_4r */
	soc_block_list[41],
	soc_genreg,
	1,
	0x2e98,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_CPUDATACELLC_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPUDATACELLD_0r */
	soc_block_list[41],
	soc_genreg,
	1,
	0x2ea0,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_CPUDATACELLD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPUDATACELLD_1r */
	soc_block_list[41],
	soc_genreg,
	1,
	0x2ea2,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_CPUDATACELLD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPUDATACELLD_2r */
	soc_block_list[41],
	soc_genreg,
	1,
	0x2ea4,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_CPUDATACELLD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPUDATACELLD_3r */
	soc_block_list[41],
	soc_genreg,
	1,
	0x2ea6,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_CPUDATACELLD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPUDATACELLD_4r */
	soc_block_list[41],
	soc_genreg,
	1,
	0x2ea8,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_CPUDATACELLD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPUDATACELL_0r */
	soc_block_list[60],
	soc_genreg,
	1,
	0x2c81,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_CPUDATACELL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPUDATACELL_1r */
	soc_block_list[60],
	soc_genreg,
	1,
	0x2c83,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_CPUDATACELL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPUDATACELL_2r */
	soc_block_list[60],
	soc_genreg,
	1,
	0x2c85,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_CPUDATACELL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPUDATACELL_3r */
	soc_block_list[60],
	soc_genreg,
	1,
	0x2c87,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_CPUDATACELL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPUDATACELL_4r */
	soc_block_list[60],
	soc_genreg,
	1,
	0x2c89,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_CPUDATACELL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPUIFRECIEVEFLOWCONTROLEVENTSCOUNTERr */
	soc_block_list[59],
	soc_genreg,
	1,
	0x37,
	0,
	2,
	soc_CPUIFRECIEVEFLOWCONTROLEVENTSCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPUIFTRANSMITFLOWCONTROLEVENTSCOUNTERr */
	soc_block_list[59],
	soc_genreg,
	1,
	0x36,
	0,
	2,
	soc_CPUIFTRANSMITFLOWCONTROLEVENTSCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPULASTHEADERr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x335800,
	0,
	1,
	soc_CPULASTHEADERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPULOOKUPKEYr */
	soc_block_list[43],
	soc_genreg,
	1,
	0x621c,
	0,
	1,
	soc_CPULOOKUPKEYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_CPUMAXBUCKETr */
	soc_block_list[5],
	soc_genreg,
	48,
	0xa080140,
	SOC_REG_FLAG_ARRAY,
	4,
	soc_CPUMAXBUCKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_CPUMAXBUCKETCONFIG_64r */
	soc_block_list[5],
	soc_genreg,
	48,
	0xa080100,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
	5,
	soc_CPUMAXBUCKETCONFIG_64r_fields,
	SOC_RESET_VAL_DEC(0x00003000, 0x00000006)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPUOLPRCYPORTDELAYCONFIGURATIONr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x59f2,
	0,
	3,
	soc_CPUOLPRCYPORTDELAYCONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPUPACKETCONTROLr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x585e,
	0,
	4,
	soc_CPUPACKETCONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPUPACKETWORDS_0r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x585f,
	SOC_REG_FLAG_64_BITS,
	2,
	soc_CPUPACKETWORDS_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPUPACKETWORDS_1r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x5861,
	SOC_REG_FLAG_64_BITS,
	2,
	soc_CPUPACKETWORDS_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPUPACKETWORDS_2r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x5863,
	SOC_REG_FLAG_64_BITS,
	2,
	soc_CPUPACKETWORDS_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPUPACKETWORDS_3r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x5865,
	SOC_REG_FLAG_64_BITS,
	2,
	soc_CPUPACKETWORDS_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CPUPKTECCr */
	soc_block_list[5],
	soc_genreg,
	10,
	0xa080180,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CPUPKTECCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_CPUPKTMAXBUCKETr */
	soc_block_list[5],
	soc_genreg,
	48,
	0xa080140,
	SOC_REG_FLAG_ARRAY,
	4,
	soc_CPUPKTMAXBUCKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_CPUPKTMAXBUCKETCONFIGr */
	soc_block_list[5],
	soc_genreg,
	48,
	0xa080100,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_CPUPKTMAXBUCKETCONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CPUPKTMAXBUCKETCONFIG_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	32,
	0xa080100,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_CPUPKTMAXBUCKETCONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CPUPKTMAXBUCKETCONFIG_BCM88732_A0r */
	soc_block_list[5],
	soc_genreg,
	10,
	0xa080100,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_CPUPKTMAXBUCKETCONFIG_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CPUPKTMAXBUCKET_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	32,
	0xa080140,
	SOC_REG_FLAG_ARRAY,
	4,
	soc_CPUPKTMAXBUCKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CPUPKTMAXBUCKET_BCM88732_A0r */
	soc_block_list[5],
	soc_genreg,
	10,
	0xa080140,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_CPUPKTMAXBUCKET_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CPUPKTPORTMAXBUCKETr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xa080181,
	0,
	3,
	soc_CPUPKTPORTMAXBUCKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CPUPKTPORTMAXBUCKETCONFIGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xa080180,
	0,
	2,
	soc_CPUPKTPORTMAXBUCKETCONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CPUPKTPORTMAXBUCKETCONFIG_BCM88732_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xa0801a0,
	0,
	2,
	soc_CPUPKTPORTMAXBUCKETCONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CPUPKTPORTMAXBUCKET_BCM88732_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xa0801a1,
	0,
	3,
	soc_CPUPKTPORTMAXBUCKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_CPUPORTMAXBUCKETr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xa080181,
	0,
	3,
	soc_CPUPORTMAXBUCKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_CPUPORTMAXBUCKETCONFIG_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xa080180,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_CPUPORTMAXBUCKETCONFIG_64r_fields,
	SOC_RESET_VAL_DEC(0x00003000, 0x00000002)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_CPUSLOTMINTIMERr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8004a,
	0,
	1,
	soc_CPUSLOTMINTIMERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPUSTREAMINGINTERFACECONFIGURATIONSr */
	soc_block_list[59],
	soc_genreg,
	1,
	0x1c,
	0,
	6,
	soc_CPUSTREAMINGINTERFACECONFIGURATIONSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x077f0101, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPUSTREAMINGINTERFACEINTERRUPTSr */
	soc_block_list[59],
	soc_genreg,
	1,
	0x1e,
	0,
	9,
	soc_CPUSTREAMINGINTERFACEINTERRUPTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff033f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPUSTREAMINGINTERFACEINTERRUPTSMASKREGISTERr */
	soc_block_list[59],
	soc_genreg,
	1,
	0x1f,
	0,
	8,
	soc_CPUSTREAMINGINTERFACEINTERRUPTSMASKREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000033f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPUTRANSMITCELL1r */
	soc_block_list[65],
	soc_genreg,
	1,
	0x3061,
	0,
	1,
	soc_CPUTRANSMITCELL1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPUTRANSMITCELL2r */
	soc_block_list[65],
	soc_genreg,
	1,
	0x3062,
	0,
	1,
	soc_CPUTRANSMITCELL2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPUTRANSMITCELL3r */
	soc_block_list[65],
	soc_genreg,
	1,
	0x3063,
	0,
	1,
	soc_CPUTRANSMITCELL3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPUTRANSMITCELLLINKNUMBERr */
	soc_block_list[65],
	soc_genreg,
	1,
	0x3064,
	0,
	1,
	soc_CPUTRANSMITCELLLINKNUMBERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPUTRANSMITCELLSTRIGGERr */
	soc_block_list[65],
	soc_genreg,
	1,
	0x3066,
	0,
	1,
	soc_CPUTRANSMITCELLSTRIGGERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_CPU_BWr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x6080002,
	0,
	2,
	soc_CPU_BWr_fields,
	SOC_RESET_VAL_DEC(0x00020074, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPU_CAL_CONFIGURATION_REGISTERr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x4390,
	0,
	4,
	soc_CPU_CAL_CONFIGURATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x173ff3ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPU_COMMANDSr */
	soc_block_list[57],
	soc_genreg,
	1,
	0x1808,
	0,
	13,
	soc_CPU_COMMANDSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xcffffff7, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_CPU_CONTROL_0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x7080024,
	0,
	5,
	soc_CPU_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_CPU_CONTROL_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080004,
	0,
	21,
	soc_CPU_CONTROL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_CPU_CONTROL_2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080115,
	0,
	8,
	soc_CPU_CONTROL_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CPU_CONTROL_3r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe08064a,
	0,
	7,
	soc_CPU_CONTROL_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CPU_CONTROL_4r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080139,
	0,
	3,
	soc_CPU_CONTROL_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CPU_CONTROL_0_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1e000600,
	0,
	5,
	soc_CPU_CONTROL_0_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CPU_CONTROL_0_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc08060b,
	0,
	12,
	soc_CPU_CONTROL_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CPU_CONTROL_0_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x32000b00,
	0,
	19,
	soc_CPU_CONTROL_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_CPU_CONTROL_0_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x70800a2,
	0,
	6,
	soc_CPU_CONTROL_0_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CPU_CONTROL_0_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e001200,
	0,
	21,
	soc_CPU_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CPU_CONTROL_0_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc08060b,
	0,
	18,
	soc_CPU_CONTROL_0_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPU_CONTROL_0_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a000b00,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	22,
	soc_CPU_CONTROL_0_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CPU_CONTROL_1_BCM53314_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc080004,
	0,
	30,
	soc_CPU_CONTROL_1_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_CPU_CONTROL_1_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080004,
	0,
	25,
	soc_CPU_CONTROL_1_BCM56142_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CPU_CONTROL_1_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a000300,
	0,
	29,
	soc_CPU_CONTROL_1_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CPU_CONTROL_1_BCM56218_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080004,
	0,
	28,
	soc_CPU_CONTROL_1_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_CPU_CONTROL_1_BCM56224_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc080004,
	0,
	30,
	soc_CPU_CONTROL_1_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
    { /* SOC_REG_INT_CPU_CONTROL_1_BCM56304_B0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080004,
	0,
	22,
	soc_CPU_CONTROL_1_BCM56304_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CPU_CONTROL_1_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc080603,
	0,
	31,
	soc_CPU_CONTROL_1_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CPU_CONTROL_1_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x32000300,
	0,
	32,
	soc_CPU_CONTROL_1_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_CPU_CONTROL_1_BCM56504_B0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080004,
	0,
	24,
	soc_CPU_CONTROL_1_BCM56504_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_CPU_CONTROL_1_BCM56514_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080004,
	0,
	28,
	soc_CPU_CONTROL_1_BCM56514_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_CPU_CONTROL_1_BCM56624_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080004,
	0,
	32,
	soc_CPU_CONTROL_1_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_CPU_CONTROL_1_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080004,
	0,
	32,
	soc_CPU_CONTROL_1_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CPU_CONTROL_1_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e000300,
	0,
	32,
	soc_CPU_CONTROL_1_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CPU_CONTROL_1_BCM56800_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080604,
	0,
	27,
	soc_CPU_CONTROL_1_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CPU_CONTROL_1_BCM56820_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc080604,
	0,
	32,
	soc_CPU_CONTROL_1_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CPU_CONTROL_1_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc080603,
	0,
	31,
	soc_CPU_CONTROL_1_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPU_CONTROL_1_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a000300,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	31,
	soc_CPU_CONTROL_1_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CPU_CONTROL_1_BCM88732_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080072,
	0,
	2,
	soc_CPU_CONTROL_1_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CPU_CONTROL_2_BCM56218_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080125,
	0,
	8,
	soc_CPU_CONTROL_2_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_CPU_CONTROL_2_BCM56224_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080125,
	0,
	8,
	soc_CPU_CONTROL_2_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_CPU_CONTROL_2_BCM56514_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080115,
	0,
	9,
	soc_CPU_CONTROL_2_BCM56514_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CPU_CONTROL_2_BCM56800_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe08061f,
	0,
	8,
	soc_CPU_CONTROL_2_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CPU_CONTROL_3_BCM56218_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080132,
	0,
	8,
	soc_CPU_CONTROL_3_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_CPU_CONTROL_3_BCM56224_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080132,
	0,
	8,
	soc_CPU_CONTROL_3_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_CPU_CONTROL_3_BCM56514_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080137,
	0,
	7,
	soc_CPU_CONTROL_3_BCM56514_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_CPU_CONTROL_Mr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x608000c,
	0,
	4,
	soc_CPU_CONTROL_Mr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CPU_CONTROL_M_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a000400,
	0,
	7,
	soc_CPU_CONTROL_M_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_CPU_CONTROL_M_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080005,
	0,
	12,
	soc_CPU_CONTROL_M_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CPU_CONTROL_M_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc080604,
	0,
	10,
	soc_CPU_CONTROL_M_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CPU_CONTROL_M_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x32000400,
	0,
	13,
	soc_CPU_CONTROL_M_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_CPU_CONTROL_M_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080005,
	0,
	11,
	soc_CPU_CONTROL_M_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CPU_CONTROL_M_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e000400,
	0,
	20,
	soc_CPU_CONTROL_M_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CPU_CONTROL_M_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc080604,
	0,
	7,
	soc_CPU_CONTROL_M_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPU_CONTROL_M_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a000400,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	24,
	soc_CPU_CONTROL_M_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07fff1ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CPU_COS14_MASKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8080078,
	0,
	1,
	soc_CPU_COS14_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CPU_COS15_MASKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8080077,
	0,
	1,
	soc_CPU_COS14_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CPU_COS1_MASKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x808007f,
	0,
	1,
	soc_CPU_COS14_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CPU_COS2_MASKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x808007e,
	0,
	1,
	soc_CPU_COS14_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CPU_COS3_MASKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x808007d,
	0,
	1,
	soc_CPU_COS14_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CPU_COS4_MASKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x808007c,
	0,
	1,
	soc_CPU_COS14_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CPU_COS5_MASKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x808007b,
	0,
	1,
	soc_CPU_COS14_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CPU_COS6_MASKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x808007a,
	0,
	1,
	soc_CPU_COS14_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CPU_COS7_MASKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8080079,
	0,
	1,
	soc_CPU_COS14_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_CPU_COS_CAM_BIST_CONFIGr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x11080185,
	0,
	4,
	soc_CPU_COS_CAM_BIST_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_CPU_COS_CAM_BIST_CONFIG_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x11080189,
	0,
	4,
	soc_CPU_COS_CAM_BIST_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CPU_COS_CAM_BIST_CONFIG_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46010b00,
	0,
	4,
	soc_CPU_COS_CAM_BIST_CONFIG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_CPU_COS_CAM_BIST_CONFIG_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x110801b5,
	0,
	4,
	soc_CPU_COS_CAM_BIST_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CPU_COS_CAM_BIST_CONFIG_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d19,
	0,
	4,
	soc_CPU_COS_CAM_BIST_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CPU_COS_CAM_BIST_CONFIG_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e011900,
	0,
	4,
	soc_CPU_COS_CAM_BIST_CONFIG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_CPU_COS_CAM_BIST_CONFIG_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe08024a,
	0,
	4,
	soc_CPU_COS_CAM_BIST_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CPU_COS_CAM_BIST_CONFIG_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a010e00,
	0,
	4,
	soc_CPU_COS_CAM_BIST_CONFIG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CPU_COS_CAM_BIST_CONFIG_BCM56820_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080cd3,
	0,
	4,
	soc_CPU_COS_CAM_BIST_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CPU_COS_CAM_BIST_CONFIG_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d14,
	0,
	4,
	soc_CPU_COS_CAM_BIST_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPU_COS_CAM_BIST_CONFIG_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x470b0000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_CPU_COS_CAM_BIST_CONFIG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_CPU_COS_CAM_BIST_DBG_DATAr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x11080186,
	SOC_REG_FLAG_WO,
	1,
	soc_FP_CAM_DEBUG_DATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_CPU_COS_CAM_BIST_DBG_DATA_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1108018a,
	SOC_REG_FLAG_WO,
	1,
	soc_FP_CAM_DEBUG_DATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CPU_COS_CAM_BIST_DBG_DATA_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46010c00,
	SOC_REG_FLAG_WO,
	1,
	soc_CPU_COS_CAM_BIST_DBG_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_CPU_COS_CAM_BIST_DBG_DATA_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x110801b6,
	SOC_REG_FLAG_WO,
	1,
	soc_FP_CAM_DEBUG_DATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CPU_COS_CAM_BIST_DBG_DATA_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d1a,
	SOC_REG_FLAG_WO,
	1,
	soc_FP_CAM_DEBUG_DATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CPU_COS_CAM_BIST_DBG_DATA_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e011a00,
	SOC_REG_FLAG_WO,
	1,
	soc_CPU_COS_CAM_BIST_DBG_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_CPU_COS_CAM_BIST_DBG_DATA_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe08024b,
	SOC_REG_FLAG_WO,
	1,
	soc_FP_CAM_DEBUG_DATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CPU_COS_CAM_BIST_DBG_DATA_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a010f00,
	SOC_REG_FLAG_WO,
	1,
	soc_CPU_COS_CAM_BIST_DBG_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CPU_COS_CAM_BIST_DBG_DATA_BCM56820_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080cd4,
	SOC_REG_FLAG_WO,
	1,
	soc_FP_CAM_DEBUG_DATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CPU_COS_CAM_BIST_DBG_DATA_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d15,
	SOC_REG_FLAG_WO,
	1,
	soc_FP_CAM_DEBUG_DATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPU_COS_CAM_BIST_DBG_DATA_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x470c0000,
	SOC_REG_FLAG_WO |
                          (6 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_CPU_COS_CAM_BIST_DBG_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_CPU_COS_CAM_BIST_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x11080184,
	SOC_REG_FLAG_RO,
	1,
	soc_CPU_COS_CAM_BIST_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_CPU_COS_CAM_BIST_STATUS_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x11080188,
	SOC_REG_FLAG_RO,
	1,
	soc_CPU_COS_CAM_BIST_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CPU_COS_CAM_BIST_STATUS_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46010a00,
	SOC_REG_FLAG_RO,
	1,
	soc_CPU_COS_CAM_BIST_STATUS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_CPU_COS_CAM_BIST_STATUS_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x110801b4,
	SOC_REG_FLAG_RO,
	1,
	soc_CPU_COS_CAM_BIST_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CPU_COS_CAM_BIST_STATUS_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d18,
	SOC_REG_FLAG_RO,
	1,
	soc_CPU_COS_CAM_BIST_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CPU_COS_CAM_BIST_STATUS_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e011800,
	SOC_REG_FLAG_RO,
	1,
	soc_CPU_COS_CAM_BIST_STATUS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_CPU_COS_CAM_BIST_STATUS_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080249,
	SOC_REG_FLAG_RO,
	1,
	soc_CPU_COS_CAM_BIST_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CPU_COS_CAM_BIST_STATUS_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a010d00,
	SOC_REG_FLAG_RO,
	1,
	soc_CPU_COS_CAM_BIST_STATUS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CPU_COS_CAM_BIST_STATUS_BCM56820_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080cd2,
	SOC_REG_FLAG_RO,
	1,
	soc_CPU_COS_CAM_BIST_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CPU_COS_CAM_BIST_STATUS_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d13,
	SOC_REG_FLAG_RO,
	1,
	soc_CPU_COS_CAM_BIST_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPU_COS_CAM_BIST_STATUS_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x470a0000,
	SOC_REG_FLAG_RO |
                          (6 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_CPU_COS_CAM_BIST_STATUS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_CPU_COS_CAM_DBGCTRLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x11080183,
	0,
	2,
	soc_CPU_COS_CAM_DBGCTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_CPU_COS_CAM_DBGCTRL_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x11080187,
	0,
	2,
	soc_CPU_COS_CAM_DBGCTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_CPU_COS_CAM_DBGCTRL_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46010900,
	0,
	2,
	soc_CPU_COS_CAM_DBGCTRL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_CPU_COS_CAM_DBGCTRL_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x110801b3,
	0,
	2,
	soc_CPU_COS_CAM_DBGCTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CPU_COS_CAM_DBGCTRL_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d17,
	0,
	2,
	soc_CPU_COS_CAM_DBGCTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CPU_COS_CAM_DBGCTRL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e011700,
	0,
	2,
	soc_CPU_COS_CAM_DBGCTRL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_CPU_COS_CAM_DBGCTRL_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080248,
	0,
	2,
	soc_CPU_COS_CAM_DBGCTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CPU_COS_CAM_DBGCTRL_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a010c00,
	0,
	2,
	soc_CPU_COS_CAM_DBGCTRL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CPU_COS_CAM_DBGCTRL_BCM56820_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080cd1,
	0,
	2,
	soc_CPU_COS_CAM_DBGCTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CPU_COS_CAM_DBGCTRL_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d12,
	0,
	2,
	soc_CPU_COS_CAM_DBGCTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CPU_COS_CAM_DBGCTRL_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x47090000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_CPU_COS_CAM_DBGCTRL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_CPU_COS_SELr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080120,
	0,
	8,
	soc_COS_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CPU_COS_SEL_2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080626,
	0,
	8,
	soc_COS_SEL_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CPU_COS_SEL_2_BCM53314_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080130,
	0,
	8,
	soc_COS_SEL_2_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CPU_COS_SEL_2_BCM56218_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080130,
	0,
	8,
	soc_COS_SEL_2_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_CPU_COS_SEL_2_BCM56224_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080130,
	0,
	8,
	soc_COS_SEL_2_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CPU_COS_SEL_BCM53314_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf08012a,
	0,
	8,
	soc_COS_SEL_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00249000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CPU_COS_SEL_BCM56218_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe08012a,
	0,
	8,
	soc_COS_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_CPU_COS_SEL_BCM56224_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf08012a,
	0,
	8,
	soc_COS_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CPU_COS_SEL_BCM56800_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080625,
	0,
	8,
	soc_COS_SEL_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_CPU_PRIORITY_SELr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080119,
	0,
	8,
	soc_CPU_PRIORITY_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CPU_PRIORITY_SEL_2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080624,
	0,
	8,
	soc_CPU_PRIORITY_SEL_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_CPU_PRIORITY_SEL_2_BCM53314_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf08012e,
	0,
	8,
	soc_CPU_PRIORITY_SEL_2_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CPU_PRIORITY_SEL_2_BCM56218_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe08012e,
	0,
	8,
	soc_CPU_PRIORITY_SEL_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_CPU_PRIORITY_SEL_2_BCM56224_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf08012e,
	0,
	8,
	soc_CPU_PRIORITY_SEL_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CPU_PRIORITY_SEL_BCM56218_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080129,
	0,
	8,
	soc_CPU_PRIORITY_SEL_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_CPU_PRIORITY_SEL_BCM56224_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080129,
	0,
	8,
	soc_CPU_PRIORITY_SEL_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_CPU_PRIORITY_SEL_BCM56800_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080623,
	0,
	8,
	soc_CPU_PRIORITY_SEL_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CPU_QL_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x608006f,
	0,
	4,
	soc_CPU_QL_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPU_RATE1r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x4392,
	0,
	1,
	soc_CPU_RATE1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CPU_RATES0r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x4391,
	0,
	1,
	soc_CPU_RATES0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_CPU_SLOT_COUNTr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80c08,
	0,
	1,
	soc_CPU_SLOT_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_CPU_TS_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080119,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CPU_TS_PARITY_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa010900,
	0,
	1,
	soc_FT_CNTR_SER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CPU_TS_PARITY_CONTROL_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080d09,
	0,
	1,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_CPU_TS_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x208011a,
	0,
	3,
	soc_CPU_TS_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CPU_TS_PARITY_STATUS_INTR_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa010a00,
	0,
	3,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CPU_TS_PARITY_STATUS_INTR_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080d0a,
	0,
	3,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_CPU_TS_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x208011b,
	0,
	3,
	soc_CPU_TS_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CPU_TS_PARITY_STATUS_NACK_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa010b00,
	0,
	3,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CPU_TS_PARITY_STATUS_NACK_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080d0b,
	0,
	3,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CRC32_LANE_ERR_INDICATIONr */
	soc_block_list[40],
	soc_genreg,
	1,
	0x4b5e,
	0,
	1,
	soc_CRC32_LANE_ERR_INDICATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CRC32_LANE_VALID_INDICATIONr */
	soc_block_list[40],
	soc_genreg,
	1,
	0x4b5d,
	SOC_REG_FLAG_RO,
	1,
	soc_CRC32_LANE_VALID_INDICATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CRCDROPPEDCELLCNTr */
	soc_block_list[60],
	soc_genreg,
	1,
	0x2c65,
	0,
	2,
	soc_CRCDROPPEDCELLCNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CRCDROPPEDPCKCNTr */
	soc_block_list[60],
	soc_genreg,
	1,
	0x2cab,
	0,
	2,
	soc_CRCDROPPEDPCKCNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CRCERRORCOUNTERr */
	soc_block_list[56],
	soc_genreg,
	1,
	0x972,
	0,
	2,
	soc_CRCERRORCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CRCERRORCOUNTER0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x3c8c,
	0,
	2,
	soc_CRCERRORCOUNTER0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CRCERRORCOUNTER1r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x3c8d,
	0,
	2,
	soc_CRCERRORCOUNTER0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CRCERRORCOUNTER2r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x3c8e,
	0,
	2,
	soc_CRCERRORCOUNTER0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CRCERRORCOUNTER3r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x3c8f,
	0,
	2,
	soc_CRCERRORCOUNTER0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CRCERRORCOUNTER4r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x3c90,
	0,
	2,
	soc_CRCERRORCOUNTER0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CRCERRORCOUNTER5r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x3c91,
	0,
	2,
	soc_CRCERRORCOUNTER0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CRCERRORCOUNTER6r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x3c92,
	0,
	2,
	soc_CRCERRORCOUNTER0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CRCERRORCOUNTER7r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x3c93,
	0,
	2,
	soc_CRCERRORCOUNTER0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CRCERRORCOUNTER8r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x3c94,
	0,
	2,
	soc_CRCERRORCOUNTER0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CRCERRORCOUNTER9r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x3c95,
	0,
	2,
	soc_CRCERRORCOUNTER0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CRCERRORCOUNTER10r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x3c96,
	0,
	2,
	soc_CRCERRORCOUNTER0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CRCERRORCOUNTER11r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x3c97,
	0,
	2,
	soc_CRCERRORCOUNTER0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CRCERRRATECONFIGURATIONREGISTER0r */
	soc_block_list[56],
	soc_genreg,
	1,
	0x866,
	0,
	2,
	soc_CRCERRRATECONFIGURATIONREGISTER0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CRCERRRATECONFIGURATIONREGISTER1r */
	soc_block_list[56],
	soc_genreg,
	1,
	0x867,
	0,
	1,
	soc_CRCERRRATECONFIGURATIONREGISTER1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CRCERRWEIGHTCONFIGURATIONREGISTER0r */
	soc_block_list[56],
	soc_genreg,
	1,
	0x868,
	0,
	2,
	soc_CRCERRWEIGHTCONFIGURATIONREGISTER0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001f001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CRCERRWEIGHTCONFIGURATIONREGISTER1r */
	soc_block_list[56],
	soc_genreg,
	1,
	0x869,
	0,
	2,
	soc_CRCERRWEIGHTCONFIGURATIONREGISTER1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CRC_APPEND_ENABLEr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80117,
	0,
	1,
	soc_CRC_APPEND_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CREDITCELLSCOUNTERr */
	soc_block_list[39],
	soc_genreg,
	1,
	0x3294,
	0,
	2,
	soc_CREDITCELLSCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CREDITFABRICLATENCYCOUNTERr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x3a8,
	0,
	2,
	soc_CREDITFABRICLATENCYCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CREDITOVERFLOWQUEUENUMr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x342,
	0,
	1,
	soc_CREDITOVERFLOWQUEUENUMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CREDITWATCHDOGCONFIGURATIONr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x314,
	0,
	4,
	soc_CREDITWATCHDOGCONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CREDITWATCHDOGQUEUEBOUNDARIESr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x313,
	0,
	2,
	soc_CREDITWATCHDOGQUEUEBOUNDARIESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fff7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CREDIT_COUNTERr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x4260,
	0,
	2,
	soc_CREDIT_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CREDIT_COUNTER_CONFIGURATION_REG1r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x4304,
	0,
	2,
	soc_CREDIT_COUNTER_CONFIGURATION_REG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CREDIT_COUNTER_CONFIGURATION_REG2r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x4305,
	0,
	5,
	soc_CREDIT_COUNTER_CONFIGURATION_REG2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x811107ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CREDIT_SCHEDULER_COUNTER_IN_THE_CML_CONFIGURATIONr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x4306,
	0,
	3,
	soc_CREDIT_SCHEDULER_COUNTER_IN_THE_CML_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xbfff3fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CRPSACOUNTERSTSr */
	soc_block_list[50],
	soc_genreg,
	1,
	0x57d,
	0,
	4,
	soc_CRPSACOUNTERSTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CRPSACOUNTERSTS1r */
	soc_block_list[50],
	soc_genreg,
	1,
	0x57f,
	SOC_REG_FLAG_RO,
	2,
	soc_CRPSACOUNTERSTS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fff1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CRPSBCOUNTERSTSr */
	soc_block_list[50],
	soc_genreg,
	1,
	0x57e,
	0,
	4,
	soc_CRPSBCOUNTERSTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CRPSBCOUNTERSTS1r */
	soc_block_list[50],
	soc_genreg,
	1,
	0x580,
	SOC_REG_FLAG_RO,
	2,
	soc_CRPSBCOUNTERSTS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fff1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CRPSCNTOVRFSTSr */
	soc_block_list[50],
	soc_genreg,
	1,
	0x57c,
	0,
	6,
	soc_CRPSCNTOVRFSTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fff7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CRPSINTERRUPTREGISTERr */
	soc_block_list[50],
	soc_genreg,
	1,
	0x402,
	0,
	14,
	soc_CRPSINTERRUPTREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CRPSINTERRUPTREGISTERMASKr */
	soc_block_list[50],
	soc_genreg,
	1,
	0x412,
	0,
	14,
	soc_CRPSINTERRUPTREGISTERMASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_CRPS_CNT_PROCESSOR_READr */
	soc_block_list[71],
	soc_genreg,
	4,
	0x118,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
	3,
	soc_CRPS_CNT_PROCESSOR_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fff31, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_CNT_PROCESSOR_READ_BCM88660_A0r */
	soc_block_list[71],
	soc_genreg,
	4,
	0x11a,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
	3,
	soc_CRPS_CNT_PROCESSOR_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fff31, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_CRPS_CRPS_CACHE_RD_RESULTSr */
	soc_block_list[71],
	soc_genreg,
	4,
	0x128,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
	4,
	soc_CRPS_CRPS_CACHE_RD_RESULTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_CRPS_CACHE_RD_RESULTS_BCM88660_A0r */
	soc_block_list[71],
	soc_genreg,
	4,
	0x12b,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
	4,
	soc_CRPS_CRPS_CACHE_RD_RESULTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_CRPS_CRPS_CNT_OVRF_STSr */
	soc_block_list[71],
	soc_genreg,
	4,
	0x138,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
	3,
	soc_CRPS_CRPS_CNT_OVRF_STSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_CRPS_CNT_OVRF_STS_BCM88660_A0r */
	soc_block_list[71],
	soc_genreg,
	4,
	0x13b,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
	3,
	soc_CRPS_CRPS_CNT_OVRF_STSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_CRPS_CNT_SRC_CFGr */
	soc_block_list[71],
	soc_genreg,
	4,
	0x110,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
	1,
	soc_CRPS_CRPS_CNT_SRC_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_CRPS_CNT_SRC_GROUP_SIZESr */
	soc_block_list[71],
	soc_genreg,
	1,
	0x114,
	0,
	9,
	soc_CRPS_CRPS_CNT_SRC_GROUP_SIZESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_CRPS_CRPS_COUNTER_STS_1r */
	soc_block_list[71],
	soc_genreg,
	4,
	0x144,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
	2,
	soc_CRPS_CRPS_COUNTER_STS_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fff7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_CRPS_COUNTER_STS_1_BCM88660_A0r */
	soc_block_list[71],
	soc_genreg,
	4,
	0x158,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
	2,
	soc_CRPS_CRPS_COUNTER_STS_1_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fff7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_CRPS_CRPS_DIRECT_RD_RESULTr */
	soc_block_list[71],
	soc_genreg,
	4,
	0x11c,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
	5,
	soc_CRPS_CRPS_DIRECT_RD_RESULTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_CRPS_DIRECT_RD_RESULT_BCM88660_A0r */
	soc_block_list[71],
	soc_genreg,
	4,
	0x11f,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
	5,
	soc_CRPS_CRPS_DIRECT_RD_RESULTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_CRPS_DO_NOT_COUNT_FILTERr */
	soc_block_list[71],
	soc_genreg,
	1,
	0x118,
	SOC_REG_FLAG_64_BITS,
	9,
	soc_CRPS_CRPS_DO_NOT_COUNT_FILTERr_fields,
	SOC_RESET_VAL_DEC(0x88888888, 0x00000008)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_CRPS_CRPS_GENERAL_CFGr */
	soc_block_list[71],
	soc_genreg,
	4,
	0xcf,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
	6,
	soc_CRPS_CRPS_GENERAL_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000e01, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000f71, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_CRPS_GENERAL_CFG_BCM88660_A0r */
	soc_block_list[71],
	soc_genreg,
	4,
	0xcf,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
	9,
	soc_CRPS_CRPS_GENERAL_CFG_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00005e01, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007f71, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_CRPS_CRPS_LAST_CMD_RCVDr */
	soc_block_list[71],
	soc_genreg,
	4,
	0x150,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
	2,
	soc_CRPS_CRPS_LAST_CMD_RCVDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fff7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_CRPS_LAST_CMD_RCVD_BCM88660_A0r */
	soc_block_list[71],
	soc_genreg,
	4,
	0x164,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
	2,
	soc_CRPS_CRPS_LAST_CMD_RCVDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fff7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_CRPS_MAX_REFRESH_CFGr */
	soc_block_list[71],
	soc_genreg,
	4,
	0x168,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
	2,
	soc_CRPS_CRPS_MAX_REFRESH_CFGr_fields,
	SOC_RESET_VAL_DEC(0x7fff0000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fff7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_CRPS_ONE_ENTRY_MODE_CNT_CMDr */
	soc_block_list[71],
	soc_genreg,
	1,
	0x115,
	0,
	9,
	soc_CRPS_CRPS_ONE_ENTRY_MODE_CNT_CMDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_CRPS_CRPS_OVTH_MEM_STS_SELr */
	soc_block_list[71],
	soc_genreg,
	4,
	0x14c,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
	2,
	soc_CRPS_CRPS_OVTH_MEM_STS_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_CRPS_OVTH_MEM_STS_SEL_BCM88660_A0r */
	soc_block_list[71],
	soc_genreg,
	4,
	0x160,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
	2,
	soc_CRPS_CRPS_OVTH_MEM_STS_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_CRPS_CRPS_PIPE_COUNTERSr */
	soc_block_list[71],
	soc_genreg,
	4,
	0x13c,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
	4,
	soc_CRPS_CRPS_PIPE_COUNTERSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_CRPS_CRPS_PIPE_COUNTERS_2r */
	soc_block_list[71],
	soc_genreg,
	4,
	0x140,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
	4,
	soc_CRPS_CRPS_PIPE_COUNTERS_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_CRPS_PIPE_COUNTERS_2_BCM88660_A0r */
	soc_block_list[71],
	soc_genreg,
	4,
	0x154,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
	4,
	soc_CRPS_CRPS_PIPE_COUNTERS_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_CRPS_PIPE_COUNTERS_BCM88660_A0r */
	soc_block_list[71],
	soc_genreg,
	4,
	0x148,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
	4,
	soc_CRPS_CRPS_PIPE_COUNTERSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_CRPS_PREFETCH_TIMERS_CFGr */
	soc_block_list[71],
	soc_genreg,
	4,
	0x104,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
	4,
	soc_CRPS_CRPS_PREFETCH_TIMERS_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00640032, 0x00000000)
	SOC_RESET_MASK_DEC(0x11ff11ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_CRPS_PREFETCH_TIMER_PERIOD_CFGr */
	soc_block_list[71],
	soc_genreg,
	4,
	0x100,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
	1,
	soc_CRPS_CRPS_PREFETCH_TIMER_PERIOD_CFGr_fields,
	SOC_RESET_VAL_DEC(0x0000c350, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_CRPS_CRPS_PRE_RD_FIFO_STS_1r */
	soc_block_list[71],
	soc_genreg,
	4,
	0x148,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
	3,
	soc_CRPS_CRPS_PRE_RD_FIFO_STS_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003f3f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_CRPS_PRE_RD_FIFO_STS_1_BCM88660_A0r */
	soc_block_list[71],
	soc_genreg,
	4,
	0x15c,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
	3,
	soc_CRPS_CRPS_PRE_RD_FIFO_STS_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003f3f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_CRPS_SEQUENTIAL_TMR_CFGr */
	soc_block_list[71],
	soc_genreg,
	4,
	0x108,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
	2,
	soc_CRPS_CRPS_SEQUENTIAL_TMR_CFGr_fields,
	SOC_RESET_VAL_DEC(0x7fff0000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fff7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_CRPS_THRESHOLDS_CFGr */
	soc_block_list[71],
	soc_genreg,
	4,
	0x10c,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
	2,
	soc_CRPS_CRPS_THRESHOLDS_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fff7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_ENABLE_DYNAMIC_MEMORY_ACCESSr */
	soc_block_list[71],
	soc_genreg,
	1,
	0x84,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CRPS_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_ERROR_INITIATION_DATAr */
	soc_block_list[71],
	soc_genreg,
	1,
	0xa3,
	0,
	1,
	soc_CFC_ERROR_INITIATION_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_GTIMER_CONFIGURATIONr */
	soc_block_list[71],
	soc_genreg,
	1,
	0x88,
	0,
	3,
	soc_CFC_GTIMER_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_GTIMER_TRIGGERr */
	soc_block_list[71],
	soc_genreg,
	1,
	0x89,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_GTIMER_TRIGGERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_INDIRECT_COMMANDr */
	soc_block_list[71],
	soc_genreg,
	1,
	0x80,
	0,
	5,
	soc_CFC_INDIRECT_COMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_INDIRECT_COMMAND_ADDRESSr */
	soc_block_list[71],
	soc_genreg,
	1,
	0x81,
	0,
	2,
	soc_CFC_INDIRECT_COMMAND_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_INDIRECT_COMMAND_DATA_INCREMENTr */
	soc_block_list[71],
	soc_genreg,
	1,
	0x82,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_BRDC_FSRD_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_INDIRECT_COMMAND_RD_DATAr */
	soc_block_list[71],
	soc_genreg,
	1,
	0x60,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_CRPS_INDIRECT_COMMAND_RD_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_INDIRECT_COMMAND_WR_DATAr */
	soc_block_list[71],
	soc_genreg,
	1,
	0x20,
	SOC_REG_FLAG_ABOVE_64_BITS,
	1,
	soc_CRPS_INDIRECT_COMMAND_WR_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_INDIRECT_WR_MASKr */
	soc_block_list[71],
	soc_genreg,
	1,
	0x40,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CRPS_INDIRECT_WR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_CRPS_INTERRUPT_MASK_REGISTERr */
	soc_block_list[71],
	soc_genreg,
	1,
	0x10,
	0,
	22,
	soc_CRPS_INTERRUPT_MASK_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_INTERRUPT_MASK_REGISTER_BCM88660_A0r */
	soc_block_list[71],
	soc_genreg,
	1,
	0x10,
	0,
	23,
	soc_CRPS_INTERRUPT_MASK_REGISTER_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_CRPS_INTERRUPT_REGISTERr */
	soc_block_list[71],
	soc_genreg,
	1,
	0,
	SOC_REG_FLAG_INTERRUPT,
	22,
	soc_CRPS_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_INTERRUPT_REGISTER_BCM88660_A0r */
	soc_block_list[71],
	soc_genreg,
	1,
	0,
	SOC_REG_FLAG_INTERRUPT,
	23,
	soc_CRPS_INTERRUPT_REGISTER_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_CRPS_INTERRUPT_REGISTER_TESTr */
	soc_block_list[71],
	soc_genreg,
	1,
	0x18,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_CRPS_INTERRUPT_REGISTER_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_INTERRUPT_REGISTER_TEST_BCM88660_A0r */
	soc_block_list[71],
	soc_genreg,
	1,
	0x18,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IRE_INTERRUPT_REGISTER_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_PARITY_ERR_CNTr */
	soc_block_list[71],
	soc_genreg,
	1,
	0x98,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	4,
	soc_CFC_PARITY_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_PAR_ERR_INITIATEr */
	soc_block_list[71],
	soc_genreg,
	1,
	0xaa,
	0,
	12,
	soc_CRPS_PAR_ERR_INITIATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_PAR_ERR_INTERRUPT_MASK_REGISTERr */
	soc_block_list[71],
	soc_genreg,
	1,
	0x17,
	SOC_REG_FLAG_INTERRUPT,
	1,
	soc_CRPS_PAR_ERR_INTERRUPT_MASK_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_PAR_ERR_INTERRUPT_REGISTERr */
	soc_block_list[71],
	soc_genreg,
	1,
	0x7,
	SOC_REG_FLAG_INTERRUPT,
	1,
	soc_CRPS_PAR_ERR_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_PAR_ERR_INTERRUPT_REGISTER_TESTr */
	soc_block_list[71],
	soc_genreg,
	1,
	0x1f,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_CRPS_PAR_ERR_INTERRUPT_REGISTER_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_PAR_ERR_MEM_MASKr */
	soc_block_list[71],
	soc_genreg,
	1,
	0xa0,
	0,
	12,
	soc_CRPS_PAR_ERR_MEM_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_REG_0085r */
	soc_block_list[71],
	soc_genreg,
	1,
	0x85,
	0,
	2,
	soc_CFC_REG_0085r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_REG_0086r */
	soc_block_list[71],
	soc_genreg,
	1,
	0x86,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CRPS_REG_0086r_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_REG_0087r */
	soc_block_list[71],
	soc_genreg,
	1,
	0x87,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_BRDC_FSRD_REG_0087r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_REG_0090r */
	soc_block_list[71],
	soc_genreg,
	1,
	0x90,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_BRDC_FSRD_REG_0090r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_REG_0091r */
	soc_block_list[71],
	soc_genreg,
	1,
	0x91,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_BRDC_FSRD_REG_0091r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_REG_0092r */
	soc_block_list[71],
	soc_genreg,
	1,
	0x92,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_BRDC_FSRD_REG_0092r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_REG_0093r */
	soc_block_list[71],
	soc_genreg,
	1,
	0x93,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0093r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_REG_00AFr */
	soc_block_list[71],
	soc_genreg,
	1,
	0xaf,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_CRPS_REG_00AFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_REG_00CEr */
	soc_block_list[71],
	soc_genreg,
	1,
	0xce,
	0,
	3,
	soc_CFC_REG_00CFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001c000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTERr */
	soc_block_list[71],
	soc_genreg,
	1,
	0x2,
	SOC_REG_FLAG_INTERRUPT,
	9,
	soc_CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTER_MASKr */
	soc_block_list[71],
	soc_genreg,
	1,
	0x12,
	SOC_REG_FLAG_INTERRUPT,
	9,
	soc_CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTER_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTER_TESTr */
	soc_block_list[71],
	soc_genreg,
	1,
	0x1a,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTER_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTERr */
	soc_block_list[71],
	soc_genreg,
	1,
	0x1,
	SOC_REG_FLAG_INTERRUPT,
	9,
	soc_CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTER_MASKr */
	soc_block_list[71],
	soc_genreg,
	1,
	0x11,
	SOC_REG_FLAG_INTERRUPT,
	9,
	soc_CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTER_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTER_TESTr */
	soc_block_list[71],
	soc_genreg,
	1,
	0x19,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTER_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CRU_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803e000,
	0,
	4,
	soc_CRU_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000037, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CRU_CPU0_POWERDOWNr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803e00c,
	0,
	2,
	soc_CRU_CPU0_POWERDOWNr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CRU_DEBUGr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803e010,
	SOC_REG_FLAG_RO,
	2,
	soc_CRU_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CRU_IHOST_PWRDWN_ENr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803e004,
	0,
	12,
	soc_CRU_IHOST_PWRDWN_ENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_CRU_IHOST_PWRDWN_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803e008,
	SOC_REG_FLAG_RO,
	15,
	soc_CRU_IHOST_PWRDWN_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00050000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000f3f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CRWDEVENTCOUNTERr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x3db,
	0,
	2,
	soc_CRWDEVENTCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80c10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x81c10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x82c10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x83c10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x84c10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x85c10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x86c10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x87c10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x88c10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x89c10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8ac10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8bc10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8cc10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8dc10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8ec10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8fc10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_16r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x90c10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_17r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x91c10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_18r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x92c10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_19r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x93c10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_20r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x94c10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_21r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x95c10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_22r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x96c10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_23r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x97c10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_24r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x98c10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_25r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x99c10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_26r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9ac10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_27r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9bc10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_28r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9cc10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_29r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9dc10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_30r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9ec10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_31r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9fc10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_32r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa0c10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_33r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa1c10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_34r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa2c10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_35r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa3c10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_36r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa4c10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_37r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa5c10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_38r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa6c10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_39r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa7c10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_40r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa8c10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_41r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa9c10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_42r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xaac10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_43r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xabc10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_44r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xacc10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_45r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xadc10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_46r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xaec10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_47r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xafc10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_48r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb0c10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_49r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb1c10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_50r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb2c10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_51r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb3c10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_52r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb4c10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_53r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb5c10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_54r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb6c10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_55r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb7c10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_56r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb8c10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_57r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb9c10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_58r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbac10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_59r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbbc10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_60r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbcc10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_61r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbdc10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_62r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbec10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CSRCSEL_CHID_63r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbfc10,
	0,
	3,
	soc_CSRCSEL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_ACE_BYTE_THRESHOLDr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80031,
	0,
	1,
	soc_CS_ACE_BYTE_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_ACE_CTRLr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80030,
	0,
	3,
	soc_CS_ACE_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xe0000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_ACE_EVENT_THRESHOLDr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80032,
	0,
	1,
	soc_CS_ACE_EVENT_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_ACE_RANDOM_SEEDr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80033,
	0,
	1,
	soc_CS_ACE_RANDOM_SEEDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_BRICK_TMr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80009,
	0,
	1,
	soc_CS_BRICK_TMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_COLLISION_ERRORr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x8000c,
	0,
	32,
	soc_CS_COLLISION_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_COLLISION_ERROR_MASKr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x8000d,
	0,
	32,
	soc_CS_COLLISION_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_CONFIG0r */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80000,
	0,
	1,
	soc_CS_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_CONFIG_BACKGROUND_ENABLEr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80003,
	0,
	1,
	soc_CS_CONFIG_BACKGROUND_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_CONFIG_BACKGROUND_RATEr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80004,
	0,
	1,
	soc_CS_CONFIG_BACKGROUND_RATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_CONFIG_SHIFT_SEG15_TO_SEG0r */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80001,
	0,
	16,
	soc_CS_CONFIG_SHIFT_SEG15_TO_SEG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_CONFIG_SHIFT_SEG31_TO_SEG16r */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80002,
	0,
	16,
	soc_CS_CONFIG_SHIFT_SEG31_TO_SEG16r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_DEBUGr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80053,
	0,
	2,
	soc_CS_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_DEBUG_CNTR0_ADDRr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x8003b,
	0,
	1,
	soc_CS_DEBUG_CNTR0_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_DEBUG_CNTR0_AMOUNT_HIGHr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80047,
	0,
	1,
	soc_CS_DEBUG_CNTR0_AMOUNT_HIGHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_DEBUG_CNTR0_AMOUNT_LOWr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80048,
	0,
	1,
	soc_CS_DEBUG_CNTR0_AMOUNT_LOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_DEBUG_CNTR0_EVENT_HIGHr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x8003f,
	0,
	1,
	soc_CS_DEBUG_CNTR0_EVENT_HIGHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_DEBUG_CNTR0_EVENT_LOWr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80040,
	0,
	1,
	soc_CS_DEBUG_CNTR0_EVENT_LOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_DEBUG_CNTR1_ADDRr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x8003c,
	0,
	1,
	soc_CS_DEBUG_CNTR0_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_DEBUG_CNTR1_AMOUNT_HIGHr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80049,
	0,
	1,
	soc_CS_DEBUG_CNTR0_AMOUNT_HIGHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_DEBUG_CNTR1_AMOUNT_LOWr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x8004a,
	0,
	1,
	soc_CS_DEBUG_CNTR0_AMOUNT_LOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_DEBUG_CNTR1_EVENT_HIGHr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80041,
	0,
	1,
	soc_CS_DEBUG_CNTR0_EVENT_HIGHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_DEBUG_CNTR1_EVENT_LOWr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80042,
	0,
	1,
	soc_CS_DEBUG_CNTR0_EVENT_LOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_DEBUG_CNTR2_ADDRr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x8003d,
	0,
	1,
	soc_CS_DEBUG_CNTR0_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_DEBUG_CNTR2_AMOUNT_HIGHr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x8004b,
	0,
	1,
	soc_CS_DEBUG_CNTR0_AMOUNT_HIGHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_DEBUG_CNTR2_AMOUNT_LOWr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x8004c,
	0,
	1,
	soc_CS_DEBUG_CNTR0_AMOUNT_LOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_DEBUG_CNTR2_EVENT_HIGHr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80043,
	0,
	1,
	soc_CS_DEBUG_CNTR0_EVENT_HIGHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_DEBUG_CNTR2_EVENT_LOWr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80044,
	0,
	1,
	soc_CS_DEBUG_CNTR0_EVENT_LOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_DEBUG_CNTR3_ADDRr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x8003e,
	0,
	1,
	soc_CS_DEBUG_CNTR0_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_DEBUG_CNTR3_AMOUNT_HIGHr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x8004d,
	0,
	1,
	soc_CS_DEBUG_CNTR0_AMOUNT_HIGHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_DEBUG_CNTR3_AMOUNT_LOWr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x8004e,
	0,
	1,
	soc_CS_DEBUG_CNTR0_AMOUNT_LOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_DEBUG_CNTR3_EVENT_HIGHr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80045,
	0,
	1,
	soc_CS_DEBUG_CNTR0_EVENT_HIGHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_DEBUG_CNTR3_EVENT_LOWr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80046,
	0,
	1,
	soc_CS_DEBUG_CNTR0_EVENT_LOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_DEBUG_CNTR_HALTr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x8004f,
	0,
	4,
	soc_CS_DEBUG_CNTR_HALTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xff3fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_DEBUG_CNTR_INJECTr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80050,
	0,
	4,
	soc_CS_DEBUG_CNTR_INJECTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xf0000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_DEBUG_CNTR_INJECT_SEGMENT_CNTRIDr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80051,
	0,
	2,
	soc_CS_DEBUG_CNTR_INJECT_SEGMENT_CNTRIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_DEBUG_CNTR_INJECT_VALUESr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80052,
	0,
	2,
	soc_CS_DEBUG_CNTR_INJECT_VALUESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ff7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_DEBUG_CNTR_UPDATEr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x8003a,
	0,
	1,
	soc_CS_DEBUG_CNTR_UPDATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_DMA_FIFO_CONFIGr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80006,
	0,
	5,
	soc_CS_DMA_FIFO_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_DMA_FIFO_CTRLr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80008,
	0,
	3,
	soc_CS_DMA_FIFO_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x87ff01ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_DMA_FIFO_TMr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80007,
	0,
	5,
	soc_CS_DMA_FIFO_TMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_DMA_MESSAGE_SIZEr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80005,
	0,
	1,
	soc_CS_DMA_MESSAGE_SIZEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_DROP_ERRORr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80013,
	0,
	1,
	soc_CS_DROP_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_DROP_ERROR_MASKr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80014,
	0,
	1,
	soc_CS_DROP_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_ECC_DEBUG0r */
	soc_block_list[28],
	soc_genreg,
	1,
	0x8001b,
	0,
	14,
	soc_CS_ECC_DEBUG0r_fields,
	SOC_RESET_VAL_DEC(0x00001555, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_ECC_ERRORr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80012,
	0,
	14,
	soc_CS_ECC_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_ECC_STATUS0r */
	soc_block_list[28],
	soc_genreg,
	1,
	0x8001e,
	0,
	2,
	soc_CS_ECC_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_ECC_STATUS1r */
	soc_block_list[28],
	soc_genreg,
	1,
	0x8001f,
	0,
	2,
	soc_CS_ECC_STATUS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_ECC_STATUS2r */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80020,
	0,
	2,
	soc_CS_ECC_STATUS2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_ECC_STATUS3r */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80021,
	0,
	2,
	soc_CS_ECC_STATUS3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_ECC_STATUS4r */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80022,
	0,
	2,
	soc_CS_ECC_STATUS4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_ECC_STATUS5r */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80023,
	0,
	2,
	soc_CS_ECC_STATUS5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_ECC_STATUS6r */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80024,
	0,
	2,
	soc_CS_ECC_STATUS6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_ECC_STATUS7r */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80025,
	0,
	2,
	soc_CS_ECC_STATUS7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_ECC_STATUS8r */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80026,
	0,
	2,
	soc_CS_ECC_STATUS8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_ECC_STATUS9r */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80027,
	0,
	2,
	soc_CS_ECC_STATUS9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_ECC_STATUS10r */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80028,
	0,
	2,
	soc_CS_ECC_STATUS10r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_ECC_STATUS11r */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80029,
	0,
	2,
	soc_CS_ECC_STATUS11r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_ECC_STATUS12r */
	soc_block_list[28],
	soc_genreg,
	1,
	0x8002a,
	0,
	2,
	soc_CS_ECC_STATUS12r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_ECC_STATUS13r */
	soc_block_list[28],
	soc_genreg,
	1,
	0x8002b,
	0,
	2,
	soc_CS_ECC_STATUS13r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_ECC_STATUS14r */
	soc_block_list[28],
	soc_genreg,
	1,
	0x8002c,
	0,
	2,
	soc_CS_ECC_STATUS14r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_ECC_STATUS15r */
	soc_block_list[28],
	soc_genreg,
	1,
	0x8002d,
	0,
	2,
	soc_CS_ECC_STATUS15r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_ECC_STATUS16r */
	soc_block_list[28],
	soc_genreg,
	1,
	0x8002e,
	0,
	4,
	soc_CS_ECC_STATUS16r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_ECC_STATUS17r */
	soc_block_list[28],
	soc_genreg,
	1,
	0x8002f,
	0,
	3,
	soc_CS_ECC_STATUS17r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_EJECT_OVERFLOW_ERRORr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x8000e,
	0,
	32,
	soc_CS_EJECT_OVERFLOW_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_EJECT_OVERFLOW_ERROR_MASKr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x8000f,
	0,
	32,
	soc_CS_EJECT_OVERFLOW_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_EJECT_THRESH_ERRORr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80010,
	0,
	32,
	soc_CS_EJECT_THRESH_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_EJECT_THRESH_ERROR_MASKr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80011,
	0,
	32,
	soc_CS_EJECT_THRESH_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_MANUAL_EJECT_COMMIT_TIMERr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80039,
	0,
	1,
	soc_CS_MANUAL_EJECT_COMMIT_TIMERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_MANUAL_EJECT_CONFIG0r */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80035,
	0,
	1,
	soc_CS_MANUAL_EJECT_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_MANUAL_EJECT_CONFIG1r */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80036,
	0,
	1,
	soc_CS_MANUAL_EJECT_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_MANUAL_EJECT_CONFIG2r */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80037,
	0,
	1,
	soc_CS_MANUAL_EJECT_CONFIG2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_MANUAL_EJECT_CONFIG3r */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80038,
	0,
	1,
	soc_CS_MANUAL_EJECT_CONFIG3r_fields,
	SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_MANUAL_EJECT_CTRLr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80034,
	0,
	3,
	soc_CS_MANUAL_EJECT_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xe0000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_MESSAGE_READYr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80015,
	0,
	1,
	soc_CS_MESSAGE_READYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_MESSAGE_READY_MASKr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80016,
	0,
	1,
	soc_CS_MESSAGE_READY_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_PARITY_DEBUG0r */
	soc_block_list[28],
	soc_genreg,
	1,
	0x8000a,
	0,
	32,
	soc_CS_PARITY_DEBUG0r_fields,
	SOC_RESET_VAL_DEC(0x55555555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_PARITY_DEBUG1r */
	soc_block_list[28],
	soc_genreg,
	1,
	0x8000b,
	0,
	32,
	soc_CS_PARITY_DEBUG1r_fields,
	SOC_RESET_VAL_DEC(0x55555555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_PARITY_ERRORr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x8001c,
	0,
	32,
	soc_CS_PARITY_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_PARITY_ERROR_MASKr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x8001d,
	0,
	32,
	soc_CS_PARITY_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_THRESHOLD_EVENTr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80017,
	0,
	1,
	soc_CS_THRESHOLD_EVENTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_THRESHOLD_EVENT_MASKr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80018,
	0,
	1,
	soc_CS_THRESHOLD_EVENT_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_UNMAPPED_ERRORr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80019,
	0,
	1,
	soc_CS_UNMAPPED_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_CS_UNMAPPED_ERROR_MASKr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x8001a,
	0,
	1,
	soc_CS_UNMAPPED_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CTRL_DA1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080009,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_CTRL_DA1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CTRL_DA2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x208000a,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_CTRL_DA1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CTRL_DA3r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x208000b,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_CTRL_DA1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CTRL_DA4r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x208000c,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_CTRL_DA1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CTRL_DA5r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x208000d,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_CTRL_DA1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CTRL_DA6r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x208000e,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_CTRL_DA1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CTRL_ETHERTYPE1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080007,
	0,
	1,
	soc_CTRL_ETHERTYPE1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CTRL_ETHERTYPE2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080008,
	0,
	1,
	soc_CTRL_ETHERTYPE1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CTR_DEQ_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x20080063,
	0,
	3,
	soc_CTR_DEQ_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CTR_DEQ_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x82006400,
	0,
	3,
	soc_CTR_DEQ_DEBUG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CTR_DEQ_DTYPE_TBL0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x20080060,
	0,
	16,
	soc_CTR_DEQ_DTYPE_TBL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CTR_DEQ_DTYPE_TBL1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x20080061,
	0,
	16,
	soc_CTR_DEQ_DTYPE_TBL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CTR_DEQ_DTYPE_TBL2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x20080062,
	0,
	4,
	soc_CTR_DEQ_DTYPE_TBL2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CTR_DEQ_DTYPE_TBL0_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x82006100,
	0,
	16,
	soc_CTR_DEQ_DTYPE_TBL0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CTR_DEQ_DTYPE_TBL1_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x82006200,
	0,
	16,
	soc_CTR_DEQ_DTYPE_TBL0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CTR_DEQ_DTYPE_TBL2_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x82006300,
	0,
	10,
	soc_CTR_DEQ_DTYPE_TBL2_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CTR_DEQ_STATS_CFGr */
	soc_block_list[5],
	soc_genreg,
	4,
	0x20080041,
	SOC_REG_FLAG_ARRAY,
	6,
	soc_CTR_DEQ_STATS_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CTR_DEQ_STATS_CFG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	4,
	0x82004100,
	SOC_REG_FLAG_ARRAY,
	6,
	soc_CTR_DEQ_STATS_CFG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CTR_DEQ_STATUS_ECC_STATUSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x82005f00,
	0,
	1,
	soc_CTR_DEQ_STATUS_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CTR_ECC_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2008005e,
	0,
	2,
	soc_CTR_ECC_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CTR_ECC_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x82006000,
	0,
	6,
	soc_CTR_ECC_DEBUG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000015, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CTR_ENQ_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x20080064,
	0,
	5,
	soc_CTR_ENQ_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CTR_ENQ_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x82006500,
	0,
	5,
	soc_CTR_ENQ_DEBUG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CTR_ENQ_STATS_CFGr */
	soc_block_list[5],
	soc_genreg,
	64,
	0x20080001,
	SOC_REG_FLAG_ARRAY,
	9,
	soc_CTR_ENQ_STATS_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CTR_ENQ_STATS_CFG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	64,
	0x82000100,
	SOC_REG_FLAG_ARRAY,
	9,
	soc_CTR_ENQ_STATS_CFG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CTR_ERRORr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2008005b,
	0,
	4,
	soc_CTR_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CTR_ERROR_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x82005b00,
	0,
	9,
	soc_CTR_ERROR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CTR_ERROR_MASKr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2008005c,
	0,
	4,
	soc_CTR_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CTR_ERROR_MASK_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x82005c00,
	0,
	9,
	soc_CTR_ERROR_MASK_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CTR_FLEX_CNT_ECC_STATUSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2008005d,
	0,
	1,
	soc_EB_CCP_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CTR_FLEX_CNT_ECC_STATUS_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x82005d00,
	0,
	1,
	soc_CTR_FLEX_CNT_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CTR_MEM_CFGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x20080003,
	0,
	3,
	soc_CTR_MEM_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CTR_MEM_CFG_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x82000300,
	0,
	3,
	soc_CTR_MEM_CFG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CTR_MEM_CFG_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8a000300,
	0,
	3,
	soc_CTR_MEM_CFG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CTR_MEM_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe080045,
	0,
	1,
	soc_CBPDATAMEMDEBUG_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_CTR_MEM_TMr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x20080002,
	0,
	3,
	soc_CTR_MEM_TMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CTR_MEM_TM_BCM56440_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2008005a,
	0,
	2,
	soc_CTR_MEM_TM_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CTR_MEM_TM_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x82005a00,
	0,
	3,
	soc_CTR_MEM_TM_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_CTR_MEM_TM_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x82000200,
	0,
	3,
	soc_CTR_MEM_TM_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_CTR_MEM_TM_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8a000200,
	0,
	4,
	soc_CTR_MEM_TM_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CTR_Q_STATS_MAPr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x20080059,
	0,
	4,
	soc_CTR_Q_STATS_MAPr_fields,
	SOC_RESET_VAL_DEC(0x000000e4, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CTR_Q_STATS_MAP_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x82005900,
	0,
	4,
	soc_CTR_Q_STATS_MAP_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000e4, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CTR_RQE_FIFO_ECC_STATUSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x82005e00,
	0,
	1,
	soc_CTR_RQE_FIFO_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CTR_SEGMENT_STARTr */
	soc_block_list[5],
	soc_genreg,
	16,
	0x20080045,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CTR_SEGMENT_STARTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CTR_SEGMENT_START_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	16,
	0x82004500,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CTR_SEGMENT_START_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CTR_SYS_CONTROLr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x20080000,
	0,
	1,
	soc_CTR_SYS_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_CTR_SYS_CONTROL_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x82000000,
	0,
	3,
	soc_CTR_SYS_CONTROL_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x000001c0, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_CUSTOMCONFIGr */
	soc_block_list[58],
	soc_genreg,
	1,
	0x3ae1,
	0,
	2,
	soc_CUSTOMCONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTEQr */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80b20,
	SOC_REG_FLAG_RO,
	4,
	soc_CWINTEQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTMSKr */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80b08,
	0,
	2,
	soc_CWINTMSKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTQSTr */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80b22,
	SOC_REG_FLAG_RO,
	2,
	soc_CWINTQSTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80b0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x81b0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x82b0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x83b0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x84b0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x85b0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x86b0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x87b0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x88b0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x89b0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8ab0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8bb0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8cb0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8db0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8eb0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8fb0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_16r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x90b0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_17r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x91b0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_18r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x92b0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_19r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x93b0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_20r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x94b0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_21r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x95b0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_22r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x96b0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_23r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x97b0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_24r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x98b0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_25r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x99b0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_26r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9ab0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_27r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9bb0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_28r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9cb0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_29r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9db0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_30r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9eb0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_31r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9fb0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_32r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa0b0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_33r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa1b0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_34r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa2b0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_35r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa3b0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_36r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa4b0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_37r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa5b0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_38r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa6b0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_39r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa7b0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_40r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa8b0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_41r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa9b0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_42r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xaab0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_43r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xabb0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_44r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xacb0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_45r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xadb0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_46r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xaeb0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_47r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xafb0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_48r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb0b0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_49r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb1b0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_50r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb2b0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_51r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb3b0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_52r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb4b0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_53r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb5b0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_54r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb6b0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_55r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb7b0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_56r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb8b0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_57r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb9b0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_58r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbab0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_59r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbbb0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_60r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbcb0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_61r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbdb0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_62r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbeb0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_CWINTS_CHID_63r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbfb0a,
	0,
	2,
	soc_CWINTS_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CW_PD_CELL_CTRLr */
	soc_block_list[88],
	soc_genreg,
	1,
	0x80003,
	0,
	6,
	soc_CW_PD_CELL_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CW_PD_CELL_GOr */
	soc_block_list[88],
	soc_genreg,
	1,
	0x80002,
	0,
	1,
	soc_CW_PD_CELL_GOr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CW_PE_CELL_CTRLr */
	soc_block_list[88],
	soc_genreg,
	1,
	0x80001,
	0,
	7,
	soc_CW_PE_CELL_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CW_PE_CELL_GOr */
	soc_block_list[88],
	soc_genreg,
	1,
	0x80000,
	0,
	1,
	soc_CW_PE_CELL_GOr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CW_PKT_CELL_DATA0r */
	soc_block_list[88],
	soc_genreg,
	1,
	0x80004,
	0,
	1,
	soc_CW_PKT_CELL_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CW_PKT_CELL_DATA1r */
	soc_block_list[88],
	soc_genreg,
	1,
	0x80005,
	0,
	1,
	soc_CW_PKT_CELL_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CW_PKT_CELL_DATA2r */
	soc_block_list[88],
	soc_genreg,
	1,
	0x80006,
	0,
	1,
	soc_CW_PKT_CELL_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CW_PKT_CELL_DATA3r */
	soc_block_list[88],
	soc_genreg,
	1,
	0x80007,
	0,
	1,
	soc_CW_PKT_CELL_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CW_PKT_CELL_DATA4r */
	soc_block_list[88],
	soc_genreg,
	1,
	0x80008,
	0,
	1,
	soc_CW_PKT_CELL_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CW_PKT_CELL_DATA5r */
	soc_block_list[88],
	soc_genreg,
	1,
	0x80009,
	0,
	1,
	soc_CW_PKT_CELL_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CW_PKT_CELL_DATA6r */
	soc_block_list[88],
	soc_genreg,
	1,
	0x8000a,
	0,
	1,
	soc_CW_PKT_CELL_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CW_PKT_CELL_DATA7r */
	soc_block_list[88],
	soc_genreg,
	1,
	0x8000b,
	0,
	1,
	soc_CW_PKT_CELL_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CW_PKT_CELL_DATA8r */
	soc_block_list[88],
	soc_genreg,
	1,
	0x8000c,
	0,
	1,
	soc_CW_PKT_CELL_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CW_PKT_CELL_DATA9r */
	soc_block_list[88],
	soc_genreg,
	1,
	0x8000d,
	0,
	1,
	soc_CW_PKT_CELL_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CW_PKT_CELL_DATA10r */
	soc_block_list[88],
	soc_genreg,
	1,
	0x8000e,
	0,
	1,
	soc_CW_PKT_CELL_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CW_PKT_CELL_DATA11r */
	soc_block_list[88],
	soc_genreg,
	1,
	0x8000f,
	0,
	1,
	soc_CW_PKT_CELL_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CW_PKT_CELL_DATA12r */
	soc_block_list[88],
	soc_genreg,
	1,
	0x80010,
	0,
	1,
	soc_CW_PKT_CELL_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CW_PKT_CELL_DATA13r */
	soc_block_list[88],
	soc_genreg,
	1,
	0x80011,
	0,
	1,
	soc_CW_PKT_CELL_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CW_PKT_CELL_DATA14r */
	soc_block_list[88],
	soc_genreg,
	1,
	0x80012,
	0,
	1,
	soc_CW_PKT_CELL_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CW_PKT_CELL_DATA15r */
	soc_block_list[88],
	soc_genreg,
	1,
	0x80013,
	0,
	1,
	soc_CW_PKT_CELL_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CW_PKT_CELL_DATA16r */
	soc_block_list[88],
	soc_genreg,
	1,
	0x80014,
	0,
	1,
	soc_CW_PKT_CELL_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CW_PKT_CELL_DATA17r */
	soc_block_list[88],
	soc_genreg,
	1,
	0x80015,
	0,
	1,
	soc_CW_PKT_CELL_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CW_PKT_CELL_DATA18r */
	soc_block_list[88],
	soc_genreg,
	1,
	0x80016,
	0,
	1,
	soc_CW_PKT_CELL_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CW_PKT_CELL_DATA19r */
	soc_block_list[88],
	soc_genreg,
	1,
	0x80017,
	0,
	1,
	soc_CW_PKT_CELL_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CW_PKT_CELL_DATA20r */
	soc_block_list[88],
	soc_genreg,
	1,
	0x80018,
	0,
	1,
	soc_CW_PKT_CELL_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CW_PKT_CELL_DATA21r */
	soc_block_list[88],
	soc_genreg,
	1,
	0x80019,
	0,
	1,
	soc_CW_PKT_CELL_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CW_PKT_CELL_DATA22r */
	soc_block_list[88],
	soc_genreg,
	1,
	0x8001a,
	0,
	1,
	soc_CW_PKT_CELL_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CW_PKT_CELL_DATA23r */
	soc_block_list[88],
	soc_genreg,
	1,
	0x8001b,
	0,
	1,
	soc_CW_PKT_CELL_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CW_PKT_CELL_DATA24r */
	soc_block_list[88],
	soc_genreg,
	1,
	0x8001c,
	0,
	1,
	soc_CW_PKT_CELL_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CW_PKT_CELL_DATA25r */
	soc_block_list[88],
	soc_genreg,
	1,
	0x8001d,
	0,
	1,
	soc_CW_PKT_CELL_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CW_PKT_CELL_DATA26r */
	soc_block_list[88],
	soc_genreg,
	1,
	0x8001e,
	0,
	1,
	soc_CW_PKT_CELL_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CW_PKT_CELL_DATA27r */
	soc_block_list[88],
	soc_genreg,
	1,
	0x8001f,
	0,
	1,
	soc_CW_PKT_CELL_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CW_PKT_CELL_DATA28r */
	soc_block_list[88],
	soc_genreg,
	1,
	0x80020,
	0,
	1,
	soc_CW_PKT_CELL_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CW_PKT_CELL_DATA29r */
	soc_block_list[88],
	soc_genreg,
	1,
	0x80021,
	0,
	1,
	soc_CW_PKT_CELL_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CW_PKT_CELL_DATA30r */
	soc_block_list[88],
	soc_genreg,
	1,
	0x80022,
	0,
	1,
	soc_CW_PKT_CELL_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_CW_PKT_CELL_DATA31r */
	soc_block_list[88],
	soc_genreg,
	1,
	0x80023,
	0,
	1,
	soc_CW_PKT_CELL_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_BIT_BANG_TAP_CONTROLr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x200f800,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	5,
	soc_CX_BIT_BANG_TAP_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_BS_PLL_AUX_CTRLr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2001300,
	0,
	6,
	soc_CX_BS_PLL_AUX_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_BS_PLL_CHANNEL_0r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2000400,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_BS_PLL_CHANNEL_1r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2000500,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_BS_PLL_CHANNEL_2r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2000600,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_BS_PLL_CHANNEL_3r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2000700,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_BS_PLL_CHANNEL_4r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2000800,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_BS_PLL_CHANNEL_5r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2000900,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_BS_PLL_CONTROLr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2000a00,
	0,
	15,
	soc_CX_BS_PLL_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_BS_PLL_GAINr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2001100,
	0,
	3,
	soc_CX_BS_PLL_GAINr_fields,
	SOC_RESET_VAL_DEC(0x000001da, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_BS_PLL_NDIV_FRACTIONr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2000d00,
	0,
	1,
	soc_CX_BS_PLL_NDIV_FRACTIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_BS_PLL_NDIV_INTEGERr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2000c00,
	0,
	1,
	soc_CX_BS_PLL_NDIV_INTEGERr_fields,
	SOC_RESET_VAL_DEC(0x00000078, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_BS_PLL_PREDIVr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2000e00,
	0,
	1,
	soc_CX_BS_PLL_PREDIVr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_BS_PLL_RESETr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2000b00,
	0,
	2,
	soc_CX_BS_PLL_RESETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_BS_PLL_SSC_CTRLr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2001000,
	0,
	2,
	soc_CX_BS_PLL_SSC_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_BS_PLL_SSC_LIMITr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2000f00,
	0,
	1,
	soc_CX_BS_PLL_SSC_LIMITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_BS_PLL_STATUSr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2001200,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	2,
	soc_CX_BS_PLL_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_CONFIGr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2000000,
	0,
	3,
	soc_CX_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DDR03_PLL_AUX_CTRLr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2002200,
	0,
	6,
	soc_CX_BS_PLL_AUX_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DDR03_PLL_CHANNEL_0r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2001400,
	0,
	5,
	soc_CX_DDR03_PLL_CHANNEL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DDR03_PLL_CHANNEL_1r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2001500,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DDR03_PLL_CHANNEL_2r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2001600,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DDR03_PLL_CHANNEL_3r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2001700,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DDR03_PLL_CHANNEL_4r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2001800,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DDR03_PLL_CHANNEL_5r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2001900,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DDR03_PLL_CONTROLr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2001a00,
	0,
	14,
	soc_CX_DDR03_PLL_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DDR03_PLL_GAINr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2002100,
	0,
	3,
	soc_CX_BS_PLL_GAINr_fields,
	SOC_RESET_VAL_DEC(0x000001da, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DDR03_PLL_NDIV_FRACTIONr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2001d00,
	0,
	1,
	soc_CX_BS_PLL_NDIV_FRACTIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DDR03_PLL_NDIV_INTEGERr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2001c00,
	0,
	1,
	soc_CX_DDR03_PLL_NDIV_INTEGERr_fields,
	SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DDR03_PLL_PREDIVr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2001e00,
	0,
	1,
	soc_CX_BS_PLL_PREDIVr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DDR03_PLL_RESETr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2001b00,
	0,
	2,
	soc_CX_BS_PLL_RESETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DDR03_PLL_SSC_CTRLr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2002000,
	0,
	2,
	soc_CX_BS_PLL_SSC_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DDR03_PLL_SSC_LIMITr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2001f00,
	0,
	1,
	soc_CX_BS_PLL_SSC_LIMITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DDR0_PLL_STATUSr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2002300,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	2,
	soc_CX_BS_PLL_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DDR1_PLL_STATUSr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2002400,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	2,
	soc_CX_BS_PLL_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DDR2_PLL_STATUSr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2002500,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	2,
	soc_CX_BS_PLL_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DDR3_PLL_STATUSr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2002600,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	2,
	soc_CX_BS_PLL_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_INITIAL_DELAYr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x200f700,
	0,
	1,
	soc_CX_DEBUG_LED_INITIAL_DELAYr_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_0r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2013600,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_1r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2013700,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_2r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2013800,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_3r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2013900,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_4r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2013a00,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_5r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2013b00,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_6r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2013c00,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_7r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2013d00,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_8r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2013e00,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_9r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2013f00,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_10r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2014000,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_11r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2014100,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_12r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2014200,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_13r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2014300,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_14r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2014400,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_15r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2014500,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_15r_fields,
	SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_16r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2014600,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_17r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2014700,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_18r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2014800,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_19r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2014900,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_20r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2014a00,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_21r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2014b00,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_22r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2014c00,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_23r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2014d00,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_24r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2014e00,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_25r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2014f00,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_26r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2015000,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_27r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2015100,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_28r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2015200,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_29r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2015300,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_30r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2015400,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_31r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2015500,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_32r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2015600,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_33r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2015700,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_34r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2015800,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_35r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2015900,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_36r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2015a00,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_37r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2015b00,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_38r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2015c00,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_39r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2015d00,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_40r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2015e00,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_41r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2015f00,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_42r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2016000,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_43r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2016100,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_44r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2016200,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_45r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2016300,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_46r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2016400,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_47r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2016500,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_48r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2016600,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_49r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2016700,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_50r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2016800,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_51r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2016900,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_51r_fields,
	SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_52r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2016a00,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_53r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2016b00,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_54r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2016c00,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_55r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2016d00,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_56r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2016e00,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_57r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2016f00,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_58r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2017000,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_59r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2017100,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_60r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2017200,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_61r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2017300,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_62r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2017400,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_LENGTH_63r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2017500,
	0,
	1,
	soc_CX_DEBUG_LED_LENGTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_SCAN_SELECT_0r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2017600,
	0,
	1,
	soc_CX_DEBUG_LED_SCAN_SELECT_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_SCAN_SELECT_1r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2017700,
	0,
	1,
	soc_CX_DEBUG_LED_SCAN_SELECT_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_SCAN_SELECT_2r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2017800,
	0,
	1,
	soc_CX_DEBUG_LED_SCAN_SELECT_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_SCAN_SELECT_3r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2017900,
	0,
	1,
	soc_CX_DEBUG_LED_SCAN_SELECT_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_SCAN_SELECT_4r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2017a00,
	0,
	1,
	soc_CX_DEBUG_LED_SCAN_SELECT_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_DEBUG_LED_SCAN_SELECT_5r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2017b00,
	0,
	1,
	soc_CX_DEBUG_LED_SCAN_SELECT_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_GLOBAL_DEBUGr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2000100,
	0,
	1,
	soc_CX_GLOBAL_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_GPIO_DIRECTION_0r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2011c00,
	0,
	1,
	soc_CX_GPIO_DIRECTION_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_GPIO_DIRECTION_1r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2011f00,
	0,
	1,
	soc_CX_GPIO_DIRECTION_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_GPIO_INPUT_0r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2011e00,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_CX_GPIO_INPUT_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_GPIO_INPUT_1r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2012100,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_CX_GPIO_INPUT_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_GPIO_OUTPUT_0r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2011d00,
	0,
	1,
	soc_CX_GPIO_OUTPUT_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_GPIO_OUTPUT_1r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2012000,
	0,
	1,
	soc_CX_GPIO_OUTPUT_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_HPP_PLL_AUX_CTRLr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2003600,
	0,
	6,
	soc_CX_BS_PLL_AUX_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_HPP_PLL_CHANNEL_0r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2002700,
	0,
	5,
	soc_CX_HPP_PLL_CHANNEL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_HPP_PLL_CHANNEL_1r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2002800,
	0,
	5,
	soc_CX_HPP_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_HPP_PLL_CHANNEL_2r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2002900,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_HPP_PLL_CHANNEL_3r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2002a00,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_HPP_PLL_CHANNEL_4r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2002b00,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_HPP_PLL_CHANNEL_5r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2002c00,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_HPP_PLL_CONTROLr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2002d00,
	0,
	14,
	soc_CX_DDR03_PLL_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_HPP_PLL_GAINr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2003400,
	0,
	3,
	soc_CX_BS_PLL_GAINr_fields,
	SOC_RESET_VAL_DEC(0x000001da, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_HPP_PLL_NDIV_FRACTIONr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2003000,
	0,
	1,
	soc_CX_BS_PLL_NDIV_FRACTIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_HPP_PLL_NDIV_INTEGERr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2002f00,
	0,
	1,
	soc_CX_BS_PLL_NDIV_INTEGERr_fields,
	SOC_RESET_VAL_DEC(0x00000078, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_HPP_PLL_PREDIVr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2003100,
	0,
	1,
	soc_CX_BS_PLL_PREDIVr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_HPP_PLL_RESETr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2002e00,
	0,
	2,
	soc_CX_BS_PLL_RESETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_HPP_PLL_SSC_CTRLr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2003300,
	0,
	2,
	soc_CX_BS_PLL_SSC_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_HPP_PLL_SSC_LIMITr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2003200,
	0,
	1,
	soc_CX_BS_PLL_SSC_LIMITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_HPP_PLL_STATUSr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2003500,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	2,
	soc_CX_BS_PLL_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_MAC_PLL_AUX_CTRLr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2004600,
	0,
	6,
	soc_CX_BS_PLL_AUX_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_MAC_PLL_CHANNEL_0r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2003700,
	0,
	5,
	soc_CX_HPP_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_MAC_PLL_CHANNEL_1r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2003800,
	0,
	5,
	soc_CX_MAC_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_MAC_PLL_CHANNEL_2r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2003900,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_MAC_PLL_CHANNEL_3r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2003a00,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_MAC_PLL_CHANNEL_4r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2003b00,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_MAC_PLL_CHANNEL_5r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2003c00,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_MAC_PLL_CONTROLr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2003d00,
	0,
	14,
	soc_CX_MAC_PLL_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x04800000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_MAC_PLL_GAINr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2004400,
	0,
	3,
	soc_CX_MAC_PLL_GAINr_fields,
	SOC_RESET_VAL_DEC(0x00000262, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_MAC_PLL_NDIV_FRACTIONr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2004000,
	0,
	1,
	soc_CX_BS_PLL_NDIV_FRACTIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_MAC_PLL_NDIV_INTEGERr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2003f00,
	0,
	1,
	soc_CX_MAC_PLL_NDIV_INTEGERr_fields,
	SOC_RESET_VAL_DEC(0x00000084, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_MAC_PLL_PREDIVr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2004100,
	0,
	1,
	soc_CX_BS_PLL_PREDIVr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_MAC_PLL_RESETr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2003e00,
	0,
	2,
	soc_CX_BS_PLL_RESETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_MAC_PLL_SSC_CTRLr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2004300,
	0,
	2,
	soc_CX_BS_PLL_SSC_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_MAC_PLL_SSC_LIMITr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2004200,
	0,
	1,
	soc_CX_BS_PLL_SSC_LIMITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_MAC_PLL_STATUSr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2004500,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	2,
	soc_CX_BS_PLL_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_PD_ASSIST_DEBUGr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2012e00,
	0,
	2,
	soc_CM_PD_ASSIST_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_PHY_PORT_CONFIGr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2011a00,
	0,
	16,
	soc_CX_PHY_PORT_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x000007fc, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_PLL_CTRLr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2011800,
	0,
	3,
	soc_CX_PLL_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_PLL_LOCK_LOST_STATUSr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2013400,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	13,
	soc_CX_PLL_LOCK_LOST_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_PLL_LOCK_LOST_STATUS_MASKr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2013500,
	0,
	13,
	soc_CX_PLL_LOCK_LOST_STATUS_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00001fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_PVT_MON_CONTROL_0r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2010100,
	0,
	10,
	soc_CX_PVT_MON_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_PVT_MON_CONTROL_1r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2010200,
	0,
	4,
	soc_CX_PVT_MON_CONTROL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_PVT_MON_THERMAL_DATAr */
	soc_block_list[97],
	soc_genreg,
	5,
	0x200fc00,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_CX_PVT_MON_THERMAL_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_ROV_CONTROL_STATUSr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2012f00,
	0,
	3,
	soc_CX_ROV_CONTROL_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SD_MAP_0r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2017c00,
	0,
	1,
	soc_CX_SD_MAP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SD_MAP_1r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2017d00,
	0,
	1,
	soc_CX_SD_MAP_1r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SD_MAP_2r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2017e00,
	0,
	1,
	soc_CX_SD_MAP_2r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SD_MAP_3r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2017f00,
	0,
	1,
	soc_CX_SD_MAP_3r_fields,
	SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SD_MAP_4r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2018000,
	0,
	1,
	soc_CX_SD_MAP_4r_fields,
	SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SD_MAP_5r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2018100,
	0,
	1,
	soc_CX_SD_MAP_5r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SD_MAP_6r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2018200,
	0,
	1,
	soc_CX_SD_MAP_6r_fields,
	SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SD_MAP_7r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2018300,
	0,
	1,
	soc_CX_SD_MAP_7r_fields,
	SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SD_MAP_8r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2018400,
	0,
	1,
	soc_CX_SD_MAP_8r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SD_MAP_9r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2018500,
	0,
	1,
	soc_CX_SD_MAP_9r_fields,
	SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SD_MAP_10r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2018600,
	0,
	1,
	soc_CX_SD_MAP_10r_fields,
	SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SD_MAP_11r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2018700,
	0,
	1,
	soc_CX_SD_MAP_11r_fields,
	SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SD_MAP_12r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2018800,
	0,
	1,
	soc_CX_SD_MAP_12r_fields,
	SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SD_MAP_13r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2018900,
	0,
	1,
	soc_CX_SD_MAP_13r_fields,
	SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SD_MAP_14r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2018a00,
	0,
	1,
	soc_CX_SD_MAP_14r_fields,
	SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SD_MAP_15r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2018b00,
	0,
	1,
	soc_CX_SD_MAP_15r_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SD_MAP_16r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2018c00,
	0,
	1,
	soc_CX_SD_MAP_16r_fields,
	SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SD_MAP_17r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2018d00,
	0,
	1,
	soc_CX_SD_MAP_17r_fields,
	SOC_RESET_VAL_DEC(0x00000011, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SD_MAP_18r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2018e00,
	0,
	1,
	soc_CX_SD_MAP_18r_fields,
	SOC_RESET_VAL_DEC(0x00000012, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SD_MAP_19r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2018f00,
	0,
	1,
	soc_CX_SD_MAP_19r_fields,
	SOC_RESET_VAL_DEC(0x00000013, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SD_MAP_20r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2019000,
	0,
	1,
	soc_CX_SD_MAP_20r_fields,
	SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SD_MAP_21r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2019100,
	0,
	1,
	soc_CX_SD_MAP_21r_fields,
	SOC_RESET_VAL_DEC(0x00000015, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SD_MAP_22r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2019200,
	0,
	1,
	soc_CX_SD_MAP_22r_fields,
	SOC_RESET_VAL_DEC(0x00000016, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SD_MAP_23r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2019300,
	0,
	1,
	soc_CX_SD_MAP_23r_fields,
	SOC_RESET_VAL_DEC(0x00000017, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SD_MAP_24r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2019400,
	0,
	1,
	soc_CX_SD_MAP_24r_fields,
	SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SD_MAP_25r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2019500,
	0,
	1,
	soc_CX_SD_MAP_25r_fields,
	SOC_RESET_VAL_DEC(0x00000019, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SD_MAP_26r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2019600,
	0,
	1,
	soc_CX_SD_MAP_26r_fields,
	SOC_RESET_VAL_DEC(0x0000001a, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SD_MAP_27r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2019700,
	0,
	1,
	soc_CX_SD_MAP_27r_fields,
	SOC_RESET_VAL_DEC(0x0000001b, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SE0_PLL_CHANNEL_0r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2007700,
	0,
	5,
	soc_CX_SE0_PLL_CHANNEL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SE0_PLL_CHANNEL_1r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2007800,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SE0_PLL_CHANNEL_2r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2007900,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SE0_PLL_CHANNEL_3r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2007a00,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SE0_PLL_CHANNEL_4r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2007b00,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SE0_PLL_CHANNEL_5r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2007c00,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SE0_PLL_CONTROLr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2007d00,
	0,
	15,
	soc_CX_SE0_PLL_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SE0_PLL_GAINr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2008400,
	0,
	3,
	soc_CX_SE0_PLL_GAINr_fields,
	SOC_RESET_VAL_DEC(0x00000211, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SE0_PLL_NDIV_FRACTIONr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2008000,
	0,
	1,
	soc_CX_BS_PLL_NDIV_FRACTIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SE0_PLL_NDIV_INTEGERr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2007f00,
	0,
	1,
	soc_CX_SE0_PLL_NDIV_INTEGERr_fields,
	SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SE0_PLL_PREDIVr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2008100,
	0,
	1,
	soc_CX_SE0_PLL_PREDIVr_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SE0_PLL_RESETr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2007e00,
	0,
	2,
	soc_CX_BS_PLL_RESETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SE0_PLL_SSC_CTRLr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2008300,
	0,
	2,
	soc_CX_BS_PLL_SSC_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SE0_PLL_SSC_LIMITr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2008200,
	0,
	1,
	soc_CX_BS_PLL_SSC_LIMITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SE0_PLL_STATUSr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2008500,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	2,
	soc_CX_BS_PLL_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SE1_PLL_CHANNEL_0r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2008600,
	0,
	5,
	soc_CX_SE0_PLL_CHANNEL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SE1_PLL_CHANNEL_1r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2008700,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SE1_PLL_CHANNEL_2r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2008800,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SE1_PLL_CHANNEL_3r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2008900,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SE1_PLL_CHANNEL_4r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2008a00,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SE1_PLL_CHANNEL_5r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2008b00,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SE1_PLL_CONTROLr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2008c00,
	0,
	15,
	soc_CX_SE0_PLL_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SE1_PLL_GAINr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2009300,
	0,
	3,
	soc_CX_SE0_PLL_GAINr_fields,
	SOC_RESET_VAL_DEC(0x00000211, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SE1_PLL_NDIV_FRACTIONr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2008f00,
	0,
	1,
	soc_CX_BS_PLL_NDIV_FRACTIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SE1_PLL_NDIV_INTEGERr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2008e00,
	0,
	1,
	soc_CX_SE0_PLL_NDIV_INTEGERr_fields,
	SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SE1_PLL_PREDIVr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2009000,
	0,
	1,
	soc_CX_SE0_PLL_PREDIVr_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SE1_PLL_RESETr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2008d00,
	0,
	2,
	soc_CX_BS_PLL_RESETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SE1_PLL_SSC_CTRLr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2009200,
	0,
	2,
	soc_CX_BS_PLL_SSC_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SE1_PLL_SSC_LIMITr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2009100,
	0,
	1,
	soc_CX_BS_PLL_SSC_LIMITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SE1_PLL_STATUSr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2009400,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	2,
	soc_CX_BS_PLL_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SIG_DETECTr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2011b00,
	0,
	1,
	soc_CX_SIG_DETECTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SOFT_RESET_0r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2000200,
	0,
	30,
	soc_CX_SOFT_RESET_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SOFT_RESET_1r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2000300,
	0,
	3,
	soc_CX_SOFT_RESET_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SWS_PLL_AUX_CTRLr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2005600,
	0,
	6,
	soc_CX_BS_PLL_AUX_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SWS_PLL_CHANNEL_0r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2004700,
	0,
	5,
	soc_CX_DDR03_PLL_CHANNEL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SWS_PLL_CHANNEL_1r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2004800,
	0,
	5,
	soc_CX_SWS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SWS_PLL_CHANNEL_2r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2004900,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SWS_PLL_CHANNEL_3r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2004a00,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SWS_PLL_CHANNEL_4r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2004b00,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SWS_PLL_CHANNEL_5r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2004c00,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SWS_PLL_CONTROLr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2004d00,
	0,
	14,
	soc_CX_MAC_PLL_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x04800000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SWS_PLL_GAINr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2005400,
	0,
	3,
	soc_CX_MAC_PLL_GAINr_fields,
	SOC_RESET_VAL_DEC(0x00000262, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SWS_PLL_NDIV_FRACTIONr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2005000,
	0,
	1,
	soc_CX_BS_PLL_NDIV_FRACTIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SWS_PLL_NDIV_INTEGERr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2004f00,
	0,
	1,
	soc_CX_SWS_PLL_NDIV_INTEGERr_fields,
	SOC_RESET_VAL_DEC(0x00000090, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SWS_PLL_PREDIVr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2005100,
	0,
	1,
	soc_CX_BS_PLL_PREDIVr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SWS_PLL_RESETr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2004e00,
	0,
	2,
	soc_CX_BS_PLL_RESETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SWS_PLL_SSC_CTRLr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2005300,
	0,
	2,
	soc_CX_BS_PLL_SSC_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SWS_PLL_SSC_LIMITr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2005200,
	0,
	1,
	soc_CX_BS_PLL_SSC_LIMITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SWS_PLL_STATUSr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2005500,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	2,
	soc_CX_BS_PLL_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SW_OPTr */
	soc_block_list[97],
	soc_genreg,
	14,
	0x2010300,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CX_SW_OPTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_SYNCE_CONFIGr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2011900,
	0,
	8,
	soc_CX_SYNCE_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x0001ffe1, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_TAP_CONTROLr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x200f900,
	0,
	4,
	soc_CX_TAP_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000038, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_TAP_READ_DATAr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x200fb00,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_CX_TAP_READ_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_TAP_WRITE_DATAr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x200fa00,
	0,
	1,
	soc_CX_TAP_WRITE_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_TMU_PLL_AUX_CTRLr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2006600,
	0,
	6,
	soc_CX_BS_PLL_AUX_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_TMU_PLL_CHANNEL_0r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2005700,
	0,
	5,
	soc_CX_HPP_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_TMU_PLL_CHANNEL_1r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2005800,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_TMU_PLL_CHANNEL_2r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2005900,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_TMU_PLL_CHANNEL_3r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2005a00,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_TMU_PLL_CHANNEL_4r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2005b00,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_TMU_PLL_CHANNEL_5r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2005c00,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_TMU_PLL_CONTROLr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2005d00,
	0,
	14,
	soc_CX_DDR03_PLL_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_TMU_PLL_GAINr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2006400,
	0,
	3,
	soc_CX_BS_PLL_GAINr_fields,
	SOC_RESET_VAL_DEC(0x000001da, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_TMU_PLL_NDIV_FRACTIONr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2006000,
	0,
	1,
	soc_CX_BS_PLL_NDIV_FRACTIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_TMU_PLL_NDIV_INTEGERr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2005f00,
	0,
	1,
	soc_CX_BS_PLL_NDIV_INTEGERr_fields,
	SOC_RESET_VAL_DEC(0x00000078, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_TMU_PLL_PREDIVr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2006100,
	0,
	1,
	soc_CX_BS_PLL_PREDIVr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_TMU_PLL_RESETr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2005e00,
	0,
	2,
	soc_CX_BS_PLL_RESETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_TMU_PLL_SSC_CTRLr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2006300,
	0,
	2,
	soc_CX_BS_PLL_SSC_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_TMU_PLL_SSC_LIMITr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2006200,
	0,
	1,
	soc_CX_BS_PLL_SSC_LIMITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_TMU_PLL_STATUSr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2006500,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	2,
	soc_CX_BS_PLL_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_TOP_PD_ASSIST_CONTROL_DEBUGr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2013000,
	0,
	1,
	soc_CX_TOP_PD_ASSIST_CONTROL_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_TOP_PD_ASSIST_STATUS_DEBUGr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2013100,
	0,
	1,
	soc_CX_TOP_PD_ASSIST_STATUS_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_TS_COMPr */
	soc_block_list[97],
	soc_genreg,
	7,
	0x2011100,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CX_TS_COMPr_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_TS_PLL_AUX_CTRLr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2007600,
	0,
	6,
	soc_CX_BS_PLL_AUX_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_TS_PLL_CHANNEL_0r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2006700,
	0,
	5,
	soc_CX_DDR03_PLL_CHANNEL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_TS_PLL_CHANNEL_1r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2006800,
	0,
	5,
	soc_CX_TS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_TS_PLL_CHANNEL_2r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2006900,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_TS_PLL_CHANNEL_3r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2006a00,
	0,
	5,
	soc_CX_TS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_TS_PLL_CHANNEL_4r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2006b00,
	0,
	5,
	soc_CX_TS_PLL_CHANNEL_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_TS_PLL_CHANNEL_5r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2006c00,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_TS_PLL_CONTROLr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2006d00,
	0,
	15,
	soc_CX_BS_PLL_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_TS_PLL_GAINr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2007400,
	0,
	3,
	soc_CX_BS_PLL_GAINr_fields,
	SOC_RESET_VAL_DEC(0x000001da, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_TS_PLL_NDIV_FRACTIONr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2007000,
	0,
	1,
	soc_CX_BS_PLL_NDIV_FRACTIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_TS_PLL_NDIV_INTEGERr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2006f00,
	0,
	1,
	soc_CX_BS_PLL_NDIV_INTEGERr_fields,
	SOC_RESET_VAL_DEC(0x00000078, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_TS_PLL_PREDIVr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2007100,
	0,
	1,
	soc_CX_BS_PLL_PREDIVr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_TS_PLL_RESETr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2006e00,
	0,
	2,
	soc_CX_BS_PLL_RESETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_TS_PLL_SSC_CTRLr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2007300,
	0,
	2,
	soc_CX_BS_PLL_SSC_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_TS_PLL_SSC_LIMITr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2007200,
	0,
	1,
	soc_CX_BS_PLL_SSC_LIMITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_TS_PLL_STATUSr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2007500,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	2,
	soc_CX_BS_PLL_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_WC_PLL_CHANNEL_0r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2009500,
	0,
	5,
	soc_CX_SE0_PLL_CHANNEL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_WC_PLL_CHANNEL_1r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2009600,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_WC_PLL_CHANNEL_2r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2009700,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_WC_PLL_CHANNEL_3r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2009800,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_WC_PLL_CHANNEL_4r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2009900,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_WC_PLL_CHANNEL_5r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2009a00,
	0,
	5,
	soc_CX_BS_PLL_CHANNEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_WC_PLL_CONTROLr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2009b00,
	0,
	15,
	soc_CX_SE0_PLL_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_WC_PLL_GAINr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x200a200,
	0,
	3,
	soc_CX_SE0_PLL_GAINr_fields,
	SOC_RESET_VAL_DEC(0x00000211, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_WC_PLL_NDIV_FRACTIONr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2009e00,
	0,
	1,
	soc_CX_BS_PLL_NDIV_FRACTIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_WC_PLL_NDIV_INTEGERr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2009d00,
	0,
	1,
	soc_CX_SE0_PLL_NDIV_INTEGERr_fields,
	SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_WC_PLL_PREDIVr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2009f00,
	0,
	1,
	soc_CX_SE0_PLL_PREDIVr_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_WC_PLL_RESETr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2009c00,
	0,
	2,
	soc_CX_BS_PLL_RESETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_WC_PLL_SSC_CTRLr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x200a100,
	0,
	2,
	soc_CX_BS_PLL_SSC_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_WC_PLL_SSC_LIMITr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x200a000,
	0,
	1,
	soc_CX_BS_PLL_SSC_LIMITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0)
    { /* SOC_REG_INT_CX_WC_PLL_STATUSr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x200a300,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	2,
	soc_CX_BS_PLL_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

