INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/reports/link
	Log files: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/xclbin/backprop_kernel.hw.xilinx_u280_xdma_201920_3.xclbin.link_summary, at Tue Nov  8 11:29:26 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Tue Nov  8 11:29:26 2022
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/reports/link/v++_link_backprop_kernel.hw.xilinx_u280_xdma_201920_3_guidance.html', at Tue Nov  8 11:29:28 2022
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/hw/xilinx_u280_xdma_201920_3.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [11:29:38] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/xclbin/backprop_kernel.hw.xilinx_u280_xdma_201920_3.xo -keep --config /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm --target hw --output_dir /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int --temp_dir /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Tue Nov  8 11:29:41 2022
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/xclbin/backprop_kernel.hw.xilinx_u280_xdma_201920_3.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [11:29:43] build_xd_ip_db started: /opt/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/sys_link/xilinx_u280_xdma_201920_3.hpfm -clkid 0 -ip /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/sys_link/iprepo/xilinx_com_hls_workload_1_0,workload -o /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [11:29:53] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.871 ; gain = 0.000 ; free physical = 161691 ; free virtual = 191254
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [11:29:53] cfgen started: /opt/xilinx/Vitis/2020.2/bin/cfgen  -nk workload:1 -dmclkid 0 -r /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: workload, num: 1  {workload_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument workload_1.l1 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument workload_1.l2 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument workload_1.conn to HBM[0]
INFO: [SYSTEM_LINK 82-37] [11:30:04] cfgen finished successfully
Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1692.871 ; gain = 0.000 ; free physical = 161714 ; free virtual = 191277
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [11:30:04] cf2bd started: /opt/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/sys_link/_sysl/.xsd --temp_dir /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/sys_link --output_dir /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int --target_bd pfm_dynamic.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.bd -dn dr -dp /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [11:30:08] cf2bd finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1692.871 ; gain = 0.000 ; free physical = 161740 ; free virtual = 191322
INFO: [v++ 60-1441] [11:30:08] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1583.711 ; gain = 0.000 ; free physical = 161779 ; free virtual = 191362
INFO: [v++ 60-1443] [11:30:08] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/sdsl.dat -rtd /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/cf2sw.rtd -nofilter /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/cf2sw_full.rtd -xclbin /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/xclbin_orig.xml -o /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/run_link
INFO: [v++ 60-1441] [11:30:13] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1583.711 ; gain = 0.000 ; free physical = 161087 ; free virtual = 190682
INFO: [v++ 60-1443] [11:30:13] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/run_link
INFO: [v++ 60-1441] [11:30:15] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:02 . Memory (MB): peak = 1583.711 ; gain = 0.000 ; free physical = 160459 ; free virtual = 190054
INFO: [v++ 60-1443] [11:30:15] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_xdma_201920_3 --remote_ip_cache /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/.ipcache -s --output_dir /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int --log_dir /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/logs/link --report_dir /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/reports/link --config /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/vplConfig.ini -k /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link --no-info --iprepo /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/xo/ip_repo/xilinx_com_hls_workload_1_0 --messageDb /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/run_link/vpl.pb /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/kernel_info.dat'.
INFO: [VPL 74-74] Compiler Version string: 2020.2
INFO: [VPL 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/vivado/vpl/.local/hw_platform
WARNING: /opt/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[11:46:42] Run vpl: Step create_project: Started
Creating Vivado project.
[11:46:46] Run vpl: Step create_project: Completed
[11:46:46] Run vpl: Step create_bd: Started
[11:49:11] Run vpl: Step create_bd: RUNNING...
[11:50:53] Run vpl: Step create_bd: RUNNING...
[11:55:05] Run vpl: Step create_bd: RUNNING...
[11:56:16] Run vpl: Step create_bd: Completed
[11:56:16] Run vpl: Step update_bd: Started
[11:56:23] Run vpl: Step update_bd: Completed
[11:56:23] Run vpl: Step generate_target: Started
[11:58:00] Run vpl: Step generate_target: RUNNING...
[11:59:33] Run vpl: Step generate_target: RUNNING...
[11:59:46] Run vpl: Step generate_target: Completed
[11:59:46] Run vpl: Step config_hw_runs: Started
[12:00:07] Run vpl: Step config_hw_runs: Completed
[12:00:07] Run vpl: Step synth: Started
[12:01:28] Block-level synthesis in progress, 0 of 66 jobs complete, 8 jobs running.
[12:02:02] Block-level synthesis in progress, 0 of 66 jobs complete, 8 jobs running.
[12:04:18] Block-level synthesis in progress, 0 of 66 jobs complete, 8 jobs running.
[12:04:54] Block-level synthesis in progress, 1 of 66 jobs complete, 7 jobs running.
[12:05:34] Block-level synthesis in progress, 8 of 66 jobs complete, 7 jobs running.
[12:06:09] Block-level synthesis in progress, 12 of 66 jobs complete, 4 jobs running.
[12:07:05] Block-level synthesis in progress, 12 of 66 jobs complete, 8 jobs running.
[12:07:50] Block-level synthesis in progress, 13 of 66 jobs complete, 8 jobs running.
[12:08:25] Block-level synthesis in progress, 13 of 66 jobs complete, 8 jobs running.
[12:09:03] Block-level synthesis in progress, 16 of 66 jobs complete, 7 jobs running.
[12:09:56] Block-level synthesis in progress, 19 of 66 jobs complete, 7 jobs running.
[12:10:45] Block-level synthesis in progress, 21 of 66 jobs complete, 7 jobs running.
[12:11:18] Block-level synthesis in progress, 23 of 66 jobs complete, 7 jobs running.
[12:11:55] Block-level synthesis in progress, 27 of 66 jobs complete, 4 jobs running.
[12:12:27] Block-level synthesis in progress, 28 of 66 jobs complete, 7 jobs running.
[12:13:04] Block-level synthesis in progress, 28 of 66 jobs complete, 8 jobs running.
[12:13:39] Block-level synthesis in progress, 30 of 66 jobs complete, 7 jobs running.
[12:14:20] Block-level synthesis in progress, 31 of 66 jobs complete, 8 jobs running.
[12:14:55] Block-level synthesis in progress, 34 of 66 jobs complete, 5 jobs running.
[12:15:30] Block-level synthesis in progress, 36 of 66 jobs complete, 7 jobs running.
[12:16:03] Block-level synthesis in progress, 36 of 66 jobs complete, 8 jobs running.
[12:16:41] Block-level synthesis in progress, 39 of 66 jobs complete, 7 jobs running.
[12:17:22] Block-level synthesis in progress, 42 of 66 jobs complete, 5 jobs running.
[12:17:57] Block-level synthesis in progress, 43 of 66 jobs complete, 7 jobs running.
[12:18:31] Block-level synthesis in progress, 43 of 66 jobs complete, 8 jobs running.
[12:19:12] Block-level synthesis in progress, 44 of 66 jobs complete, 8 jobs running.
[12:19:44] Block-level synthesis in progress, 48 of 66 jobs complete, 4 jobs running.
[12:20:20] Block-level synthesis in progress, 54 of 66 jobs complete, 2 jobs running.
[12:20:56] Block-level synthesis in progress, 55 of 66 jobs complete, 7 jobs running.
[12:21:36] Block-level synthesis in progress, 55 of 66 jobs complete, 8 jobs running.
[12:22:08] Block-level synthesis in progress, 56 of 66 jobs complete, 7 jobs running.
[12:22:44] Block-level synthesis in progress, 56 of 66 jobs complete, 7 jobs running.
[12:23:17] Block-level synthesis in progress, 58 of 66 jobs complete, 5 jobs running.
[12:23:51] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[12:24:23] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[12:24:58] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[12:25:29] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[12:26:04] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[12:26:36] Block-level synthesis in progress, 66 of 66 jobs complete, 0 jobs running.
[12:27:09] Top-level synthesis in progress.
[12:27:41] Top-level synthesis in progress.
[12:28:14] Top-level synthesis in progress.
[12:28:46] Run vpl: Step synth: Completed
[12:28:46] Run vpl: Step impl: Started
[12:42:18] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 01h 12m 00s 

[12:42:18] Starting logic optimization..
[12:42:49] Phase 1 Retarget
[12:43:22] Phase 2 Constant propagation
[12:43:22] Phase 3 Sweep
[12:43:53] Phase 4 BUFG optimization
[12:44:27] Phase 5 Shift Register Optimization
[12:44:27] Phase 6 Post Processing Netlist
[12:51:07] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 08m 49s 

[12:51:07] Starting logic placement..
[12:51:40] Phase 1 Placer Initialization
[12:51:40] Phase 1.1 Placer Initialization Netlist Sorting
[12:56:02] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[12:57:07] Phase 1.3 Build Placer Netlist Model
[12:58:46] Phase 1.4 Constrain Clocks/Macros
[12:58:46] Phase 2 Global Placement
[12:58:46] Phase 2.1 Floorplanning
[12:59:18] Phase 2.1.1 Partition Driven Placement
[12:59:18] Phase 2.1.1.1 PBP: Partition Driven Placement
[12:59:52] Phase 2.1.1.2 PBP: Clock Region Placement
[13:00:25] Phase 2.1.1.3 PBP: Discrete Incremental
[13:00:25] Phase 2.1.1.4 PBP: Compute Congestion
[13:00:59] Phase 2.1.1.5 PBP: Macro Placement
[13:00:59] Phase 2.1.1.6 PBP: UpdateTiming
[13:00:59] Phase 2.1.1.7 PBP: Add part constraints
[13:01:32] Phase 2.2 Update Timing before SLR Path Opt
[13:01:32] Phase 2.3 Global Placement Core
[13:13:34] Phase 2.3.1 Physical Synthesis In Placer
[13:15:47] Phase 3 Detail Placement
[13:15:47] Phase 3.1 Commit Multi Column Macros
[13:15:47] Phase 3.2 Commit Most Macros & LUTRAMs
[13:16:54] Phase 3.3 Small Shape DP
[13:16:54] Phase 3.3.1 Small Shape Clustering
[13:17:28] Phase 3.3.2 Flow Legalize Slice Clusters
[13:17:28] Phase 3.3.3 Slice Area Swap
[13:18:01] Phase 3.4 Place Remaining
[13:18:01] Phase 3.5 Re-assign LUT pins
[13:18:33] Phase 3.6 Pipeline Register Optimization
[13:18:33] Phase 3.7 Fast Optimization
[13:19:39] Phase 4 Post Placement Optimization and Clean-Up
[13:19:39] Phase 4.1 Post Commit Optimization
[13:20:45] Phase 4.1.1 Post Placement Optimization
[13:20:45] Phase 4.1.1.1 BUFG Insertion
[13:20:45] Phase 1 Physical Synthesis Initialization
[13:21:17] Phase 4.1.1.2 BUFG Replication
[13:26:58] Phase 4.1.1.3 Replication
[13:29:00] Phase 4.2 Post Placement Cleanup
[13:29:00] Phase 4.3 Placer Reporting
[13:29:00] Phase 4.3.1 Print Estimated Congestion
[13:29:00] Phase 4.4 Final Placement Cleanup
[13:43:12] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 52m 04s 

[13:43:12] Starting logic routing..
[13:44:17] Phase 1 Build RT Design
[13:45:22] Phase 2 Router Initialization
[13:45:54] Phase 2.1 Fix Topology Constraints
[13:45:54] Phase 2.2 Pre Route Cleanup
[13:45:54] Phase 2.3 Global Clock Net Routing
[13:46:27] Phase 2.4 Update Timing
[13:47:32] Phase 2.5 Update Timing for Bus Skew
[13:47:32] Phase 2.5.1 Update Timing
[13:48:37] Phase 3 Initial Routing
[13:48:37] Phase 3.1 Global Routing
[13:49:42] Phase 4 Rip-up And Reroute
[13:49:42] Phase 4.1 Global Iteration 0
[13:55:06] Phase 4.2 Global Iteration 1
[13:56:43] Phase 4.3 Global Iteration 2
[13:57:48] Phase 4.4 Global Iteration 3
[13:59:26] Phase 4.5 Global Iteration 4
[13:59:58] Phase 5 Delay and Skew Optimization
[13:59:58] Phase 5.1 Delay CleanUp
[13:59:58] Phase 5.1.1 Update Timing
[14:00:31] Phase 5.1.2 Update Timing
[14:01:36] Phase 5.2 Clock Skew Optimization
[14:01:36] Phase 6 Post Hold Fix
[14:01:36] Phase 6.1 Hold Fix Iter
[14:01:36] Phase 6.1.1 Update Timing
[14:02:08] Phase 6.1.2 Lut RouteThru Assignment for hold
[14:02:41] Phase 6.2 Additional Hold Fix
[14:03:46] Phase 7 Leaf Clock Prog Delay Opt
[14:04:51] Phase 7.1 Delay CleanUp
[14:04:51] Phase 7.1.1 Update Timing
[14:05:23] Phase 7.1.2 Update Timing
[14:05:57] Phase 7.2 Hold Fix Iter
[14:05:57] Phase 7.2.1 Update Timing
[14:07:02] Phase 7.2.2 Lut RouteThru Assignment for hold
[14:07:02] Phase 7.3 Additional Hold Fix
[14:08:39] Phase 7.4 Global Iteration for Hold
[14:08:39] Phase 7.4.1 Update Timing
[14:09:44] Phase 8 Route finalize
[14:10:16] Phase 9 Verifying routed nets
[14:10:16] Phase 10 Depositing Routes
[14:10:49] Phase 11 Post Router Timing
[14:11:21] Phase 12 Physical Synthesis in Router
[14:11:21] Phase 12.1 Physical Synthesis Initialization
[14:12:27] Phase 12.2 Critical Path Optimization
[14:13:00] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 29m 47s 

[14:13:00] Starting bitstream generation..
[14:31:38] Creating bitmap...
[14:40:43] Run vpl: Step impl: Completed
[14:40:45] Writing bitstream ./pfm_top_i_dynamic_region_my_rm_partial.bit...
[14:40:45] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 27m 44s 
[14:40:45] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [14:40:50] Run run_link: Step vpl: Completed
Time (s): cpu = 00:02:32 ; elapsed = 03:10:34 . Memory (MB): peak = 1583.711 ; gain = 0.000 ; free physical = 142578 ; free virtual = 189737
INFO: [v++ 60-1443] [14:40:50] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/run_link
INFO: [v++ 60-991] clock name 'clkwiz_kernel_clk_out1' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clkwiz_kernel2_clk_out1' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_out1_pfm_top_clkwiz_hbm_aclk_0' (clock ID '') is being mapped to clock name 'clk_out1_pfm_top_clkwiz_hbm_aclk_0' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: clk_out1_pfm_top_clkwiz_hbm_aclk_0 = 450, Kernel (DATA) clock: clkwiz_kernel_clk_out1 = 293, Kernel (KERNEL) clock: clkwiz_kernel2_clk_out1 = 500
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/address_map.xml -sdsl /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/sdsl.dat -xclbin /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/xclbin_orig.xml -rtd /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/backprop_kernel.hw.xilinx_u280_xdma_201920_3.rtd -o /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/backprop_kernel.hw.xilinx_u280_xdma_201920_3.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/backprop_kernel.hw.xilinx_u280_xdma_201920_3.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [14:40:54] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1583.711 ; gain = 0.000 ; free physical = 143644 ; free virtual = 190802
INFO: [v++ 60-1443] [14:40:54] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/backprop_kernel.hw.xilinx_u280_xdma_201920_3.rtd --append-section :JSON:/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/backprop_kernel.hw.xilinx_u280_xdma_201920_3_xml.rtd --add-section BUILD_METADATA:JSON:/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/backprop_kernel.hw.xilinx_u280_xdma_201920_3_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/backprop_kernel.hw.xilinx_u280_xdma_201920_3.xml --add-section SYSTEM_METADATA:RAW:/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/systemDiagramModelSlrBaseAddress.json --output /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/xclbin/backprop_kernel.hw.xilinx_u280_xdma_201920_3.xclbin
INFO: [v++ 60-1454] Run Directory: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/run_link
XRT Build Version: 2.8.743 (2020.2)
       Build Date: 2020-11-16 00:19:11
          Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 296 bytes
Format : JSON
File   : '/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 47323523 bytes
Format : RAW
File   : '/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/backprop_kernel.hw.xilinx_u280_xdma_201920_3_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 2961 bytes
Format : JSON
File   : '/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/backprop_kernel.hw.xilinx_u280_xdma_201920_3_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 3661 bytes
Format : RAW
File   : '/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/backprop_kernel.hw.xilinx_u280_xdma_201920_3.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 14087 bytes
Format : RAW
File   : '/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (47370327 bytes) to the output file: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/xclbin/backprop_kernel.hw.xilinx_u280_xdma_201920_3.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [14:40:55] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.98 . Memory (MB): peak = 1583.711 ; gain = 0.000 ; free physical = 144617 ; free virtual = 191821
INFO: [v++ 60-1443] [14:40:55] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/xclbin/backprop_kernel.hw.xilinx_u280_xdma_201920_3.xclbin.info --input /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/xclbin/backprop_kernel.hw.xilinx_u280_xdma_201920_3.xclbin
INFO: [v++ 60-1454] Run Directory: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/run_link
INFO: [v++ 60-1441] [14:40:56] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.70 . Memory (MB): peak = 1583.711 ; gain = 0.000 ; free physical = 144616 ; free virtual = 191820
INFO: [v++ 60-1443] [14:40:56] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/link/run_link
INFO: [v++ 60-1441] [14:40:56] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1583.711 ; gain = 0.000 ; free physical = 144617 ; free virtual = 191821
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/reports/link/system_estimate_backprop_kernel.hw.xilinx_u280_xdma_201920_3.xtxt
INFO: [v++ 60-586] Created /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/xclbin/backprop_kernel.hw.xilinx_u280_xdma_201920_3.ltx
INFO: [v++ 60-586] Created xclbin/backprop_kernel.hw.xilinx_u280_xdma_201920_3.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/reports/link/v++_link_backprop_kernel.hw.xilinx_u280_xdma_201920_3_guidance.html
	Timing Report: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/reports/link/imp/impl_1_xilinx_u280_xdma_201920_3_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/logs/link/vivado.log
	Steps Log File: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/_x.hw.xilinx_u280_xdma_201920_3/backprop_kernel/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline_393216/forward/xclbin/backprop_kernel.hw.xilinx_u280_xdma_201920_3.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 3h 11m 40s
INFO: [v++ 60-1653] Closing dispatch client.
