// Seed: 1620496674
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  ;
  assign id_3 = id_2;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    output tri id_2,
    input wor id_3,
    input supply0 id_4,
    output supply1 id_5,
    output wand id_6
);
  wire id_8;
  ;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
module module_2 (
    input tri id_0,
    input wire id_1,
    input wor id_2,
    input supply0 id_3,
    input tri id_4,
    input supply0 id_5,
    input supply0 id_6,
    input tri1 id_7,
    output tri0 id_8,
    output tri1 id_9
);
  assign id_8 = 1;
  wire  id_11;
  logic id_12;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_12
  );
endmodule
