
*** Running vivado
    with args -log Adder_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Adder_1_wrapper.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source Adder_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/weibc/Desktop/EDA_1/MyIP/Adder_4'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/weibc/Desktop/EDA_1/MyIP/Adder_3'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/weibc/Desktop/EDA_1/MyIP/Adder_1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/weibc/Desktop/EDA_1/74LSXX_LIB'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/weibc/Desktop/EDA_1/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top Adder_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1

*** Running vivado
    with args -log Adder_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Adder_1_wrapper.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source Adder_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/weibc/Desktop/EDA_1/MyIP/input_5_complementor'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/weibc/Desktop/EDA_1/MyIP/Complementor'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/weibc/Desktop/EDA_1/MyIP/Adder_4'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/weibc/Desktop/EDA_1/MyIP/Adder_3'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/weibc/Desktop/EDA_1/MyIP/Adder_1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/weibc/Desktop/EDA_1/74LSXX_LIB'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/weibc/Desktop/EDA_1/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top Adder_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8936
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1135.672 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Adder_1_wrapper' [C:/Users/weibc/Desktop/EDA_1/EDA_1.gen/sources_1/bd/Adder_1/hdl/Adder_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'Adder_1' [c:/Users/weibc/Desktop/EDA_1/EDA_1.gen/sources_1/bd/Adder_1/synth/Adder_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'Adder_1_xup_nor2_0_0' [c:/Users/weibc/Desktop/EDA_1/EDA_1.gen/sources_1/bd/Adder_1/ip/Adder_1_xup_nor2_0_0/synth/Adder_1_xup_nor2_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_nor2' [c:/Users/weibc/Desktop/EDA_1/EDA_1.gen/sources_1/bd/Adder_1/ipshared/f130/xup_nor2.srcs/sources_1/new/xup_nor2.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xup_nor2' (1#1) [c:/Users/weibc/Desktop/EDA_1/EDA_1.gen/sources_1/bd/Adder_1/ipshared/f130/xup_nor2.srcs/sources_1/new/xup_nor2.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Adder_1_xup_nor2_0_0' (2#1) [c:/Users/weibc/Desktop/EDA_1/EDA_1.gen/sources_1/bd/Adder_1/ip/Adder_1_xup_nor2_0_0/synth/Adder_1_xup_nor2_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'Adder_1_xup_nor2_0_1' [c:/Users/weibc/Desktop/EDA_1/EDA_1.gen/sources_1/bd/Adder_1/ip/Adder_1_xup_nor2_0_1/synth/Adder_1_xup_nor2_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'Adder_1_xup_nor2_0_1' (3#1) [c:/Users/weibc/Desktop/EDA_1/EDA_1.gen/sources_1/bd/Adder_1/ip/Adder_1_xup_nor2_0_1/synth/Adder_1_xup_nor2_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'Adder_1_xup_nor2_0_2' [c:/Users/weibc/Desktop/EDA_1/EDA_1.gen/sources_1/bd/Adder_1/ip/Adder_1_xup_nor2_0_2/synth/Adder_1_xup_nor2_0_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'Adder_1_xup_nor2_0_2' (4#1) [c:/Users/weibc/Desktop/EDA_1/EDA_1.gen/sources_1/bd/Adder_1/ip/Adder_1_xup_nor2_0_2/synth/Adder_1_xup_nor2_0_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'Adder_1_xup_nor3_0_0' [c:/Users/weibc/Desktop/EDA_1/EDA_1.gen/sources_1/bd/Adder_1/ip/Adder_1_xup_nor3_0_0/synth/Adder_1_xup_nor3_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_nor3' [c:/Users/weibc/Desktop/EDA_1/EDA_1.gen/sources_1/bd/Adder_1/ipshared/3120/xup_nor3.srcs/sources_1/new/xup_nor3.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xup_nor3' (5#1) [c:/Users/weibc/Desktop/EDA_1/EDA_1.gen/sources_1/bd/Adder_1/ipshared/3120/xup_nor3.srcs/sources_1/new/xup_nor3.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Adder_1_xup_nor3_0_0' (6#1) [c:/Users/weibc/Desktop/EDA_1/EDA_1.gen/sources_1/bd/Adder_1/ip/Adder_1_xup_nor3_0_0/synth/Adder_1_xup_nor3_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'Adder_1_xup_xor2_0_0' [c:/Users/weibc/Desktop/EDA_1/EDA_1.gen/sources_1/bd/Adder_1/ip/Adder_1_xup_xor2_0_0/synth/Adder_1_xup_xor2_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_xor2' [c:/Users/weibc/Desktop/EDA_1/EDA_1.gen/sources_1/bd/Adder_1/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xup_xor2' (7#1) [c:/Users/weibc/Desktop/EDA_1/EDA_1.gen/sources_1/bd/Adder_1/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Adder_1_xup_xor2_0_0' (8#1) [c:/Users/weibc/Desktop/EDA_1/EDA_1.gen/sources_1/bd/Adder_1/ip/Adder_1_xup_xor2_0_0/synth/Adder_1_xup_xor2_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'Adder_1_xup_xor2_0_1' [c:/Users/weibc/Desktop/EDA_1/EDA_1.gen/sources_1/bd/Adder_1/ip/Adder_1_xup_xor2_0_1/synth/Adder_1_xup_xor2_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'Adder_1_xup_xor2_0_1' (9#1) [c:/Users/weibc/Desktop/EDA_1/EDA_1.gen/sources_1/bd/Adder_1/ip/Adder_1_xup_xor2_0_1/synth/Adder_1_xup_xor2_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'Adder_1' (10#1) [c:/Users/weibc/Desktop/EDA_1/EDA_1.gen/sources_1/bd/Adder_1/synth/Adder_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Adder_1_wrapper' (11#1) [C:/Users/weibc/Desktop/EDA_1/EDA_1.gen/sources_1/bd/Adder_1/hdl/Adder_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1135.672 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1135.672 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1135.672 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1135.672 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/weibc/Desktop/EDA_1/EDA_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/weibc/Desktop/EDA_1/EDA_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1135.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1135.672 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1135.672 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1135.672 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for Adder_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Adder_1_i/xup_xor2_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Adder_1_i/xup_xor2_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Adder_1_i/xup_nor2_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Adder_1_i/xup_nor2_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Adder_1_i/xup_nor2_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Adder_1_i/xup_nor3_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1135.672 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1135.672 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1135.672 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1135.672 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1135.672 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1135.672 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1135.672 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1135.672 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1135.672 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1135.672 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1135.672 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1135.672 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     5|
|2     |LUT3 |     1|
|3     |IBUF |     3|
|4     |OBUF |     2|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1135.672 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1135.672 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1135.672 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1135.672 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1135.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9d26ce8a
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1135.672 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/weibc/Desktop/EDA_1/EDA_1.runs/synth_1/Adder_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Adder_1_wrapper_utilization_synth.rpt -pb Adder_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 14 13:17:03 2021...

*** Running vivado
    with args -log Adder_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Adder_1_wrapper.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source Adder_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/weibc/Desktop/EDA_1/MyIP/input_5_complementor'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/weibc/Desktop/EDA_1/MyIP/Complementor'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/weibc/Desktop/EDA_1/MyIP/Adder_4'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/weibc/Desktop/EDA_1/MyIP/Adder_3'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/weibc/Desktop/EDA_1/MyIP/Adder_1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/weibc/Desktop/EDA_1/74LSXX_LIB'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/weibc/Desktop/EDA_1/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top Adder_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18388
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1136.051 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Adder_1_wrapper' [C:/Users/weibc/Desktop/EDA_1/EDA_1.gen/sources_1/bd/Adder_1/hdl/Adder_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'Adder_1' [c:/Users/weibc/Desktop/EDA_1/EDA_1.gen/sources_1/bd/Adder_1/synth/Adder_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'Adder_1_xup_nor2_0_0' [c:/Users/weibc/Desktop/EDA_1/EDA_1.gen/sources_1/bd/Adder_1/ip/Adder_1_xup_nor2_0_0/synth/Adder_1_xup_nor2_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_nor2' [c:/Users/weibc/Desktop/EDA_1/EDA_1.gen/sources_1/bd/Adder_1/ipshared/f130/xup_nor2.srcs/sources_1/new/xup_nor2.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xup_nor2' (1#1) [c:/Users/weibc/Desktop/EDA_1/EDA_1.gen/sources_1/bd/Adder_1/ipshared/f130/xup_nor2.srcs/sources_1/new/xup_nor2.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Adder_1_xup_nor2_0_0' (2#1) [c:/Users/weibc/Desktop/EDA_1/EDA_1.gen/sources_1/bd/Adder_1/ip/Adder_1_xup_nor2_0_0/synth/Adder_1_xup_nor2_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'Adder_1_xup_nor2_0_1' [c:/Users/weibc/Desktop/EDA_1/EDA_1.gen/sources_1/bd/Adder_1/ip/Adder_1_xup_nor2_0_1/synth/Adder_1_xup_nor2_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'Adder_1_xup_nor2_0_1' (3#1) [c:/Users/weibc/Desktop/EDA_1/EDA_1.gen/sources_1/bd/Adder_1/ip/Adder_1_xup_nor2_0_1/synth/Adder_1_xup_nor2_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'Adder_1_xup_nor2_0_2' [c:/Users/weibc/Desktop/EDA_1/EDA_1.gen/sources_1/bd/Adder_1/ip/Adder_1_xup_nor2_0_2/synth/Adder_1_xup_nor2_0_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'Adder_1_xup_nor2_0_2' (4#1) [c:/Users/weibc/Desktop/EDA_1/EDA_1.gen/sources_1/bd/Adder_1/ip/Adder_1_xup_nor2_0_2/synth/Adder_1_xup_nor2_0_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'Adder_1_xup_nor3_0_0' [c:/Users/weibc/Desktop/EDA_1/EDA_1.gen/sources_1/bd/Adder_1/ip/Adder_1_xup_nor3_0_0/synth/Adder_1_xup_nor3_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_nor3' [c:/Users/weibc/Desktop/EDA_1/EDA_1.gen/sources_1/bd/Adder_1/ipshared/3120/xup_nor3.srcs/sources_1/new/xup_nor3.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xup_nor3' (5#1) [c:/Users/weibc/Desktop/EDA_1/EDA_1.gen/sources_1/bd/Adder_1/ipshared/3120/xup_nor3.srcs/sources_1/new/xup_nor3.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Adder_1_xup_nor3_0_0' (6#1) [c:/Users/weibc/Desktop/EDA_1/EDA_1.gen/sources_1/bd/Adder_1/ip/Adder_1_xup_nor3_0_0/synth/Adder_1_xup_nor3_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'Adder_1_xup_xor2_0_0' [c:/Users/weibc/Desktop/EDA_1/EDA_1.gen/sources_1/bd/Adder_1/ip/Adder_1_xup_xor2_0_0/synth/Adder_1_xup_xor2_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_xor2' [c:/Users/weibc/Desktop/EDA_1/EDA_1.gen/sources_1/bd/Adder_1/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xup_xor2' (7#1) [c:/Users/weibc/Desktop/EDA_1/EDA_1.gen/sources_1/bd/Adder_1/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Adder_1_xup_xor2_0_0' (8#1) [c:/Users/weibc/Desktop/EDA_1/EDA_1.gen/sources_1/bd/Adder_1/ip/Adder_1_xup_xor2_0_0/synth/Adder_1_xup_xor2_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'Adder_1_xup_xor2_0_1' [c:/Users/weibc/Desktop/EDA_1/EDA_1.gen/sources_1/bd/Adder_1/ip/Adder_1_xup_xor2_0_1/synth/Adder_1_xup_xor2_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'Adder_1_xup_xor2_0_1' (9#1) [c:/Users/weibc/Desktop/EDA_1/EDA_1.gen/sources_1/bd/Adder_1/ip/Adder_1_xup_xor2_0_1/synth/Adder_1_xup_xor2_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'Adder_1' (10#1) [c:/Users/weibc/Desktop/EDA_1/EDA_1.gen/sources_1/bd/Adder_1/synth/Adder_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Adder_1_wrapper' (11#1) [C:/Users/weibc/Desktop/EDA_1/EDA_1.gen/sources_1/bd/Adder_1/hdl/Adder_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1136.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1136.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1136.051 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1136.051 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/weibc/Desktop/EDA_1/EDA_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/weibc/Desktop/EDA_1/EDA_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1136.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1136.051 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1136.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1136.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for Adder_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Adder_1_i/xup_xor2_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Adder_1_i/xup_xor2_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Adder_1_i/xup_nor2_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Adder_1_i/xup_nor2_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Adder_1_i/xup_nor2_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Adder_1_i/xup_nor3_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1136.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1136.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1136.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1136.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1136.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1136.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1136.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1136.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1136.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1136.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1136.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1136.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     5|
|2     |LUT3 |     1|
|3     |IBUF |     3|
|4     |OBUF |     2|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1136.051 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1136.051 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1136.051 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1136.051 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1136.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9d26ce8a
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1136.051 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/weibc/Desktop/EDA_1/EDA_1.runs/synth_1/Adder_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Adder_1_wrapper_utilization_synth.rpt -pb Adder_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 14 15:22:47 2021...
