Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Apr  8 12:30:48 2020
| Host         : Anastacio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fir8_test_timing_summary_routed.rpt -pb fir8_test_timing_summary_routed.pb -rpx fir8_test_timing_summary_routed.rpx -warn_on_violation
| Design       : fir8_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.092        0.000                      0                  420        0.138        0.000                      0                  420        4.500        0.000                       0                   173  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
clk            {0.000 5.000}      10.000          100.000         
virtual_clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.092        0.000                      0                  221        0.138        0.000                      0                  221        4.500        0.000                       0                   173  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
virtual_clock  clk                  5.291        0.000                      0                    1        1.214        0.000                      0                    1  
clk            virtual_clock        0.121        0.000                      0                   30        2.919        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      2.073        0.000                      0                  168        1.539        0.000                      0                  168  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.535ns  (logic 5.064ns (53.111%)  route 4.471ns (46.889%))
  Logic Levels:           12  (CARRY4=8 LUT2=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 14.212 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.634     4.640    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X7Y8           FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.456     5.096 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=84, routed)          0.806     5.902    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X5Y7           LUT2 (Prop_lut2_I0_O)        0.124     6.026 r  fir_filter_i4/i___17_i_5__0/O
                         net (fo=1, routed)           0.000     6.026    fir_filter_i4/i___17_i_5__0_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.606 r  fir_filter_i4/RESIZE0_inferred__2/i___17/O[2]
                         net (fo=2, routed)           0.723     7.329    fir_filter_i4/RESIZE0_inferred__2/i___17_n_5
    SLICE_X7Y8           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     7.983 r  fir_filter_i4/RESIZE0_inferred__2/i___29/O[3]
                         net (fo=1, routed)           0.833     8.815    fir_filter_i4/RESIZE0_inferred__2/i___29_n_4
    SLICE_X6Y9           LUT2 (Prop_lut2_I1_O)        0.306     9.121 r  fir_filter_i4/i___20_i_1__0/O
                         net (fo=1, routed)           0.000     9.121    fir_filter_i4/i___20_i_1__0_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.497 r  fir_filter_i4/RESIZE0_inferred__4/i___20/CO[3]
                         net (fo=1, routed)           0.000     9.497    fir_filter_i4/RESIZE0_inferred__4/i___20_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.820 r  fir_filter_i4/RESIZE0_inferred__4/i___21/O[1]
                         net (fo=2, routed)           0.855    10.675    fir_filter_i4/P0_out[5]
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.306    10.981 r  fir_filter_i4/i___22_i_3__1/O
                         net (fo=1, routed)           0.000    10.981    fir_filter_i4/i___22_i_3__1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.531 r  fir_filter_i4/RESIZE0_inferred__5/i___22/CO[3]
                         net (fo=1, routed)           0.000    11.531    fir_filter_i4/RESIZE0_inferred__5/i___22_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.865 r  fir_filter_i4/RESIZE0_inferred__5/i___23/O[1]
                         net (fo=1, routed)           0.779    12.644    fir_filter_i4/RESIZE0_inferred__5/i___23_n_6
    SLICE_X12Y11         LUT2 (Prop_lut2_I1_O)        0.303    12.947 r  fir_filter_i4/r_add_st2__24_i_3/O
                         net (fo=1, routed)           0.000    12.947    fir_filter_i4/r_add_st2__24_i_3_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.480 r  fir_filter_i4/r_add_st2__24/CO[3]
                         net (fo=1, routed)           0.000    13.480    fir_filter_i4/r_add_st2__24_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.699 r  fir_filter_i4/r_add_st2__25/O[0]
                         net (fo=1, routed)           0.476    14.175    fir_filter_i4/p_0_in[3]
    SLICE_X13Y9          FDCE                                         r  fir_filter_i4/o_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.448    14.212    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X13Y9          FDCE                                         r  fir_filter_i4/o_data_reg[3]/C
                         clock pessimism              0.322    14.534    
                         clock uncertainty           -0.035    14.499    
    SLICE_X13Y9          FDCE (Setup_fdce_C_D)       -0.232    14.267    fir_filter_i4/o_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.267    
                         arrival time                         -14.175    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.465ns  (logic 5.092ns (53.800%)  route 4.373ns (46.200%))
  Logic Levels:           13  (CARRY4=9 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.634     4.640    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X7Y8           FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.456     5.096 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=84, routed)          1.197     6.293    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X8Y8           LUT3 (Prop_lut3_I1_O)        0.124     6.417 r  fir_filter_i4/i___17_i_4__0/O
                         net (fo=1, routed)           0.000     6.417    fir_filter_i4/i___17_i_4__0_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.797 r  fir_filter_i4/RESIZE0_inferred__3/i___17/CO[3]
                         net (fo=1, routed)           0.000     6.797    fir_filter_i4/RESIZE0_inferred__3/i___17_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.016 r  fir_filter_i4/RESIZE0_inferred__3/i___18/O[0]
                         net (fo=2, routed)           0.604     7.620    fir_filter_i4/RESIZE0_inferred__3/i___18_n_7
    SLICE_X9Y10          LUT2 (Prop_lut2_I0_O)        0.295     7.915 r  fir_filter_i4/i___30_i_4__1/O
                         net (fo=1, routed)           0.000     7.915    fir_filter_i4/i___30_i_4__1_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.447 r  fir_filter_i4/RESIZE0_inferred__3/i___30/CO[3]
                         net (fo=1, routed)           0.000     8.447    fir_filter_i4/RESIZE0_inferred__3/i___30_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.669 r  fir_filter_i4/RESIZE0_inferred__3/i___31/O[0]
                         net (fo=2, routed)           0.833     9.502    fir_filter_i4/PCIN[8]
    SLICE_X6Y11          LUT2 (Prop_lut2_I0_O)        0.299     9.801 r  fir_filter_i4/i___22_i_4__0/O
                         net (fo=1, routed)           0.000     9.801    fir_filter_i4/i___22_i_4__0_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    10.409 r  fir_filter_i4/RESIZE0_inferred__4/i___22/O[3]
                         net (fo=2, routed)           0.767    11.176    fir_filter_i4/P0_out[11]
    SLICE_X4Y11          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.568    11.744 r  fir_filter_i4/RESIZE0_inferred__5/i___23/CO[3]
                         net (fo=1, routed)           0.000    11.744    fir_filter_i4/RESIZE0_inferred__5/i___23_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.078 r  fir_filter_i4/RESIZE0_inferred__5/i___24/O[1]
                         net (fo=1, routed)           0.779    12.857    fir_filter_i4/RESIZE0_inferred__5/i___24_n_6
    SLICE_X12Y12         LUT2 (Prop_lut2_I1_O)        0.303    13.160 r  fir_filter_i4/r_add_st2__25_i_3/O
                         net (fo=1, routed)           0.000    13.160    fir_filter_i4/r_add_st2__25_i_3_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.693 r  fir_filter_i4/r_add_st2__25/CO[3]
                         net (fo=1, routed)           0.000    13.693    fir_filter_i4/r_add_st2__25_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.912 r  fir_filter_i4/r_add_st2__26/O[0]
                         net (fo=1, routed)           0.193    14.105    fir_filter_i4/p_0_in[7]
    SLICE_X13Y13         FDCE                                         r  fir_filter_i4/o_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.445    14.209    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X13Y13         FDCE                                         r  fir_filter_i4/o_data_reg[7]/C
                         clock pessimism              0.322    14.531    
                         clock uncertainty           -0.035    14.496    
    SLICE_X13Y13         FDCE (Setup_fdce_C_D)       -0.232    14.264    fir_filter_i4/o_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.264    
                         arrival time                         -14.105    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.443ns  (logic 4.955ns (52.471%)  route 4.488ns (47.529%))
  Logic Levels:           11  (CARRY4=7 LUT2=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 14.213 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.634     4.640    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X7Y8           FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.456     5.096 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=84, routed)          0.806     5.902    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X5Y7           LUT2 (Prop_lut2_I0_O)        0.124     6.026 r  fir_filter_i4/i___17_i_5__0/O
                         net (fo=1, routed)           0.000     6.026    fir_filter_i4/i___17_i_5__0_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.606 r  fir_filter_i4/RESIZE0_inferred__2/i___17/O[2]
                         net (fo=2, routed)           0.723     7.329    fir_filter_i4/RESIZE0_inferred__2/i___17_n_5
    SLICE_X7Y8           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     7.983 r  fir_filter_i4/RESIZE0_inferred__2/i___29/O[3]
                         net (fo=1, routed)           0.833     8.815    fir_filter_i4/RESIZE0_inferred__2/i___29_n_4
    SLICE_X6Y9           LUT2 (Prop_lut2_I1_O)        0.306     9.121 r  fir_filter_i4/i___20_i_1__0/O
                         net (fo=1, routed)           0.000     9.121    fir_filter_i4/i___20_i_1__0_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.497 r  fir_filter_i4/RESIZE0_inferred__4/i___20/CO[3]
                         net (fo=1, routed)           0.000     9.497    fir_filter_i4/RESIZE0_inferred__4/i___20_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.820 r  fir_filter_i4/RESIZE0_inferred__4/i___21/O[1]
                         net (fo=2, routed)           0.855    10.675    fir_filter_i4/P0_out[5]
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.306    10.981 r  fir_filter_i4/i___22_i_3__1/O
                         net (fo=1, routed)           0.000    10.981    fir_filter_i4/i___22_i_3__1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.531 r  fir_filter_i4/RESIZE0_inferred__5/i___22/CO[3]
                         net (fo=1, routed)           0.000    11.531    fir_filter_i4/RESIZE0_inferred__5/i___22_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.865 r  fir_filter_i4/RESIZE0_inferred__5/i___23/O[1]
                         net (fo=1, routed)           0.779    12.644    fir_filter_i4/RESIZE0_inferred__5/i___23_n_6
    SLICE_X12Y11         LUT2 (Prop_lut2_I1_O)        0.303    12.947 r  fir_filter_i4/r_add_st2__24_i_3/O
                         net (fo=1, routed)           0.000    12.947    fir_filter_i4/r_add_st2__24_i_3_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.590 r  fir_filter_i4/r_add_st2__24/O[3]
                         net (fo=1, routed)           0.493    14.083    fir_filter_i4/p_0_in[2]
    SLICE_X11Y10         FDCE                                         r  fir_filter_i4/o_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.449    14.213    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y10         FDCE                                         r  fir_filter_i4/o_data_reg[2]/C
                         clock pessimism              0.322    14.535    
                         clock uncertainty           -0.035    14.500    
    SLICE_X11Y10         FDCE (Setup_fdce_C_D)       -0.250    14.250    fir_filter_i4/o_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.250    
                         arrival time                         -14.083    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.868ns  (logic 5.987ns (60.668%)  route 3.881ns (39.331%))
  Logic Levels:           16  (CARRY4=11 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 14.208 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.560     4.566    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y17          FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.456     5.022 f  fir_filter_i4/r_coeff_reg[4][3]/Q
                         net (fo=70, routed)          0.938     5.960    fir_filter_i4/r_coeff_reg[3][3]
    SLICE_X8Y18          LUT3 (Prop_lut3_I1_O)        0.124     6.084 r  fir_filter_i4/i___17_i_3__3/O
                         net (fo=1, routed)           0.000     6.084    fir_filter_i4/i___17_i_3__3_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.460 r  fir_filter_i4/RESIZE0_inferred__10/i___17/CO[3]
                         net (fo=1, routed)           0.000     6.460    fir_filter_i4/RESIZE0_inferred__10/i___17_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.783 r  fir_filter_i4/RESIZE0_inferred__10/i___18/O[1]
                         net (fo=2, routed)           0.727     7.510    fir_filter_i4/RESIZE0_inferred__10/i___18_n_6
    SLICE_X9Y17          LUT2 (Prop_lut2_I0_O)        0.306     7.816 r  fir_filter_i4/i___30_i_3__5/O
                         net (fo=1, routed)           0.000     7.816    fir_filter_i4/i___30_i_3__5_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.366 r  fir_filter_i4/RESIZE0_inferred__10/i___30/CO[3]
                         net (fo=1, routed)           0.000     8.366    fir_filter_i4/RESIZE0_inferred__10/i___30_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.700 r  fir_filter_i4/RESIZE0_inferred__10/i___31/O[1]
                         net (fo=2, routed)           0.730     9.430    fir_filter_i4/RESIZE0_inferred__10/i___31_n_6
    SLICE_X11Y16         LUT2 (Prop_lut2_I0_O)        0.303     9.733 r  fir_filter_i4/i___22_i_3__3/O
                         net (fo=1, routed)           0.000     9.733    fir_filter_i4/i___22_i_3__3_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.283 r  fir_filter_i4/RESIZE0_inferred__11/i___22/CO[3]
                         net (fo=1, routed)           0.000    10.283    fir_filter_i4/RESIZE0_inferred__11/i___22_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.397 r  fir_filter_i4/RESIZE0_inferred__11/i___23/CO[3]
                         net (fo=1, routed)           0.000    10.397    fir_filter_i4/RESIZE0_inferred__11/i___23_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.731 r  fir_filter_i4/RESIZE0_inferred__11/i___24/O[1]
                         net (fo=2, routed)           0.733    11.464    fir_filter_i4/RESIZE0_inferred__11/i___24_n_6
    SLICE_X10Y15         LUT2 (Prop_lut2_I0_O)        0.303    11.767 r  fir_filter_i4/i___25_i_3__4/O
                         net (fo=1, routed)           0.000    11.767    fir_filter_i4/i___25_i_3__4_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.300 r  fir_filter_i4/RESIZE0_inferred__12/i___25/CO[3]
                         net (fo=1, routed)           0.000    12.300    fir_filter_i4/RESIZE0_inferred__12/i___25_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.623 r  fir_filter_i4/RESIZE0_inferred__12/i___26/O[1]
                         net (fo=2, routed)           0.754    13.376    fir_filter_i4/RESIZE0_inferred__12/i___26_n_6
    SLICE_X12Y14         LUT2 (Prop_lut2_I0_O)        0.306    13.682 r  fir_filter_i4/r_add_st2__27_i_4/O
                         net (fo=1, routed)           0.000    13.682    fir_filter_i4/r_add_st2__27_i_4_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.215 r  fir_filter_i4/r_add_st2__27/CO[3]
                         net (fo=1, routed)           0.000    14.215    fir_filter_i4/r_add_st2__27_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.434 r  fir_filter_i4/r_add_st2__28/O[0]
                         net (fo=1, routed)           0.000    14.434    fir_filter_i4/p_0_in[15]
    SLICE_X12Y15         FDCE                                         r  fir_filter_i4/o_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.444    14.208    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X12Y15         FDCE                                         r  fir_filter_i4/o_data_reg[15]/C
                         clock pessimism              0.322    14.530    
                         clock uncertainty           -0.035    14.495    
    SLICE_X12Y15         FDCE (Setup_fdce_C_D)        0.109    14.604    fir_filter_i4/o_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                         -14.434    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.435ns  (logic 4.918ns (52.123%)  route 4.517ns (47.877%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 14.212 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.634     4.640    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X7Y8           FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.456     5.096 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=84, routed)          1.197     6.293    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X8Y8           LUT3 (Prop_lut3_I1_O)        0.124     6.417 r  fir_filter_i4/i___17_i_4__0/O
                         net (fo=1, routed)           0.000     6.417    fir_filter_i4/i___17_i_4__0_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.797 r  fir_filter_i4/RESIZE0_inferred__3/i___17/CO[3]
                         net (fo=1, routed)           0.000     6.797    fir_filter_i4/RESIZE0_inferred__3/i___17_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.016 r  fir_filter_i4/RESIZE0_inferred__3/i___18/O[0]
                         net (fo=2, routed)           0.604     7.620    fir_filter_i4/RESIZE0_inferred__3/i___18_n_7
    SLICE_X9Y10          LUT2 (Prop_lut2_I0_O)        0.295     7.915 r  fir_filter_i4/i___30_i_4__1/O
                         net (fo=1, routed)           0.000     7.915    fir_filter_i4/i___30_i_4__1_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.447 r  fir_filter_i4/RESIZE0_inferred__3/i___30/CO[3]
                         net (fo=1, routed)           0.000     8.447    fir_filter_i4/RESIZE0_inferred__3/i___30_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.669 r  fir_filter_i4/RESIZE0_inferred__3/i___31/O[0]
                         net (fo=2, routed)           0.833     9.502    fir_filter_i4/PCIN[8]
    SLICE_X6Y11          LUT2 (Prop_lut2_I0_O)        0.299     9.801 r  fir_filter_i4/i___22_i_4__0/O
                         net (fo=1, routed)           0.000     9.801    fir_filter_i4/i___22_i_4__0_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    10.409 r  fir_filter_i4/RESIZE0_inferred__4/i___22/O[3]
                         net (fo=2, routed)           0.767    11.176    fir_filter_i4/P0_out[11]
    SLICE_X4Y11          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.568    11.744 r  fir_filter_i4/RESIZE0_inferred__5/i___23/CO[3]
                         net (fo=1, routed)           0.000    11.744    fir_filter_i4/RESIZE0_inferred__5/i___23_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.078 r  fir_filter_i4/RESIZE0_inferred__5/i___24/O[1]
                         net (fo=1, routed)           0.779    12.857    fir_filter_i4/RESIZE0_inferred__5/i___24_n_6
    SLICE_X12Y12         LUT2 (Prop_lut2_I1_O)        0.303    13.160 r  fir_filter_i4/r_add_st2__25_i_3/O
                         net (fo=1, routed)           0.000    13.160    fir_filter_i4/r_add_st2__25_i_3_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.738 r  fir_filter_i4/r_add_st2__25/O[2]
                         net (fo=1, routed)           0.338    14.075    fir_filter_i4/p_0_in[5]
    SLICE_X13Y10         FDCE                                         r  fir_filter_i4/o_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.448    14.212    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X13Y10         FDCE                                         r  fir_filter_i4/o_data_reg[5]/C
                         clock pessimism              0.322    14.534    
                         clock uncertainty           -0.035    14.499    
    SLICE_X13Y10         FDCE (Setup_fdce_C_D)       -0.244    14.255    fir_filter_i4/o_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.255    
                         arrival time                         -14.075    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.851ns  (logic 5.977ns (60.672%)  route 3.874ns (39.328%))
  Logic Levels:           15  (CARRY4=10 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.560     4.566    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y17          FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.456     5.022 f  fir_filter_i4/r_coeff_reg[4][3]/Q
                         net (fo=70, routed)          0.938     5.960    fir_filter_i4/r_coeff_reg[3][3]
    SLICE_X8Y18          LUT3 (Prop_lut3_I1_O)        0.124     6.084 r  fir_filter_i4/i___17_i_3__3/O
                         net (fo=1, routed)           0.000     6.084    fir_filter_i4/i___17_i_3__3_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.460 r  fir_filter_i4/RESIZE0_inferred__10/i___17/CO[3]
                         net (fo=1, routed)           0.000     6.460    fir_filter_i4/RESIZE0_inferred__10/i___17_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.783 r  fir_filter_i4/RESIZE0_inferred__10/i___18/O[1]
                         net (fo=2, routed)           0.727     7.510    fir_filter_i4/RESIZE0_inferred__10/i___18_n_6
    SLICE_X9Y17          LUT2 (Prop_lut2_I0_O)        0.306     7.816 r  fir_filter_i4/i___30_i_3__5/O
                         net (fo=1, routed)           0.000     7.816    fir_filter_i4/i___30_i_3__5_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.366 r  fir_filter_i4/RESIZE0_inferred__10/i___30/CO[3]
                         net (fo=1, routed)           0.000     8.366    fir_filter_i4/RESIZE0_inferred__10/i___30_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.700 r  fir_filter_i4/RESIZE0_inferred__10/i___31/O[1]
                         net (fo=2, routed)           0.730     9.430    fir_filter_i4/RESIZE0_inferred__10/i___31_n_6
    SLICE_X11Y16         LUT2 (Prop_lut2_I0_O)        0.303     9.733 r  fir_filter_i4/i___22_i_3__3/O
                         net (fo=1, routed)           0.000     9.733    fir_filter_i4/i___22_i_3__3_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.283 r  fir_filter_i4/RESIZE0_inferred__11/i___22/CO[3]
                         net (fo=1, routed)           0.000    10.283    fir_filter_i4/RESIZE0_inferred__11/i___22_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.617 r  fir_filter_i4/RESIZE0_inferred__11/i___23/O[1]
                         net (fo=2, routed)           0.724    11.341    fir_filter_i4/RESIZE0_inferred__11/i___23_n_6
    SLICE_X10Y14         LUT2 (Prop_lut2_I0_O)        0.303    11.644 r  fir_filter_i4/i___24_i_3__4/O
                         net (fo=1, routed)           0.000    11.644    fir_filter_i4/i___24_i_3__4_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.177 r  fir_filter_i4/RESIZE0_inferred__12/i___24/CO[3]
                         net (fo=1, routed)           0.000    12.177    fir_filter_i4/RESIZE0_inferred__12/i___24_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.500 r  fir_filter_i4/RESIZE0_inferred__12/i___25/O[1]
                         net (fo=2, routed)           0.755    13.255    fir_filter_i4/RESIZE0_inferred__12/i___25_n_6
    SLICE_X12Y13         LUT2 (Prop_lut2_I0_O)        0.306    13.561 r  fir_filter_i4/r_add_st2__26_i_3/O
                         net (fo=1, routed)           0.000    13.561    fir_filter_i4/r_add_st2__26_i_3_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.094 r  fir_filter_i4/r_add_st2__26/CO[3]
                         net (fo=1, routed)           0.000    14.094    fir_filter_i4/r_add_st2__26_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.417 r  fir_filter_i4/r_add_st2__27/O[1]
                         net (fo=1, routed)           0.000    14.417    fir_filter_i4/p_0_in[12]
    SLICE_X12Y14         FDCE                                         r  fir_filter_i4/o_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.445    14.209    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X12Y14         FDCE                                         r  fir_filter_i4/o_data_reg[12]/C
                         clock pessimism              0.322    14.531    
                         clock uncertainty           -0.035    14.496    
    SLICE_X12Y14         FDCE (Setup_fdce_C_D)        0.109    14.605    fir_filter_i4/o_data_reg[12]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                         -14.417    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.422ns  (logic 4.710ns (49.991%)  route 4.712ns (50.009%))
  Logic Levels:           11  (CARRY4=7 LUT2=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 14.214 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.634     4.640    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X7Y8           FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.456     5.096 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=84, routed)          0.806     5.902    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X5Y7           LUT2 (Prop_lut2_I0_O)        0.124     6.026 r  fir_filter_i4/i___17_i_5__0/O
                         net (fo=1, routed)           0.000     6.026    fir_filter_i4/i___17_i_5__0_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.606 r  fir_filter_i4/RESIZE0_inferred__2/i___17/O[2]
                         net (fo=2, routed)           0.723     7.329    fir_filter_i4/RESIZE0_inferred__2/i___17_n_5
    SLICE_X7Y8           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     7.983 r  fir_filter_i4/RESIZE0_inferred__2/i___29/O[3]
                         net (fo=1, routed)           0.833     8.815    fir_filter_i4/RESIZE0_inferred__2/i___29_n_4
    SLICE_X6Y9           LUT2 (Prop_lut2_I1_O)        0.306     9.121 r  fir_filter_i4/i___20_i_1__0/O
                         net (fo=1, routed)           0.000     9.121    fir_filter_i4/i___20_i_1__0_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.497 r  fir_filter_i4/RESIZE0_inferred__4/i___20/CO[3]
                         net (fo=1, routed)           0.000     9.497    fir_filter_i4/RESIZE0_inferred__4/i___20_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.820 r  fir_filter_i4/RESIZE0_inferred__4/i___21/O[1]
                         net (fo=2, routed)           0.855    10.675    fir_filter_i4/P0_out[5]
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.306    10.981 r  fir_filter_i4/i___22_i_3__1/O
                         net (fo=1, routed)           0.000    10.981    fir_filter_i4/i___22_i_3__1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.561 r  fir_filter_i4/RESIZE0_inferred__5/i___22/O[2]
                         net (fo=1, routed)           0.851    12.412    fir_filter_i4/RESIZE0_inferred__5/i___22_n_5
    SLICE_X12Y10         LUT2 (Prop_lut2_I1_O)        0.302    12.714 r  fir_filter_i4/r_add_st2__23_i_2/O
                         net (fo=1, routed)           0.000    12.714    fir_filter_i4/r_add_st2__23_i_2_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.094 r  fir_filter_i4/r_add_st2__23/CO[3]
                         net (fo=1, routed)           0.000    13.094    fir_filter_i4/r_add_st2__23_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.417 r  fir_filter_i4/r_add_st2__24/O[1]
                         net (fo=1, routed)           0.644    14.062    fir_filter_i4/p_0_in[0]
    SLICE_X11Y8          FDCE                                         r  fir_filter_i4/o_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.450    14.214    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y8          FDCE                                         r  fir_filter_i4/o_data_reg[0]/C
                         clock pessimism              0.322    14.536    
                         clock uncertainty           -0.035    14.501    
    SLICE_X11Y8          FDCE (Setup_fdce_C_D)       -0.249    14.252    fir_filter_i4/o_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.252    
                         arrival time                         -14.062    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.843ns  (logic 5.969ns (60.640%)  route 3.874ns (39.360%))
  Logic Levels:           15  (CARRY4=10 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.560     4.566    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y17          FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.456     5.022 f  fir_filter_i4/r_coeff_reg[4][3]/Q
                         net (fo=70, routed)          0.938     5.960    fir_filter_i4/r_coeff_reg[3][3]
    SLICE_X8Y18          LUT3 (Prop_lut3_I1_O)        0.124     6.084 r  fir_filter_i4/i___17_i_3__3/O
                         net (fo=1, routed)           0.000     6.084    fir_filter_i4/i___17_i_3__3_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.460 r  fir_filter_i4/RESIZE0_inferred__10/i___17/CO[3]
                         net (fo=1, routed)           0.000     6.460    fir_filter_i4/RESIZE0_inferred__10/i___17_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.783 r  fir_filter_i4/RESIZE0_inferred__10/i___18/O[1]
                         net (fo=2, routed)           0.727     7.510    fir_filter_i4/RESIZE0_inferred__10/i___18_n_6
    SLICE_X9Y17          LUT2 (Prop_lut2_I0_O)        0.306     7.816 r  fir_filter_i4/i___30_i_3__5/O
                         net (fo=1, routed)           0.000     7.816    fir_filter_i4/i___30_i_3__5_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.366 r  fir_filter_i4/RESIZE0_inferred__10/i___30/CO[3]
                         net (fo=1, routed)           0.000     8.366    fir_filter_i4/RESIZE0_inferred__10/i___30_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.700 r  fir_filter_i4/RESIZE0_inferred__10/i___31/O[1]
                         net (fo=2, routed)           0.730     9.430    fir_filter_i4/RESIZE0_inferred__10/i___31_n_6
    SLICE_X11Y16         LUT2 (Prop_lut2_I0_O)        0.303     9.733 r  fir_filter_i4/i___22_i_3__3/O
                         net (fo=1, routed)           0.000     9.733    fir_filter_i4/i___22_i_3__3_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.283 r  fir_filter_i4/RESIZE0_inferred__11/i___22/CO[3]
                         net (fo=1, routed)           0.000    10.283    fir_filter_i4/RESIZE0_inferred__11/i___22_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.617 r  fir_filter_i4/RESIZE0_inferred__11/i___23/O[1]
                         net (fo=2, routed)           0.724    11.341    fir_filter_i4/RESIZE0_inferred__11/i___23_n_6
    SLICE_X10Y14         LUT2 (Prop_lut2_I0_O)        0.303    11.644 r  fir_filter_i4/i___24_i_3__4/O
                         net (fo=1, routed)           0.000    11.644    fir_filter_i4/i___24_i_3__4_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.177 r  fir_filter_i4/RESIZE0_inferred__12/i___24/CO[3]
                         net (fo=1, routed)           0.000    12.177    fir_filter_i4/RESIZE0_inferred__12/i___24_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.500 r  fir_filter_i4/RESIZE0_inferred__12/i___25/O[1]
                         net (fo=2, routed)           0.755    13.255    fir_filter_i4/RESIZE0_inferred__12/i___25_n_6
    SLICE_X12Y13         LUT2 (Prop_lut2_I0_O)        0.306    13.561 r  fir_filter_i4/r_add_st2__26_i_3/O
                         net (fo=1, routed)           0.000    13.561    fir_filter_i4/r_add_st2__26_i_3_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.094 r  fir_filter_i4/r_add_st2__26/CO[3]
                         net (fo=1, routed)           0.000    14.094    fir_filter_i4/r_add_st2__26_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.409 r  fir_filter_i4/r_add_st2__27/O[3]
                         net (fo=1, routed)           0.000    14.409    fir_filter_i4/p_0_in[14]
    SLICE_X12Y14         FDCE                                         r  fir_filter_i4/o_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.445    14.209    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X12Y14         FDCE                                         r  fir_filter_i4/o_data_reg[14]/C
                         clock pessimism              0.322    14.531    
                         clock uncertainty           -0.035    14.496    
    SLICE_X12Y14         FDCE (Setup_fdce_C_D)        0.109    14.605    fir_filter_i4/o_data_reg[14]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                         -14.409    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.392ns  (logic 4.890ns (52.067%)  route 4.502ns (47.933%))
  Logic Levels:           11  (CARRY4=7 LUT2=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 14.213 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.634     4.640    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X7Y8           FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.456     5.096 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=84, routed)          0.806     5.902    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X5Y7           LUT2 (Prop_lut2_I0_O)        0.124     6.026 r  fir_filter_i4/i___17_i_5__0/O
                         net (fo=1, routed)           0.000     6.026    fir_filter_i4/i___17_i_5__0_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.606 r  fir_filter_i4/RESIZE0_inferred__2/i___17/O[2]
                         net (fo=2, routed)           0.723     7.329    fir_filter_i4/RESIZE0_inferred__2/i___17_n_5
    SLICE_X7Y8           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654     7.983 r  fir_filter_i4/RESIZE0_inferred__2/i___29/O[3]
                         net (fo=1, routed)           0.833     8.815    fir_filter_i4/RESIZE0_inferred__2/i___29_n_4
    SLICE_X6Y9           LUT2 (Prop_lut2_I1_O)        0.306     9.121 r  fir_filter_i4/i___20_i_1__0/O
                         net (fo=1, routed)           0.000     9.121    fir_filter_i4/i___20_i_1__0_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.497 r  fir_filter_i4/RESIZE0_inferred__4/i___20/CO[3]
                         net (fo=1, routed)           0.000     9.497    fir_filter_i4/RESIZE0_inferred__4/i___20_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.820 r  fir_filter_i4/RESIZE0_inferred__4/i___21/O[1]
                         net (fo=2, routed)           0.855    10.675    fir_filter_i4/P0_out[5]
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.306    10.981 r  fir_filter_i4/i___22_i_3__1/O
                         net (fo=1, routed)           0.000    10.981    fir_filter_i4/i___22_i_3__1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.531 r  fir_filter_i4/RESIZE0_inferred__5/i___22/CO[3]
                         net (fo=1, routed)           0.000    11.531    fir_filter_i4/RESIZE0_inferred__5/i___22_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.865 r  fir_filter_i4/RESIZE0_inferred__5/i___23/O[1]
                         net (fo=1, routed)           0.779    12.644    fir_filter_i4/RESIZE0_inferred__5/i___23_n_6
    SLICE_X12Y11         LUT2 (Prop_lut2_I1_O)        0.303    12.947 r  fir_filter_i4/r_add_st2__24_i_3/O
                         net (fo=1, routed)           0.000    12.947    fir_filter_i4/r_add_st2__24_i_3_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.525 r  fir_filter_i4/r_add_st2__24/O[2]
                         net (fo=1, routed)           0.507    14.032    fir_filter_i4/p_0_in[1]
    SLICE_X11Y9          FDCE                                         r  fir_filter_i4/o_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.449    14.213    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y9          FDCE                                         r  fir_filter_i4/o_data_reg[1]/C
                         clock pessimism              0.322    14.535    
                         clock uncertainty           -0.035    14.500    
    SLICE_X11Y9          FDCE (Setup_fdce_C_D)       -0.244    14.256    fir_filter_i4/o_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.256    
                         arrival time                         -14.032    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.356ns  (logic 4.983ns (53.261%)  route 4.373ns (46.739%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.634     4.640    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X7Y8           FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.456     5.096 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=84, routed)          1.197     6.293    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X8Y8           LUT3 (Prop_lut3_I1_O)        0.124     6.417 r  fir_filter_i4/i___17_i_4__0/O
                         net (fo=1, routed)           0.000     6.417    fir_filter_i4/i___17_i_4__0_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.797 r  fir_filter_i4/RESIZE0_inferred__3/i___17/CO[3]
                         net (fo=1, routed)           0.000     6.797    fir_filter_i4/RESIZE0_inferred__3/i___17_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.016 r  fir_filter_i4/RESIZE0_inferred__3/i___18/O[0]
                         net (fo=2, routed)           0.604     7.620    fir_filter_i4/RESIZE0_inferred__3/i___18_n_7
    SLICE_X9Y10          LUT2 (Prop_lut2_I0_O)        0.295     7.915 r  fir_filter_i4/i___30_i_4__1/O
                         net (fo=1, routed)           0.000     7.915    fir_filter_i4/i___30_i_4__1_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.447 r  fir_filter_i4/RESIZE0_inferred__3/i___30/CO[3]
                         net (fo=1, routed)           0.000     8.447    fir_filter_i4/RESIZE0_inferred__3/i___30_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.669 r  fir_filter_i4/RESIZE0_inferred__3/i___31/O[0]
                         net (fo=2, routed)           0.833     9.502    fir_filter_i4/PCIN[8]
    SLICE_X6Y11          LUT2 (Prop_lut2_I0_O)        0.299     9.801 r  fir_filter_i4/i___22_i_4__0/O
                         net (fo=1, routed)           0.000     9.801    fir_filter_i4/i___22_i_4__0_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    10.409 r  fir_filter_i4/RESIZE0_inferred__4/i___22/O[3]
                         net (fo=2, routed)           0.767    11.176    fir_filter_i4/P0_out[11]
    SLICE_X4Y11          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.568    11.744 r  fir_filter_i4/RESIZE0_inferred__5/i___23/CO[3]
                         net (fo=1, routed)           0.000    11.744    fir_filter_i4/RESIZE0_inferred__5/i___23_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.078 r  fir_filter_i4/RESIZE0_inferred__5/i___24/O[1]
                         net (fo=1, routed)           0.779    12.857    fir_filter_i4/RESIZE0_inferred__5/i___24_n_6
    SLICE_X12Y12         LUT2 (Prop_lut2_I1_O)        0.303    13.160 r  fir_filter_i4/r_add_st2__25_i_3/O
                         net (fo=1, routed)           0.000    13.160    fir_filter_i4/r_add_st2__25_i_3_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.803 r  fir_filter_i4/r_add_st2__25/O[3]
                         net (fo=1, routed)           0.193    13.996    fir_filter_i4/p_0_in[6]
    SLICE_X13Y12         FDCE                                         r  fir_filter_i4/o_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.446    14.210    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X13Y12         FDCE                                         r  fir_filter_i4/o_data_reg[6]/C
                         clock pessimism              0.322    14.532    
                         clock uncertainty           -0.035    14.497    
    SLICE_X13Y12         FDCE (Setup_fdce_C_D)       -0.264    14.233    fir_filter_i4/o_data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.233    
                         arrival time                         -13.996    
  -------------------------------------------------------------------
                         slack                                  0.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[31]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.303%)  route 0.237ns (62.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.566     1.393    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y4           FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDCE (Prop_fdce_C_Q)         0.141     1.534 r  dds_sine_i3/r_nco_reg[31]_rep/Q
                         net (fo=10, routed)          0.237     1.771    dds_sine_i3/r_nco_reg[31]_rep_n_0
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.877     1.951    dds_sine_i3/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.450    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.633    dds_sine_i3/lut_addr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[31]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.695%)  route 0.229ns (58.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.566     1.393    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y4           FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.164     1.557 r  dds_sine_i3/r_nco_reg[31]_rep__2/Q
                         net (fo=10, routed)          0.229     1.786    dds_sine_i3/r_nco_reg[31]_rep__2_n_0
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.877     1.951    dds_sine_i3/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.450    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.633    dds_sine_i3/lut_addr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[3][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.220%)  route 0.114ns (44.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.589     1.416    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X7Y15          FDCE                                         r  fir_filter_i4/p_data_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.141     1.557 r  fir_filter_i4/p_data_reg[2][1]/Q
                         net (fo=4, routed)           0.114     1.671    fir_filter_i4/p_data_reg[2][1]
    SLICE_X6Y15          FDCE                                         r  fir_filter_i4/p_data_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.858     1.931    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X6Y15          FDCE                                         r  fir_filter_i4/p_data_reg[3][1]/C
                         clock pessimism             -0.502     1.429    
    SLICE_X6Y15          FDCE (Hold_fdce_C_D)         0.085     1.514    fir_filter_i4/p_data_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[31]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.272%)  route 0.296ns (67.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.566     1.393    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y4           FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDCE (Prop_fdce_C_Q)         0.141     1.534 r  dds_sine_i3/r_nco_reg[31]_rep/Q
                         net (fo=10, routed)          0.296     1.830    dds_sine_i3/r_nco_reg[31]_rep_n_0
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.877     1.951    dds_sine_i3/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.450    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.633    dds_sine_i3/lut_addr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[31]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.202%)  route 0.277ns (62.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.566     1.393    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y4           FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.164     1.557 r  dds_sine_i3/r_nco_reg[31]_rep__4/Q
                         net (fo=2, routed)           0.277     1.834    dds_sine_i3/r_nco_reg[31]_rep__4_n_0
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.877     1.951    dds_sine_i3/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.450    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.633    dds_sine_i3/lut_addr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[31]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (36.980%)  route 0.279ns (63.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.566     1.393    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y4           FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.164     1.557 r  dds_sine_i3/r_nco_reg[31]_rep__1/Q
                         net (fo=10, routed)          0.279     1.836    dds_sine_i3/r_nco_reg[31]_rep__1_n_0
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.877     1.951    dds_sine_i3/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.450    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.633    dds_sine_i3/lut_addr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[5][8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[6][8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.199%)  route 0.152ns (51.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.592     1.419    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X5Y9           FDCE                                         r  fir_filter_i4/p_data_reg[5][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.141     1.560 r  fir_filter_i4/p_data_reg[5][8]/Q
                         net (fo=5, routed)           0.152     1.711    fir_filter_i4/p_data_reg[5][8]
    SLICE_X5Y8           FDCE                                         r  fir_filter_i4/p_data_reg[6][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.863     1.936    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X5Y8           FDCE                                         r  fir_filter_i4/p_data_reg[6][8]/C
                         clock pessimism             -0.501     1.435    
    SLICE_X5Y8           FDCE (Hold_fdce_C_D)         0.070     1.505    fir_filter_i4/p_data_reg[6][8]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[6][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.486%)  route 0.191ns (57.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.592     1.419    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X4Y9           FDCE                                         r  fir_filter_i4/p_data_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.141     1.560 r  fir_filter_i4/p_data_reg[6][4]/Q
                         net (fo=3, routed)           0.191     1.751    fir_filter_i4/p_data_reg[6][4]
    SLICE_X3Y6           FDCE                                         r  fir_filter_i4/p_data_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.866     1.939    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y6           FDCE                                         r  fir_filter_i4/p_data_reg[7][4]/C
                         clock pessimism             -0.480     1.459    
    SLICE_X3Y6           FDCE (Hold_fdce_C_D)         0.070     1.529    fir_filter_i4/p_data_reg[7][4]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[2][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[3][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.552%)  route 0.149ns (51.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.585     1.412    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  fir_filter_i4/p_data_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  fir_filter_i4/p_data_reg[2][13]/Q
                         net (fo=5, routed)           0.149     1.702    fir_filter_i4/p_data_reg[2][13]
    SLICE_X5Y18          FDCE                                         r  fir_filter_i4/p_data_reg[3][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.855     1.928    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X5Y18          FDCE                                         r  fir_filter_i4/p_data_reg[3][13]/C
                         clock pessimism             -0.501     1.427    
    SLICE_X5Y18          FDCE (Hold_fdce_C_D)         0.051     1.478    fir_filter_i4/p_data_reg[3][13]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[31]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.214%)  route 0.302ns (64.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.566     1.393    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y4           FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.164     1.557 r  dds_sine_i3/r_nco_reg[31]_rep__1/Q
                         net (fo=10, routed)          0.302     1.859    dds_sine_i3/r_nco_reg[31]_rep__1_n_0
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.877     1.951    dds_sine_i3/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.450    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.633    dds_sine_i3/lut_addr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2    dds_sine_i3/lut_addr_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2    dds_sine_i3/lut_addr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3    dds_sine_i3/lut_addr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4    dds_sine_i3/lut_addr_reg_2/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y8    fir_filter_i4/o_data_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y13   fir_filter_i4/o_data_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y14   fir_filter_i4/o_data_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y14   fir_filter_i4/o_data_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y14   fir_filter_i4/o_data_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y15    fir_filter_i4/r_coeff_reg[4][3]_rep/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y20    dds_sine_i3/o_sine_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31    dds_sine_i3/o_sine_reg[10]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y20    dds_sine_i3/o_sine_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31    dds_sine_i3/o_sine_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y22    dds_sine_i3/o_sine_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y18    dds_sine_i3/o_sine_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y19    dds_sine_i3/o_sine_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y18    fir_filter_i4/p_data_reg[0][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y20    fir_filter_i4/p_data_reg[0][10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y9    fir_filter_i4/o_data_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y10   fir_filter_i4/o_data_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y9    fir_filter_i4/o_data_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y15    fir_filter_i4/r_coeff_reg[4][3]_rep/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y10   fir_filter_i4/o_data_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y15    fir_filter_i4/p_data_reg[2][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y15    fir_filter_i4/p_data_reg[2][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y16    fir_filter_i4/p_data_reg[2][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y15    fir_filter_i4/p_data_reg[2][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y15    fir_filter_i4/p_data_reg[2][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.291ns  (required time - arrival time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        8.997ns  (logic 1.409ns (15.659%)  route 7.588ns (84.341%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 14.284 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           3.453     4.384    addr_phase_IBUF[1]
    SLICE_X1Y93          LUT1 (Prop_lut1_I0_O)        0.152     4.536 r  addr_phase_IBUF[1]_hold_fix/O
                         net (fo=1, routed)           4.135     8.671    dds_sine_i3/addr_phase_IBUF[1]_hold_fix_1_alias
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.326     8.997 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=1, routed)           0.000     8.997    dds_sine_i3/start_phase[31]
    SLICE_X0Y2           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.520    14.284    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/C
                         clock pessimism              0.000    14.284    
                         clock uncertainty           -0.025    14.259    
    SLICE_X0Y2           FDCE (Setup_fdce_C_D)        0.029    14.288    dds_sine_i3/r_start_phase_reg[31]
  -------------------------------------------------------------------
                         required time                         14.288    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                  5.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.214ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.311ns (9.512%)  route 2.959ns (90.488%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           1.311     1.471    addr_phase_IBUF[1]
    SLICE_X1Y93          LUT1 (Prop_lut1_I0_O)        0.044     1.515 r  addr_phase_IBUF[1]_hold_fix/O
                         net (fo=1, routed)           1.648     3.163    dds_sine_i3/addr_phase_IBUF[1]_hold_fix_1_alias
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.107     3.270 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=1, routed)           0.000     3.270    dds_sine_i3/start_phase[31]
    SLICE_X0Y2           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.867     1.940    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/C
                         clock pessimism              0.000     1.940    
                         clock uncertainty            0.025     1.965    
    SLICE_X0Y2           FDCE (Hold_fdce_C_D)         0.091     2.056    dds_sine_i3/r_start_phase_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           3.270    
  -------------------------------------------------------------------
                         slack                                  1.214    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  virtual_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.919ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[13]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 3.117ns (58.990%)  route 2.167ns (41.010%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.564     4.570    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X12Y14         FDCE                                         r  fir_filter_i4/o_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDCE (Prop_fdce_C_Q)         0.518     5.088 r  fir_filter_i4/o_data_reg[13]/Q
                         net (fo=1, routed)           2.167     7.255    sine_out_OBUF[13]
    W19                  OBUF (Prop_obuf_I_O)         2.599     9.854 r  sine_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.854    sine_out[13]
    W19                                                               r  sine_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[14]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.277ns  (logic 3.120ns (59.115%)  route 2.158ns (40.885%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.564     4.570    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X12Y14         FDCE                                         r  fir_filter_i4/o_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDCE (Prop_fdce_C_Q)         0.518     5.088 r  fir_filter_i4/o_data_reg[14]/Q
                         net (fo=1, routed)           2.158     7.246    sine_out_OBUF[14]
    W18                  OBUF (Prop_obuf_I_O)         2.602     9.847 r  sine_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.847    sine_out[14]
    W18                                                               r  sine_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.138ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[15]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.269ns  (logic 3.120ns (59.218%)  route 2.149ns (40.782%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.562     4.568    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X12Y15         FDCE                                         r  fir_filter_i4/o_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDCE (Prop_fdce_C_Q)         0.518     5.086 r  fir_filter_i4/o_data_reg[15]/Q
                         net (fo=1, routed)           2.149     7.235    sine_out_OBUF[15]
    V19                  OBUF (Prop_obuf_I_O)         2.602     9.837 r  sine_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.837    sine_out[15]
    V19                                                               r  sine_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[8]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 3.127ns (59.587%)  route 2.121ns (40.413%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.564     4.570    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X12Y13         FDCE                                         r  fir_filter_i4/o_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDCE (Prop_fdce_C_Q)         0.518     5.088 r  fir_filter_i4/o_data_reg[8]/Q
                         net (fo=1, routed)           2.121     7.209    sine_out_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         2.609     9.818 r  sine_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.818    sine_out[8]
    V16                                                               r  sine_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.818    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[12]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 3.117ns (59.434%)  route 2.127ns (40.566%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.564     4.570    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X12Y14         FDCE                                         r  fir_filter_i4/o_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDCE (Prop_fdce_C_Q)         0.518     5.088 r  fir_filter_i4/o_data_reg[12]/Q
                         net (fo=1, routed)           2.127     7.215    sine_out_OBUF[12]
    T17                  OBUF (Prop_obuf_I_O)         2.599     9.814 r  sine_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.814    sine_out[12]
    T17                                                               r  sine_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.814    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[11]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 3.120ns (59.490%)  route 2.124ns (40.510%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.564     4.570    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X12Y14         FDCE                                         r  fir_filter_i4/o_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDCE (Prop_fdce_C_Q)         0.518     5.088 r  fir_filter_i4/o_data_reg[11]/Q
                         net (fo=1, routed)           2.124     7.212    sine_out_OBUF[11]
    T18                  OBUF (Prop_obuf_I_O)         2.602     9.814 r  sine_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.814    sine_out[11]
    T18                                                               r  sine_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.814    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.238ns  (logic 3.070ns (58.608%)  route 2.168ns (41.392%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.565     4.571    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X13Y12         FDCE                                         r  fir_filter_i4/o_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDCE (Prop_fdce_C_Q)         0.456     5.027 r  fir_filter_i4/o_data_reg[4]/Q
                         net (fo=1, routed)           2.168     7.195    sine_out_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         2.614     9.809 r  sine_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.809    sine_out[4]
    V15                                                               r  sine_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.809    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[10]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.232ns  (logic 3.118ns (59.602%)  route 2.114ns (40.398%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.564     4.570    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X12Y13         FDCE                                         r  fir_filter_i4/o_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDCE (Prop_fdce_C_Q)         0.518     5.088 r  fir_filter_i4/o_data_reg[10]/Q
                         net (fo=1, routed)           2.114     7.201    sine_out_OBUF[10]
    U17                  OBUF (Prop_obuf_I_O)         2.600     9.802 r  sine_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.802    sine_out[10]
    U17                                                               r  sine_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[9]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.218ns  (logic 3.107ns (59.550%)  route 2.111ns (40.450%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.564     4.570    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X12Y13         FDCE                                         r  fir_filter_i4/o_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDCE (Prop_fdce_C_Q)         0.518     5.088 r  fir_filter_i4/o_data_reg[9]/Q
                         net (fo=1, routed)           2.111     7.198    sine_out_OBUF[9]
    U18                  OBUF (Prop_obuf_I_O)         2.589     9.788 r  sine_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.788    sine_out[9]
    U18                                                               r  sine_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 3.055ns (58.967%)  route 2.126ns (41.033%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.567     4.573    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X13Y9          FDCE                                         r  fir_filter_i4/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDCE (Prop_fdce_C_Q)         0.456     5.029 r  fir_filter_i4/o_data_reg[3]/Q
                         net (fo=1, routed)           2.126     7.154    sine_out_OBUF[3]
    W15                  OBUF (Prop_obuf_I_O)         2.599     9.753 r  sine_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.753    sine_out[3]
    W15                                                               r  sine_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.753    
  -------------------------------------------------------------------
                         slack                                  0.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.919ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 1.248ns (81.348%)  route 0.286ns (18.652%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.583     1.410    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  dds_sine_i3/o_sine_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.141     1.551 r  dds_sine_i3/o_sine_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.837    lopt_7
    P17                  OBUF (Prop_obuf_I_O)         1.107     2.944 r  sine_in_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.944    sine_in[3]
    P17                                                               r  sine_in[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             2.921ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 1.252ns (81.584%)  route 0.283ns (18.416%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.585     1.412    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X1Y21          FDCE                                         r  dds_sine_i3/o_sine_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  dds_sine_i3/o_sine_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.283     1.835    lopt_5
    R18                  OBUF (Prop_obuf_I_O)         1.111     2.946 r  sine_in_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.946    sine_in[1]
    R18                                                               r  sine_in[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  2.921    

Slack (MET) :             2.928ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[8]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 1.254ns (81.428%)  route 0.286ns (18.572%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.586     1.413    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y29          FDCE                                         r  dds_sine_i3/o_sine_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  dds_sine_i3/o_sine_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.840    lopt_12
    R19                  OBUF (Prop_obuf_I_O)         1.113     2.953 r  sine_in_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.953    sine_in[8]
    R19                                                               r  sine_in[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.953    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.930ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[10]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.540ns  (logic 1.254ns (81.418%)  route 0.286ns (18.582%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.588     1.415    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y31          FDCE                                         r  dds_sine_i3/o_sine_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.141     1.556 r  dds_sine_i3/o_sine_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.842    lopt_1
    N19                  OBUF (Prop_obuf_I_O)         1.113     2.955 r  sine_in_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.955    sine_in[10]
    N19                                                               r  sine_in[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.955    
  -------------------------------------------------------------------
                         slack                                  2.930    

Slack (MET) :             2.943ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[7]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 1.270ns (81.613%)  route 0.286ns (18.387%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.585     1.412    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  dds_sine_i3/o_sine_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  dds_sine_i3/o_sine_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.839    lopt_11
    M19                  OBUF (Prop_obuf_I_O)         1.129     2.968 r  sine_in_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.968    sine_in[7]
    M19                                                               r  sine_in[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.968    
  -------------------------------------------------------------------
                         slack                                  2.943    

Slack (MET) :             2.948ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[12]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 1.270ns (81.611%)  route 0.286ns (18.389%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.590     1.417    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  dds_sine_i3/o_sine_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.141     1.558 r  dds_sine_i3/o_sine_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.844    lopt_3
    K18                  OBUF (Prop_obuf_I_O)         1.129     2.973 r  sine_in_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.973    sine_in[12]
    K18                                                               r  sine_in[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.973    
  -------------------------------------------------------------------
                         slack                                  2.948    

Slack (MET) :             2.949ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.564ns  (logic 1.282ns (81.938%)  route 0.283ns (18.062%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.583     1.410    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  dds_sine_i3/o_sine_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.141     1.551 r  dds_sine_i3/o_sine_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.283     1.833    lopt_10
    L17                  OBUF (Prop_obuf_I_O)         1.141     2.974 r  sine_in_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.974    sine_in[6]
    L17                                                               r  sine_in[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  2.949    

Slack (MET) :             2.955ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 1.244ns (79.190%)  route 0.327ns (20.810%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.583     1.410    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  dds_sine_i3/o_sine_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.141     1.551 r  dds_sine_i3/o_sine_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.327     1.878    lopt_8
    N17                  OBUF (Prop_obuf_I_O)         1.103     2.980 r  sine_in_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.980    sine_in[4]
    N17                                                               r  sine_in[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.980    
  -------------------------------------------------------------------
                         slack                                  2.955    

Slack (MET) :             2.958ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[5]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.574ns  (logic 1.288ns (81.820%)  route 0.286ns (18.180%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.582     1.409    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  dds_sine_i3/o_sine_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.141     1.550 r  dds_sine_i3/o_sine_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.836    lopt_9
    K17                  OBUF (Prop_obuf_I_O)         1.147     2.983 r  sine_in_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.983    sine_in[5]
    K17                                                               r  sine_in[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  2.958    

Slack (MET) :             2.962ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[9]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 1.248ns (79.244%)  route 0.327ns (20.756%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.586     1.413    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y29          FDCE                                         r  dds_sine_i3/o_sine_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  dds_sine_i3/o_sine_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.327     1.881    lopt_13
    P19                  OBUF (Prop_obuf_I_O)         1.107     2.987 r  sine_in_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.987    sine_in[9]
    P19                                                               r  sine_in[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  2.962    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.539ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.073ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[4][0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.498ns  (logic 1.208ns (10.508%)  route 10.290ns (89.492%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        4.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 14.213 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.062     1.996    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     2.120 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=1, routed)           4.013     6.133    fir_filter_i4/rstb
    SLICE_X1Y81          LUT1 (Prop_lut1_I0_O)        0.150     6.283 f  fir_filter_i4/rstb_hold_fix/O
                         net (fo=168, routed)         5.215    11.498    fir_filter_i4/rstb_hold_fix_1
    SLICE_X9Y8           FDCE                                         f  fir_filter_i4/p_data_reg[4][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.449    14.213    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y8           FDCE                                         r  fir_filter_i4/p_data_reg[4][0]/C
                         clock pessimism              0.000    14.213    
                         clock uncertainty           -0.035    14.178    
    SLICE_X9Y8           FDCE (Recov_fdce_C_CLR)     -0.607    13.571    fir_filter_i4/p_data_reg[4][0]
  -------------------------------------------------------------------
                         required time                         13.571    
                         arrival time                         -11.498    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.073ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[4][1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.498ns  (logic 1.208ns (10.508%)  route 10.290ns (89.492%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        4.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 14.213 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.062     1.996    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     2.120 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=1, routed)           4.013     6.133    fir_filter_i4/rstb
    SLICE_X1Y81          LUT1 (Prop_lut1_I0_O)        0.150     6.283 f  fir_filter_i4/rstb_hold_fix/O
                         net (fo=168, routed)         5.215    11.498    fir_filter_i4/rstb_hold_fix_1
    SLICE_X9Y8           FDCE                                         f  fir_filter_i4/p_data_reg[4][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.449    14.213    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y8           FDCE                                         r  fir_filter_i4/p_data_reg[4][1]/C
                         clock pessimism              0.000    14.213    
                         clock uncertainty           -0.035    14.178    
    SLICE_X9Y8           FDCE (Recov_fdce_C_CLR)     -0.607    13.571    fir_filter_i4/p_data_reg[4][1]
  -------------------------------------------------------------------
                         required time                         13.571    
                         arrival time                         -11.498    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.159ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[4][2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.498ns  (logic 1.208ns (10.508%)  route 10.290ns (89.492%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        4.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 14.213 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.062     1.996    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     2.120 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=1, routed)           4.013     6.133    fir_filter_i4/rstb
    SLICE_X1Y81          LUT1 (Prop_lut1_I0_O)        0.150     6.283 f  fir_filter_i4/rstb_hold_fix/O
                         net (fo=168, routed)         5.215    11.498    fir_filter_i4/rstb_hold_fix_1
    SLICE_X8Y8           FDCE                                         f  fir_filter_i4/p_data_reg[4][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.449    14.213    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y8           FDCE                                         r  fir_filter_i4/p_data_reg[4][2]/C
                         clock pessimism              0.000    14.213    
                         clock uncertainty           -0.035    14.178    
    SLICE_X8Y8           FDCE (Recov_fdce_C_CLR)     -0.521    13.657    fir_filter_i4/p_data_reg[4][2]
  -------------------------------------------------------------------
                         required time                         13.657    
                         arrival time                         -11.498    
  -------------------------------------------------------------------
                         slack                                  2.159    

Slack (MET) :             2.159ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[4][3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.498ns  (logic 1.208ns (10.508%)  route 10.290ns (89.492%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        4.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 14.213 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.062     1.996    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     2.120 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=1, routed)           4.013     6.133    fir_filter_i4/rstb
    SLICE_X1Y81          LUT1 (Prop_lut1_I0_O)        0.150     6.283 f  fir_filter_i4/rstb_hold_fix/O
                         net (fo=168, routed)         5.215    11.498    fir_filter_i4/rstb_hold_fix_1
    SLICE_X8Y8           FDCE                                         f  fir_filter_i4/p_data_reg[4][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.449    14.213    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y8           FDCE                                         r  fir_filter_i4/p_data_reg[4][3]/C
                         clock pessimism              0.000    14.213    
                         clock uncertainty           -0.035    14.178    
    SLICE_X8Y8           FDCE (Recov_fdce_C_CLR)     -0.521    13.657    fir_filter_i4/p_data_reg[4][3]
  -------------------------------------------------------------------
                         required time                         13.657    
                         arrival time                         -11.498    
  -------------------------------------------------------------------
                         slack                                  2.159    

Slack (MET) :             2.268ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.302ns  (logic 1.208ns (10.691%)  route 10.094ns (89.309%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        4.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 14.212 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.062     1.996    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     2.120 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=1, routed)           4.013     6.133    fir_filter_i4/rstb
    SLICE_X1Y81          LUT1 (Prop_lut1_I0_O)        0.150     6.283 f  fir_filter_i4/rstb_hold_fix/O
                         net (fo=168, routed)         5.019    11.302    fir_filter_i4/rstb_hold_fix_1
    SLICE_X13Y10         FDCE                                         f  fir_filter_i4/o_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.448    14.212    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X13Y10         FDCE                                         r  fir_filter_i4/o_data_reg[5]/C
                         clock pessimism              0.000    14.212    
                         clock uncertainty           -0.035    14.177    
    SLICE_X13Y10         FDCE (Recov_fdce_C_CLR)     -0.607    13.570    fir_filter_i4/o_data_reg[5]
  -------------------------------------------------------------------
                         required time                         13.570    
                         arrival time                         -11.302    
  -------------------------------------------------------------------
                         slack                                  2.268    

Slack (MET) :             2.277ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.294ns  (logic 1.208ns (10.698%)  route 10.086ns (89.302%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        4.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 14.213 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.062     1.996    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     2.120 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=1, routed)           4.013     6.133    fir_filter_i4/rstb
    SLICE_X1Y81          LUT1 (Prop_lut1_I0_O)        0.150     6.283 f  fir_filter_i4/rstb_hold_fix/O
                         net (fo=168, routed)         5.011    11.294    fir_filter_i4/rstb_hold_fix_1
    SLICE_X11Y10         FDCE                                         f  fir_filter_i4/o_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.449    14.213    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y10         FDCE                                         r  fir_filter_i4/o_data_reg[2]/C
                         clock pessimism              0.000    14.213    
                         clock uncertainty           -0.035    14.178    
    SLICE_X11Y10         FDCE (Recov_fdce_C_CLR)     -0.607    13.571    fir_filter_i4/o_data_reg[2]
  -------------------------------------------------------------------
                         required time                         13.571    
                         arrival time                         -11.294    
  -------------------------------------------------------------------
                         slack                                  2.277    

Slack (MET) :             2.306ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[4][4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.350ns  (logic 1.208ns (10.646%)  route 10.142ns (89.354%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        4.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 14.212 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.062     1.996    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     2.120 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=1, routed)           4.013     6.133    fir_filter_i4/rstb
    SLICE_X1Y81          LUT1 (Prop_lut1_I0_O)        0.150     6.283 f  fir_filter_i4/rstb_hold_fix/O
                         net (fo=168, routed)         5.066    11.350    fir_filter_i4/rstb_hold_fix_1
    SLICE_X8Y9           FDCE                                         f  fir_filter_i4/p_data_reg[4][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.448    14.212    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y9           FDCE                                         r  fir_filter_i4/p_data_reg[4][4]/C
                         clock pessimism              0.000    14.212    
                         clock uncertainty           -0.035    14.177    
    SLICE_X8Y9           FDCE (Recov_fdce_C_CLR)     -0.521    13.656    fir_filter_i4/p_data_reg[4][4]
  -------------------------------------------------------------------
                         required time                         13.656    
                         arrival time                         -11.350    
  -------------------------------------------------------------------
                         slack                                  2.306    

Slack (MET) :             2.306ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[4][6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.350ns  (logic 1.208ns (10.646%)  route 10.142ns (89.354%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        4.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 14.212 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.062     1.996    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     2.120 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=1, routed)           4.013     6.133    fir_filter_i4/rstb
    SLICE_X1Y81          LUT1 (Prop_lut1_I0_O)        0.150     6.283 f  fir_filter_i4/rstb_hold_fix/O
                         net (fo=168, routed)         5.066    11.350    fir_filter_i4/rstb_hold_fix_1
    SLICE_X8Y9           FDCE                                         f  fir_filter_i4/p_data_reg[4][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.448    14.212    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y9           FDCE                                         r  fir_filter_i4/p_data_reg[4][6]/C
                         clock pessimism              0.000    14.212    
                         clock uncertainty           -0.035    14.177    
    SLICE_X8Y9           FDCE (Recov_fdce_C_CLR)     -0.521    13.656    fir_filter_i4/p_data_reg[4][6]
  -------------------------------------------------------------------
                         required time                         13.656    
                         arrival time                         -11.350    
  -------------------------------------------------------------------
                         slack                                  2.306    

Slack (MET) :             2.306ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[4][7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.350ns  (logic 1.208ns (10.646%)  route 10.142ns (89.354%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        4.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 14.212 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.062     1.996    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     2.120 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=1, routed)           4.013     6.133    fir_filter_i4/rstb
    SLICE_X1Y81          LUT1 (Prop_lut1_I0_O)        0.150     6.283 f  fir_filter_i4/rstb_hold_fix/O
                         net (fo=168, routed)         5.066    11.350    fir_filter_i4/rstb_hold_fix_1
    SLICE_X8Y9           FDCE                                         f  fir_filter_i4/p_data_reg[4][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.448    14.212    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y9           FDCE                                         r  fir_filter_i4/p_data_reg[4][7]/C
                         clock pessimism              0.000    14.212    
                         clock uncertainty           -0.035    14.177    
    SLICE_X8Y9           FDCE (Recov_fdce_C_CLR)     -0.521    13.656    fir_filter_i4/p_data_reg[4][7]
  -------------------------------------------------------------------
                         required time                         13.656    
                         arrival time                         -11.350    
  -------------------------------------------------------------------
                         slack                                  2.306    

Slack (MET) :             2.373ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[6][1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.265ns  (logic 1.208ns (10.726%)  route 10.057ns (89.274%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        4.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 14.280 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.062     1.996    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     2.120 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=1, routed)           4.013     6.133    fir_filter_i4/rstb
    SLICE_X1Y81          LUT1 (Prop_lut1_I0_O)        0.150     6.283 f  fir_filter_i4/rstb_hold_fix/O
                         net (fo=168, routed)         4.982    11.265    fir_filter_i4/rstb_hold_fix_1
    SLICE_X4Y8           FDCE                                         f  fir_filter_i4/p_data_reg[6][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.516    14.280    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  fir_filter_i4/p_data_reg[6][1]/C
                         clock pessimism              0.000    14.280    
                         clock uncertainty           -0.035    14.245    
    SLICE_X4Y8           FDCE (Recov_fdce_C_CLR)     -0.607    13.638    fir_filter_i4/p_data_reg[6][1]
  -------------------------------------------------------------------
                         required time                         13.638    
                         arrival time                         -11.265    
  -------------------------------------------------------------------
                         slack                                  2.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.539ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.254ns (7.574%)  route 3.104ns (92.426%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           0.396     0.559    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     0.604 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=1, routed)           1.917     2.522    fir_filter_i4/rstb
    SLICE_X1Y81          LUT1 (Prop_lut1_I0_O)        0.046     2.568 f  fir_filter_i4/rstb_hold_fix/O
                         net (fo=168, routed)         0.791     3.359    fir_filter_i4/rstb_hold_fix_1
    SLICE_X3Y9           FDCE                                         f  fir_filter_i4/p_data_reg[7][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.865     1.938    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y9           FDCE                                         r  fir_filter_i4/p_data_reg[7][10]/C
                         clock pessimism              0.000     1.938    
                         clock uncertainty            0.035     1.973    
    SLICE_X3Y9           FDCE (Remov_fdce_C_CLR)     -0.154     1.819    fir_filter_i4/p_data_reg[7][10]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           3.359    
  -------------------------------------------------------------------
                         slack                                  1.539    

Slack (MET) :             1.539ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.254ns (7.574%)  route 3.104ns (92.426%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           0.396     0.559    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     0.604 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=1, routed)           1.917     2.522    fir_filter_i4/rstb
    SLICE_X1Y81          LUT1 (Prop_lut1_I0_O)        0.046     2.568 f  fir_filter_i4/rstb_hold_fix/O
                         net (fo=168, routed)         0.791     3.359    fir_filter_i4/rstb_hold_fix_1
    SLICE_X3Y9           FDCE                                         f  fir_filter_i4/p_data_reg[7][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.865     1.938    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y9           FDCE                                         r  fir_filter_i4/p_data_reg[7][11]/C
                         clock pessimism              0.000     1.938    
                         clock uncertainty            0.035     1.973    
    SLICE_X3Y9           FDCE (Remov_fdce_C_CLR)     -0.154     1.819    fir_filter_i4/p_data_reg[7][11]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           3.359    
  -------------------------------------------------------------------
                         slack                                  1.539    

Slack (MET) :             1.539ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.254ns (7.574%)  route 3.104ns (92.426%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           0.396     0.559    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     0.604 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=1, routed)           1.917     2.522    fir_filter_i4/rstb
    SLICE_X1Y81          LUT1 (Prop_lut1_I0_O)        0.046     2.568 f  fir_filter_i4/rstb_hold_fix/O
                         net (fo=168, routed)         0.791     3.359    fir_filter_i4/rstb_hold_fix_1
    SLICE_X3Y9           FDCE                                         f  fir_filter_i4/p_data_reg[7][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.865     1.938    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y9           FDCE                                         r  fir_filter_i4/p_data_reg[7][12]/C
                         clock pessimism              0.000     1.938    
                         clock uncertainty            0.035     1.973    
    SLICE_X3Y9           FDCE (Remov_fdce_C_CLR)     -0.154     1.819    fir_filter_i4/p_data_reg[7][12]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           3.359    
  -------------------------------------------------------------------
                         slack                                  1.539    

Slack (MET) :             1.539ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.254ns (7.574%)  route 3.104ns (92.426%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           0.396     0.559    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     0.604 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=1, routed)           1.917     2.522    fir_filter_i4/rstb
    SLICE_X1Y81          LUT1 (Prop_lut1_I0_O)        0.046     2.568 f  fir_filter_i4/rstb_hold_fix/O
                         net (fo=168, routed)         0.791     3.359    fir_filter_i4/rstb_hold_fix_1
    SLICE_X3Y9           FDCE                                         f  fir_filter_i4/p_data_reg[7][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.865     1.938    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y9           FDCE                                         r  fir_filter_i4/p_data_reg[7][9]/C
                         clock pessimism              0.000     1.938    
                         clock uncertainty            0.035     1.973    
    SLICE_X3Y9           FDCE (Remov_fdce_C_CLR)     -0.154     1.819    fir_filter_i4/p_data_reg[7][9]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           3.359    
  -------------------------------------------------------------------
                         slack                                  1.539    

Slack (MET) :             1.593ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/o_sine_reg[12]_lopt_replica/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.254ns (7.469%)  route 3.152ns (92.531%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           0.396     0.559    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     0.604 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=1, routed)           1.917     2.522    fir_filter_i4/rstb
    SLICE_X1Y81          LUT1 (Prop_lut1_I0_O)        0.046     2.568 f  fir_filter_i4/rstb_hold_fix/O
                         net (fo=168, routed)         0.838     3.406    dds_sine_i3/rstb_hold_fix_1_alias
    SLICE_X0Y33          FDCE                                         f  dds_sine_i3/o_sine_reg[12]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.859     1.932    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  dds_sine_i3/o_sine_reg[12]_lopt_replica/C
                         clock pessimism              0.000     1.932    
                         clock uncertainty            0.035     1.967    
    SLICE_X0Y33          FDCE (Remov_fdce_C_CLR)     -0.154     1.813    dds_sine_i3/o_sine_reg[12]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           3.406    
  -------------------------------------------------------------------
                         slack                                  1.593    

Slack (MET) :             1.593ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/o_sine_reg[13]_lopt_replica/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.254ns (7.469%)  route 3.152ns (92.531%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           0.396     0.559    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     0.604 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=1, routed)           1.917     2.522    fir_filter_i4/rstb
    SLICE_X1Y81          LUT1 (Prop_lut1_I0_O)        0.046     2.568 f  fir_filter_i4/rstb_hold_fix/O
                         net (fo=168, routed)         0.838     3.406    dds_sine_i3/rstb_hold_fix_1_alias
    SLICE_X0Y33          FDCE                                         f  dds_sine_i3/o_sine_reg[13]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.859     1.932    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  dds_sine_i3/o_sine_reg[13]_lopt_replica/C
                         clock pessimism              0.000     1.932    
                         clock uncertainty            0.035     1.967    
    SLICE_X0Y33          FDCE (Remov_fdce_C_CLR)     -0.154     1.813    dds_sine_i3/o_sine_reg[13]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           3.406    
  -------------------------------------------------------------------
                         slack                                  1.593    

Slack (MET) :             1.625ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_sync_reset_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 0.254ns (7.338%)  route 3.212ns (92.662%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           0.396     0.559    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     0.604 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=1, routed)           1.917     2.522    fir_filter_i4/rstb
    SLICE_X1Y81          LUT1 (Prop_lut1_I0_O)        0.046     2.568 f  fir_filter_i4/rstb_hold_fix/O
                         net (fo=168, routed)         0.899     3.467    dds_sine_i3/rstb_hold_fix_1_alias
    SLICE_X2Y3           FDPE                                         f  dds_sine_i3/r_sync_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.866     1.939    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X2Y3           FDPE                                         r  dds_sine_i3/r_sync_reset_reg/C
                         clock pessimism              0.000     1.939    
                         clock uncertainty            0.035     1.974    
    SLICE_X2Y3           FDPE (Remov_fdpe_C_PRE)     -0.133     1.841    dds_sine_i3/r_sync_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           3.467    
  -------------------------------------------------------------------
                         slack                                  1.625    

Slack (MET) :             1.711ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/o_sine_reg[10]_lopt_replica/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 0.254ns (7.222%)  route 3.268ns (92.778%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        1.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           0.396     0.559    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     0.604 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=1, routed)           1.917     2.522    fir_filter_i4/rstb
    SLICE_X1Y81          LUT1 (Prop_lut1_I0_O)        0.046     2.568 f  fir_filter_i4/rstb_hold_fix/O
                         net (fo=168, routed)         0.955     3.522    dds_sine_i3/rstb_hold_fix_1_alias
    SLICE_X0Y31          FDCE                                         f  dds_sine_i3/o_sine_reg[10]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.857     1.930    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y31          FDCE                                         r  dds_sine_i3/o_sine_reg[10]_lopt_replica/C
                         clock pessimism              0.000     1.930    
                         clock uncertainty            0.035     1.965    
    SLICE_X0Y31          FDCE (Remov_fdce_C_CLR)     -0.154     1.811    dds_sine_i3/o_sine_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           3.522    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.711ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/o_sine_reg[11]_lopt_replica/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 0.254ns (7.222%)  route 3.268ns (92.778%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        1.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           0.396     0.559    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     0.604 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=1, routed)           1.917     2.522    fir_filter_i4/rstb
    SLICE_X1Y81          LUT1 (Prop_lut1_I0_O)        0.046     2.568 f  fir_filter_i4/rstb_hold_fix/O
                         net (fo=168, routed)         0.955     3.522    dds_sine_i3/rstb_hold_fix_1_alias
    SLICE_X0Y31          FDCE                                         f  dds_sine_i3/o_sine_reg[11]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.857     1.930    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y31          FDCE                                         r  dds_sine_i3/o_sine_reg[11]_lopt_replica/C
                         clock pessimism              0.000     1.930    
                         clock uncertainty            0.035     1.965    
    SLICE_X0Y31          FDCE (Remov_fdce_C_CLR)     -0.154     1.811    dds_sine_i3/o_sine_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           3.522    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.723ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/o_sine_reg[7]_lopt_replica/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.254ns (7.207%)  route 3.276ns (92.793%))
  Logic Levels:           3  (IBUF=1 LUT1=2)
  Input Delay:            0.000ns
  Clock Path Skew:        1.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           0.396     0.559    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     0.604 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=1, routed)           1.917     2.522    fir_filter_i4/rstb
    SLICE_X1Y81          LUT1 (Prop_lut1_I0_O)        0.046     2.568 f  fir_filter_i4/rstb_hold_fix/O
                         net (fo=168, routed)         0.962     3.530    dds_sine_i3/rstb_hold_fix_1_alias
    SLICE_X0Y27          FDCE                                         f  dds_sine_i3/o_sine_reg[7]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.853     1.926    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  dds_sine_i3/o_sine_reg[7]_lopt_replica/C
                         clock pessimism              0.000     1.926    
                         clock uncertainty            0.035     1.961    
    SLICE_X0Y27          FDCE (Remov_fdce_C_CLR)     -0.154     1.807    dds_sine_i3/o_sine_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           3.530    
  -------------------------------------------------------------------
                         slack                                  1.723    





