
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version O-2018.06 for linux64 - May 21, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#/***********************************************************/
#/*   FILE        : rob.tcl                          */
#/*   Description : Default Synopsys Design Compiler Script */
#/*   Usage       : dc_shell -tcl_mode -f default.tcl       */
#/*   You'll need to minimally set design_name & read files */
#/***********************************************************/
#/***********************************************************/
#/* The following five lines must be updated for every      */
#/* new design                                              */
#/***********************************************************/
suppress_message {"UID-401"}
suppress_message {"VER-130"}
read_file -f sverilog [list "macro.svh" "brat.sv"]
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/gtech.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Loading sverilog files: '/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/systemverilog/BRAT/macro.svh' '/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/systemverilog/BRAT/brat.sv' 
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/systemverilog/BRAT/macro.svh
Compiling source file /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/systemverilog/BRAT/brat.sv
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/systemverilog/BRAT/brat.sv:145: signed to unsigned assignment occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/systemverilog/BRAT/brat.sv:155: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/systemverilog/BRAT/brat.sv:170: signed to unsigned assignment occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/systemverilog/BRAT/brat.sv:178: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/systemverilog/BRAT/brat.sv:198: signed to unsigned assignment occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/systemverilog/BRAT/brat.sv:211: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/systemverilog/BRAT/brat.sv:230: signed to unsigned assignment occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/systemverilog/BRAT/brat.sv:268: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine brat line 95 in file
		'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/systemverilog/BRAT/brat.sv'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|   empty_slot_reg    | Latch |   2   |  Y  | N  | N  | N  | -  | -  | -  |
|    brat_mis_reg     | Latch |   4   |  Y  | N  | N  | N  | -  | -  | -  |
|  brat_arr_out_reg   | Latch |  192  |  Y  | N  | N  | N  | -  | -  | -  |
| b_freelist_out_reg  | Latch |  64   |  Y  | N  | N  | N  | -  | -  | -  |
| correct_index1_reg  | Latch |   2   |  Y  | N  | N  | N  | -  | -  | -  |
|    two_cred_reg     | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
| correct_index2_reg  | Latch |   2   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
	in routine brat line 259 in file
		'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/systemverilog/BRAT/brat.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|    brat_valid_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | Y  | N  | N  |
|     brat_out_reg      | Flip-flop |  768  |  Y  | N  | N  | N  | Y  | N  | N  |
| brat_freelist_out_reg | Flip-flop |  256  |  Y  | N  | N  | N  | Y  | N  | N  |
|   brat_sequence_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | Y  | N  |
|   brat_sequence_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | Y  | N  | N  |
=================================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|     brat/149     |   4    |    2    |      2       |
|     brat/149     |   4    |   192   |      2       |
|     brat/151     |   4    |   64    |      2       |
|     brat/185     |   4    |    2    |      2       |
|     brat/218     |   4    |    2    |      2       |
|     brat/236     |   4    |    2    |      2       |
|     brat/248     |   4    |    2    |      2       |
======================================================
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/systemverilog/BRAT/brat.sv:95: Netlist for always_comb block contains a latch. (ELAB-974)
Presto compilation completed successfully.
Current design is now '/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/systemverilog/BRAT/brat.db:brat'
Loaded 1 design.
Current design is 'brat'.
brat
set design_name brat
brat
set clock_name clock
clock
set reset_name reset
reset
set CLK_PERIOD 8
8
#/***********************************************************/
#/* The rest of this file may be left alone for most small  */
#/* to moderate sized designs.  You may need to alter it    */
#/* when synthesizing your final project.                   */
#/***********************************************************/
set SYN_DIR ./
./
set search_path [ list "./" "/afs/umich.edu/class/eecs470/lib/synopsys/" ]
./ /afs/umich.edu/class/eecs470/lib/synopsys/
set target_library "lec25dscc25_TT.db"
lec25dscc25_TT.db
set link_library [concat  "*" $target_library]
* lec25dscc25_TT.db
#/***********************************************************/
#/* Set some flags for optimisation */
set compile_top_all_paths "true"
true
set auto_wire_load_selection "false"
false
#/***********************************************************/
#/*  Clk Periods/uncertainty/transition                     */
set CLK_TRANSITION 0.1
0.1
set CLK_UNCERTAINTY 0.1
0.1
set CLK_LATENCY 0.1
0.1
#/* Input/output Delay values */
set AVG_INPUT_DELAY 0.1
0.1
set AVG_OUTPUT_DELAY 0.1
0.1
#/* Critical Range (ns) */
set CRIT_RANGE 1.0
1.0
#/***********************************************************/
#/* Design Constrains: Not all used                         */
set MAX_TRANSITION 1.0
1.0
set FAST_TRANSITION 0.1
0.1
set MAX_FANOUT 32
32
set MID_FANOUT 8
8
set LOW_FANOUT 1
1
set HIGH_DRIVE 0
0
set HIGH_LOAD 1.0
1.0
set AVG_LOAD 0.1
0.1
set AVG_FANOUT_LOAD 10
10
#/***********************************************************/
#/*BASIC_INPUT = cb18os120_tsmc_max/nd02d1/A1
#BASIC_OUTPUT = cb18os120_tsmc_max/nd02d1/ZN*/
set DRIVING_CELL dffacs1
dffacs1
#/* DONT_USE_LIST = {   } */
#/*************operation cons**************/
#/*OP_WCASE = WCCOM;
#OP_BCASE = BCCOM;*/
set WIRE_LOAD "tsmcwire"
tsmcwire
set LOGICLIB lec25dscc25_TT
lec25dscc25_TT
#/*****************************/
#/* Sourcing the file that sets the Search path and the libraries(target,link) */
set sys_clk $clock_name
clock
set netlist_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".vg"]
./brat.vg
set ddc_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".ddc"]
./brat.ddc
set rep_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".rep"]
./brat.rep
set dc_shell_status [ set chk_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".chk"] ]
./brat.chk
#/* if we didnt find errors at this point, run */
if {  $dc_shell_status != [list] } {
   current_design $design_name
  link
  set_wire_load_model -name $WIRE_LOAD -lib $LOGICLIB $design_name
  set_wire_load_mode top
  set_fix_multiple_port_nets -outputs -buffer_constants
  create_clock -period $CLK_PERIOD -name $sys_clk [find port $sys_clk]
  set_clock_uncertainty $CLK_UNCERTAINTY $sys_clk
  set_fix_hold $sys_clk
  group_path -from [all_inputs] -name input_grp
  group_path -to [all_outputs] -name output_grp
  set_driving_cell  -lib_cell $DRIVING_CELL [all_inputs]
  remove_driving_cell [find port $sys_clk]
  set_fanout_load $AVG_FANOUT_LOAD [all_outputs]
  set_load $AVG_LOAD [all_outputs]
  set_input_delay $AVG_INPUT_DELAY -clock $sys_clk [all_inputs]
  remove_input_delay -clock $sys_clk [find port $sys_clk]
  set_output_delay $AVG_OUTPUT_DELAY -clock $sys_clk [all_outputs]
  set_dont_touch $reset_name
  set_resistance 0 $reset_name
  set_drive 0 $reset_name
  set_critical_range $CRIT_RANGE [current_design]
  set_max_delay $CLK_PERIOD [all_outputs]
  set MAX_FANOUT $MAX_FANOUT
  set MAX_TRANSITION $MAX_TRANSITION
  uniquify
  ungroup -all -flatten
  redirect $chk_file { check_design }
  compile -map_effort high
  write -hier -format verilog -output $netlist_file $design_name
  write -hier -format ddc -output $ddc_file $design_name
  redirect $rep_file { report_design -nosplit }
  redirect -append $rep_file { report_area }
  redirect -append $rep_file { report_timing -max_paths 2 -input_pins -nets -transition_time -nosplit }
  redirect -append $rep_file { report_constraint -max_delay -verbose -nosplit }
  remove_design -all
  read_file -format verilog $netlist_file
  current_design $design_name
  redirect -append $rep_file { report_reference -nosplit }
  quit
} else {
   quit
}
Current design is 'brat'.
Loading db file '/afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db'

  Linking design 'brat'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  brat                        /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/systemverilog/BRAT/brat.db
  lec25dscc25_TT (library)    /afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db

Current design is 'brat'.
Warning: Dont_touch on net 'reset' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'reset' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Design has no hierarchy.  No cells can be ungrouped. (UID-228)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================

Warning: Dont_touch on net 'reset' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)

Information: There are 99 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'brat'
Information: The register 'brat_mis_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'two_cred_reg' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (High effort)
  -------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:21  770873.0      0.00       0.0       8.3                                0.00  
    0:00:21  770873.0      0.00       0.0       8.3                                0.00  
    0:00:21  770873.0      0.00       0.0       8.3                                0.00  
    0:00:21  770873.0      0.00       0.0       8.3                                0.00  
    0:00:21  770873.0      0.00       0.0       8.3                                0.00  
    0:00:24  500027.8      0.00       0.0       0.9                                0.00  
    0:00:24  495723.0      0.00       0.0       0.9                                0.00  
    0:00:25  495723.0      0.00       0.0       0.6                                0.00  
    0:00:25  495723.0      0.00       0.0       0.6                                0.00  
    0:00:25  495723.0      0.00       0.0       0.6                                0.00  
    0:00:25  495723.0      0.00       0.0       0.6                                0.00  
    0:00:25  495723.0      0.00       0.0       0.6                                0.00  
    0:00:25  495723.0      0.00       0.0       0.6                                0.00  
    0:00:25  495723.0      0.00       0.0       0.6                                0.00  
    0:00:25  495723.0      0.00       0.0       0.6                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:25  495723.0      0.00       0.0       0.6                                0.00  
    0:00:25  495723.0      0.00       0.0       0.6                                0.00  
    0:00:27  483679.6      0.00       0.0     890.8                                0.00  


  Beginning Design Rule Fixing  (min_path)  (max_transition)  (max_fanout)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:27  483679.6      0.00       0.0     890.8                               -0.40  
    0:00:28  485172.6      0.00       0.0     311.0 net69200                      -0.35  
    0:00:28  485612.2      0.00       0.0       0.0                               -0.35  


  Beginning Critical Range Optimization
  -------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:28  485612.2      0.00       0.0       0.0                               -0.35  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:28  485612.2      0.00       0.0       0.0                               -0.35  
    0:00:28  485612.2      0.00       0.0       0.0                               -0.35  
    0:00:29  483920.1      0.13      24.5       0.0                               -0.35  
    0:00:29  482418.8      0.10      17.3       0.0                               -0.35  
    0:00:29  481324.0      0.08      13.0       0.0                               -0.35  
    0:00:30  480544.3      0.08      13.0       0.0                               -0.35  
    0:00:30  479872.4      0.08      15.7       0.0                               -0.35  
    0:00:30  479275.2      0.08      14.2       0.0                               -0.35  
    0:00:30  478744.4      0.08      13.3       0.0                               -0.35  
    0:00:31  478213.6      0.08      13.3       0.0                               -0.35  
    0:00:31  477815.4      0.08      13.4       0.0                               -0.35  
    0:00:31  477450.5      0.08      13.4       0.0                               -0.35  
    0:00:31  477002.6      0.08      13.6       0.0                               -0.35  
    0:00:32  476670.8      0.08      13.6       0.0                               -0.35  
    0:00:32  476339.0      0.08      13.6       0.0                               -0.35  
    0:00:32  476007.2      0.08      13.7       0.0                               -0.35  
    0:00:32  475775.0      0.08      13.8       0.0                               -0.35  
    0:00:32  475575.9      0.08      13.8       0.0                               -0.35  
    0:00:32  475575.9      0.08      13.8       0.0                               -0.35  
    0:00:32  475584.2      0.00       0.0       0.0                               -0.35  
    0:00:33  474760.4      0.06       9.8       0.0                               -0.35  
    0:00:33  474760.4      0.06       9.8       0.0                               -0.35  
    0:00:33  474760.4      0.06       9.8       0.0                               -0.35  
    0:00:33  474760.4      0.06       9.8       0.0                               -0.35  
    0:00:33  474760.4      0.06       9.8       0.0                               -0.35  
    0:00:33  474760.4      0.06       9.8       0.0                               -0.35  
    0:00:33  474793.6      0.00       0.0       0.0                               -0.35  


  Beginning Critical Range Optimization
  -------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:33  474793.6      0.00       0.0       0.0                               -0.35  
    0:00:33  474826.8      0.00       0.0       0.0                               -0.35  
Loading db file '/afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'brat' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'clock': 1036 load(s), 1 driver(s)
Writing verilog file '/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/systemverilog/BRAT/brat.vg'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Writing ddc file './brat.ddc'.
Removing design 'brat'
Removing library 'gtech'
Removing library 'lec25dscc25_TT'
Removing library 'standard.sldb'
Loading db file '/afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/gtech.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/standard.sldb'
  Loading link library 'lec25dscc25_TT'
  Loading link library 'gtech'
Loading verilog file '/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/systemverilog/BRAT/brat.vg'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/systemverilog/BRAT/brat.vg
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/systemverilog/BRAT/brat.db:brat'
Loaded 1 design.
Current design is 'brat'.
Current design is 'brat'.

Thank you...
