// Seed: 2238806145
module module_0 (
    input wire id_0,
    input wire id_1,
    input tri id_2,
    output tri id_3,
    output supply1 id_4,
    input tri1 id_5,
    output tri0 id_6,
    input wire id_7,
    input supply0 id_8,
    input wor id_9,
    output uwire id_10
);
endmodule
module module_1 (
    input  tri1  id_0,
    input  wor   id_1,
    input  wand  id_2
    , id_6,
    output tri1  id_3
    , id_7,
    input  logic id_4
);
  assign id_7 = id_4;
  wire id_8;
  assign id_3 = 1;
  wire id_9;
  always @(posedge id_1 or 1 & 1) id_7 <= 1;
  module_0(
      id_0, id_1, id_1, id_3, id_3, id_1, id_3, id_1, id_0, id_2, id_3
  );
endmodule
