design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../BW_HARDWARE_VERIFICATION.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../BW_HARDWARE_VERIFICATION.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../BW_HARDWARE_VERIFICATION.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../BW_HARDWARE_VERIFICATION.gen/sources_1/bd/design_1/ipshared/3007/hdl"
design_1_rst_ps7_0_50M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd,incdir="$ref_dir/../../../../BW_HARDWARE_VERIFICATION.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../BW_HARDWARE_VERIFICATION.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../BW_HARDWARE_VERIFICATION.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../BW_HARDWARE_VERIFICATION.gen/sources_1/bd/design_1/ipshared/3007/hdl"
design_1_BW_MULTIPLIER_IP_0_0_sim_netlist.v,verilog,xil_defaultlib,c:/Users/malik/Documents/FPGA_PROJECTS/BW_HARDWARE_VERIFICATION/BW_HARDWARE_VERIFICATION.gen/sources_1/bd/design_1/ip/design_1_BW_MULTIPLIER_IP_0_0/design_1_BW_MULTIPLIER_IP_0_0_sim_netlist.v,incdir="$ref_dir/../../../../BW_HARDWARE_VERIFICATION.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../BW_HARDWARE_VERIFICATION.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../BW_HARDWARE_VERIFICATION.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../BW_HARDWARE_VERIFICATION.gen/sources_1/bd/design_1/ipshared/3007/hdl"
design_1_auto_pc_0_sim_netlist.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v,incdir="$ref_dir/../../../../BW_HARDWARE_VERIFICATION.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../BW_HARDWARE_VERIFICATION.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../BW_HARDWARE_VERIFICATION.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../BW_HARDWARE_VERIFICATION.gen/sources_1/bd/design_1/ipshared/3007/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
