PPA Report for conditional_shift_register.v (Module: conditional_shift_register)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 10
FF Count: 20
IO Count: 23
Cell Count: 84

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 919.12 MHz
Reg-to-Reg Critical Path Delay: 0.944 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
