[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~StageID|StageID>io_ctrl_forward_rs1Data",
    "sources":[
      "~StageID|StageID>io_lastPipe_instr"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~StageID|StageID>io_ctrl_forward_rs2Data",
    "sources":[
      "~StageID|StageID>io_lastPipe_instr"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~StageID|StageID>io_ctrl_forward_instr",
    "sources":[
      "~StageID|StageID>io_lastPipe_instr"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~StageID|StageID>io_ctrl_instr",
    "sources":[
      "~StageID|StageID>io_lastPipe_instr"
    ]
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"generated"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"StageID"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  }
]