<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>LFW615 (RLOOP - AUX PROP UNIT (APU)): RM4_DMA__CONTROL_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="sil3_style.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="SIL3_LOGO_180X50.BMP"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LFW615 (RLOOP - AUX PROP UNIT (APU))
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">RM4_DMA__CONTROL_T Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Interrupt u32Mode globals.  
 <a href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="rm4__dma____private_8h_source.html">COMMON_CODE/RM4/LCCM229__RM4__DMA/rm4_dma__private.h</a>&quot;</code></p>
<div class="dynheader">
Collaboration diagram for RM4_DMA__CONTROL_T:</div>
<div class="dyncontent">
<div class="center"><img src="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t__coll__graph.png" border="0" usemap="#_r_m4___d_m_a_____c_o_n_t_r_o_l___t_coll__map" alt="Collaboration graph"/></div>
<map name="_r_m4___d_m_a_____c_o_n_t_r_o_l___t_coll__map" id="_r_m4___d_m_a_____c_o_n_t_r_o_l___t_coll__map">
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a6ec84a5766aefce567fd29fb51597799"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#a6ec84a5766aefce567fd29fb51597799">SADD</a></td></tr>
<tr class="memdesc:a6ec84a5766aefce567fd29fb51597799"><td class="mdescLeft">&#160;</td><td class="mdescRight">16.2.4.1 Initial Source Address This field stores the absolute 32-bit source address of the DMA transfer.  <a href="#a6ec84a5766aefce567fd29fb51597799">More...</a><br /></td></tr>
<tr class="separator:a6ec84a5766aefce567fd29fb51597799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a846d8e3336d26a953338e4e66e1f9117"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#a846d8e3336d26a953338e4e66e1f9117">DADD</a></td></tr>
<tr class="memdesc:a846d8e3336d26a953338e4e66e1f9117"><td class="mdescLeft">&#160;</td><td class="mdescRight">16.2.4.2 Initial Destination Address This field stores the absolute 32-bit destination address of the DMA transfer.  <a href="#a846d8e3336d26a953338e4e66e1f9117">More...</a><br /></td></tr>
<tr class="separator:a846d8e3336d26a953338e4e66e1f9117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a956a2968140923a3909b3096c5e65499"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#a956a2968140923a3909b3096c5e65499">CHCTRL</a></td></tr>
<tr class="memdesc:a956a2968140923a3909b3096c5e65499"><td class="mdescLeft">&#160;</td><td class="mdescRight">16.3.2.4 Channel Control Register (CHCTRL)  <a href="#a956a2968140923a3909b3096c5e65499">More...</a><br /></td></tr>
<tr class="separator:a956a2968140923a3909b3096c5e65499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2d1dfd2f60165015faf993855feb6f2"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#ae2d1dfd2f60165015faf993855feb6f2">FRCNT</a></td></tr>
<tr class="separator:ae2d1dfd2f60165015faf993855feb6f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad49e2112b568e9b10f986c5699294613"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#ad49e2112b568e9b10f986c5699294613">ELCNT</a></td></tr>
<tr class="separator:ad49e2112b568e9b10f986c5699294613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ab7155d374045775402ac1434f84b60"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#a4ab7155d374045775402ac1434f84b60">ELDOFFSET</a></td></tr>
<tr class="memdesc:a4ab7155d374045775402ac1434f84b60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Destination address element index.  <a href="#a4ab7155d374045775402ac1434f84b60">More...</a><br /></td></tr>
<tr class="separator:a4ab7155d374045775402ac1434f84b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d371d9cbbbf7633bac6fb6d77374851"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#a9d371d9cbbbf7633bac6fb6d77374851">ELSOFFSET</a></td></tr>
<tr class="separator:a9d371d9cbbbf7633bac6fb6d77374851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5a964282fa6f057f154737d47009bc1"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#ae5a964282fa6f057f154737d47009bc1">FRDOFFSET</a></td></tr>
<tr class="separator:ae5a964282fa6f057f154737d47009bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af52dd632fab04083e82bf18e81812585"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#af52dd632fab04083e82bf18e81812585">FRSOFFSET</a></td></tr>
<tr class="separator:af52dd632fab04083e82bf18e81812585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5892522432955caad5edef47b0a5f66"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#ab5892522432955caad5edef47b0a5f66">PORTASGN</a></td></tr>
<tr class="separator:ab5892522432955caad5edef47b0a5f66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a492c3157648fae2283522d481e87de15"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#a492c3157648fae2283522d481e87de15">RDSIZE</a></td></tr>
<tr class="separator:a492c3157648fae2283522d481e87de15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd9eed729f628663d34ec954f28881bc"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#abd9eed729f628663d34ec954f28881bc">WRSIZE</a></td></tr>
<tr class="separator:abd9eed729f628663d34ec954f28881bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac22d60fc4e986b913dba8a335a3c2f24"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#ac22d60fc4e986b913dba8a335a3c2f24">TTYPE</a></td></tr>
<tr class="separator:ac22d60fc4e986b913dba8a335a3c2f24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa86be45c8aa7e2d97c8a7abd7f0db31f"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#aa86be45c8aa7e2d97c8a7abd7f0db31f">ADDMODERD</a></td></tr>
<tr class="separator:aa86be45c8aa7e2d97c8a7abd7f0db31f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee3dbc819bf4d71c2a38e4e259d358c8"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#aee3dbc819bf4d71c2a38e4e259d358c8">ADDMODEWR</a></td></tr>
<tr class="separator:aee3dbc819bf4d71c2a38e4e259d358c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff91aa64e11cf0d6a0f3376b305e6091"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#aff91aa64e11cf0d6a0f3376b305e6091">AUTOINIT</a></td></tr>
<tr class="separator:aff91aa64e11cf0d6a0f3376b305e6091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb28f914d0cfeede439a1ebca2f44dc2"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html#afb28f914d0cfeede439a1ebca2f44dc2">COMBO</a></td></tr>
<tr class="separator:afb28f914d0cfeede439a1ebca2f44dc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Interrupt u32Mode globals. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="aa86be45c8aa7e2d97c8a7abd7f0db31f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_DMA__CONTROL_T::ADDMODERD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group___d_m_a_____c_o_r_e.html#ga99db5a420aa1262feb6a4de1e679366b">u32RM4_DMA__Config_ControlPacket()</a>, <a class="el" href="group___a_d_c_____d_m_a.html#ga8d0c19b0b4b30b0683bdc881f2798f5a">vRM4_ADC_DMA__Setup_Interleave()</a>, and <a class="el" href="group___d_m_a_____c_o_r_e.html#ga0b0bde1684cc081a28df017b6b6724d9">vRM4_DMA__Set_ControlPacket()</a>.</p>

</div>
</div>
<a class="anchor" id="aee3dbc819bf4d71c2a38e4e259d358c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_DMA__CONTROL_T::ADDMODEWR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group___d_m_a_____c_o_r_e.html#ga99db5a420aa1262feb6a4de1e679366b">u32RM4_DMA__Config_ControlPacket()</a>, <a class="el" href="group___a_d_c_____d_m_a.html#ga8d0c19b0b4b30b0683bdc881f2798f5a">vRM4_ADC_DMA__Setup_Interleave()</a>, and <a class="el" href="group___d_m_a_____c_o_r_e.html#ga0b0bde1684cc081a28df017b6b6724d9">vRM4_DMA__Set_ControlPacket()</a>.</p>

</div>
</div>
<a class="anchor" id="aff91aa64e11cf0d6a0f3376b305e6091"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_DMA__CONTROL_T::AUTOINIT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group___d_m_a_____c_o_r_e.html#ga99db5a420aa1262feb6a4de1e679366b">u32RM4_DMA__Config_ControlPacket()</a>, <a class="el" href="group___a_d_c_____d_m_a.html#ga8d0c19b0b4b30b0683bdc881f2798f5a">vRM4_ADC_DMA__Setup_Interleave()</a>, and <a class="el" href="group___d_m_a_____c_o_r_e.html#ga0b0bde1684cc081a28df017b6b6724d9">vRM4_DMA__Set_ControlPacket()</a>.</p>

</div>
</div>
<a class="anchor" id="a956a2968140923a3909b3096c5e65499"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_DMA__CONTROL_T::CHCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>16.3.2.4 Channel Control Register (CHCTRL) </p>

<p>Referenced by <a class="el" href="group___d_m_a_____c_o_r_e.html#ga99db5a420aa1262feb6a4de1e679366b">u32RM4_DMA__Config_ControlPacket()</a>, <a class="el" href="group___a_d_c_____d_m_a.html#ga8d0c19b0b4b30b0683bdc881f2798f5a">vRM4_ADC_DMA__Setup_Interleave()</a>, and <a class="el" href="group___d_m_a_____c_o_r_e.html#ga0b0bde1684cc081a28df017b6b6724d9">vRM4_DMA__Set_ControlPacket()</a>.</p>

</div>
</div>
<a class="anchor" id="afb28f914d0cfeede439a1ebca2f44dc2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_DMA__CONTROL_T::COMBO</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a846d8e3336d26a953338e4e66e1f9117"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_DMA__CONTROL_T::DADD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>16.2.4.2 Initial Destination Address This field stores the absolute 32-bit destination address of the DMA transfer. </p>

<p>Referenced by <a class="el" href="group___d_m_a_____c_o_r_e.html#ga99db5a420aa1262feb6a4de1e679366b">u32RM4_DMA__Config_ControlPacket()</a>, <a class="el" href="group___a_d_c_____d_m_a.html#ga8d0c19b0b4b30b0683bdc881f2798f5a">vRM4_ADC_DMA__Setup_Interleave()</a>, and <a class="el" href="group___d_m_a_____c_o_r_e.html#ga0b0bde1684cc081a28df017b6b6724d9">vRM4_DMA__Set_ControlPacket()</a>.</p>

</div>
</div>
<a class="anchor" id="ad49e2112b568e9b10f986c5699294613"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_DMA__CONTROL_T::ELCNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group___d_m_a_____c_o_r_e.html#ga99db5a420aa1262feb6a4de1e679366b">u32RM4_DMA__Config_ControlPacket()</a>, <a class="el" href="group___a_d_c_____d_m_a.html#ga8d0c19b0b4b30b0683bdc881f2798f5a">vRM4_ADC_DMA__Setup_Interleave()</a>, and <a class="el" href="group___d_m_a_____c_o_r_e.html#ga0b0bde1684cc081a28df017b6b6724d9">vRM4_DMA__Set_ControlPacket()</a>.</p>

</div>
</div>
<a class="anchor" id="a4ab7155d374045775402ac1434f84b60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_DMA__CONTROL_T::ELDOFFSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Destination address element index. </p>
<p>These bits define the offset to be added to the destination address after each element transfer. </p>

<p>Referenced by <a class="el" href="group___d_m_a_____c_o_r_e.html#ga99db5a420aa1262feb6a4de1e679366b">u32RM4_DMA__Config_ControlPacket()</a>, <a class="el" href="group___a_d_c_____d_m_a.html#ga8d0c19b0b4b30b0683bdc881f2798f5a">vRM4_ADC_DMA__Setup_Interleave()</a>, and <a class="el" href="group___d_m_a_____c_o_r_e.html#ga0b0bde1684cc081a28df017b6b6724d9">vRM4_DMA__Set_ControlPacket()</a>.</p>

</div>
</div>
<a class="anchor" id="a9d371d9cbbbf7633bac6fb6d77374851"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_DMA__CONTROL_T::ELSOFFSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group___d_m_a_____c_o_r_e.html#ga99db5a420aa1262feb6a4de1e679366b">u32RM4_DMA__Config_ControlPacket()</a>, <a class="el" href="group___a_d_c_____d_m_a.html#ga8d0c19b0b4b30b0683bdc881f2798f5a">vRM4_ADC_DMA__Setup_Interleave()</a>, and <a class="el" href="group___d_m_a_____c_o_r_e.html#ga0b0bde1684cc081a28df017b6b6724d9">vRM4_DMA__Set_ControlPacket()</a>.</p>

</div>
</div>
<a class="anchor" id="ae2d1dfd2f60165015faf993855feb6f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_DMA__CONTROL_T::FRCNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group___d_m_a_____c_o_r_e.html#ga99db5a420aa1262feb6a4de1e679366b">u32RM4_DMA__Config_ControlPacket()</a>, <a class="el" href="group___a_d_c_____d_m_a.html#ga8d0c19b0b4b30b0683bdc881f2798f5a">vRM4_ADC_DMA__Setup_Interleave()</a>, and <a class="el" href="group___d_m_a_____c_o_r_e.html#ga0b0bde1684cc081a28df017b6b6724d9">vRM4_DMA__Set_ControlPacket()</a>.</p>

</div>
</div>
<a class="anchor" id="ae5a964282fa6f057f154737d47009bc1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_DMA__CONTROL_T::FRDOFFSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group___d_m_a_____c_o_r_e.html#ga99db5a420aa1262feb6a4de1e679366b">u32RM4_DMA__Config_ControlPacket()</a>, <a class="el" href="group___a_d_c_____d_m_a.html#ga8d0c19b0b4b30b0683bdc881f2798f5a">vRM4_ADC_DMA__Setup_Interleave()</a>, and <a class="el" href="group___d_m_a_____c_o_r_e.html#ga0b0bde1684cc081a28df017b6b6724d9">vRM4_DMA__Set_ControlPacket()</a>.</p>

</div>
</div>
<a class="anchor" id="af52dd632fab04083e82bf18e81812585"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_DMA__CONTROL_T::FRSOFFSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group___d_m_a_____c_o_r_e.html#ga99db5a420aa1262feb6a4de1e679366b">u32RM4_DMA__Config_ControlPacket()</a>, <a class="el" href="group___a_d_c_____d_m_a.html#ga8d0c19b0b4b30b0683bdc881f2798f5a">vRM4_ADC_DMA__Setup_Interleave()</a>, and <a class="el" href="group___d_m_a_____c_o_r_e.html#ga0b0bde1684cc081a28df017b6b6724d9">vRM4_DMA__Set_ControlPacket()</a>.</p>

</div>
</div>
<a class="anchor" id="ab5892522432955caad5edef47b0a5f66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_DMA__CONTROL_T::PORTASGN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group___d_m_a_____c_o_r_e.html#ga99db5a420aa1262feb6a4de1e679366b">u32RM4_DMA__Config_ControlPacket()</a>, <a class="el" href="group___a_d_c_____d_m_a.html#ga8d0c19b0b4b30b0683bdc881f2798f5a">vRM4_ADC_DMA__Setup_Interleave()</a>, and <a class="el" href="group___d_m_a_____c_o_r_e.html#ga0b0bde1684cc081a28df017b6b6724d9">vRM4_DMA__Set_ControlPacket()</a>.</p>

</div>
</div>
<a class="anchor" id="a492c3157648fae2283522d481e87de15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_DMA__CONTROL_T::RDSIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group___d_m_a_____c_o_r_e.html#ga99db5a420aa1262feb6a4de1e679366b">u32RM4_DMA__Config_ControlPacket()</a>, <a class="el" href="group___a_d_c_____d_m_a.html#ga8d0c19b0b4b30b0683bdc881f2798f5a">vRM4_ADC_DMA__Setup_Interleave()</a>, and <a class="el" href="group___d_m_a_____c_o_r_e.html#ga0b0bde1684cc081a28df017b6b6724d9">vRM4_DMA__Set_ControlPacket()</a>.</p>

</div>
</div>
<a class="anchor" id="a6ec84a5766aefce567fd29fb51597799"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_DMA__CONTROL_T::SADD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>16.2.4.1 Initial Source Address This field stores the absolute 32-bit source address of the DMA transfer. </p>

<p>Referenced by <a class="el" href="group___d_m_a_____c_o_r_e.html#ga99db5a420aa1262feb6a4de1e679366b">u32RM4_DMA__Config_ControlPacket()</a>, <a class="el" href="group___a_d_c_____d_m_a.html#ga8d0c19b0b4b30b0683bdc881f2798f5a">vRM4_ADC_DMA__Setup_Interleave()</a>, and <a class="el" href="group___d_m_a_____c_o_r_e.html#ga0b0bde1684cc081a28df017b6b6724d9">vRM4_DMA__Set_ControlPacket()</a>.</p>

</div>
</div>
<a class="anchor" id="ac22d60fc4e986b913dba8a335a3c2f24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_DMA__CONTROL_T::TTYPE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group___d_m_a_____c_o_r_e.html#ga99db5a420aa1262feb6a4de1e679366b">u32RM4_DMA__Config_ControlPacket()</a>, <a class="el" href="group___a_d_c_____d_m_a.html#ga8d0c19b0b4b30b0683bdc881f2798f5a">vRM4_ADC_DMA__Setup_Interleave()</a>, and <a class="el" href="group___d_m_a_____c_o_r_e.html#ga0b0bde1684cc081a28df017b6b6724d9">vRM4_DMA__Set_ControlPacket()</a>.</p>

</div>
</div>
<a class="anchor" id="abd9eed729f628663d34ec954f28881bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_DMA__CONTROL_T::WRSIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group___d_m_a_____c_o_r_e.html#ga99db5a420aa1262feb6a4de1e679366b">u32RM4_DMA__Config_ControlPacket()</a>, <a class="el" href="group___a_d_c_____d_m_a.html#ga8d0c19b0b4b30b0683bdc881f2798f5a">vRM4_ADC_DMA__Setup_Interleave()</a>, and <a class="el" href="group___d_m_a_____c_o_r_e.html#ga0b0bde1684cc081a28df017b6b6724d9">vRM4_DMA__Set_ControlPacket()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>COMMON_CODE/RM4/LCCM229__RM4__DMA/<a class="el" href="rm4__dma____private_8h_source.html">rm4_dma__private.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_r_m4___d_m_a_____c_o_n_t_r_o_l___t.html">RM4_DMA__CONTROL_T</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
