INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/iGreen/Desktop/DESIGN AUTOMATION/HW3/vivado/Q10/Q10.srcs/sources_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test
ERROR: [VRFC 10-1412] syntax error near ( [C:/Users/iGreen/Desktop/DESIGN AUTOMATION/HW3/vivado/Q10/Q10.srcs/sources_1/new/testbench.vhd:7]
ERROR: [VRFC 10-1504] unit test ignored due to previous errors [C:/Users/iGreen/Desktop/DESIGN AUTOMATION/HW3/vivado/Q10/Q10.srcs/sources_1/new/testbench.vhd:6]
INFO: [VRFC 10-240] VHDL file C:/Users/iGreen/Desktop/DESIGN AUTOMATION/HW3/vivado/Q10/Q10.srcs/sources_1/new/testbench.vhd ignored due to errors
