------- FILE bouncyballoon.dasm LEVEL 1 PASS 2
      1  fffe					      processor	6502
      2  10000 ????						;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
      3  10000 ????						;; Include required files with register mapping and macros
      4  10000 ????						;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
------- FILE vcs.h LEVEL 2 PASS 2
      0  10000 ????				       include	"vcs.h"
      1  10000 ????						; VCS.H
      2  10000 ????						; Version 1.05, 13/November/2003
      3  10000 ????
      4  10000 ????		00 69	    VERSION_VCS =	105
      5  10000 ????
      6  10000 ????						; THIS IS A PRELIMINARY RELEASE OF *THE* "STANDARD" VCS.H
      7  10000 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
      8  10000 ????						; PLEASE DO *NOT* REDISTRIBUTE THIS FILE!
      9  10000 ????						;
     10  10000 ????						; This file defines hardware registers and memory mapping for the
     11  10000 ????						; Atari 2600. It is distributed as a companion machine-specific support package
     12  10000 ????						; for the DASM compiler. Updates to this file, DASM, and associated tools are
     13  10000 ????						; available at at http://www.atari2600.org/dasm
     14  10000 ????						;
     15  10000 ????						; Many thanks to the original author(s) of this file, and to everyone who has
     16  10000 ????						; contributed to understanding the Atari 2600.  If you take issue with the
     17  10000 ????						; contents, or naming of registers, please write to me (atari2600@taswegian.com)
     18  10000 ????						; with your views.  Please contribute, if you think you can improve this
     19  10000 ????						; file!
     20  10000 ????						;
     21  10000 ????						; Latest Revisions...
     22  10000 ????						; 1.05  13/NOV/2003	  - Correction to 1.04 - now functions as requested by MR.
     23  10000 ????						;			  - Added VERSION_VCS equate (which will reflect 100x version #)
     24  10000 ????						;			    This will allow conditional code to verify VCS.H being
     25  10000 ????						;			    used for code assembly.
     26  10000 ????						; 1.04  12/NOV/2003	 Added TIA_BASE_WRITE_ADDRESS and TIA_BASE_READ_ADDRESS for
     27  10000 ????						;			 convenient disassembly/reassembly compatibility for hardware
     28  10000 ????						;			 mirrored reading/writing differences.	This is more a
     29  10000 ????						;			 readability issue, and binary compatibility with disassembled
     30  10000 ????						;			 and reassembled sources.  Per Manuel Rotschkar's suggestion.
     31  10000 ????						; 1.03  12/MAY/2003	 Added SEG segment at end of file to fix old-code compatibility
     32  10000 ????						;			 which was broken by the use of segments in this file, as
     33  10000 ????						;			 reported by Manuel Polik on [stella] 11/MAY/2003
     34  10000 ????						; 1.02  22/MAR/2003	 Added TIMINT($285)
     35  10000 ????						; 1.01				Constant offset added to allow use for 3F-style bankswitching
     36  10000 ????						;						 - define TIA_BASE_ADDRESS as $40 for Tigervision carts, otherwise
     37  10000 ????						;						   it is safe to leave it undefined, and the base address will
     38  10000 ????						;						   be set to 0.  Thanks to Eckhard Stolberg for the suggestion.
     39  10000 ????						;			    Note, may use -DLABEL=EXPRESSION to define TIA_BASE_ADDRESS
     40  10000 ????						;			  - register definitions are now generated through assignment
     41  10000 ????						;			    in uninitialised segments.	This allows a changeable base
     42  10000 ????						;			    address architecture.
     43  10000 ????						; 1.0	22/MAR/2003		Initial release
     44  10000 ????
     45  10000 ????
     46  10000 ????						;-------------------------------------------------------------------------------
     47  10000 ????
     48  10000 ????						; TIA_BASE_ADDRESS
     49  10000 ????						; The TIA_BASE_ADDRESS defines the base address of access to TIA registers.
     50  10000 ????						; Normally 0, the base address should (externally, before including this file)
     51  10000 ????						; be set to $40 when creating 3F-bankswitched (and other?) cartridges.
     52  10000 ????						; The reason is that this bankswitching scheme treats any access to locations
     53  10000 ????						; < $40 as a bankswitch.
     54  10000 ????
     55  10000 ????			   -	       IFNCONST	TIA_BASE_ADDRESS
     56  10000 ????			   -TIA_BASE_ADDRESS =	0
     57  10000 ????				       ENDIF
     58  10000 ????
     59  10000 ????						; Note: The address may be defined on the command-line using the -D switch, eg:
     60  10000 ????						; dasm.exe code.asm -DTIA_BASE_ADDRESS=$40 -f3 -v5 -ocode.bin
     61  10000 ????						; *OR* by declaring the label before including this file, eg:
     62  10000 ????						; TIA_BASE_ADDRESS = $40
     63  10000 ????						;   include "vcs.h"
     64  10000 ????
     65  10000 ????						; Alternate read/write address capability - allows for some disassembly compatibility
     66  10000 ????						; usage ; to allow reassembly to binary perfect copies).  This is essentially catering
     67  10000 ????						; for the mirrored ROM hardware registers.
     68  10000 ????
     69  10000 ????						; Usage: As per above, define the TIA_BASE_READ_ADDRESS and/or TIA_BASE_WRITE_ADDRESS
     70  10000 ????						; using the -D command-line switch, as required.  If the addresses are not defined,
     71  10000 ????						; they defaut to the TIA_BASE_ADDRESS.
     72  10000 ????
     73  10000 ????			   -	       IFNCONST	TIA_BASE_READ_ADDRESS
     74  10000 ????			   -TIA_BASE_READ_ADDRESS =	TIA_BASE_ADDRESS
     75  10000 ????				       ENDIF
     76  10000 ????
     77  10000 ????			   -	       IFNCONST	TIA_BASE_WRITE_ADDRESS
     78  10000 ????			   -TIA_BASE_WRITE_ADDRESS =	TIA_BASE_ADDRESS
     79  10000 ????				       ENDIF
     80  10000 ????
     81  10000 ????						;-------------------------------------------------------------------------------
     82  10000 ????
     83 U002d ????				      SEG.U	TIA_REGISTERS_WRITE
     84 U0000					      ORG	TIA_BASE_WRITE_ADDRESS
     85 U0000
     86 U0000							; DO NOT CHANGE THE RELATIVE ORDERING OF REGISTERS!
     87 U0000
     88 U0000		       00	   VSYNC      ds	1	; $00	 0000 00x0   Vertical Sync Set-Clear
     89 U0001		       00	   VBLANK     ds	1	; $01	 xx00 00x0   Vertical Blank Set-Clear
     90 U0002		       00	   WSYNC      ds	1	; $02	 ---- ----   Wait for Horizontal Blank
     91 U0003		       00	   RSYNC      ds	1	; $03	 ---- ----   Reset Horizontal Sync Counter
     92 U0004		       00	   NUSIZ0     ds	1	; $04	 00xx 0xxx   Number-Size player/missle 0
     93 U0005		       00	   NUSIZ1     ds	1	; $05	 00xx 0xxx   Number-Size player/missle 1
     94 U0006		       00	   COLUP0     ds	1	; $06	 xxxx xxx0   Color-Luminance Player 0
     95 U0007		       00	   COLUP1     ds	1	; $07	 xxxx xxx0   Color-Luminance Player 1
     96 U0008		       00	   COLUPF     ds	1	; $08	 xxxx xxx0   Color-Luminance Playfield
     97 U0009		       00	   COLUBK     ds	1	; $09	 xxxx xxx0   Color-Luminance Background
     98 U000a		       00	   CTRLPF     ds	1	; $0A	 00xx 0xxx   Control Playfield, Ball, Collisions
     99 U000b		       00	   REFP0      ds	1	; $0B	 0000 x000   Reflection Player 0
    100 U000c		       00	   REFP1      ds	1	; $0C	 0000 x000   Reflection Player 1
    101 U000d		       00	   PF0	      ds	1	; $0D	 xxxx 0000   Playfield Register Byte 0
    102 U000e		       00	   PF1	      ds	1	; $0E	 xxxx xxxx   Playfield Register Byte 1
    103 U000f		       00	   PF2	      ds	1	; $0F	 xxxx xxxx   Playfield Register Byte 2
    104 U0010		       00	   RESP0      ds	1	; $10	 ---- ----   Reset Player 0
    105 U0011		       00	   RESP1      ds	1	; $11	 ---- ----   Reset Player 1
    106 U0012		       00	   RESM0      ds	1	; $12	 ---- ----   Reset Missle 0
    107 U0013		       00	   RESM1      ds	1	; $13	 ---- ----   Reset Missle 1
    108 U0014		       00	   RESBL      ds	1	; $14	 ---- ----   Reset Ball
    109 U0015		       00	   AUDC0      ds	1	; $15	 0000 xxxx   Audio Control 0
    110 U0016		       00	   AUDC1      ds	1	; $16	 0000 xxxx   Audio Control 1
    111 U0017		       00	   AUDF0      ds	1	; $17	 000x xxxx   Audio Frequency 0
    112 U0018		       00	   AUDF1      ds	1	; $18	 000x xxxx   Audio Frequency 1
    113 U0019		       00	   AUDV0      ds	1	; $19	 0000 xxxx   Audio Volume 0
    114 U001a		       00	   AUDV1      ds	1	; $1A	 0000 xxxx   Audio Volume 1
    115 U001b		       00	   GRP0       ds	1	; $1B	 xxxx xxxx   Graphics Register Player 0
    116 U001c		       00	   GRP1       ds	1	; $1C	 xxxx xxxx   Graphics Register Player 1
    117 U001d		       00	   ENAM0      ds	1	; $1D	 0000 00x0   Graphics Enable Missle 0
    118 U001e		       00	   ENAM1      ds	1	; $1E	 0000 00x0   Graphics Enable Missle 1
    119 U001f		       00	   ENABL      ds	1	; $1F	 0000 00x0   Graphics Enable Ball
    120 U0020		       00	   HMP0       ds	1	; $20	 xxxx 0000   Horizontal Motion Player 0
    121 U0021		       00	   HMP1       ds	1	; $21	 xxxx 0000   Horizontal Motion Player 1
    122 U0022		       00	   HMM0       ds	1	; $22	 xxxx 0000   Horizontal Motion Missle 0
    123 U0023		       00	   HMM1       ds	1	; $23	 xxxx 0000   Horizontal Motion Missle 1
    124 U0024		       00	   HMBL       ds	1	; $24	 xxxx 0000   Horizontal Motion Ball
    125 U0025		       00	   VDELP0     ds	1	; $25	 0000 000x   Vertical Delay Player 0
    126 U0026		       00	   VDELP1     ds	1	; $26	 0000 000x   Vertical Delay Player 1
    127 U0027		       00	   VDELBL     ds	1	; $27	 0000 000x   Vertical Delay Ball
    128 U0028		       00	   RESMP0     ds	1	; $28	 0000 00x0   Reset Missle 0 to Player 0
    129 U0029		       00	   RESMP1     ds	1	; $29	 0000 00x0   Reset Missle 1 to Player 1
    130 U002a		       00	   HMOVE      ds	1	; $2A	 ---- ----   Apply Horizontal Motion
    131 U002b		       00	   HMCLR      ds	1	; $2B	 ---- ----   Clear Horizontal Move Registers
    132 U002c		       00	   CXCLR      ds	1	; $2C	 ---- ----   Clear Collision Latches
    133 U002d
    134 U002d							;-------------------------------------------------------------------------------
    135 U002d
    136 U000e ????				      SEG.U	TIA_REGISTERS_READ
    137 U0000					      ORG	TIA_BASE_READ_ADDRESS
    138 U0000
    139 U0000							;											bit 7	 bit 6
    140 U0000		       00	   CXM0P      ds	1	; $00	     xx00 0000	     Read Collision  M0-P1   M0-P0
    141 U0001		       00	   CXM1P      ds	1	; $01	     xx00 0000			     M1-P0   M1-P1
    142 U0002		       00	   CXP0FB     ds	1	; $02	     xx00 0000			     P0-PF   P0-BL
    143 U0003		       00	   CXP1FB     ds	1	; $03	     xx00 0000			     P1-PF   P1-BL
    144 U0004		       00	   CXM0FB     ds	1	; $04	     xx00 0000			     M0-PF   M0-BL
    145 U0005		       00	   CXM1FB     ds	1	; $05	     xx00 0000			     M1-PF   M1-BL
    146 U0006		       00	   CXBLPF     ds	1	; $06	     x000 0000			     BL-PF   -----
    147 U0007		       00	   CXPPMM     ds	1	; $07	     xx00 0000			     P0-P1   M0-M1
    148 U0008		       00	   INPT0      ds	1	; $08	     x000 0000	     Read Pot Port 0
    149 U0009		       00	   INPT1      ds	1	; $09	     x000 0000	     Read Pot Port 1
    150 U000a		       00	   INPT2      ds	1	; $0A	     x000 0000	     Read Pot Port 2
    151 U000b		       00	   INPT3      ds	1	; $0B	     x000 0000	     Read Pot Port 3
    152 U000c		       00	   INPT4      ds	1	; $0C		x000 0000	 Read Input (Trigger) 0
    153 U000d		       00	   INPT5      ds	1	; $0D		x000 0000	 Read Input (Trigger) 1
    154 U000e
    155 U000e							;-------------------------------------------------------------------------------
    156 U000e
    157 U0298 ????				      SEG.U	RIOT
    158 U0280					      ORG	$280
    159 U0280
    160 U0280							; RIOT MEMORY MAP
    161 U0280
    162 U0280		       00	   SWCHA      ds	1	; $280      Port A data register for joysticks:
    163 U0281							;			Bits 4-7 for player 1.  Bits 0-3 for player 2.
    164 U0281
    165 U0281		       00	   SWACNT     ds	1	; $281      Port A data direction register (DDR)
    166 U0282		       00	   SWCHB      ds	1	; $282		Port B data (console switches)
    167 U0283		       00	   SWBCNT     ds	1	; $283      Port B DDR
    168 U0284		       00	   INTIM      ds	1	; $284		Timer output
    169 U0285
    170 U0285		       00	   TIMINT     ds	1	; $285
    171 U0286
    172 U0286							; Unused/undefined registers ($285-$294)
    173 U0286
    174 U0286		       00		      ds	1	; $286
    175 U0287		       00		      ds	1	; $287
    176 U0288		       00		      ds	1	; $288
    177 U0289		       00		      ds	1	; $289
    178 U028a		       00		      ds	1	; $28A
    179 U028b		       00		      ds	1	; $28B
    180 U028c		       00		      ds	1	; $28C
    181 U028d		       00		      ds	1	; $28D
    182 U028e		       00		      ds	1	; $28E
    183 U028f		       00		      ds	1	; $28F
    184 U0290		       00		      ds	1	; $290
    185 U0291		       00		      ds	1	; $291
    186 U0292		       00		      ds	1	; $292
    187 U0293		       00		      ds	1	; $293
    188 U0294
    189 U0294		       00	   TIM1T      ds	1	; $294		set 1 clock interval
    190 U0295		       00	   TIM8T      ds	1	; $295      set 8 clock interval
    191 U0296		       00	   TIM64T     ds	1	; $296      set 64 clock interval
    192 U0297		       00	   T1024T     ds	1	; $297      set 1024 clock interval
    193 U0298
    194 U0298							;-------------------------------------------------------------------------------
    195 U0298							; The following required for back-compatibility with code which does not use
    196 U0298							; segments.
    197 U0298
    198  0000 ????				      SEG
    199  0000 ????
    200  0000 ????						; EOF
------- FILE bouncyballoon.dasm
------- FILE macro.h LEVEL 2 PASS 2
      0  0000 ????				      include	"macro.h"
      1  0000 ????						; MACRO.H
      2  0000 ????						; Version 1.06, 3/SEPTEMBER/2004
      3  0000 ????
      4  0000 ????	       00 6a	   VERSION_MACRO =	106
      5  0000 ????
      6  0000 ????						;
      7  0000 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
      8  0000 ????						; PLEASE DO *NOT* REDISTRIBUTE MODIFIED VERSIONS OF THIS FILE!
      9  0000 ????						;
     10  0000 ????						; This file defines DASM macros useful for development for the Atari 2600.
     11  0000 ????						; It is distributed as a companion machine-specific support package
     12  0000 ????						; for the DASM compiler. Updates to this file, DASM, and associated tools are
     13  0000 ????						; available at at http://www.atari2600.org/dasm
     14  0000 ????						;
     15  0000 ????						; Many thanks to the people who have contributed.  If you take issue with the
     16  0000 ????						; contents, or would like to add something, please write to me
     17  0000 ????						; (atari2600@taswegian.com) with your contribution.
     18  0000 ????						;
     19  0000 ????						; Latest Revisions...
     20  0000 ????						;
     21  0000 ????						; 1.06  03/SEP/2004	 - nice revision of VERTICAL_BLANK (Edwin Blink)
     22  0000 ????						; 1.05  14/NOV/2003	 - Added VERSION_MACRO equate (which will reflect 100x version #)
     23  0000 ????						;			   This will allow conditional code to verify MACRO.H being
     24  0000 ????						;			   used for code assembly.
     25  0000 ????						; 1.04  13/NOV/2003	 - SET_POINTER macro added (16-bit address load)
     26  0000 ????						;
     27  0000 ????						; 1.03  23/JUN/2003	 - CLEAN_START macro added - clears TIA, RAM, registers
     28  0000 ????						;
     29  0000 ????						; 1.02  14/JUN/2003	 - VERTICAL_SYNC macro added
     30  0000 ????						;			   (standardised macro for vertical synch code)
     31  0000 ????						; 1.01  22/MAR/2003	 - SLEEP macro added.
     32  0000 ????						;			 - NO_ILLEGAL_OPCODES switch implemented
     33  0000 ????						; 1.0	22/MAR/2003		Initial release
     34  0000 ????
     35  0000 ????						; Note: These macros use illegal opcodes.  To disable illegal opcode usage,
     36  0000 ????						;   define the symbol NO_ILLEGAL_OPCODES (-DNO_ILLEGAL_OPCODES=1 on command-line).
     37  0000 ????						;   If you do not allow illegal opcode usage, you must include this file
     38  0000 ????						;   *after* including VCS.H (as the non-illegal opcodes access hardware
     39  0000 ????						;   registers and require them to be defined first).
     40  0000 ????
     41  0000 ????						; Available macros...
     42  0000 ????						;   SLEEP n		 - sleep for n cycles
     43  0000 ????						;   VERTICAL_SYNC	 - correct 3 scanline vertical synch code
     44  0000 ????						;   CLEAN_START	 - set machine to known state on startup
     45  0000 ????						;   SET_POINTER	 - load a 16-bit absolute to a 16-bit variable
     46  0000 ????
     47  0000 ????						;-------------------------------------------------------------------------------
     48  0000 ????						; SLEEP duration
     49  0000 ????						; Original author: Thomas Jentzsch
     50  0000 ????						; Inserts code which takes the specified number of cycles to execute.	This is
     51  0000 ????						; useful for code where precise timing is required.
     52  0000 ????						; ILLEGAL-OPCODE VERSION DOES NOT AFFECT FLAGS OR REGISTERS.
     53  0000 ????						; LEGAL OPCODE VERSION MAY AFFECT FLAGS
     54  0000 ????						; Uses illegal opcode (DASM 2.20.01 onwards).
     55  0000 ????
     56  0000 ????				      MAC	sleep
     57  0000 ????			   .CYCLES    SET	{1}
     58  0000 ????
     59  0000 ????				      IF	.CYCLES < 2
     60  0000 ????				      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
     61  0000 ????				      ERR
     62  0000 ????				      ENDIF
     63  0000 ????
     64  0000 ????				      IF	.CYCLES & 1
     65  0000 ????				      IFNCONST	NO_ILLEGAL_OPCODES
     66  0000 ????				      nop	0
     67  0000 ????				      ELSE
     68  0000 ????				      bit	VSYNC
     69  0000 ????				      ENDIF
     70  0000 ????			   .CYCLES    SET	.CYCLES - 3
     71  0000 ????				      ENDIF
     72  0000 ????
     73  0000 ????				      REPEAT	.CYCLES / 2
     74  0000 ????				      nop
     75  0000 ????				      REPEND
     76  0000 ????				      ENDM		;usage: SLEEP n (n>1)
     77  0000 ????
     78  0000 ????						;-------------------------------------------------------------------------------
     79  0000 ????						; VERTICAL_SYNC
     80  0000 ????						; revised version by Edwin Blink -- saves bytes!
     81  0000 ????						; Inserts the code required for a proper 3 scanline vertical sync sequence
     82  0000 ????						; Note: Alters the accumulator
     83  0000 ????
     84  0000 ????						; OUT: A = 0
     85  0000 ????
     86  0000 ????				      MAC	vertical_sync
     87  0000 ????				      lda	#%1110	; each '1' bits generate a VSYNC ON line (bits 1..3)
     88  0000 ????			   .VSLP1     sta	WSYNC	; 1st '0' bit resets Vsync, 2nd '0' bit exit loop
     89  0000 ????				      sta	VSYNC
     90  0000 ????				      lsr
     91  0000 ????				      bne	.VSLP1	; branch until VYSNC has been reset
     92  0000 ????				      ENDM
     93  0000 ????
     94  0000 ????						;-------------------------------------------------------------------------------
     95  0000 ????						; CLEAN_START
     96  0000 ????						; Original author: Andrew Davie
     97  0000 ????						; Standardised start-up code, clears stack, all TIA registers and RAM to 0
     98  0000 ????						; Sets stack pointer to $FF, and all registers to 0
     99  0000 ????						; Sets decimal mode off, sets interrupt flag (kind of un-necessary)
    100  0000 ????						; Use as very first section of code on boot (ie: at reset)
    101  0000 ????						; Code written to minimise total ROM usage - uses weird 6502 knowledge :)
    102  0000 ????
    103  0000 ????				      MAC	clean_start
    104  0000 ????				      sei
    105  0000 ????				      cld
    106  0000 ????
    107  0000 ????				      ldx	#0
    108  0000 ????				      txa
    109  0000 ????				      tay
    110  0000 ????			   .CLEAR_STACK dex
    111  0000 ????				      txs
    112  0000 ????				      pha
    113  0000 ????				      bne	.CLEAR_STACK	; SP=$FF, X = A = Y = 0
    114  0000 ????
    115  0000 ????				      ENDM
    116  0000 ????
    117  0000 ????						;-------------------------------------------------------
    118  0000 ????						; SET_POINTER
    119  0000 ????						; Original author: Manuel Rotschkar
    120  0000 ????						;
    121  0000 ????						; Sets a 2 byte RAM pointer to an absolute address.
    122  0000 ????						;
    123  0000 ????						; Usage: SET_POINTER pointer, address
    124  0000 ????						; Example: SET_POINTER SpritePTR, SpriteData
    125  0000 ????						;
    126  0000 ????						; Note: Alters the accumulator, NZ flags
    127  0000 ????						; IN 1: 2 byte RAM location reserved for pointer
    128  0000 ????						; IN 2: absolute address
    129  0000 ????
    130  0000 ????				      MAC	set_pointer
    131  0000 ????			   .POINTER   SET	{1}
    132  0000 ????			   .ADDRESS   SET	{2}
    133  0000 ????
    134  0000 ????				      LDA	#<.ADDRESS	; Get Lowbyte of Address
    135  0000 ????				      STA	.POINTER	; Store in pointer
    136  0000 ????				      LDA	#>.ADDRESS	; Get Hibyte of Address
    137  0000 ????				      STA	.POINTER+1	; Store in pointer+1
    138  0000 ????
    139  0000 ????				      ENDM
    140  0000 ????
    141  0000 ????						;-------------------------------------------------------
    142  0000 ????						; BOUNDARY byte#
    143  0000 ????						; Original author: Denis Debro (borrowed from Bob Smith / Thomas)
    144  0000 ????						;
    145  0000 ????						; Push data to a certain position inside a page and keep count of how
    146  0000 ????						; many free bytes the programmer will have.
    147  0000 ????						;
    148  0000 ????						; eg: BOUNDARY 5    ; position at byte #5 in page
    149  0000 ????
    150  0000 ????			   .FREE_BYTES SET	0
    151  0000 ????				      MAC	boundary
    152  0000 ????				      REPEAT	256
    153  0000 ????				      IF	<. % {1} = 0
    154  0000 ????				      MEXIT
    155  0000 ????				      ELSE
    156  0000 ????			   .FREE_BYTES SET	.FREE_BYTES + 1
    157  0000 ????				      .byte	$00
    158  0000 ????				      ENDIF
    159  0000 ????				      REPEND
    160  0000 ????				      ENDM
    161  0000 ????
    162  0000 ????
    163  0000 ????						; EOF
------- FILE bouncyballoon.dasm
      7  0000 ????						;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
      8  0000 ????						;; Start an uninitialized segment at $80 for var declaration.
      9  0000 ????						;; We have memory from $80 to $FF to work with, minus a few at
     10  0000 ????						;; the end if we use the stack.
     11  0000 ????						;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     12 U0085 ????				      seg.u	Variables
     13 U0080					      org	$80
     14 U0080		       00	   P0XPos     byte.b		; sprite X coordinate
     15 U0081		       00	   P0XDir     byte.b
     16 U0082		       00	   P0YPos     byte.b		; sprite y coordinate
     17 U0083		       00	   P0YDir     byte.b
     18 U0084		       00	   P0Height   byte.b		; player sprite height
     19 U0085							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     20 U0085							;; Start our ROM code segment starting at $F000.
     21 U0085							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     22  10000 ????				       seg	Code
     23  f000					      org	$F000
     24  f000				   Reset
      0  f000					      CLEAN_START		; macro to clean memory and TIA
      1  f000		       78		      sei
      2  f001		       d8		      cld
      3  f002
      4  f002		       a2 00		      ldx	#0
      5  f004		       8a		      txa
      6  f005		       a8		      tay
      7  f006		       ca	   .CLEAR_STACK dex
      8  f007		       9a		      txs
      9  f008		       48		      pha
     10  f009		       d0 fb		      bne	.CLEAR_STACK
     11  f00b
     26  f00b		       a2 00		      ldx	#$00	; black background color
     27  f00d		       86 09		      stx	COLUBK
     28  f00f							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     29  f00f							;; Initialize variables
     30  f00f							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     31  f00f		       a9 0a		      lda	#10
     32  f011		       85 80		      sta	P0XPos	; initialize player X coordinate
     33  f013		       a9 b4		      lda	#180
     34  f015		       85 82		      sta	P0YPos	; PlayerYPos = 180
     35  f017		       a9 09		      lda	#9
     36  f019		       85 84		      sta	P0Height	; P0Height = 9
     37  f01b		       a9 00		      lda	#$00
     38  f01d		       85 81		      sta	P0XDir	; initialize player X direction
     39  f01f		       a9 ff		      lda	#$ff
     40  f021		       85 83		      sta	P0YDir	; initialize player Y direction
     41  f023							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     42  f023							;; Start a new frame by configuring VBLANK and VSYNC
     43  f023							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     44  f023				   StartFrame
     45  f023		       a9 02		      lda	#2
     46  f025		       85 01		      sta	VBLANK	; turn VBLANK on
     47  f027		       85 00		      sta	VSYNC	; turn VSYNC on
     48  f029							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     49  f029							;; Display 3 vertical lines of VSYNC
     50  f029							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     51  f029					      REPEAT	3
     52  f029		       85 02		      sta	WSYNC	; first three VSYNC scanlines
     51  f029					      REPEND
     52  f02b		       85 02		      sta	WSYNC	; first three VSYNC scanlines
     51  f02b					      REPEND
     52  f02d		       85 02		      sta	WSYNC	; first three VSYNC scanlines
     53  f02f					      REPEND
     54  f02f		       a9 00		      lda	#0
     55  f031		       85 00		      sta	VSYNC	; turn VSYNC off
     56  f033							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     57  f033							;; Set player horizontal position while in VBLANK
     58  f033							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     59  f033		       a5 80		      lda	P0XPos	; load register A with desired X position
     60  f035		       29 7f		      and	#$7F	; same as AND 01111111, forces bit 7 to zero
     61  f037							; keeping the result positive
     62  f037		       85 02		      sta	WSYNC	; wait for next scanline
     63  f039		       85 2b		      sta	HMCLR	; clear old horizontal position values
     64  f03b		       38		      sec		; set carry flag before subtraction
     65  f03c				   DivideLoop
     66  f03c		       e9 0f		      sbc	#15	; A -= 15
     67  f03e		       b0 fc		      bcs	DivideLoop	; loop while carry flag is still set
     68  f040		       49 07		      eor	#7	; adjust the remainder in A between -8 and 7
     69  f042		       0a		      asl		; shift left by 4, as HMP0 uses only 4 bits
     70  f043		       0a		      asl
     71  f044		       0a		      asl
     72  f045		       0a		      asl
     73  f046		       85 20		      sta	HMP0	; set fine position
     74  f048		       85 10		      sta	RESP0	; reset 15-step brute position
     75  f04a		       85 02		      sta	WSYNC	; wait for next scanline
     76  f04c		       85 2a		      sta	HMOVE	; apply the fine position offset
     77  f04e							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     78  f04e							;; Let the TIA output the 37 recommended lines of VBLANK
     79  f04e							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     80  f04e					      REPEAT	37
     81  f04e		       85 02		      sta	WSYNC
     80  f04e					      REPEND
     81  f050		       85 02		      sta	WSYNC
     80  f050					      REPEND
     81  f052		       85 02		      sta	WSYNC
     80  f052					      REPEND
     81  f054		       85 02		      sta	WSYNC
     80  f054					      REPEND
     81  f056		       85 02		      sta	WSYNC
     80  f056					      REPEND
     81  f058		       85 02		      sta	WSYNC
     80  f058					      REPEND
     81  f05a		       85 02		      sta	WSYNC
     80  f05a					      REPEND
     81  f05c		       85 02		      sta	WSYNC
     80  f05c					      REPEND
     81  f05e		       85 02		      sta	WSYNC
     80  f05e					      REPEND
     81  f060		       85 02		      sta	WSYNC
     80  f060					      REPEND
     81  f062		       85 02		      sta	WSYNC
     80  f062					      REPEND
     81  f064		       85 02		      sta	WSYNC
     80  f064					      REPEND
     81  f066		       85 02		      sta	WSYNC
     80  f066					      REPEND
     81  f068		       85 02		      sta	WSYNC
     80  f068					      REPEND
     81  f06a		       85 02		      sta	WSYNC
     80  f06a					      REPEND
     81  f06c		       85 02		      sta	WSYNC
     80  f06c					      REPEND
     81  f06e		       85 02		      sta	WSYNC
     80  f06e					      REPEND
     81  f070		       85 02		      sta	WSYNC
     80  f070					      REPEND
     81  f072		       85 02		      sta	WSYNC
     80  f072					      REPEND
     81  f074		       85 02		      sta	WSYNC
     80  f074					      REPEND
     81  f076		       85 02		      sta	WSYNC
     80  f076					      REPEND
     81  f078		       85 02		      sta	WSYNC
     80  f078					      REPEND
     81  f07a		       85 02		      sta	WSYNC
     80  f07a					      REPEND
     81  f07c		       85 02		      sta	WSYNC
     80  f07c					      REPEND
     81  f07e		       85 02		      sta	WSYNC
     80  f07e					      REPEND
     81  f080		       85 02		      sta	WSYNC
     80  f080					      REPEND
     81  f082		       85 02		      sta	WSYNC
     80  f082					      REPEND
     81  f084		       85 02		      sta	WSYNC
     80  f084					      REPEND
     81  f086		       85 02		      sta	WSYNC
     80  f086					      REPEND
     81  f088		       85 02		      sta	WSYNC
     80  f088					      REPEND
     81  f08a		       85 02		      sta	WSYNC
     80  f08a					      REPEND
     81  f08c		       85 02		      sta	WSYNC
     80  f08c					      REPEND
     81  f08e		       85 02		      sta	WSYNC
     80  f08e					      REPEND
     81  f090		       85 02		      sta	WSYNC
     80  f090					      REPEND
     81  f092		       85 02		      sta	WSYNC
     80  f092					      REPEND
     81  f094		       85 02		      sta	WSYNC
     80  f094					      REPEND
     81  f096		       85 02		      sta	WSYNC
     82  f098					      REPEND
     83  f098		       a9 00		      lda	#0
     84  f09a		       85 01		      sta	VBLANK	; turn VBLANK off
     85  f09c							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     86  f09c							;; Draw the 192 visible scanlines
     87  f09c							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     88  f09c		       a2 c0		      ldx	#192	; X counter contains the remaining scanlines
     89  f09e				   Scanline
     90  f09e		       8a		      txa		; transfer X to A
     91  f09f		       38		      sec		; make sure carry flag is set
     92  f0a0		       e5 82		      sbc	P0YPos	; subtract sprite Y coordinate
     93  f0a2		       c5 84		      cmp	P0Height	; are we inside the sprite height bounds?
     94  f0a4		       90 02		      bcc	LoadBitmap	; if result < SpriteHeight, call subroutine
     95  f0a6		       a9 00		      lda	#0	; else, set index to 0
     96  f0a8				   LoadBitmap
     97  f0a8		       a8		      tay
     98  f0a9		       b9 39 f1 	      lda	P0Bitmap,Y	; load player bitmap slice of data
     99  f0ac		       85 02		      sta	WSYNC	; wait for next scanline
    100  f0ae		       85 1b		      sta	GRP0	; set graphics for player 0 slice
    101  f0b0		       b9 42 f1 	      lda	P0Color,Y	; load player color from lookup table
    102  f0b3		       85 06		      sta	COLUP0	; set color for player 0 slice
    103  f0b5		       ca		      dex
    104  f0b6		       d0 e6		      bne	Scanline	; repeat next scanline until finished
    105  f0b8							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    106  f0b8							;; Output 30 more VBLANK overscan lines to complete our frame
    107  f0b8							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    108  f0b8				   Overscan
    109  f0b8		       a9 02		      lda	#2
    110  f0ba		       85 01		      sta	VBLANK	; turn VBLANK on again for overscan
    111  f0bc					      REPEAT	30
    112  f0bc		       85 02		      sta	WSYNC
    111  f0bc					      REPEND
    112  f0be		       85 02		      sta	WSYNC
    111  f0be					      REPEND
    112  f0c0		       85 02		      sta	WSYNC
    111  f0c0					      REPEND
    112  f0c2		       85 02		      sta	WSYNC
    111  f0c2					      REPEND
    112  f0c4		       85 02		      sta	WSYNC
    111  f0c4					      REPEND
    112  f0c6		       85 02		      sta	WSYNC
    111  f0c6					      REPEND
    112  f0c8		       85 02		      sta	WSYNC
    111  f0c8					      REPEND
    112  f0ca		       85 02		      sta	WSYNC
    111  f0ca					      REPEND
    112  f0cc		       85 02		      sta	WSYNC
    111  f0cc					      REPEND
    112  f0ce		       85 02		      sta	WSYNC
    111  f0ce					      REPEND
    112  f0d0		       85 02		      sta	WSYNC
    111  f0d0					      REPEND
    112  f0d2		       85 02		      sta	WSYNC
    111  f0d2					      REPEND
    112  f0d4		       85 02		      sta	WSYNC
    111  f0d4					      REPEND
    112  f0d6		       85 02		      sta	WSYNC
    111  f0d6					      REPEND
    112  f0d8		       85 02		      sta	WSYNC
    111  f0d8					      REPEND
    112  f0da		       85 02		      sta	WSYNC
    111  f0da					      REPEND
    112  f0dc		       85 02		      sta	WSYNC
    111  f0dc					      REPEND
    112  f0de		       85 02		      sta	WSYNC
    111  f0de					      REPEND
    112  f0e0		       85 02		      sta	WSYNC
    111  f0e0					      REPEND
    112  f0e2		       85 02		      sta	WSYNC
    111  f0e2					      REPEND
    112  f0e4		       85 02		      sta	WSYNC
    111  f0e4					      REPEND
    112  f0e6		       85 02		      sta	WSYNC
    111  f0e6					      REPEND
    112  f0e8		       85 02		      sta	WSYNC
    111  f0e8					      REPEND
    112  f0ea		       85 02		      sta	WSYNC
    111  f0ea					      REPEND
    112  f0ec		       85 02		      sta	WSYNC
    111  f0ec					      REPEND
    112  f0ee		       85 02		      sta	WSYNC
    111  f0ee					      REPEND
    112  f0f0		       85 02		      sta	WSYNC
    111  f0f0					      REPEND
    112  f0f2		       85 02		      sta	WSYNC
    111  f0f2					      REPEND
    112  f0f4		       85 02		      sta	WSYNC
    111  f0f4					      REPEND
    112  f0f6		       85 02		      sta	WSYNC
    113  f0f8					      REPEND
    114  f0f8							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    115  f0f8							;; Decrement Y-coordinate in each frame for animation effect
    116  f0f8							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    117  f0f8		       a5 83		      lda	P0YDir
    118  f0fa		       d0 0d		      bne	decy
    119  f0fc		       e6 82		      inc	P0YPos
    120  f0fe		       a5 82		      lda	P0YPos
    121  f100		       c9 b9		      cmp	#185
    122  f102		       d0 13		      bne	yupdated
    123  f104		       f0 0b		      beq	ychgdir
    124  f106		       4c 17 f1 	      jmp	yupdated
    125  f109				   decy
    126  f109		       c6 82		      dec	P0YPos
    127  f10b		       a5 82		      lda	P0YPos
    128  f10d		       c9 00		      cmp	#0
    129  f10f		       d0 06		      bne	yupdated
    130  f111				   ychgdir
    131  f111		       a5 83		      lda	P0YDir
    132  f113		       49 ff		      eor	#$ff
    133  f115		       85 83		      sta	P0YDir
    134  f117				   yupdated
    135  f117							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    136  f117							;; Increment X coordinate before next frame for animation.
    137  f117							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    138  f117		       a5 81		      lda	P0XDir
    139  f119		       d0 0d		      bne	decx
    140  f11b		       e6 80		      inc	P0XPos
    141  f11d		       a5 80		      lda	P0XPos
    142  f11f		       c9 7f		      cmp	#$7f
    143  f121		       d0 13		      bne	xupdated
    144  f123		       f0 0b		      beq	xchgdir
    145  f125		       4c 36 f1 	      jmp	xupdated
    146  f128				   decx
    147  f128		       c6 80		      dec	P0XPos
    148  f12a		       a5 80		      lda	P0XPos
    149  f12c		       c9 00		      cmp	#0
    150  f12e		       d0 06		      bne	xupdated
    151  f130				   xchgdir
    152  f130		       a5 81		      lda	P0XDir
    153  f132		       49 ff		      eor	#$ff
    154  f134		       85 81		      sta	P0XDir
    155  f136				   xupdated
    156  f136							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    157  f136							;; Loop to next frame
    158  f136							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    159  f136		       4c 23 f0 	      jmp	StartFrame
    160  f139							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    161  f139							;; Lookup table for the player graphics bitmap.
    162  f139							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    163  f139				   P0Bitmap
    164  f139		       00		      byte.b	#%00000000
    165  f13a		       10		      byte.b	#%00010000
    166  f13b		       08		      byte.b	#%00001000
    167  f13c		       1c		      byte.b	#%00011100
    168  f13d		       36		      byte.b	#%00110110
    169  f13e		       2e		      byte.b	#%00101110
    170  f13f		       2e		      byte.b	#%00101110
    171  f140		       3e		      byte.b	#%00111110
    172  f141		       1c		      byte.b	#%00011100
    173  f142							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    174  f142							;; Lookup table for the player colors.
    175  f142							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    176  f142				   P0Color
    177  f142		       00		      byte.b	#$00
    178  f143		       02		      byte.b	#$02
    179  f144		       02		      byte.b	#$02
    180  f145		       52		      byte.b	#$52
    181  f146		       52		      byte.b	#$52
    182  f147		       52		      byte.b	#$52
    183  f148		       52		      byte.b	#$52
    184  f149		       52		      byte.b	#$52
    185  f14a		       52		      byte.b	#$52
    186  f14b							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    187  f14b							;; Complete ROM size
    188  f14b							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    189  fffc					      org	$FFFC
    190  fffc		       00 f0		      word.w	Reset
    191  fffe		       00 f0		      word.w	Reset
