design_1_processing_system7_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_1/sim/design_1_processing_system7_0_1.v,incdir="$ref_dir/../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="$ref_dir/../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1"incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="$ref_dir/../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1"incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="$ref_dir/../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="$ref_dir/../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1"incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_rst_ps7_0_50M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd,incdir="$ref_dir/../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="$ref_dir/../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1"incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v,incdir="$ref_dir/../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="$ref_dir/../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1"incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="$ref_dir/../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1"incdir="../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/4fba"
glbl.v,Verilog,xil_defaultlib,glbl.v
