/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [19:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_35z;
  wire [2:0] celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire [20:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [7:0] celloutsig_0_8z;
  wire [13:0] celloutsig_1_0z;
  wire [10:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [15:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [50:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = celloutsig_1_0z[10] & ~(celloutsig_1_0z[9]);
  assign celloutsig_1_2z = in_data[128] & ~(celloutsig_1_0z[3]);
  assign celloutsig_1_4z = in_data[151] & ~(in_data[189]);
  assign celloutsig_1_5z = celloutsig_1_1z & ~(celloutsig_1_4z);
  assign celloutsig_1_6z = celloutsig_1_5z & ~(celloutsig_1_2z);
  assign celloutsig_1_13z = celloutsig_1_2z & ~(celloutsig_1_12z[10]);
  assign celloutsig_1_19z = celloutsig_1_13z & ~(celloutsig_1_13z);
  assign celloutsig_0_6z = celloutsig_0_2z & ~(in_data[93]);
  assign celloutsig_0_7z = celloutsig_0_5z[19] & ~(celloutsig_0_2z);
  assign celloutsig_0_1z = celloutsig_0_0z[8] & ~(in_data[36]);
  assign celloutsig_0_15z = celloutsig_0_8z[1] & ~(celloutsig_0_3z);
  assign celloutsig_0_2z = celloutsig_0_1z & ~(in_data[42]);
  assign celloutsig_0_3z = celloutsig_0_0z[6] & ~(celloutsig_0_1z);
  assign celloutsig_0_35z = celloutsig_0_29z[2] & ~(celloutsig_0_5z[13]);
  assign celloutsig_0_0z = - in_data[31:12];
  assign celloutsig_1_3z = - { in_data[186:140], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_12z = - in_data[135:125];
  assign celloutsig_0_5z = - in_data[83:63];
  assign celloutsig_1_18z = - { celloutsig_1_3z[35:22], celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_10z = - { celloutsig_0_8z[3:2], celloutsig_0_7z };
  assign celloutsig_0_16z = - { celloutsig_0_5z[3], celloutsig_0_10z };
  assign celloutsig_0_17z = - { celloutsig_0_10z, celloutsig_0_16z };
  assign celloutsig_0_29z = - { celloutsig_0_17z[3:2], celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_3z };
  assign celloutsig_0_36z = - celloutsig_0_16z[3:1];
  assign celloutsig_1_0z = - in_data[174:161];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_8z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_8z = { celloutsig_0_0z[16:10], celloutsig_0_6z };
  assign { out_data[143:128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z };
endmodule
