Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6624dd7a2cf14a1ea91657538d5a7174 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot teste_function_behav xil_defaultlib.teste_function -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_bit
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package ieee.math_complex
Compiling architecture hardware of entity xil_defaultlib.teste_function
Built simulation snapshot teste_function_behav
