INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:01:29 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.097ns  (required time - arrival time)
  Source:                 lsq2/handshake_lsq_lsq2_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.595ns period=7.190ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.595ns period=7.190ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.190ns  (clk rise@7.190ns - clk rise@0.000ns)
  Data Path Delay:        6.931ns  (logic 2.058ns (29.693%)  route 4.873ns (70.307%))
  Logic Levels:           18  (CARRY4=6 LUT2=1 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.673 - 7.190 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2828, unset)         0.508     0.508    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X22Y112        FDCE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y112        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq2/handshake_lsq_lsq2_core/ldq_alloc_1_q_reg/Q
                         net (fo=19, routed)          0.441     1.203    lsq2/handshake_lsq_lsq2_core/ldq_alloc_1_q
    SLICE_X23Y111        LUT4 (Prop_lut4_I0_O)        0.043     1.246 r  lsq2/handshake_lsq_lsq2_core/ldq_alloc_3_q_i_6/O
                         net (fo=1, routed)           0.000     1.246    lsq2/handshake_lsq_lsq2_core/ldq_alloc_3_q_i_6_n_0
    SLICE_X23Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.503 r  lsq2/handshake_lsq_lsq2_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.503    lsq2/handshake_lsq_lsq2_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X23Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.552 r  lsq2/handshake_lsq_lsq2_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.552    lsq2/handshake_lsq_lsq2_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X23Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     1.697 f  lsq2/handshake_lsq_lsq2_core/ldq_alloc_5_q_reg_i_4/O[3]
                         net (fo=5, routed)           0.260     1.957    lsq2/handshake_lsq_lsq2_core/ldq_alloc_5_q_reg_i_4_n_4
    SLICE_X21Y113        LUT4 (Prop_lut4_I2_O)        0.120     2.077 r  lsq2/handshake_lsq_lsq2_core/fullReg_i_6/O
                         net (fo=1, routed)           0.292     2.369    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_ldd_dispatcher/p_0_in
    SLICE_X21Y113        LUT6 (Prop_lut6_I4_O)        0.043     2.412 r  lsq2/handshake_lsq_lsq2_core/fullReg_i_4__0/O
                         net (fo=1, routed)           0.137     2.549    lsq2/handshake_lsq_lsq2_core/fullReg_i_4__0_n_0
    SLICE_X21Y113        LUT5 (Prop_lut5_I4_O)        0.043     2.592 r  lsq2/handshake_lsq_lsq2_core/fullReg_i_2__0/O
                         net (fo=3, routed)           0.272     2.864    control_merge1/tehb/control/lsq2_ldData_0_valid
    SLICE_X23Y116        LUT5 (Prop_lut5_I3_O)        0.043     2.907 r  control_merge1/tehb/control/fullReg_i_3__6/O
                         net (fo=71, routed)          0.578     3.485    control_merge1/tehb/control/transmitValue_reg
    SLICE_X19Y122        LUT6 (Prop_lut6_I0_O)        0.043     3.528 f  control_merge1/tehb/control/ltOp_carry__0_i_11/O
                         net (fo=6, routed)           0.626     4.154    control_merge1/tehb/control/buffer6_outs[13]
    SLICE_X22Y123        LUT6 (Prop_lut6_I2_O)        0.043     4.197 f  control_merge1/tehb/control/level4_c1[25]_i_16/O
                         net (fo=1, routed)           0.309     4.505    control_merge1/tehb/control/level4_c1[25]_i_16_n_0
    SLICE_X23Y115        LUT6 (Prop_lut6_I5_O)        0.043     4.548 r  control_merge1/tehb/control/level4_c1[25]_i_7/O
                         net (fo=8, routed)           0.403     4.951    control_merge1/tehb/control/addf0/ieee2nfloat_0/infinity__0
    SLICE_X20Y118        LUT5 (Prop_lut5_I0_O)        0.043     4.994 r  control_merge1/tehb/control/ltOp_carry__2_i_1/O
                         net (fo=1, routed)           0.252     5.246    addf0/operator/ltOp_carry__3_0[3]
    SLICE_X21Y120        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     5.430 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.430    addf0/operator/ltOp_carry__2_n_0
    SLICE_X21Y121        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.557 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=92, routed)          0.187     5.744    control_merge1/tehb/control/CO[0]
    SLICE_X23Y121        LUT2 (Prop_lut2_I0_O)        0.130     5.874 r  control_merge1/tehb/control/i__carry_i_3/O
                         net (fo=1, routed)           0.265     6.139    addf0/operator/p_1_in[1]
    SLICE_X20Y120        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.285     6.424 r  addf0/operator/_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.432     6.856    addf0/operator/RightShifterComponent/O[3]
    SLICE_X20Y122        LUT6 (Prop_lut6_I0_O)        0.120     6.976 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_3/O
                         net (fo=6, routed)           0.100     7.076    mulf0/operator/RoundingAdder/ps_c1_reg[4]
    SLICE_X20Y122        LUT4 (Prop_lut4_I0_O)        0.043     7.119 r  mulf0/operator/RoundingAdder/level4_c1[25]_i_1/O
                         net (fo=16, routed)          0.320     7.439    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0
    SLICE_X21Y122        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.190     7.190 r  
                                                      0.000     7.190 r  clk (IN)
                         net (fo=2828, unset)         0.483     7.673    addf0/operator/RightShifterComponent/clk
    SLICE_X21Y122        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/C
                         clock pessimism              0.000     7.673    
                         clock uncertainty           -0.035     7.637    
    SLICE_X21Y122        FDRE (Setup_fdre_C_R)       -0.295     7.342    addf0/operator/RightShifterComponent/level4_c1_reg[11]
  -------------------------------------------------------------------
                         required time                          7.342    
                         arrival time                          -7.439    
  -------------------------------------------------------------------
                         slack                                 -0.097    




