INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'User1' on host 'desktop-a2lg1n2' (Windows NT_amd64 version 6.2) on Wed Nov 13 22:41:47 +0330 2024
INFO: [HLS 200-10] In directory 'C:/AUT/RCS/HW2/HW'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'C:/AUT/RCS/HW2/HW/Sobel_Edge_Detector_PL/solution1/export.tcl'
INFO: [HLS 200-1510] Running: source C:/AUT/RCS/HW2/HW/Sobel_Edge_Detector_PL/solution1/export.tcl
INFO: [HLS 200-1510] Running: open_project Sobel_Edge_Detector_PL 
INFO: [HLS 200-10] Opening project 'C:/AUT/RCS/HW2/HW/Sobel_Edge_Detector_PL'.
INFO: [HLS 200-1510] Running: set_top sobel_edge_detector 
INFO: [HLS 200-1510] Running: add_files Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp 
INFO: [HLS 200-10] Adding design file 'Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp' to the project
INFO: [HLS 200-1510] Running: add_files Sobel_Edge_Detector_PL/src/sobel_edge_detector.h 
INFO: [HLS 200-10] Adding design file 'Sobel_Edge_Detector_PL/src/sobel_edge_detector.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb Sobel_Edge_Detector_PL/src/tb_sobel_edge_detector.cpp -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'Sobel_Edge_Detector_PL/src/tb_sobel_edge_detector.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb Sobel_Edge_Detector_PL/src/tb_sobel_edge_detector.h -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'Sobel_Edge_Detector_PL/src/tb_sobel_edge_detector.h' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/AUT/RCS/HW2/HW/Sobel_Edge_Detector_PL/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Sobel_Edge_Detector_PL/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name sobel_edge_detector sobel_edge_detector 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 568.445 ; gain = 181.758
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'sobel_edge_detector_fadd_32ns_32ns_32_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sobel_edge_detector_fadd_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sobel_edge_detector_fadd_32ns_32ns_32_5_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'sobel_edge_detector_fcmp_32ns_32ns_1_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sobel_edge_detector_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sobel_edge_detector_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'sobel_edge_detector_fmul_32ns_32ns_32_4_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sobel_edge_detector_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sobel_edge_detector_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Nov 13 22:42:24 2024...
INFO: [HLS 200-802] Generated output file Sobel_Edge_Detector_PL/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 35.738 seconds; current allocated memory: 8.066 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 39.809 seconds; peak allocated memory: 218.348 MB.
