/* RF settings SoC: CC2510 */
SYNC1      = 0xD3; // sync word, high byte 
SYNC0      = 0x91; // sync word, low byte 
PKTLEN     = 0xFF; // packet length  
PKTCTRL1   = 0x04; // packet automation control 
PKTCTRL0   = 0x05; // packet automation control 
ADDR       = 0x00; // device address 
CHANNR     = 0x03; // channel number 
FSCTRL1    = 0x0A; // frequency synthesizer control 
FSCTRL0    = 0x00; // frequency synthesizer control 
FREQ2      = 0x5D; // frequency control word, high byte 
FREQ1      = 0x44; // frequency control word, middle byte 
FREQ0      = 0xEC; // frequency control word, low byte 
MDMCFG4    = 0x2D; // modem configuration 
MDMCFG3    = 0x3B; // modem configuration 
MDMCFG2    = 0x73; // modem configuration 
MDMCFG1    = 0x23; // modem configuration 
MDMCFG0    = 0x3B; // modem configuration 
DEVIATN    = 0x00; // modem deviation setting 
MCSM2      = 0x07; // main radio control state machine configuration 
MCSM1      = 0x30; // main radio control state machine configuration 
MCSM0      = 0x14; // main radio control state machine configuration 
FOCCFG     = 0x1D; // frequency offset compensation configuration 
BSCFG      = 0x1C; // bit synchronization configuration 
AGCCTRL2   = 0xC7; // agc control  
AGCCTRL1   = 0x00; // agc control  
AGCCTRL0   = 0xB2; // agc control  
FREND1     = 0xB6; // front end rx configuration 
FREND0     = 0x10; // front end tx configuration 
FSCAL3     = 0xEA; // frequency synthesizer calibration 
FSCAL2     = 0x0A; // frequency synthesizer calibration 
FSCAL1     = 0x00; // frequency synthesizer calibration 
FSCAL0     = 0x11; // frequency synthesizer calibration 
TEST2      = 0x88; // various test settings 
TEST1      = 0x31; // various test settings 
TEST0      = 0x09; // various test settings 
PA_TABLE0  = 0xFE; // pa power setting 
IOCFG2     = 0x00; // radio test signal configuration (p1_7) 
IOCFG1     = 0x00; // radio test signal configuration (p1_6)  
IOCFG0     = 0x06; // radio test signal configuration (p1_5)  
PARTNUM    = 0x81; // chip id[15:8] 
VERSION    = 0x04; // chip id[7:0] 
FREQEST    = 0x00; // frequency offset estimate from demodulator 
LQI        = 0x71; // demodulator estimate for link quality 
RSSI       = 0x80; // received signal strength indication 
MARCSTATE  = 0x01; // main radio control state machine state 
PKTSTATUS  = 0x00; // packet status 
VCO_VC_DAC = 0xA4; // current setting from pll calibration module 
