

================================================================
== Vivado HLS Report for 'dct_Loop_Col_DCT_Loop_proc'
================================================================
* Date:           Mon Jun 13 12:21:55 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        dct_prj
* Solution:       solution7
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     10.79|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  105|  105|  105|  105|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Col_DCT_Loop     |  104|  104|        13|          -|          -|     8|    no    |
        | + DCT_Outer_Loop  |   11|   11|         5|          1|          1|     8|    yes   |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      8|       -|      -|
|Expression       |        -|      -|       0|     79|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|     127|     16|
|Multiplexer      |        -|      -|       -|     10|
|Register         |        -|      -|     520|      9|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      8|     647|    114|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      3|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------------------+----------------------------------+--------------+
    |               Instance               |              Module              |  Expression  |
    +--------------------------------------+----------------------------------+--------------+
    |dct_mac_muladd_16s_15s_14ns_29_1_U16  |dct_mac_muladd_16s_15s_14ns_29_1  | i0 + i1 * i2 |
    |dct_mac_muladd_16s_16s_29s_29_1_U15   |dct_mac_muladd_16s_16s_29s_29_1   | i0 + i1 * i2 |
    |dct_mac_muladd_16s_16s_29s_29_1_U17   |dct_mac_muladd_16s_16s_29s_29_1   | i0 + i1 * i2 |
    |dct_mac_muladd_16s_16s_29s_29_1_U18   |dct_mac_muladd_16s_16s_29s_29_1   | i0 + i1 * i2 |
    |dct_mac_muladd_16s_16s_29s_29_1_U19   |dct_mac_muladd_16s_16s_29s_29_1   | i0 + i1 * i2 |
    |dct_mul_mul_16s_16s_29_1_U20          |dct_mul_mul_16s_16s_29_1          |    i0 * i1   |
    |dct_mul_mul_16s_16s_29_1_U21          |dct_mul_mul_16s_16s_29_1          |    i0 * i1   |
    |dct_mul_mul_16s_16s_29_1_U22          |dct_mul_mul_16s_16s_29_1          |    i0 * i1   |
    +--------------------------------------+----------------------------------+--------------+

    * Memory: 
    +-------------------+--------------------------------------------+---------+-----+----+------+-----+------+-------------+
    |       Memory      |                   Module                   | BRAM_18K|  FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+--------------------------------------------+---------+-----+----+------+-----+------+-------------+
    |dct_coeff_table_U  |dct_Loop_Row_DCT_Loop_proc_dct_coeff_table  |        0|  127|  16|     8|  127|     1|         1016|
    +-------------------+--------------------------------------------+---------+-----+----+------+-----+------+-------------+
    |Total              |                                            |        0|  127|  16|     8|  127|     1|         1016|
    +-------------------+--------------------------------------------+---------+-----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_fu_175_p2            |     +    |      0|  0|   4|           4|           1|
    |k_fu_204_p2            |     +    |      0|  0|   4|           4|           1|
    |tmp3_fu_424_p2         |     +    |      0|  0|  29|          29|          29|
    |tmp_4_fu_219_p2        |     +    |      0|  0|   8|           8|           8|
    |tmp_fu_420_p2          |     +    |      0|  0|  14|          29|          29|
    |tmp_i_32_fu_428_p2     |     +    |      0|  0|  14|          29|          29|
    |exitcond1_i_fu_198_p2  |   icmp   |      0|  0|   2|           4|           5|
    |exitcond2_i_fu_169_p2  |   icmp   |      0|  0|   2|           4|           5|
    |ap_sig_172             |    or    |      0|  0|   1|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  79|         112|         108|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |   1|          4|    1|          4|
    |ap_reg_ppiten_pp0_it4  |   1|          2|    1|          2|
    |i_2_i_reg_147          |   4|          2|    4|          8|
    |k_i_reg_158            |   4|          2|    4|          8|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  10|         10|   10|         22|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |   3|   0|    3|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4                    |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_10_i_reg_554_pp0_iter2  |  16|   0|   16|          0|
    |ap_reg_ppstg_tmp_11_i_reg_559_pp0_iter2  |  16|   0|   16|          0|
    |ap_reg_ppstg_tmp_14_i_reg_574_pp0_iter2  |  16|   0|   16|          0|
    |ap_reg_ppstg_tmp_15_i_reg_579_pp0_iter2  |  16|   0|   16|          0|
    |ap_reg_ppstg_tmp_18_i_reg_594_pp0_iter2  |  16|   0|   16|          0|
    |ap_reg_ppstg_tmp_19_i_reg_599_pp0_iter2  |  16|   0|   16|          0|
    |col_inbuf_addr_reg_520                   |   3|   0|    3|          0|
    |exitcond1_i_reg_525                      |   1|   0|    1|          0|
    |i_2_i_reg_147                            |   4|   0|    4|          0|
    |i_reg_510                                |   4|   0|    4|          0|
    |k_i_reg_158                              |   4|   0|    4|          0|
    |tmp5_reg_639                             |  29|   0|   29|          0|
    |tmp_10_i_reg_554                         |  16|   0|   16|          0|
    |tmp_11_i_reg_559                         |  16|   0|   16|          0|
    |tmp_12_i_reg_564                         |  16|   0|   16|          0|
    |tmp_13_i_reg_569                         |  16|   0|   16|          0|
    |tmp_14_i_reg_574                         |  16|   0|   16|          0|
    |tmp_15_i_reg_579                         |  16|   0|   16|          0|
    |tmp_16_i_reg_584                         |  16|   0|   16|          0|
    |tmp_17_i_reg_589                         |  16|   0|   16|          0|
    |tmp_18_i_reg_594                         |  16|   0|   16|          0|
    |tmp_19_i_reg_599                         |  16|   0|   16|          0|
    |tmp_20_i_reg_604                         |  16|   0|   16|          0|
    |tmp_21_cast_reg_515                      |   4|   0|    8|          4|
    |tmp_21_i_reg_609                         |  16|   0|   16|          0|
    |tmp_23_i_reg_619                         |  16|   0|   16|          0|
    |tmp_2_reg_614                            |  15|   0|   15|          0|
    |tmp_3_i_reg_644                          |  16|   0|   16|          0|
    |tmp_4_reg_534                            |   8|   0|    8|          0|
    |tmp_51_reg_544                           |  16|   0|   16|          0|
    |tmp_52_reg_549                           |  16|   0|   16|          0|
    |tmp_6_2_i_reg_629                        |  29|   0|   29|          0|
    |tmp_6_4_i_reg_634                        |  29|   0|   29|          0|
    |tmp_6_i_reg_624                          |  29|   0|   29|          0|
    |exitcond1_i_reg_525                      |   0|   1|    1|          0|
    |tmp_4_reg_534                            |   0|   8|    8|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 520|   9|  533|          4|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-----------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | dct_Loop_Col_DCT_Loop_proc | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | dct_Loop_Col_DCT_Loop_proc | return value |
|ap_start               |  in |    1| ap_ctrl_hs | dct_Loop_Col_DCT_Loop_proc | return value |
|ap_done                | out |    1| ap_ctrl_hs | dct_Loop_Col_DCT_Loop_proc | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | dct_Loop_Col_DCT_Loop_proc | return value |
|ap_idle                | out |    1| ap_ctrl_hs | dct_Loop_Col_DCT_Loop_proc | return value |
|ap_ready               | out |    1| ap_ctrl_hs | dct_Loop_Col_DCT_Loop_proc | return value |
|col_inbuf_address0     | out |    3|  ap_memory |          col_inbuf         |     array    |
|col_inbuf_ce0          | out |    1|  ap_memory |          col_inbuf         |     array    |
|col_inbuf_q0           |  in |  128|  ap_memory |          col_inbuf         |     array    |
|col_outbuf_i_address0  | out |    6|  ap_memory |        col_outbuf_i        |     array    |
|col_outbuf_i_ce0       | out |    1|  ap_memory |        col_outbuf_i        |     array    |
|col_outbuf_i_we0       | out |    1|  ap_memory |        col_outbuf_i        |     array    |
|col_outbuf_i_d0        | out |   16|  ap_memory |        col_outbuf_i        |     array    |
+-----------------------+-----+-----+------------+----------------------------+--------------+

