Release 14.2 - xst P.28xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: pmodals_led.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pmodals_led.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pmodals_led"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : pmodals_led
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/uvs/Bureau/spi/spi_master.vhd" in Library work.
Architecture logic of Entity spi_master is up to date.
Compiling vhdl file "/home/uvs/Bureau/spi/spi314.vhd" in Library work.
Entity <pmodals_led> compiled.
Entity <pmodals_led> (Architecture <architecture_pmodals_led>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <pmodals_led> in library <work> (architecture <architecture_pmodals_led>).

Analyzing hierarchy for entity <spi_master> in library <work> (architecture <logic>) with generics.
	d_width = 15
	slaves = 1


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <pmodals_led> in library <work> (Architecture <architecture_pmodals_led>).
INFO:Xst:1739 - HDL ADVISOR - "/home/uvs/Bureau/spi/spi314.vhd" line 37: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/uvs/Bureau/spi/spi314.vhd" line 38: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
WARNING:Xst:753 - "/home/uvs/Bureau/spi/spi314.vhd" line 77: Unconnected output port 'mosi' of component 'spi_master'.
INFO:Xst:1739 - HDL ADVISOR - "/home/uvs/Bureau/spi/spi314.vhd" line 45: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/uvs/Bureau/spi/spi314.vhd" line 46: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
Entity <pmodals_led> analyzed. Unit <pmodals_led> generated.

Analyzing generic Entity <spi_master> in library <work> (Architecture <logic>).
	d_width = 15
	slaves = 1
Entity <spi_master> analyzed. Unit <spi_master> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <spi_master>.
    Related source file is "/home/uvs/Bureau/spi/spi_master.vhd".
WARNING:Xst:646 - Signal <slave> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 15-bit register for signal <rx_data>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <ss_n<0>>.
    Found 1-bit tristate buffer for signal <mosi>.
    Found 1-bit register for signal <sclk>.
    Found 1-bit register for signal <assert_data>.
    Found 32-bit register for signal <clk_ratio>.
    Found 5-bit register for signal <clk_toggles>.
    Found 5-bit adder for signal <clk_toggles$addsub0000> created at line 120.
    Found 32-bit comparator not equal for signal <clk_toggles$cmp_ne0000> created at line 114.
    Found 1-bit register for signal <continue>.
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <count$addsub0000> created at line 165.
    Found 32-bit comparator equal for signal <count$cmp_eq0001> created at line 114.
    Found 32-bit 4-to-1 multiplexer for signal <count$mux0001>.
    Found 5-bit register for signal <last_bit_rx>.
    Found 1-bit register for signal <Mtridata_mosi> created at line 71.
    Found 1-bit register for signal <Mtrien_mosi> created at line 71.
    Found 15-bit register for signal <rx_buffer>.
    Found 5-bit adder for signal <rx_buffer$addsub0000> created at line 129.
    Found 5-bit comparator greatequal for signal <rx_buffer$cmp_ge0000> created at line 129.
    Found 5-bit comparator greater for signal <sclk$cmp_gt0000> created at line 124.
    Found 1-bit register for signal <state<0>>.
    Found 15-bit register for signal <tx_buffer>.
    Found 5-bit comparator greatequal for signal <tx_buffer$cmp_ge0000> created at line 134.
    Summary:
	inferred 127 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   5 Comparator(s).
	inferred  32 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <spi_master> synthesized.


Synthesizing Unit <pmodals_led>.
    Related source file is "/home/uvs/Bureau/spi/spi314.vhd".
WARNING:Xst:646 - Signal <spi_data<14:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <spi_data<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 8-bit latch for signal <Led>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <pmodals_led> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 1
 5-bit adder                                           : 2
# Registers                                            : 15
 1-bit register                                        : 8
 15-bit register                                       : 3
 32-bit register                                       : 2
 5-bit register                                        : 2
# Latches                                              : 1
 8-bit latch                                           : 1
# Comparators                                          : 5
 32-bit comparator equal                               : 1
 32-bit comparator not equal                           : 1
 5-bit comparator greatequal                           : 2
 5-bit comparator greater                              : 1
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <last_bit_rx_1> in Unit <ut_spi> is equivalent to the following 29 FFs/Latches, which will be removed : <clk_ratio_0> <clk_ratio_2> <clk_ratio_3> <clk_ratio_6> <clk_ratio_7> <clk_ratio_8> <clk_ratio_9> <clk_ratio_10> <clk_ratio_11> <clk_ratio_12> <clk_ratio_13> <clk_ratio_14> <clk_ratio_15> <clk_ratio_16> <clk_ratio_17> <clk_ratio_18> <clk_ratio_19> <clk_ratio_20> <clk_ratio_21> <clk_ratio_22> <clk_ratio_23> <clk_ratio_24> <clk_ratio_25> <clk_ratio_26> <clk_ratio_27> <clk_ratio_28> <clk_ratio_29> <clk_ratio_30> <clk_ratio_31> 
INFO:Xst:2261 - The FF/Latch <last_bit_rx_0> in Unit <ut_spi> is equivalent to the following 6 FFs/Latches, which will be removed : <last_bit_rx_2> <last_bit_rx_3> <last_bit_rx_4> <clk_ratio_1> <clk_ratio_4> <clk_ratio_5> 
WARNING:Xst:1426 - The value init of the FF/Latch last_bit_rx_0 hinder the constant cleaning in the block ut_spi.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <continue> (without init value) has a constant value of 0 in block <ut_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_buffer_14> (without init value) has a constant value of 0 in block <ut_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_buffer_13> (without init value) has a constant value of 0 in block <ut_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_buffer_12> (without init value) has a constant value of 0 in block <ut_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_buffer_11> (without init value) has a constant value of 0 in block <ut_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_buffer_10> (without init value) has a constant value of 0 in block <ut_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_buffer_9> (without init value) has a constant value of 0 in block <ut_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_buffer_8> (without init value) has a constant value of 0 in block <ut_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_buffer_7> (without init value) has a constant value of 0 in block <ut_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_buffer_6> (without init value) has a constant value of 0 in block <ut_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_buffer_5> (without init value) has a constant value of 0 in block <ut_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_buffer_4> (without init value) has a constant value of 0 in block <ut_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_buffer_3> (without init value) has a constant value of 0 in block <ut_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_buffer_2> (without init value) has a constant value of 0 in block <ut_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_buffer_1> (without init value) has a constant value of 0 in block <ut_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_buffer_0> (without init value) has a constant value of 0 in block <ut_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <last_bit_rx_1> has a constant value of 0 in block <ut_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_mosi> (without init value) has a constant value of 0 in block <ut_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <rx_buffer_12> of sequential type is unconnected in block <ut_spi>.
WARNING:Xst:2677 - Node <rx_buffer_13> of sequential type is unconnected in block <ut_spi>.
WARNING:Xst:2677 - Node <rx_buffer_14> of sequential type is unconnected in block <ut_spi>.
WARNING:Xst:2677 - Node <rx_data_0> of sequential type is unconnected in block <ut_spi>.
WARNING:Xst:2677 - Node <rx_data_1> of sequential type is unconnected in block <ut_spi>.
WARNING:Xst:2677 - Node <rx_data_2> of sequential type is unconnected in block <ut_spi>.
WARNING:Xst:2677 - Node <rx_data_3> of sequential type is unconnected in block <ut_spi>.
WARNING:Xst:2677 - Node <rx_data_12> of sequential type is unconnected in block <ut_spi>.
WARNING:Xst:2677 - Node <rx_data_13> of sequential type is unconnected in block <ut_spi>.
WARNING:Xst:2677 - Node <rx_data_14> of sequential type is unconnected in block <ut_spi>.
WARNING:Xst:1710 - FF/Latch <Mtridata_mosi> (without init value) has a constant value of 0 in block <ut_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <clk_ratio<31:6>> (without init value) have a constant value of 0 in block <spi_master>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 1
 5-bit adder                                           : 2
# Registers                                            : 101
 Flip-Flops                                            : 101
# Latches                                              : 1
 8-bit latch                                           : 1
# Comparators                                          : 5
 32-bit comparator equal                               : 1
 32-bit comparator not equal                           : 1
 5-bit comparator greatequal                           : 2
 5-bit comparator greater                              : 1
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch last_bit_rx_4 hinder the constant cleaning in the block spi_master.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch last_bit_rx_3 hinder the constant cleaning in the block spi_master.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch last_bit_rx_2 hinder the constant cleaning in the block spi_master.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch last_bit_rx_0 hinder the constant cleaning in the block spi_master.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <clk_ratio_5> (without init value) has a constant value of 1 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk_ratio_4> (without init value) has a constant value of 1 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk_ratio_3> (without init value) has a constant value of 0 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk_ratio_2> (without init value) has a constant value of 0 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk_ratio_1> (without init value) has a constant value of 1 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk_ratio_0> (without init value) has a constant value of 0 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <continue> (without init value) has a constant value of 0 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <last_bit_rx_1> has a constant value of 0 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_buffer_14> (without init value) has a constant value of 0 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_buffer_13> (without init value) has a constant value of 0 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_buffer_12> (without init value) has a constant value of 0 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_buffer_11> (without init value) has a constant value of 0 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_buffer_10> (without init value) has a constant value of 0 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_buffer_9> (without init value) has a constant value of 0 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_buffer_8> (without init value) has a constant value of 0 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_buffer_7> (without init value) has a constant value of 0 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_buffer_6> (without init value) has a constant value of 0 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_buffer_5> (without init value) has a constant value of 0 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_buffer_4> (without init value) has a constant value of 0 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_buffer_3> (without init value) has a constant value of 0 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_buffer_2> (without init value) has a constant value of 0 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_buffer_1> (without init value) has a constant value of 0 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_buffer_0> (without init value) has a constant value of 0 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_mosi> (without init value) has a constant value of 0 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <last_bit_rx_0> in Unit <spi_master> is equivalent to the following 3 FFs/Latches, which will be removed : <last_bit_rx_2> <last_bit_rx_3> <last_bit_rx_4> 
WARNING:Xst:2041 - Unit spi_master: 1 internal tristate is replaced by logic (pull-up yes): mosi.

Optimizing unit <pmodals_led> ...

Optimizing unit <spi_master> ...
WARNING:Xst:2677 - Node <ut_spi/rx_data_14> of sequential type is unconnected in block <pmodals_led>.
WARNING:Xst:2677 - Node <ut_spi/rx_data_13> of sequential type is unconnected in block <pmodals_led>.
WARNING:Xst:2677 - Node <ut_spi/rx_data_12> of sequential type is unconnected in block <pmodals_led>.
WARNING:Xst:2677 - Node <ut_spi/rx_data_3> of sequential type is unconnected in block <pmodals_led>.
WARNING:Xst:2677 - Node <ut_spi/rx_data_2> of sequential type is unconnected in block <pmodals_led>.
WARNING:Xst:2677 - Node <ut_spi/rx_data_1> of sequential type is unconnected in block <pmodals_led>.
WARNING:Xst:2677 - Node <ut_spi/rx_data_0> of sequential type is unconnected in block <pmodals_led>.
WARNING:Xst:2677 - Node <ut_spi/rx_buffer_14> of sequential type is unconnected in block <pmodals_led>.
WARNING:Xst:2677 - Node <ut_spi/rx_buffer_13> of sequential type is unconnected in block <pmodals_led>.
WARNING:Xst:2677 - Node <ut_spi/rx_buffer_12> of sequential type is unconnected in block <pmodals_led>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pmodals_led, actual ratio is 1.

Final Macro Processing ...

Processing Unit <pmodals_led> :
	Found 5-bit shift register for signal <ut_spi/rx_buffer_4>.
Unit <pmodals_led> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 59
 Flip-Flops                                            : 59
# Shift Registers                                      : 1
 5-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : pmodals_led.ngr
Top Level Output File Name         : pmodals_led
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 13

Cell Usage :
# BELS                             : 190
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 31
#      LUT2                        : 22
#      LUT2_L                      : 2
#      LUT3                        : 38
#      LUT4                        : 19
#      LUT4_D                      : 1
#      LUT4_L                      : 2
#      MUXCY                       : 39
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 68
#      FDC                         : 1
#      FDCE                        : 8
#      FDE                         : 48
#      FDP                         : 2
#      FDPE                        : 1
#      LDCP                        : 8
# Shift Registers                  : 1
#      SRL16E                      : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 2
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                       63  out of   4656     1%  
 Number of Slice Flip Flops:             60  out of   9312     0%  
 Number of 4 input LUTs:                117  out of   9312     1%  
    Number used as logic:               116
    Number used as Shift registers:       1
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    232     5%  
    IOB Flip Flops:                       8
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF+BUFG              | 8     |
clk                                | BUFGP                  | 61    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 12    |
Led_0__and0000(Led_0__and00001:O)  | NONE(Led_0)            | 1     |
Led_0__and0001(Led_0__and00011:O)  | NONE(Led_0)            | 1     |
Led_1__and0000(Led_1__and00001:O)  | NONE(Led_1)            | 1     |
Led_1__and0001(Led_1__and00011:O)  | NONE(Led_1)            | 1     |
Led_2__and0000(Led_2__and00001:O)  | NONE(Led_2)            | 1     |
Led_2__and0001(Led_2__and00011:O)  | NONE(Led_2)            | 1     |
Led_3__and0000(Led_3__and00001:O)  | NONE(Led_3)            | 1     |
Led_3__and0001(Led_3__and00011:O)  | NONE(Led_3)            | 1     |
Led_4__and0000(Led_4__and00001:O)  | NONE(Led_4)            | 1     |
Led_4__and0001(Led_4__and00011:O)  | NONE(Led_4)            | 1     |
Led_5__and0000(Led_5__and00001:O)  | NONE(Led_5)            | 1     |
Led_5__and0001(Led_5__and00011:O)  | NONE(Led_5)            | 1     |
Led_6__and0000(Led_6__and00001:O)  | NONE(Led_6)            | 1     |
Led_6__and0001(Led_6__and00011:O)  | NONE(Led_6)            | 1     |
Led_7__and0000(Led_7__and00001:O)  | NONE(Led_7)            | 1     |
Led_7__and0001(Led_7__and00011:O)  | NONE(Led_7)            | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.640ns (Maximum Frequency: 177.298MHz)
   Minimum input arrival time before clock: 4.836ns
   Maximum output required time after clock: 4.134ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.640ns (frequency: 177.298MHz)
  Total number of paths / destination ports: 2825 / 117
-------------------------------------------------------------------------
Delay:               5.640ns (Levels of Logic = 10)
  Source:            ut_spi/count_8 (FF)
  Destination:       ut_spi/rx_buffer_11 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ut_spi/count_8 to ut_spi/rx_buffer_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.514   0.532  ut_spi/count_8 (ut_spi/count_8)
     LUT4:I0->O            1   0.612   0.000  ut_spi/count_cmp_eq0001_wg_lut<0> (ut_spi/count_cmp_eq0001_wg_lut<0>)
     MUXCY:S->O            1   0.404   0.000  ut_spi/count_cmp_eq0001_wg_cy<0> (ut_spi/count_cmp_eq0001_wg_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  ut_spi/count_cmp_eq0001_wg_cy<1> (ut_spi/count_cmp_eq0001_wg_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  ut_spi/count_cmp_eq0001_wg_cy<2> (ut_spi/count_cmp_eq0001_wg_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  ut_spi/count_cmp_eq0001_wg_cy<3> (ut_spi/count_cmp_eq0001_wg_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  ut_spi/count_cmp_eq0001_wg_cy<4> (ut_spi/count_cmp_eq0001_wg_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  ut_spi/count_cmp_eq0001_wg_cy<5> (ut_spi/count_cmp_eq0001_wg_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  ut_spi/count_cmp_eq0001_wg_cy<6> (ut_spi/count_cmp_eq0001_wg_cy<6>)
     MUXCY:CI->O          39   0.399   1.078  ut_spi/count_cmp_eq0001_wg_cy<7> (ut_spi/count_cmp_eq0001)
     LUT4:I3->O            9   0.612   0.697  ut_spi/rx_buffer_and000083 (ut_spi/rx_buffer_and0000)
     FDE:CE                    0.483          ut_spi/rx_buffer_5
    ----------------------------------------
    Total                      5.640ns (3.334ns logic, 2.307ns route)
                                       (59.1% logic, 40.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 51 / 50
-------------------------------------------------------------------------
Offset:              4.836ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       ut_spi/rx_buffer_11 (FF)
  Destination Clock: clk rising

  Data Path: reset to ut_spi/rx_buffer_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            19   1.106   1.074  reset_IBUF (reset_IBUF1)
     LUT4_L:I0->LO         1   0.612   0.252  ut_spi/rx_buffer_and000064 (ut_spi/rx_buffer_and000064)
     LUT4:I0->O            9   0.612   0.697  ut_spi/rx_buffer_and000083 (ut_spi/rx_buffer_and0000)
     FDE:CE                    0.483          ut_spi/rx_buffer_5
    ----------------------------------------
    Total                      4.836ns (2.813ns logic, 2.023ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.134ns (Levels of Logic = 1)
  Source:            ut_spi/ss_n_0 (FF)
  Destination:       SPI_CS<0> (PAD)
  Source Clock:      clk rising

  Data Path: ut_spi/ss_n_0 to SPI_CS<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              3   0.514   0.451  ut_spi/ss_n_0 (ut_spi/ss_n_0)
     OBUF:I->O                 3.169          SPI_CS_0_OBUF (SPI_CS<0>)
    ----------------------------------------
    Total                      4.134ns (3.683ns logic, 0.451ns route)
                                       (89.1% logic, 10.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.114ns (Levels of Logic = 1)
  Source:            Led_7 (LATCH)
  Destination:       Led<7> (PAD)
  Source Clock:      reset falling

  Data Path: Led_7 to Led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP:G->Q             1   0.588   0.357  Led_7 (Led_7)
     OBUF:I->O                 3.169          Led_7_OBUF (Led<7>)
    ----------------------------------------
    Total                      4.114ns (3.757ns logic, 0.357ns route)
                                       (91.3% logic, 8.7% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.49 secs
 
--> 


Total memory usage is 512852 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   75 (   0 filtered)
Number of infos    :    7 (   0 filtered)

