Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : top
Version: S-2021.06-SP2
Date   : Fri Dec  8 20:42:23 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:             143.00
  Critical Path Length:  199697984.00
  Critical Path Slack:      302016.00
  Critical Path Clk Period:
                         200000000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               8381
  Buf/Inv Cell Count:            1419
  Buf Cell Count:                   0
  Inv Cell Count:                1419
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      8381
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:
                    4018749561.000000
  Noncombinational Area:     0.000000
  Buf/Inv Area:      324127980.000000
  Total Buffer Area:             0.00
  Total Inverter Area:   324127980.00
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:        4018749561.000000
  Design Area:      4018749561.000000


  Design Rules
  -----------------------------------
  Total Number of Nets:          8445
  Nets With Violations:          8379
  Max Trans Violations:          8379
  Max Cap Violations:               0
  -----------------------------------


  Hostname: kamino.ceid.upatras.gr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    2.23
  Logic Optimization:                  2.48
  Mapping Optimization:               20.66
  -----------------------------------------
  Overall Compile Time:               45.59
  Overall Compile Wall Clock Time:    46.28

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
