
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.034882                       # Number of seconds simulated
sim_ticks                                 34881566697                       # Number of ticks simulated
final_tick                               561185616705                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 297351                       # Simulator instruction rate (inst/s)
host_op_rate                                   375479                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3155093                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903256                       # Number of bytes of host memory used
host_seconds                                 11055.64                       # Real time elapsed on the host
sim_insts                                  3287400816                       # Number of instructions simulated
sim_ops                                    4151164592                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       619776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1608704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1063936                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3297536                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1684608                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1684608                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4842                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12568                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8312                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 25762                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13161                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13161                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58713                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17768009                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        36696                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     46119029                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        51374                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     30501382                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                94535203                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58713                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        36696                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        51374                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             146782                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          48295078                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               48295078                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          48295078                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58713                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17768009                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        36696                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     46119029                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        51374                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     30501382                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              142830282                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                83648842                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31514453                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25709090                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2101970                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13466696                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12437801                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3263563                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92691                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32672855                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             171240893                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31514453                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15701364                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37130933                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10969406                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4689946                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15905906                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       806675                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83343820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.540931                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.338884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46212887     55.45%     55.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3031854      3.64%     59.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4568827      5.48%     64.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3165737      3.80%     68.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2218068      2.66%     71.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2172340      2.61%     73.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1312310      1.57%     75.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2798019      3.36%     78.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17863778     21.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83343820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.376747                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.047140                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33605419                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4918453                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         35453033                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       517082                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8849825                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5310665                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          252                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205084508                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1227                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8849825                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35468870                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         501940                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1715232                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34068327                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2739620                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     199008654                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents       1150367                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       929206                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    279068877                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    926418256                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    926418256                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107078445                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35938                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17152                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          8133851                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18252977                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9347362                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       112153                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3044689                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         185542803                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34239                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148243067                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       294821                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61811619                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    189208272                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           63                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83343820                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.778693                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.915895                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29660428     35.59%     35.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     16624607     19.95%     55.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12225647     14.67%     70.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8026271      9.63%     79.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8034616      9.64%     89.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3901358      4.68%     94.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3438568      4.13%     98.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       646909      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       785416      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83343820                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         808810     71.24%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        160236     14.11%     85.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       166336     14.65%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124006186     83.65%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1872632      1.26%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14570070      9.83%     94.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7777092      5.25%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148243067                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.772207                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1135382                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007659                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381260149                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    247389042                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    144150424                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149378449                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       466896                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7077167                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         6290                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          383                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2240339                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8849825                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         264694                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        48933                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    185577048                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       638338                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18252977                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9347362                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17151                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         41095                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          383                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1281557                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1143038                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2424595                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145526625                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13617937                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2716434                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21209105                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20690847                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7591168                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.739733                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             144212268                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            144150424                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93408023                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265380655                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.723281                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.351978                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     62313072                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2118908                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74493995                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.654686                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.175954                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28363613     38.08%     38.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21389799     28.71%     66.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8079671     10.85%     77.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4526502      6.08%     83.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3843812      5.16%     88.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1717722      2.31%     91.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1645632      2.21%     93.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1120097      1.50%     94.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3807147      5.11%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74493995                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3807147                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256264072                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          380009950                       # The number of ROB writes
system.switch_cpus0.timesIdled                  17903                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 305022                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.836488                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.836488                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.195474                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.195474                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       653584639                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      200498280                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188517605                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                83648842                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30482702                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25011313                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1984206                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12783031                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11881873                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3103530                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85552                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31500623                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             167565672                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30482702                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14985403                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35995706                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10631941                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6417136                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15411282                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       793203                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     82529452                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.494488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.336189                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46533746     56.38%     56.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3598110      4.36%     60.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3144811      3.81%     64.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3388578      4.11%     68.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2942172      3.56%     72.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1543444      1.87%     74.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1014318      1.23%     75.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2670765      3.24%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17693508     21.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     82529452                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364413                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.003204                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33135695                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6008100                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34239689                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       536306                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8609661                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4986896                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6343                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     198677071                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        50033                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8609661                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34779440                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2593231                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       761654                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33101426                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2684029                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     191957507                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        12668                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1672849                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       740150                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          108                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    266660103                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    895118695                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    895118695                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    165475425                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       101184610                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33056                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17306                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7143211                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18939786                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9872408                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       241568                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3128484                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         180942178                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        33033                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        145407378                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       278046                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     60007495                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    183375554                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1533                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     82529452                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.761885                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.909996                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29206497     35.39%     35.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17554740     21.27%     56.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11759084     14.25%     70.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7516882      9.11%     80.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7419429      8.99%     89.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4351518      5.27%     94.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3344331      4.05%     98.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       733236      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       643735      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     82529452                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1065273     69.82%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            38      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        201361     13.20%     83.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       258962     16.97%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119572902     82.23%     82.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1984101      1.36%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15750      0.01%     83.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15520804     10.67%     94.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8313821      5.72%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     145407378                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.738307                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1525634                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.010492                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    375147887                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    240983752                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141333060                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     146933012                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       258314                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6900360                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          486                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1064                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2237679                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          581                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8609661                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1844371                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       159918                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    180975211                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       312112                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18939786                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9872408                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17283                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        115617                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         7619                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1064                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1214444                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1110117                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2324561                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    142878047                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14585877                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2529330                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22665240                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20245552                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8079363                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.708070                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141478087                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141333060                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92194092                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        257430670                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.689600                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358132                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98382077                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120432699                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     60545466                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31500                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2008894                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     73919791                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.629235                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.173118                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29359907     39.72%     39.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20108429     27.20%     66.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8235737     11.14%     78.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4219850      5.71%     83.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3624661      4.90%     88.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1785883      2.42%     91.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1961819      2.65%     93.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       993767      1.34%     95.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3629738      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     73919791                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98382077                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120432699                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19674151                       # Number of memory references committed
system.switch_cpus1.commit.loads             12039422                       # Number of loads committed
system.switch_cpus1.commit.membars              15750                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17285091                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108355479                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2372293                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3629738                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           251268218                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          370574103                       # The number of ROB writes
system.switch_cpus1.timesIdled                  40536                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1119390                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98382077                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120432699                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98382077                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.850245                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.850245                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.176132                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.176132                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       645201141                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193847250                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      186425576                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31500                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                83648842                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30603455                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24892581                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2045665                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13082163                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12065016                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3145229                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        90103                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33863766                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             167179209                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30603455                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15210245                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35119387                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10495615                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5167784                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         16546062                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       810011                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     82565973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.494540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.300526                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47446586     57.47%     57.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1884659      2.28%     59.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2452109      2.97%     62.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3728056      4.52%     67.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3614687      4.38%     71.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2752629      3.33%     74.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1633998      1.98%     76.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2460824      2.98%     79.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16592425     20.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     82565973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.365856                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.998584                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34989780                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5052969                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33844486                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       263946                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8414791                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5192630                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     199989287                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1325                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8414791                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36828636                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1014274                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1343582                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32226464                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2738219                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     194191775                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          801                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1184234                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       859598                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           27                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    270551825                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    904399158                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    904399158                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    168286556                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       102265219                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        41466                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        23438                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7742164                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17993737                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9549576                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       184977                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3314863                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         180501401                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        39322                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        145432521                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       270710                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     58673001                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    178362737                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6462                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     82565973                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.761410                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.896636                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28514977     34.54%     34.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18201945     22.05%     56.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11819102     14.31%     70.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7990166      9.68%     80.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7484766      9.07%     89.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3997810      4.84%     94.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2940454      3.56%     98.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       882988      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       733765      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     82565973                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         715153     69.27%     69.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             6      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        147413     14.28%     83.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       169814     16.45%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121022499     83.22%     83.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2054276      1.41%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16429      0.01%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14355266      9.87%     94.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7984051      5.49%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     145432521                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.738608                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1032386                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007099                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    374734110                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    239214542                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    141341684                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     146464907                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       491524                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6888158                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2139                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          864                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2431055                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           93                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8414791                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         594018                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        97252                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    180540723                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1174379                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17993737                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9549576                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22892                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         73409                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          864                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1254279                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1150766                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2405045                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    142633920                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13511169                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2798600                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21316052                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19977789                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7804883                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.705151                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             141379344                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            141341684                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         90814592                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        255026518                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.689703                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356099                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98558248                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121132109                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     59408887                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32860                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2079647                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74151182                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.633583                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.152376                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28437468     38.35%     38.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21382718     28.84%     67.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7867189     10.61%     77.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4505504      6.08%     83.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3768659      5.08%     88.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1886567      2.54%     91.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1822155      2.46%     93.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       789276      1.06%     95.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3691646      4.98%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74151182                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98558248                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121132109                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18224100                       # Number of memory references committed
system.switch_cpus2.commit.loads             11105579                       # Number of loads committed
system.switch_cpus2.commit.membars              16430                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17372863                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109184490                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2471609                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3691646                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           251000532                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          369501252                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32785                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1082869                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98558248                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121132109                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98558248                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.848725                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.848725                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.178238                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.178238                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       641864086                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      195225866                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      184731488                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32860                       # number of misc regfile writes
system.l2.replacements                          25762                       # number of replacements
system.l2.tagsinuse                      32767.977319                       # Cycle average of tags in use
system.l2.total_refs                          1648376                       # Total number of references to valid blocks.
system.l2.sampled_refs                          58530                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.162925                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           873.011204                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     14.516462                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2263.768008                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.517721                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   6187.630471                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.943658                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   3919.651229                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3771.879488                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           9029.510288                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           6687.548789                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.026642                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000443                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.069085                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000260                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.188831                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000364                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.119618                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.115109                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.275559                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.204088                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        28232                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        82175                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        43333                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  153740                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            54960                       # number of Writeback hits
system.l2.Writeback_hits::total                 54960                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        28232                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        82175                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        43333                       # number of demand (read+write) hits
system.l2.demand_hits::total                   153740                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        28232                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        82175                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        43333                       # number of overall hits
system.l2.overall_hits::total                  153740                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4842                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        12568                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         8305                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 25755                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   7                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4842                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        12568                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         8312                       # number of demand (read+write) misses
system.l2.demand_misses::total                  25762                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4842                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        12568                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         8312                       # number of overall misses
system.l2.overall_misses::total                 25762                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       709456                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    263713163                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       474841                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    665353211                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       579346                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    432972578                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1363802595                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       305894                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        305894                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       709456                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    263713163                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       474841                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    665353211                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       579346                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    433278472                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1364108489                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       709456                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    263713163                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       474841                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    665353211                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       579346                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    433278472                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1364108489                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        33074                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        94743                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        51638                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              179495                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        54960                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             54960                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 7                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        33074                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        94743                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        51645                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               179502                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        33074                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        94743                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        51645                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              179502                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.146399                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.132654                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.160831                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.143486                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.146399                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.132654                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.160945                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.143519                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.146399                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.132654                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.160945                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.143519                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst        44341                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 54463.685048                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 47484.100000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 52940.261856                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 41381.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 52133.964840                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52952.925451                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 43699.142857                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 43699.142857                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst        44341                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 54463.685048                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 47484.100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 52940.261856                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 41381.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 52126.861405                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52950.411032                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst        44341                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 54463.685048                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 47484.100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 52940.261856                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 41381.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 52126.861405                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52950.411032                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                13161                       # number of writebacks
system.l2.writebacks::total                     13161                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4842                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        12568                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         8305                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            25755                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              7                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4842                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        12568                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         8312                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             25762                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4842                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        12568                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         8312                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            25762                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       616518                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    235755259                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       417406                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    593056597                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       497997                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    384666219                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1215009996                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       263964                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       263964                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       616518                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    235755259                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       417406                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    593056597                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       497997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    384930183                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1215273960                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       616518                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    235755259                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       417406                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    593056597                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       497997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    384930183                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1215273960                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.146399                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.132654                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.160831                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.143486                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.146399                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.132654                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.160945                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.143519                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.146399                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.132654                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.160945                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.143519                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38532.375000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 48689.644568                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 41740.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47187.825987                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 35571.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 46317.425527                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47175.693885                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 37709.142857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 37709.142857                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38532.375000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 48689.644568                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 41740.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 47187.825987                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 35571.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 46310.176011                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47173.121652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38532.375000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 48689.644568                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 41740.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 47187.825987                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 35571.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 46310.176011                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47173.121652                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.996224                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015913539                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2198947.054113                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.996224                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025635                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15905887                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15905887                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15905887                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15905887                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15905887                       # number of overall hits
system.cpu0.icache.overall_hits::total       15905887                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       922361                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       922361                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       922361                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       922361                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       922361                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       922361                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15905906                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15905906                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15905906                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15905906                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15905906                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15905906                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 48545.315789                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 48545.315789                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 48545.315789                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 48545.315789                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 48545.315789                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 48545.315789                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       741798                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       741798                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       741798                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       741798                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       741798                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       741798                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 46362.375000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 46362.375000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 46362.375000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 46362.375000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 46362.375000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 46362.375000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 33074                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163643357                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33330                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4909.791689                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.414981                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.585019                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903965                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096035                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10362745                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10362745                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17123                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17123                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17435594                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17435594                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17435594                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17435594                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        67688                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        67688                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        67688                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         67688                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        67688                       # number of overall misses
system.cpu0.dcache.overall_misses::total        67688                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1824688111                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1824688111                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1824688111                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1824688111                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1824688111                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1824688111                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10430433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10430433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17503282                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17503282                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17503282                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17503282                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006489                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006489                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003867                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003867                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003867                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003867                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 26957.335288                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26957.335288                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 26957.335288                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26957.335288                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 26957.335288                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26957.335288                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9524                       # number of writebacks
system.cpu0.dcache.writebacks::total             9524                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        34614                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        34614                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        34614                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        34614                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        34614                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        34614                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        33074                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        33074                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        33074                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        33074                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        33074                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        33074                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    521376389                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    521376389                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    521376389                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    521376389                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    521376389                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    521376389                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003171                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003171                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001890                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001890                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001890                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001890                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 15763.935085                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15763.935085                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 15763.935085                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15763.935085                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 15763.935085                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15763.935085                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               549.997733                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009025241                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1834591.347273                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.997733                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.016022                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.881407                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15411269                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15411269                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15411269                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15411269                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15411269                       # number of overall hits
system.cpu1.icache.overall_hits::total       15411269                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.cpu1.icache.overall_misses::total           13                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       651516                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       651516                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       651516                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       651516                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       651516                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       651516                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15411282                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15411282                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15411282                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15411282                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15411282                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15411282                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 50116.615385                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50116.615385                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 50116.615385                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50116.615385                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 50116.615385                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50116.615385                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       517426                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       517426                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       517426                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       517426                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       517426                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       517426                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51742.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51742.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 51742.600000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51742.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 51742.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51742.600000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 94743                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               190596944                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 94999                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2006.304740                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.647788                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.352212                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.916593                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.083407                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     11473722                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11473722                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7603079                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7603079                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16602                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16602                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15750                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15750                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19076801                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19076801                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19076801                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19076801                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       353045                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       353045                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           45                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       353090                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        353090                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       353090                       # number of overall misses
system.cpu1.dcache.overall_misses::total       353090                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   9737688001                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9737688001                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      1860289                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1860289                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   9739548290                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9739548290                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   9739548290                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9739548290                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11826767                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11826767                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7603124                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7603124                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16602                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16602                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15750                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15750                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19429891                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19429891                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19429891                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19429891                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.029851                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029851                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000006                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.018173                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018173                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.018173                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018173                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27582.002297                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27582.002297                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 41339.755556                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 41339.755556                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 27583.755671                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 27583.755671                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 27583.755671                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27583.755671                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21520                       # number of writebacks
system.cpu1.dcache.writebacks::total            21520                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       258302                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       258302                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           45                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       258347                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       258347                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       258347                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       258347                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        94743                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        94743                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        94743                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        94743                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        94743                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        94743                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1456009246                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1456009246                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1456009246                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1456009246                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1456009246                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1456009246                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008011                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008011                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004876                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004876                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004876                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004876                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15367.987566                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15367.987566                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15367.987566                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15367.987566                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15367.987566                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15367.987566                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               496.997215                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013407840                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2039049.979879                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997215                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.796470                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16546045                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16546045                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16546045                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16546045                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16546045                       # number of overall hits
system.cpu2.icache.overall_hits::total       16546045                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       748000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       748000                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       748000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       748000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       748000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       748000                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16546062                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16546062                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16546062                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16546062                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16546062                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16546062                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst        44000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total        44000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst        44000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total        44000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst        44000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total        44000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       614018                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       614018                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       614018                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       614018                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       614018                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       614018                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 43858.428571                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 43858.428571                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 43858.428571                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 43858.428571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 43858.428571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 43858.428571                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 51645                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               172882664                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 51901                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3331.008343                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.274642                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.725358                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911229                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088771                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10279297                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10279297                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7081736                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7081736                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17393                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17393                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16430                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16430                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17361033                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17361033                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17361033                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17361033                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       132053                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       132053                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2914                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2914                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       134967                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        134967                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       134967                       # number of overall misses
system.cpu2.dcache.overall_misses::total       134967                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4304993224                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4304993224                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    171260681                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    171260681                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4476253905                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4476253905                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4476253905                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4476253905                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10411350                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10411350                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7084650                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7084650                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17393                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17393                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16430                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16430                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17496000                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17496000                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17496000                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17496000                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012684                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012684                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000411                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000411                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007714                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007714                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007714                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007714                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32600.495437                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32600.495437                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 58771.681881                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 58771.681881                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 33165.543466                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 33165.543466                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 33165.543466                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 33165.543466                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       359476                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 35947.600000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        23916                       # number of writebacks
system.cpu2.dcache.writebacks::total            23916                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        80415                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        80415                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         2907                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2907                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        83322                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        83322                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        83322                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        83322                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        51638                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        51638                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        51645                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        51645                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        51645                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        51645                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    837836041                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    837836041                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       312894                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       312894                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    838148935                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    838148935                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    838148935                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    838148935                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004960                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004960                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002952                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002952                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002952                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002952                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 16225.183799                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16225.183799                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 44699.142857                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 44699.142857                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 16229.043179                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16229.043179                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 16229.043179                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16229.043179                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
