static void F_1 ( T_1 * V_1 )\r\n{\r\nif ( V_1 ) {\r\nF_2 ( V_1 ) ;\r\nV_1 = NULL ;\r\n}\r\n}\r\nstatic void F_3 ( T_2 * V_2 )\r\n{\r\nif ( V_2 ) {\r\nF_4 ( V_2 ) ;\r\nV_2 = NULL ;\r\n}\r\n}\r\nvoid F_5 ( void )\r\n{\r\nif ( V_3 )\r\nreturn;\r\nif ( V_4 )\r\nF_1 ( V_5 ) ;\r\nif ( V_6 )\r\nF_1 ( V_7 ) ;\r\nF_3 ( V_8 ) ;\r\nF_3 ( V_9 ) ;\r\nF_3 ( V_10 ) ;\r\nF_3 ( V_6 ) ;\r\nF_3 ( V_11 ) ;\r\nF_3 ( V_12 ) ;\r\nF_3 ( V_4 ) ;\r\n}\r\nvoid F_6 ( int V_13 , char * line )\r\n{\r\nF_7 ( V_10 , 0 , V_13 , L_1 , line ) ;\r\nF_8 ( V_10 ) ;\r\n}\r\nvoid F_9 ( void )\r\n{\r\nint V_14 = 1 ;\r\nif ( V_3 )\r\nreturn;\r\nF_10 ( V_15 , V_16 , V_17 ) ;\r\nF_11 ( V_16 , V_17 ) ;\r\nV_8 = F_12 ( V_15 , V_18 , V_17 , 0 , 0 ) ;\r\nV_14 += V_18 ;\r\nV_9 = F_12 ( V_15 , V_19 , V_17 , V_14 , 0 ) ;\r\nV_14 += V_19 ;\r\nV_6 = F_12 ( V_15 , V_20 . V_21 + 3 , V_17 ,\r\nV_14 , 0 ) ;\r\nV_14 += V_20 . V_21 + 3 ;\r\nV_4 = F_12 ( V_15 , V_20 . V_21 + 5 , V_17 - 50 ,\r\nV_22 , V_23 ) ;\r\nV_12 = F_12 ( V_15 , V_20 . V_24 *\r\nV_25 + 3 , V_17 , V_14 , 0 ) ;\r\nV_14 += V_20 . V_24 * V_25 + 3 ;\r\nV_11 = F_12 ( V_15 , 4 , V_17 , V_14 , 0 ) ;\r\nF_13 ( V_6 , TRUE ) ;\r\nV_26 = V_17 - 18 ;\r\nV_10 = F_12 ( V_15 , 1 , V_17 , V_16 - 1 , 0 ) ;\r\nstrcpy ( V_27 [ 0 ] , L_2 ) ;\r\nstrcpy ( V_27 [ 1 ] , L_3 ) ;\r\nF_14 ( V_10 , 1 , 30 ) ;\r\nV_7 = F_15 ( V_6 ) ;\r\nif ( ! V_7 )\r\nF_16 ( V_28 , L_4 ) ;\r\nelse {\r\nif ( V_4 ) {\r\nV_5 = F_15 ( V_4 ) ;\r\nif ( ! V_5 )\r\nF_16 ( V_28 , L_5 ) ;\r\nelse {\r\nF_17 ( V_7 , V_5 ) ;\r\nF_17 ( V_5 , V_7 ) ;\r\nV_29 = V_7 ;\r\n}\r\n} else\r\nF_16 ( V_30 , L_6 ) ;\r\n}\r\nF_18 () ;\r\nF_19 ( V_15 ) ;\r\nF_20 () ;\r\n}\r\nvoid F_21 ( int V_31 )\r\n{\r\nF_5 () ;\r\nF_22 () ;\r\nF_20 () ;\r\nF_23 () ;\r\nF_10 ( V_15 , V_16 , V_17 ) ;\r\nF_9 () ;\r\nF_24 ( 1 ) ;\r\nF_16 ( V_28 , L_7 ,\r\nV_31 , V_16 , V_17 ) ;\r\nsignal ( V_32 , F_21 ) ;\r\n}\r\nvoid F_25 ( void )\r\n{\r\nint V_33 , V_34 , V_13 , V_35 = 0 ;\r\nif ( V_3 || ! V_6 )\r\nreturn;\r\nF_19 ( V_6 ) ;\r\nF_26 ( V_6 , V_36 ) ;\r\nF_7 ( V_6 , 1 , 1 ,\r\nL_8 ) ;\r\nF_27 ( V_6 , V_36 ) ;\r\nfor ( V_34 = 0 ; V_34 < V_20 . V_21 ; V_34 ++ ) {\r\nF_7 ( V_6 , V_34 + 2 , 1 ,\r\nL_9 ,\r\nV_20 . V_37 [ V_34 ] . V_38 ,\r\nV_20 . V_37 [ V_34 ] . type ,\r\nV_20 . V_37 [ V_34 ] . V_39 ,\r\nV_20 . V_37 [ V_34 ] . V_40 ) ;\r\n}\r\nfor ( V_33 = 0 ; V_33 < V_20 . V_24 ; V_33 ++ ) {\r\nint V_41 = V_20 . V_42 [ V_33 ] . V_38 ;\r\nfor ( V_34 = 0 ; V_34 < V_20 . V_21 ; V_34 ++ ) {\r\nint V_43 ;\r\nV_35 = V_34 ;\r\nV_13 = V_41 * V_44 + V_45 ;\r\nF_28 ( V_6 , V_35 + 2 , V_13 ,\r\nV_44 - 1 , V_46 , false ) ;\r\nF_7 ( V_6 , V_35 + 2 , V_13 - 1 , L_10 ) ;\r\nif ( V_20 . V_42 [ V_33 ] . V_47 ) {\r\nV_43 = V_20 . V_37 [ V_34 ] . V_38 ;\r\nunsigned long V_48 =\r\nV_20 . V_42 [ V_33 ] . V_48 [ V_43 ] ;\r\nint V_49 = 0 ;\r\nF_16 ( V_28 ,\r\nL_11 ,\r\nV_33 , V_34 , V_48 , V_35 ,\r\nV_20 . V_42 [ V_33 ] . V_47 ) ;\r\nwhile ( V_48 >>= 1 ) {\r\nV_49 ++ ;\r\nif ( ! ( V_48 & 1 ) )\r\ncontinue;\r\nF_7 ( V_6 ,\r\nV_35 + 2 ,\r\nV_13 + V_20 . V_42 [ V_33 ] . V_50 -\r\nV_49 - 1 , L_12 ) ;\r\n}\r\n}\r\n}\r\n}\r\nF_29 ( V_6 , 0 , 0 , 0 , 0 , 0 , 0 , 0 , 0 ) ;\r\nF_26 ( V_6 , V_36 ) ;\r\nF_7 ( V_6 , 0 , V_17 / 2 - sizeof( V_51 ) ,\r\nV_51 ) ;\r\nF_27 ( V_6 , V_36 ) ;\r\nF_8 ( V_6 ) ;\r\n}\r\nvoid F_30 ( void )\r\n{\r\nint V_34 , V_13 = 0 , V_35 = 0 ;\r\nT_2 * V_52 = V_4 ;\r\nif ( V_3 || ! V_52 )\r\nreturn;\r\nF_19 ( V_52 ) ;\r\nF_31 ( V_52 , 0 , 0 ) ;\r\nF_7 ( V_52 , 0 , V_17 / 4 , V_53 ) ;\r\nfor ( V_34 = 0 ; V_34 <= V_20 . V_21 ; V_34 ++ ) {\r\nV_35 = V_34 % V_54 ;\r\nif ( V_35 == 0 && V_34 != 0 )\r\nV_13 += 20 ;\r\nif ( V_34 == V_20 . V_21 )\r\nF_7 ( V_52 , V_35 + 1 , V_13 + 1 , L_13 , 'A' + V_34 , L_14 ) ;\r\nelse\r\nF_7 ( V_52 , V_35 + 1 , V_13 + 1 , L_15 , 'A' + V_34 ,\r\nV_20 . V_37 [ V_34 ] . type , V_20 . V_37 [ V_34 ] . V_38 ) ;\r\n}\r\nF_26 ( V_52 , V_36 ) ;\r\nF_7 ( V_52 , V_54 + 1 , 1 , L_16 ) ;\r\nF_27 ( V_52 , V_36 ) ;\r\nF_7 ( V_52 , V_20 . V_21 + 3 , 1 ,\r\nL_17 ) ;\r\nF_8 ( V_4 ) ;\r\n}\r\nvoid F_32 ( char * V_55 , int V_35 , int V_13 )\r\n{\r\nT_2 * V_52 = V_4 ;\r\nF_7 ( V_52 , V_35 , V_13 , L_1 , V_55 ) ;\r\n}\r\nvoid F_33 ( void )\r\n{\r\nunsigned long V_56 ;\r\nF_34 ( & V_56 ) ;\r\nif ( V_3 || ! V_11 )\r\nreturn;\r\nF_19 ( V_11 ) ;\r\nF_7 ( V_11 , 1 , 1 ,\r\nL_18 ,\r\nV_57 . V_58 , V_57 . V_59 , V_57 . V_60 , V_57 . V_61 ) ;\r\nF_7 ( V_11 , 2 , 1 ,\r\nL_19 ,\r\nV_57 . V_62 , V_63 , V_64 ) ;\r\nF_29 ( V_11 , 0 , 0 , 0 , 0 , 0 , 0 , 0 , 0 ) ;\r\nF_26 ( V_11 , V_36 ) ;\r\nF_7 ( V_11 , 0 , V_17 / 2 - sizeof( V_65 ) ,\r\nV_65 ) ;\r\nF_27 ( V_11 , V_36 ) ;\r\nF_8 ( V_11 ) ;\r\n}\r\nvoid F_35 ( void )\r\n{\r\nif ( V_3 )\r\nreturn;\r\nF_36 () ;\r\nF_37 () ;\r\nF_38 ( V_15 , TRUE ) ;\r\nF_39 () ;\r\nF_40 () ;\r\nF_41 () ;\r\nF_42 ( 0 ) ;\r\nF_43 () ;\r\nF_44 ( V_66 , V_67 , V_68 ) ;\r\nF_44 ( V_69 , V_68 , V_67 ) ;\r\nF_44 ( V_70 , V_68 , V_71 ) ;\r\nF_44 ( V_72 , V_67 , V_71 ) ;\r\nF_44 ( V_73 , V_67 , V_74 ) ;\r\nF_44 ( V_75 , V_67 , V_76 ) ;\r\nF_44 ( V_77 , V_67 , V_78 ) ;\r\nF_44 ( V_79 , V_67 , V_68 ) ;\r\n}\r\nvoid F_45 ( void )\r\n{\r\nint V_33 ;\r\nint V_13 = 0 ;\r\nif ( V_3 || ! V_8 )\r\nreturn;\r\nF_46 ( V_8 , F_47 ( V_69 ) ) ;\r\nF_48 ( V_8 , F_47 ( V_69 ) ) ;\r\nF_19 ( V_8 ) ;\r\nF_7 ( V_8 , 0 , 0 ,\r\nL_20 , V_80 ) ;\r\nF_8 ( V_8 ) ;\r\nF_19 ( V_10 ) ;\r\nfor ( V_33 = 0 ; V_33 < 10 ; V_33 ++ ) {\r\nif ( strlen ( V_27 [ V_33 ] ) == 0 )\r\ncontinue;\r\nF_26 ( V_10 , V_81 ) ;\r\nF_7 ( V_10 , 0 , V_13 , L_1 , V_27 [ V_33 ] ) ;\r\nF_27 ( V_10 , V_81 ) ;\r\nV_13 += strlen ( V_27 [ V_33 ] ) + 1 ;\r\n}\r\nF_8 ( V_10 ) ;\r\n}\r\nstatic void F_49 ( int V_82 )\r\n{\r\nchar V_55 [ 32 ] ;\r\nint V_83 ;\r\nchar V_84 [ 256 ] ;\r\nT_2 * V_52 = V_4 ;\r\nF_50 () ;\r\nF_38 ( V_52 , TRUE ) ;\r\nF_51 ( V_52 , V_55 , 31 ) ;\r\nV_83 = atoi ( V_55 ) ;\r\nif ( V_82 == V_20 . V_21 ) {\r\nsnprintf ( V_55 , 31 , L_21 , V_83 ,\r\nV_85 , V_86 ) ;\r\nif ( V_83 < V_85 || V_83 > V_86 )\r\nF_6 ( 40 , V_55 ) ;\r\nelse {\r\nV_57 . V_62 = V_83 ;\r\nsnprintf ( V_55 , 31 , L_22 , V_83 ) ;\r\nF_6 ( 40 , V_55 ) ;\r\n}\r\n} else {\r\nsnprintf ( V_84 , 256 , L_23 , V_87 ,\r\nV_88 , V_20 . V_37 [ V_82 ] . V_38 ) ;\r\nF_52 ( V_84 , L_24 , V_83 ) ;\r\n}\r\nF_41 () ;\r\nV_89 = 0 ;\r\nF_53 () ;\r\nF_33 () ;\r\nV_29 = ( T_1 * ) F_54 ( V_29 ) ;\r\nF_55 ( V_29 ) ;\r\n}\r\nstatic void F_56 ( int V_82 )\r\n{\r\nchar V_55 [ 48 ] ;\r\nint V_90 = 0 ;\r\nint V_91 = 0 ;\r\nif ( ( V_82 >= 'A' && V_82 <= 'A' + V_20 . V_21 ) ||\r\n( V_82 >= 'a' && V_82 <= 'a' + V_20 . V_21 ) ) {\r\nV_90 = ( V_82 < 'a' ) ? 'A' : 'a' ;\r\nV_91 = V_82 - V_90 ;\r\nif ( V_20 . V_21 == V_91 )\r\nsnprintf ( V_55 , sizeof( V_55 ) , L_25 ) ;\r\nelse\r\nsnprintf ( V_55 , sizeof( V_55 ) , L_26 ,\r\nV_20 . V_37 [ V_91 ] . type ,\r\nV_20 . V_37 [ V_91 ] . V_38 ) ;\r\nF_32 ( V_55 , V_54 + 2 , 2 ) ;\r\nF_49 ( V_91 ) ;\r\n} else {\r\nsnprintf ( V_55 , sizeof( V_55 ) , L_27 , V_82 ) ;\r\nF_32 ( V_55 , 8 , 2 ) ;\r\n}\r\n}\r\nvoid * F_57 ( void * V_92 )\r\n{\r\nint V_82 ;\r\nF_38 ( V_6 , TRUE ) ;\r\nwhile ( ( V_82 = F_58 ( V_6 ) ) != V_93 ) {\r\nif ( V_94 )\r\nbreak;\r\nif ( ! V_7 || ! V_5 ||\r\n! V_6 ||\r\n! V_4 ) {\r\ncontinue;\r\n}\r\nF_59 ( & V_95 ) ;\r\nif ( V_89 ) {\r\nF_56 ( V_82 ) ;\r\nif ( V_82 == 'q' || V_82 == 'Q' )\r\nV_82 = 0 ;\r\n}\r\nswitch ( V_82 ) {\r\ncase V_96 :\r\nF_31 ( V_6 , 10 , 0 ) ;\r\nbreak;\r\ncase 9 :\r\nV_29 = ( T_1 * ) F_54 ( V_29 ) ;\r\nF_55 ( V_29 ) ;\r\nif ( V_29 == V_5 ) {\r\nV_89 = 1 ;\r\nF_30 () ;\r\n} else {\r\nV_89 = 0 ;\r\nF_53 () ;\r\nF_33 () ;\r\n}\r\nbreak;\r\ncase 'q' :\r\ncase 'Q' :\r\nV_94 = 1 ;\r\nbreak;\r\n}\r\nF_60 () ;\r\nF_18 () ;\r\nF_61 ( & V_95 ) ;\r\n}\r\nif ( V_92 )\r\n* ( int * ) V_92 = 0 ;\r\nreturn NULL ;\r\n}\r\nstatic void F_28 ( T_2 * V_2 , int V_35 , int V_97 , int V_98 , unsigned long V_99 ,\r\nbool V_100 )\r\n{\r\nF_62 ( V_2 , V_35 , V_97 , V_99 ) ;\r\nF_63 ( V_2 , V_99 , V_98 ) ;\r\nif ( V_100 )\r\nF_62 ( V_2 , V_35 , V_101 + V_102 , ']' ) ;\r\n}\r\nstatic char F_64 ( int type )\r\n{\r\nswitch ( type ) {\r\ncase V_103 : return 'C' ;\r\ncase V_104 : return 'H' ;\r\ncase V_105 : return 'P' ;\r\ncase V_106 : return 'A' ;\r\ndefault:\r\nreturn '?' ;\r\n}\r\n}\r\nstatic void F_65 ( int V_107 , int V_35 )\r\n{\r\nint V_34 ;\r\nint V_13 ;\r\nfor ( V_34 = 0 ; V_34 < V_20 . V_42 [ V_107 ] . V_50 ; V_34 ++ ) {\r\nV_13 = V_20 . V_42 [ V_107 ] . V_108 [ V_34 ] . V_109 / 1000 ;\r\nF_7 ( V_12 , V_35 + 0 , V_13 + V_102 ,\r\nL_28 , F_64 ( V_20 . V_42 [ V_107 ] . V_108 [ V_34 ] . type ) ,\r\nV_13 ) ;\r\nF_16 ( V_30 , L_29 , V_110 ,\r\nV_107 , V_34 , V_20 . V_42 [ V_107 ] . V_108 [ V_34 ] . V_109 ) ;\r\n}\r\n}\r\nvoid F_53 ( void )\r\n{\r\nint V_33 ;\r\nif ( V_3 || ! V_12 )\r\nreturn;\r\nF_19 ( V_12 ) ;\r\nF_26 ( V_12 , V_36 ) ;\r\nF_7 ( V_12 , 0 , V_17 / 2 - sizeof( V_111 ) ,\r\nV_111 ) ;\r\nF_27 ( V_12 , V_36 ) ;\r\nfor ( V_33 = 10 ; V_33 < V_101 ; V_33 += 10 )\r\nF_7 ( V_12 , 1 , V_33 + V_102 , L_30 , V_33 ) ;\r\nfor ( V_33 = 0 ; V_33 < V_20 . V_24 ; V_33 ++ ) {\r\nint V_109 = V_112 [ V_113 ] . V_109 [ V_33 ] / 1000 ;\r\nint V_35 = 0 ;\r\nV_35 = V_33 * V_25 + 2 ;\r\nF_7 ( V_12 , V_35 , 1 , L_31 ,\r\nV_20 . V_42 [ V_33 ] . type ,\r\nV_20 . V_42 [ V_33 ] . V_38 , V_109 ) ;\r\nF_28 ( V_12 , V_35 , V_102 , V_109 , V_114 ,\r\ntrue ) ;\r\nF_65 ( V_33 , V_35 ) ;\r\n}\r\nF_29 ( V_12 , 0 , 0 , 0 , 0 , 0 , 0 , 0 , 0 ) ;\r\nF_8 ( V_12 ) ;\r\n}\r\nvoid F_66 ( void )\r\n{\r\nint V_33 , V_34 ;\r\nchar V_115 [ 512 ] ;\r\nif ( V_3 || ! V_9 )\r\nreturn;\r\nF_19 ( V_9 ) ;\r\nmemset ( V_115 , 0 , sizeof( V_115 ) ) ;\r\nF_26 ( V_9 , V_36 ) ;\r\nF_7 ( V_9 , 1 , 1 , L_32 ) ;\r\nF_27 ( V_9 , V_36 ) ;\r\nF_7 ( V_9 , 1 , V_45 , L_1 , V_115 ) ;\r\nF_26 ( V_9 , V_36 ) ;\r\nF_7 ( V_9 , 2 , 1 , L_33 ) ;\r\nF_27 ( V_9 , V_36 ) ;\r\nfor ( V_33 = 0 ; V_33 < V_20 . V_24 ; V_33 ++ ) {\r\nint V_116 = V_20 . V_42 [ V_33 ] . V_38 ;\r\nF_7 ( V_9 , 1 ,\r\nV_45 + V_44 * V_116 , L_34 ,\r\nV_20 . V_42 [ V_33 ] . type , V_20 . V_42 [ V_33 ] . V_38 ) ;\r\nfor ( V_34 = V_20 . V_42 [ V_33 ] . V_50 - 1 ; V_34 >= 0 ; V_34 -- ) {\r\nchar type ;\r\nint V_117 ;\r\nV_117 = V_20 . V_42 [ V_33 ] . V_50 - V_34 - 1 ;\r\ntype = F_64 ( V_20 . V_42 [ V_33 ] . V_108 [ V_34 ] . type ) ;\r\nF_62 ( V_9 , 2 ,\r\nV_116 * V_44 + V_45 +\r\nV_117 , type ) ;\r\nF_16 ( V_28 , L_35 ,\r\nV_116 , V_34 , type ) ;\r\n}\r\n}\r\nF_29 ( V_9 , 0 , 0 , 0 , 0 , 0 , 0 , 0 , 0 ) ;\r\nF_26 ( V_9 , V_36 ) ;\r\nF_7 ( V_9 , 0 , V_17 / 2 - sizeof( V_118 ) , V_118 ) ;\r\nF_27 ( V_9 , V_36 ) ;\r\nF_8 ( V_9 ) ;\r\n}\r\nvoid F_67 ( void )\r\n{\r\nV_3 = 1 ;\r\n}
