# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../../../../../../../../../tmp/finn_dev_afely/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_ugsgjqvh/dwc.sv" \
"../../../../../../../../../../../../../tmp/finn_dev_afely/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_ugsgjqvh/dwc_axi.sv" \

verilog xil_defaultlib  \
"../../../../../../../../../../../../../tmp/finn_dev_afely/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_1g0_79nf/StreamingDataWidthConverter_rtl_0.v" \
"../../../../../../../../../../../../../tmp/finn_dev_afely/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_ugsgjqvh/StreamingDataWidthConverter_rtl_1.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5750/StreamingFIFO_0.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5750/Q_srl.v" \
"../../../../finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingFIFO_0_0/sim/finn_design_StreamingFIFO_0_0.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a403/hdl/verilog/MatrixVectorActivation_0_flow_control_loop_pipe_sequential_init.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a403/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a403/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_0_ROM_AUTO_1R.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a403/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_1_ROM_AUTO_1R.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a403/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_2_ROM_AUTO_1R.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a403/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_3_ROM_AUTO_1R.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a403/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_4_ROM_AUTO_1R.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a403/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_5_ROM_AUTO_1R.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a403/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_6_ROM_AUTO_1R.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a403/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_7_ROM_AUTO_1R.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a403/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_8_ROM_AUTO_1R.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a403/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_9_ROM_AUTO_1R.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a403/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_10_ROM_AUTO_1R.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a403/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_11_ROM_AUTO_1R.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a403/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_12_ROM_AUTO_1R.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a403/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_13_ROM_AUTO_1R.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a403/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_14_ROM_AUTO_1R.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a403/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_15_ROM_AUTO_1R.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a403/hdl/verilog/MatrixVectorActivation_0_mux_4_2_2_1_1.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a403/hdl/verilog/MatrixVectorActivation_0_mux_4_2_3_1_1.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a403/hdl/verilog/MatrixVectorActivation_0_mux_4_2_4_1_1.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a403/hdl/verilog/MatrixVectorActivation_0_mux_4_2_5_1_1.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a403/hdl/verilog/MatrixVectorActivation_0_mux_4_2_6_1_1.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a403/hdl/verilog/MatrixVectorActivation_0_mux_4_2_7_1_1.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a403/hdl/verilog/MatrixVectorActivation_0_mux_4_2_8_1_1.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a403/hdl/verilog/MatrixVectorActivation_0_regslice_both.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a403/hdl/verilog/MatrixVectorActivation_0_sparsemux_31_4_40_1_1.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a403/hdl/verilog/MatrixVectorActivation_0.v" \
"../../../../finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_MatrixVectorActivation_0_0/sim/finn_design_MatrixVectorActivation_0_0.v" \
"../../../../finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/sim/finn_design_StreamingDataWidthConverter_rtl_0_0.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/16a3/hdl/verilog/MatrixVectorActivation_1_flow_control_loop_pipe_sequential_init.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/16a3/hdl/verilog/MatrixVectorActivation_1_Matrix_Vector_Activate_Batch.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/16a3/hdl/verilog/MatrixVectorActivation_1_Matrix_Vector_Activate_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/16a3/hdl/verilog/MatrixVectorActivation_1_Matrix_Vector_Activate_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/16a3/hdl/verilog/MatrixVectorActivation_1_Matrix_Vector_Activate_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/16a3/hdl/verilog/MatrixVectorActivation_1_Matrix_Vector_Activate_Batch_weights_39_ROM_AUTO_1R.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/16a3/hdl/verilog/MatrixVectorActivation_1_mul_2ns_2s_4_1_1.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/16a3/hdl/verilog/MatrixVectorActivation_1_regslice_both.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/16a3/hdl/verilog/MatrixVectorActivation_1.v" \
"../../../../finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_MatrixVectorActivation_1_0/sim/finn_design_MatrixVectorActivation_1_0.v" \
"../../../../finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/sim/finn_design_StreamingDataWidthConverter_rtl_1_0.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/79c0/hdl/verilog/MatrixVectorActivation_2_flow_control_loop_pipe_sequential_init.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/79c0/hdl/verilog/MatrixVectorActivation_2_Matrix_Vector_Activate_Batch.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/79c0/hdl/verilog/MatrixVectorActivation_2_Matrix_Vector_Activate_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/79c0/hdl/verilog/MatrixVectorActivation_2_Matrix_Vector_Activate_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/79c0/hdl/verilog/MatrixVectorActivation_2_Matrix_Vector_Activate_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/79c0/hdl/verilog/MatrixVectorActivation_2_Matrix_Vector_Activate_Batch_weights_39_ROM_AUTO_1R.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/79c0/hdl/verilog/MatrixVectorActivation_2_mul_2ns_2s_4_1_1.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/79c0/hdl/verilog/MatrixVectorActivation_2_mul_2ns_3s_3_1_1.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/79c0/hdl/verilog/MatrixVectorActivation_2_regslice_both.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/79c0/hdl/verilog/MatrixVectorActivation_2.v" \
"../../../../finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_MatrixVectorActivation_2_0/sim/finn_design_MatrixVectorActivation_2_0.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/88c6/hdl/verilog/MatrixVectorActivation_3_flow_control_loop_pipe_no_ap_cont.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/88c6/hdl/verilog/MatrixVectorActivation_3_mul_2ns_2s_4_1_1.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/88c6/hdl/verilog/MatrixVectorActivation_3_regslice_both.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/88c6/hdl/verilog/MatrixVectorActivation_3_weights_40_ROM_AUTO_1R.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/88c6/hdl/verilog/MatrixVectorActivation_3.v" \
"../../../../finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_MatrixVectorActivation_3_0/sim/finn_design_MatrixVectorActivation_3_0.v" \
"../../../../finn_vivado_stitch_proj.ip_user_files/bd/finn_design/sim/finn_design.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl/finn_design_wrapper.v" \
"../../../../finn_vivado_stitch_proj.srcs/sim_1/new/tb_finn_design.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
