<?xml version="1.0" encoding="utf-8"?><html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd"><head><title>ulp_gbl</title></head>
<body>
<h1>ulp_gbl
        </h1>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#frac_pll_ctrl0">ulp_gbl_FPLL_ctrl0</a></p>
</td>
<td><p>32'h00000000</p>
</td>
<td><p>PLL Control Register 0</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#frac_pll_ctrl0_PLLEN">PLLEN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>PLL Enable: 
0 - > Entire PLL (except scan mode) is powered down (outputs 
(except SCANOUT) all held at 1'b0) 
1 - > Entire PLL is enabled (unless scan mode is turned on 
SCANMODE=1) 
Enabling scan mode (SCANMODE=1) has the same effect as setting 
PLLEN=0</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#frac_pll_ctrl0_BYPASS">BYPASS</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0 - > Post divided VCO is output on FOUTPOSTDIV 
1 - > FREF is bypassed to FOUTPOSTDIV and FOUTVCO 
When PLLEN="1"'b1 and bypass mode is active then PLL input pins 
must be programmed to correct value</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#frac_pll_ctrl0_FOUTVCOEN">FOUTVCOEN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enable of FOUTVCO clock signal 
0 - > FOUTVCO clock is powered down (outputs held at 1'b0) 
1 - > FOUTVCO clock is enabled</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#frac_pll_ctrl0_FOUTPOSTDIVEN">FOUTPOSTDIVEN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Post divide power down 
0 - > FOUTPOSTDIV clock is powered down (outputs held at 1'b0) 
1 - > FOUTPOSTDIV clock is enabled</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#frac_pll_ctrl0_DACEN">DACEN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enable fractional noise canceling DAC in FRAC mode (this has 
no function in integer mode) 
0 - > Fractional noise canceling DAC is not active (test mode 
only) 
1 - > Fractional noise canceling DAC is active (default mode)</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#frac_pll_ctrl0_DESKEW">DESKEW</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>PLL deskew mode select 
1'b0 - > Internal (full-rate VCO) feedback mode to select output 
of VCO for feedback clock 
1'b1 - > External feedback mode to select CKFB for feedback clock</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#frac_pll_ctrl0_DSMEN">DSMEN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enable Delta-Sigma Modulator 
0 - > DSM is powered down (integer mode) 
1 - > DSM is active (fractional mode)</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#frac_pll_ctrl1">ulp_gbl_FPLL_ctrl1</a></p>
</td>
<td><p>32'h00000004</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#frac_pll_ctrl1_FBDIV">FBDIV</a></p>
</td>
<td><p>0x30</p>
</td>
<td><p>Feedback Divider 
PLL Feedback divider value (16-4096 in integer mode, 20 to 4095 
in fractional mode).</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#frac_pll_ctrl2">ulp_gbl_FPLL_ctrl2</a></p>
</td>
<td><p>32'h00000008</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[4:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#frac_pll_ctrl2_POSTDIV">POSTDIV</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p>Post Divider value (1 to 32) 
Actual divide value is POSTDIV+1</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#frac_pll_ctrl3">ulp_gbl_FPLL_ctrl3</a></p>
</td>
<td><p>32'h0000000C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[5:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#frac_pll_ctrl3_REFDIV">REFDIV</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p>Reference divide value (1 to 63), Divide value is REFDIV 
When programmed to REFDIV="6"'d0 it will divide by 1</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#frac_pll_ctrl4">ulp_gbl_FPLL_ctrl4</a></p>
</td>
<td><p>32'h00000010</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#frac_pll_ctrl4_FRAC">FRAC</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Fractional portion of feedback divide value</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#frac_pll_ctrl5">ulp_gbl_FPLL_ctrl5</a></p>
</td>
<td><p>32'h00000014</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#frac_pll_ctrl5_UTILITY">UTILITY</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>[1:0] -- > Programmable lock_int counter: 
if(UTILITY[1:0]==2'b00) lock_int_count="64;"
if(UTILITY[1:0]==2'b01) lock_int_count="16;"
if(UTILITY[1:0]==2'b10) lock_int_count="32;"
if(UTILITY[1:0]==2'b11) lock_int_count="128;"
[3:2] -- > Programmable LOCKF counter: 
if(UTILITY[3:2]==2'b00) LOCKF_count="lock_int_count+32;"
if(UTILITY[3:2]==2'b01) LOCKF_count="lock_int_count+8;"
if(UTILITY[3:2]==2'b10) LOCKF_count="lock_int_count+16;"
if(UTILITY[3:2]==2'b11) LOCKF_count="lock_int_count+64;"
[5:4] -- > Programmable LOCKP counter: 
if(UTILITY[5:4]==2'b00) LOCKP_count="LOCKF_count+512;"
if(UTILITY[5:4]==2'b01) LOCKP_count="LOCKF_count+256;"
if(UTILITY[5:4]==2'b10) LOCKP_count="LOCKF_count+1024;"
if(UTILITY[5:4]==2'b11) LOCKP_count="LOCKF_count+2048;"
[15:6] -- > Unassigned 
In FRAC mode lock_int_count is equal to programmed value + 128</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#frac_pll_status">ulp_gbl_FPLL_status</a></p>
</td>
<td><p>32'h00000018</p>
</td>
<td><p>PLL status register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#frac_pll_status_LOCKF">LOCKF</a></p>
</td>
<td><p> 
</p>
</td>
<td><p>Output. Frequency Lock signal 
Indicates frequency settling within threshold provided in 
specification</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#frac_pll_status_LOCKP">LOCKP</a></p>
</td>
<td><p> 
</p>
</td>
<td><p>Output. Phase Lock signal 
Indicates full phase settling within threshold provided in 
specification</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#MCS_REG_CPU_CTRL0">ulp_gbl_MCS_REG_CPU_CTRL0</a></p>
</td>
<td><p>32'h0000001C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#MCS_REG_CPU_CTRL0_locknsvtor">locknsvtor</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>When set to HIGH, writes to VTOR_NS is disabled. 
Once set to HIGH, it cannot be cleared until RESET</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#MCS_REG_CPU_CTRL0_locknsmpu">locknsmpu</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>When set to HIGH, writes to registers associated with the 
Non-Secure Memory Protection Unit (MPU) region are disabled 
Once set to HIGH, it cannot be cleared until RESET</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#MCS_REG_CPU_CTRL1">ulp_gbl_MCS_REG_CPU_CTRL1</a></p>
</td>
<td><p>32'h00000020</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[25:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#MCS_REG_CPU_CTRL1_cfgnsstcalib">cfgnsstcalib</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Non-secure SysTick calibration configuration: 
[23:0] TENMS 
[24] SKEW 
[25] NOREF 
Refer to Arm Cortex-M52 TRM for further details.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#MCS_REG_CPU_CTRL2">ulp_gbl_MCS_REG_CPU_CTRL2</a></p>
</td>
<td><p>32'h00000024</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[6:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#MCS_REG_CPU_CTRL2_reserved">reserved</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[31:7]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#MCS_REG_CPU_CTRL2_initnsvtor">initnsvtor</a></p>
</td>
<td><p>0x660000</p>
</td>
<td><p>Non-secure vector table offset out of reset</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#MCS_REG_CPU_CTRL3">ulp_gbl_MCS_REG_CPU_CTRL3</a></p>
</td>
<td><p>32'h00000028</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#MCS_REG_CPU_CTRL3_initl1rstdis">initl1rstdis</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: Enable automatic invalidation of the L1 cache. 
1: Disable automatic invalidation of L1 cache. 
For more information, refer to Arm Cortex-M52 TRM.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(RW)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#MCS_REG_ulp_main_clk_ctrl">ulp_gbl_MCS_REG_ulp_main_clk_ctrl</a></p>
</td>
<td><p>32'h0000002C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#MCS_REG_ulp_main_clk_ctrl_clk_ulp_rcosc_byp_mux_sel">clk_ulp_rcosc_byp_mux_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: clk_hfclk_aon2ulp 
1: clk_ulp_rcosc</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#MCS_REG_ulp_main_clk_ctrl_clk_ulp_osc_byp_mux_sel">clk_ulp_osc_byp_mux_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: clk_ulp_rcosc/2 
1: clk_hfclk_aon2ulp</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#MCS_REG_ulp_main_clk_ctrl_clk_ulp_pll_byp_mux_sel_0">clk_ulp_pll_byp_mux_sel_0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: clk_ulp_pll_out 
1: clk_hfclk_lp2ulp</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#MCS_REG_ulp_main_clk_ctrl_clk_ulp_pll_byp_mux_sel_1">clk_ulp_pll_byp_mux_sel_1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: clk_ulp_pll_byp_mux 
1: clk_ulp_rcosc_byp_mux</p>
</td>
</tr>
<tr><td><p>[7:4]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#MCS_REG_ulp_main_clk_ctrl_pll_out_div">pll_out_div</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Divider value on the FPLL Output.</p>
</td>
</tr>
<tr><td><p>[8:8]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#MCS_REG_ulp_main_clk_ctrl_pll_out_div_update">pll_out_div_update</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>PLL Output divider Change.</p>
</td>
</tr>
<tr><td><p>[9:9]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#MCS_REG_ulp_main_clk_ctrl_pll_out_div_en">pll_out_div_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>PLL Output divider Enable 
0: Clock gated and divider disabled 
1: Clock is enabled and divider running</p>
</td>
</tr>
<tr><td><p>[11:10]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#MCS_REG_ulp_main_clk_ctrl_syscnt_timer_wdt_clock_mux_sel">syscnt_timer_wdt_clock_mux_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: APB clock 
1: RCOSC clock 
2: AON_PLL clock 
3: test_clk_ulp_apb</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#MCS_REG_CPU_CTRL4">ulp_gbl_MCS_REG_CPU_CTRL4</a></p>
</td>
<td><p>32'h00000030</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#MCS_REG_CPU_CTRL4_initeccen">initeccen</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ECC is disabled by default after reset and may be enabled once 
by software. After enabling, the ECC state is locked and cannot 
be disabled until the next reset.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(RW)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_allch_ctrl0">ulp_gbl_UPDMA_REG_allch_ctrl0</a></p>
</td>
<td><p>32'h00000034</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_allch_ctrl0_stop_req_nonsec">stop_req_nonsec</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>All channel stop request for Non-secure channels. When asserted, 
all Non-secure channels that are not in IDLE are stopped. 
Channels can be enabled by software, but are immediately 
stopped if this request is asserted.</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_allch_ctrl0_pause_req_nonsec">pause_req_nonsec</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>All channel pause request for Non-secure channels. When 
asserted, then all Non-secure channels that are not in IDLE are 
paused. Channels can be enabled by software, but are immediately 
paused if this request is asserted. When the request is 
deasserted, the operation continues.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_allch_ctrl1">ulp_gbl_UPDMA_REG_allch_ctrl1</a></p>
</td>
<td><p>32'h00000038</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_allch_ctrl1_stop_ack_nonsec">stop_ack_nonsec</a></p>
</td>
<td><p> 
</p>
</td>
<td><p>All channel stopped acknowledge for Non-secure channels. When 
asserted, all Non-secure channels are stopped or inactive. 
Four-phase handshake pair of allch_stop_req_nonsec.</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_allch_ctrl1_pause_ack_nonsec">pause_ack_nonsec</a></p>
</td>
<td><p> 
</p>
</td>
<td><p>All channel pause request for Non-secure channels. When 
asserted, then all Non-secure channels that are not in IDLE are 
paused. Channels can be enabled by software, but are immediately 
paused if this request is asserted. When the request is 
deasserted, the operation continues.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(RW)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_boot_ctrl0">ulp_gbl_UPDMA_REG_boot_ctrl0</a></p>
</td>
<td><p>32'h0000003C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[29:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_boot_ctrl0_addr">addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Word aligned address for the boot process. When SECEXT_PRESENT 
is set to 1, then the boot_addr needs to point to a secure 
memory region because channel 0 boots as secure. Sampled once 
after reset when power and clock have become stable and boot_en 
is HIGH.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(RW)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_boot_ctrl1">ulp_gbl_UPDMA_REG_boot_ctrl1</a></p>
</td>
<td><p>32'h00000040</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_boot_ctrl1_memattr">memattr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Boot address memory attributes. Has the same encoding as the 
LINKMEMATTRHI and LINKMEMATTRLO registers combined. Sampled 
once after reset when power and clock have become stable and 
boot_en is HIGH</p>
</td>
</tr>
<tr><td><p>[8:8]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_boot_ctrl1_privilage">privilage</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Privilege status setting for channel 0. Sampled once after reset 
when power and clock have become stable and boot_en is HIGH</p>
</td>
</tr>
<tr><td><p>[9:9]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_boot_ctrl1_enable">enable</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables the channel 0 to load a first command after reset from 
the specified input address set by boot_addr. Sampled once 
after reset when power and clock have become stable</p>
</td>
</tr>
<tr><td><p>[11:10]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_boot_ctrl1_shareattr">shareattr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Boot address memory shareability attributes. Has the same 
encoding as the LINKSHAREATTR register.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(RW)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_dma_initial">ulp_gbl_UPDMA_REG_dma_initial</a></p>
</td>
<td><p>32'h00000044</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[19:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_dma_initial_cntxbase">cntxbase</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>4-KB aligned context area base pointer. When SECEXT_PRESENT is 
set to 1, then it will be sampled to SEC_CNTXBASE, otherwise to 
NSEC_CNTXBASE register. Sampled once after reset when power and 
clock have become stable.</p>
</td>
</tr>
<tr><td><p>[20:20]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_dma_initial_cntxmem_clr">cntxmem_clr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables context memory initialization after reset. Sampled once 
after reset when power and clock have become stable</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_ch_ctrl0">ulp_gbl_UPDMA_REG_ch_ctrl0</a></p>
</td>
<td><p>32'h00000048</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_ch_ctrl0_enabled">enabled</a></p>
</td>
<td><p> 
</p>
</td>
<td><p>Status indication per channel to show when a channel is active. 
When SECEXT_PRESENT is set to 1, then channels must be 
separated based on the ch_nonsec signals.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_ch_ctrl0_error">error</a></p>
</td>
<td><p> 
</p>
</td>
<td><p>Status indication per channel to show when a channel has 
encountered an error. When SECEXT_PRESENT is set to 1, then 
channels must be separated based on the ch_nonsec signals</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_ch_ctrl1">ulp_gbl_UPDMA_REG_ch_ctrl1</a></p>
</td>
<td><p>32'h0000004C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_ch_ctrl1_stopped">stopped</a></p>
</td>
<td><p> 
</p>
</td>
<td><p>Status indication per channel to show when the channel is 
stopped. When 
SECEXT_PRESENT is set to 1, then channels must be separated 
based on the ch_nonsec signals</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_ch_ctrl1_paused">paused</a></p>
</td>
<td><p> 
</p>
</td>
<td><p>Status indication per channel to show when the channel is 
paused. When 
SECEXT_PRESENT is set to 1, then channels must be separated 
based on the ch_nonsec signals</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_ch_ctrl2">ulp_gbl_UPDMA_REG_ch_ctrl2</a></p>
</td>
<td><p>32'h00000050</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_ch_ctrl2_privilage">privilage</a></p>
</td>
<td><p> 
</p>
</td>
<td><p>Status indication per channel to show the privilege setting of 
the channel. When 
SECEXT_PRESENT is set to 1, then channels must be separated 
based on the ch_nonsec signals</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(RW)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_allch_ctrl0">ulp_gbl_UTDMA_REG_allch_ctrl0</a></p>
</td>
<td><p>32'h00000054</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_allch_ctrl0_stop_req_nonsec">stop_req_nonsec</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>All channel stop request for Non-secure channels. When asserted, 
all Non-secure channels that are not in IDLE are stopped. 
Channels can be enabled by software, but are immediately 
stopped if this request is asserted.</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_allch_ctrl0_pause_req_nonsec">pause_req_nonsec</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>All channel pause request for Non-secure channels. When 
asserted, then all Non-secure channels that are not in IDLE are 
paused. Channels can be enabled by software, but are immediately 
paused if this request is asserted. When the request is 
deasserted, the operation continues.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_allch_ctrl1">ulp_gbl_UTDMA_REG_allch_ctrl1</a></p>
</td>
<td><p>32'h00000058</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_allch_ctrl1_stop_ack_nonsec">stop_ack_nonsec</a></p>
</td>
<td><p> 
</p>
</td>
<td><p>All channel stopped acknowledge for Non-secure channels. When 
asserted, all Non-secure channels are stopped or inactive. 
Four-phase handshake pair of allch_stop_req_nonsec.</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_allch_ctrl1_pause_ack_nonsec">pause_ack_nonsec</a></p>
</td>
<td><p> 
</p>
</td>
<td><p>All channel pause request for Non-secure channels. When 
asserted, then all Non-secure channels that are not in IDLE are 
paused. Channels can be enabled by software, but are immediately 
paused if this request is asserted. When the request is 
deasserted, the operation continues.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(RW)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_boot_ctrl0">ulp_gbl_UTDMA_REG_boot_ctrl0</a></p>
</td>
<td><p>32'h0000005C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[29:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_boot_ctrl0_addr">addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Word aligned address for the boot process. When SECEXT_PRESENT 
is set to 1, then the boot_addr needs to point to a secure 
memory region because channel 0 boots as secure. Sampled once 
after reset when power and clock have become stable and boot_en 
is HIGH.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(RW)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_boot_ctrl1">ulp_gbl_UTDMA_REG_boot_ctrl1</a></p>
</td>
<td><p>32'h00000060</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_boot_ctrl1_memattr">memattr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Boot address memory attributes. Has the same encoding as the 
LINKMEMATTRHI and LINKMEMATTRLO registers combined. Sampled 
once after reset when power and clock have become stable and 
boot_en is HIGH</p>
</td>
</tr>
<tr><td><p>[8:8]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_boot_ctrl1_privilage">privilage</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Privilege status setting for channel 0. Sampled once after reset 
when power and clock have become stable and boot_en is HIGH</p>
</td>
</tr>
<tr><td><p>[9:9]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_boot_ctrl1_enable">enable</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables the channel 0 to load a first command after reset from 
the specified input address set by boot_addr. Sampled once 
after reset when power and clock have become stable</p>
</td>
</tr>
<tr><td><p>[11:10]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_boot_ctrl1_shareattr">shareattr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Boot address memory shareability attributes. Has the same 
encoding as the LINKSHAREATTR register.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(RW)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_dma_initial">ulp_gbl_UTDMA_REG_dma_initial</a></p>
</td>
<td><p>32'h00000064</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[19:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_dma_initial_cntxbase">cntxbase</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>4-KB aligned context area base pointer. When SECEXT_PRESENT is 
set to 1, then it will be sampled to SEC_CNTXBASE, otherwise to 
NSEC_CNTXBASE register. Sampled once after reset when power and 
clock have become stable.</p>
</td>
</tr>
<tr><td><p>[20:20]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_dma_initial_cntxmem_clr">cntxmem_clr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables context memory initialization after reset. Sampled once 
after reset when power and clock have become stable</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_ch_ctrl0">ulp_gbl_UTDMA_REG_ch_ctrl0</a></p>
</td>
<td><p>32'h00000068</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_ch_ctrl0_enabled">enabled</a></p>
</td>
<td><p> 
</p>
</td>
<td><p>Status indication per channel to show when a channel is active. 
When SECEXT_PRESENT is set to 1, then channels must be 
separated based on the ch_nonsec signals.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_ch_ctrl0_error">error</a></p>
</td>
<td><p> 
</p>
</td>
<td><p>Status indication per channel to show when a channel has 
encountered an error. When SECEXT_PRESENT is set to 1, then 
channels must be separated based on the ch_nonsec signals</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_ch_ctrl1">ulp_gbl_UTDMA_REG_ch_ctrl1</a></p>
</td>
<td><p>32'h0000006C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_ch_ctrl1_stopped">stopped</a></p>
</td>
<td><p> 
</p>
</td>
<td><p>Status indication per channel to show when the channel is 
stopped. When 
SECEXT_PRESENT is set to 1, then channels must be separated 
based on the ch_nonsec signals</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_ch_ctrl1_paused">paused</a></p>
</td>
<td><p> 
</p>
</td>
<td><p>Status indication per channel to show when the channel is 
paused. When 
SECEXT_PRESENT is set to 1, then channels must be separated 
based on the ch_nonsec signals</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_ch_ctrl2">ulp_gbl_UTDMA_REG_ch_ctrl2</a></p>
</td>
<td><p>32'h00000070</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_DMA_ch_ctrl2_privilage">privilage</a></p>
</td>
<td><p> 
</p>
</td>
<td><p>Status indication per channel to show the privilege setting of 
the channel. When 
SECEXT_PRESENT is set to 1, then channels must be separated 
based on the ch_nonsec signals</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_sw_generic0">ulp_gbl_sw_generic0</a></p>
</td>
<td><p>32'h00000074</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_sw_generic0_swReg0">swReg0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Generic software register.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_sw_generic1">ulp_gbl_sw_generic1</a></p>
</td>
<td><p>32'h00000078</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_sw_generic1_swReg1">swReg1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Generic software register.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_sw_generic2">ulp_gbl_sw_generic2</a></p>
</td>
<td><p>32'h0000007C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_sw_generic2_swReg2">swReg2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Generic software register.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_sw_generic3">ulp_gbl_sw_generic3</a></p>
</td>
<td><p>32'h00000080</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_sw_generic3_swReg3">swReg3</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Generic software register. This register can be reset by PAD 
reset.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(RW-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_CPU_SEC_CTRL0">ulp_gbl_CPU_SEC_CTRL0</a></p>
</td>
<td><p>32'h00000084</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_CPU_SEC_CTRL0_locksvtaircr">locksvtaircr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>When set to HIGH, writes to VTOR_S, AIRCR.PRIS and 
AIRCR.BFHFNMINS are disabled. 
Once set to HIGH, it cannot be cleared until RESET</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_CPU_SEC_CTRL0_locksmpu">locksmpu</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>When set to HIGH, writes to registers associated with the Secure 
Memory Protection Unit (MPU) region are disabled 
Once set to HIGH, it cannot be cleared until RESET</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_CPU_SEC_CTRL0_locksau">locksau</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>When set to HIGH, writes to registers associated with the SAU 
region are disabled 
Once set to HIGH, it cannot be cleared until RESET</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_CPU_SEC_CTRL0_lockitgu">lockitgu</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>When set to HIGH, writes to registers associated with ITCM 
interface security gating, ITGUCTRL and ITGU_LUTn are disabled. 
Once set to HIGH, it cannot be cleared until RESET</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_CPU_SEC_CTRL0_lockdtgu">lockdtgu</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>When set to HIGH, writes to registers associated with DTCM 
interface security gating, DTGUCTRL and DTGU_LUTn are disabled. 
Once set to HIGH, it cannot be cleared until RESET</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_CPU_SEC_CTRL0_locktcm">locktcm</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>When set to HIGH, writes to registers associated with the TCM 
region, ITCMCR and DTCMCR are disabled. 
Once set to HIGH, it cannot be cleared until RESET</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_CPU_SEC_CTRL1">ulp_gbl_CPU_SEC_CTRL1</a></p>
</td>
<td><p>32'h00000088</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[25:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_CPU_SEC_CTRL1_cfgsstcalib">cfgsstcalib</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Secure SysTick calibration configuration: 
[23:0] TENMS 
[24] SKEW 
[25] NOREF 
Refer to Arm Cortex-M52 TRM for further details.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_CPU_SEC_CTRL2">ulp_gbl_CPU_SEC_CTRL2</a></p>
</td>
<td><p>32'h0000008C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_CPU_SEC_CTRL2_cfgmemalias">cfgmemalias</a></p>
</td>
<td><p>0x4</p>
</td>
<td><p>Memory address alias bit for ITCM, DTCM, and P-AHB regions. The 
address bit used for memory alias is determined by: 
3’b001: Alias bit = 26 
3’b010: Alias bit = 27 
3’b100: Alias bit = 28 
3’b000: No alias. TCM security gating is disabled. 
All other values will result in unpredictable behavior.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_CPU_SEC_CTRL3">ulp_gbl_CPU_SEC_CTRL3</a></p>
</td>
<td><p>32'h00000090</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_CPU_SEC_CTRL3_cpuwait">cpuwait</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>The core is stalled out of reset when set to 1.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_CPU_SEC_CTRL4">ulp_gbl_CPU_SEC_CTRL4</a></p>
</td>
<td><p>32'h00000094</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[6:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_CPU_SEC_CTRL4_reserved">reserved</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[31:7]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_CPU_SEC_CTRL4_initsvtor">initsvtor</a></p>
</td>
<td><p>0x220000</p>
</td>
<td><p>Secure vector table offset out of reset. 
Note: Set to 0x1100_0000 upon reset.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_SECRESP_CTRL">ulp_gbl_SECRESP_CTRL</a></p>
</td>
<td><p>32'h00000098</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_SECRESP_CTRL_cfg_sec_resp">cfg_sec_resp</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Response configuration in case of 
security violation: 
• bus-error (1) 
• RAZ/WI (0)</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_PPC_AP_0">ulp_gbl_PPC_AP_0</a></p>
</td>
<td><p>32'h0000009C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_PPC_AP_0_cfg_ap">cfg_ap</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Connected to cfg_ap of PPCs to define the privileged access 
rights of subordinates. 
0: Non-privileged access not allowed 
1: Non-privileged access allowed</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_PPC_AP_1">ulp_gbl_PPC_AP_1</a></p>
</td>
<td><p>32'h000000A0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_PPC_AP_1_cfg_ap">cfg_ap</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Connected to cfg_ap of PPCs to define the privileged access 
rights of subordinates. 
0: Non-privileged access not allowed 
1: Non-privileged access allowed</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_PPC_AP_2">ulp_gbl_PPC_AP_2</a></p>
</td>
<td><p>32'h000000A4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_PPC_AP_2_cfg_ap">cfg_ap</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Connected to cfg_ap of PPCs to define the privileged access 
rights of subordinates. 
0: Non-privileged access not allowed 
1: Non-privileged access allowed</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_PPC_AP_3">ulp_gbl_PPC_AP_3</a></p>
</td>
<td><p>32'h000000A8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_PPC_AP_3_cfg_ap">cfg_ap</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Connected to cfg_ap of PPCs to define the privileged access 
rights of subordinates. 
0: Non-privileged access not allowed 
1: Non-privileged access allowed</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_HFRCOSC_CTRL">ulp_gbl_HFRCOSC_CTRL</a></p>
</td>
<td><p>32'h000000AC</p>
</td>
<td><p>HFRCOSC Control Register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_HFRCOSC_CTRL_hfrc_en">hfrc_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Enable the HFRCOSC 
0:Disable HFRCOSC 
1:Enable HFRCOSC</p>
</td>
</tr>
<tr><td><p>[8:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_HFRCOSC_CTRL_hfrc_trim">hfrc_trim</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>HFRC OSC TRIM</p>
</td>
</tr>
<tr><td><p>[16:9]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_HFRCOSC_CTRL_hfrc_ctrl">hfrc_ctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>HFRC OSC Control</p>
</td>
</tr>
<tr><td><p>[18:17]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_HFRCOSC_CTRL_clkout_sel_0">clkout_sel_0</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>CLKOUT Selection 
00: 0 
01: HFRCOSC 
10: aon2ulp_hfclk 
11: PLL OUT + Divider Output</p>
</td>
</tr>
<tr><td><p>[20:19]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_HFRCOSC_CTRL_clkout_sel_1">clkout_sel_1</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p>CLKOUT Selection 
00: 0 
01: HFRCOSC 
10: aon2ulp_hfclk 
11: PLL OUT + Divider Output</p>
</td>
</tr>
<tr><td><p>[22:21]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_HFRCOSC_CTRL_clkout_sel_2">clkout_sel_2</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p>CLKOUT Selection 
00: 0 
01: HFRCOSC 
10: aon2ulp_hfclk 
11: PLL OUT + Divider Output</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_HFRCOSC_STATUS">ulp_gbl_HFRCOSC_STATUS</a></p>
</td>
<td><p>32'h000000B0</p>
</td>
<td><p>RSOSC Status Register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_HFRCOSC_STATUS_hfrc_clk_valid">hfrc_clk_valid</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Status of the HFRC clock 
0: Not valid 
1: Valid</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(RW)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_dma_src_req_mask">ulp_gbl_dma_src_req_mask</a></p>
</td>
<td><p>32'h000000B4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_dma_src_req_mask_value">value</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Individual bits mask the corresponding DMA request.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(RW)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_dma_dst_req_mask">ulp_gbl_dma_dst_req_mask</a></p>
</td>
<td><p>32'h000000B8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_dma_dst_req_mask_value">value</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Individual bits mask the corresponding DMA request.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_MON_CTRL">ulp_gbl_CLK_MON_ULP_CTRL</a></p>
</td>
<td><p>32'h000000BC</p>
</td>
<td><p>PLL Counter control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_MON_CTRL_EN">EN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables the Clock monitor measurement 
0: Disable 
1: Enable the monitoring</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_MON_CTRL_FAULT_INTR_EN">FAULT_INTR_EN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enable generating the Interrupt from Clock Monitoring logic 
0: No interrupt generated 
1: Interrupt generated when the clock is out of bounds</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_MON_CTRL_FAULT_RST_EN">FAULT_RST_EN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enable generating the Reset with clock monitoring Fault 
0: Clock monitoring fault is not generated for Fault monitor 
block 
0: Clock monitoring fault is generated for Fault monitor block</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_MON_FASTCLK_ULIMIT">ulp_gbl_CLK_MON_ULP_FASTCLK_ULIMIT</a></p>
</td>
<td><p>32'h000000C0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_MON_FASTCLK_ULIMIT_VALUE">VALUE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Upper limit to detect the overflow when the XTAL clock is faster 
than expected. 
f the XTAL clock is faster, this ULIMIT determines on how much 
higher the counter (Accumulation after the adjustment) can go 
with in the CLKMON_PERIOD. This should be calculated based on 
allowable clock range.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_MON_SLOWCLK_LLIMIT">ulp_gbl_CLK_MON_ULP_SLOWCLK_LLIMIT</a></p>
</td>
<td><p>32'h000000C4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_MON_SLOWCLK_LLIMIT_VALUE">VALUE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Lower limit to detect the underflow when the XTAL clock is 
slower than expected. 
If the XTAL clock is slower, this LLIMIT determines on how much 
lower the counter can go with in the CLKMON_PERIOD. This should 
be calculated based on allowable clock range.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_MON_FASTCLK_ADJUST">ulp_gbl_CLK_MON_ULP_FASTCLK_ADJUST</a></p>
</td>
<td><p>32'h000000C8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_MON_FASTCLK_ADJUST_VALUE">VALUE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>How much the faster clock counter needs to adjust for every 
measurement period 
Example: 
As the oscillator clock is 50Mhz x2 of XTAL expected 25MHz, 
ideally the Adjust value should be 2x the CLKMON_PERIOD. So for 
if the clock monitoring period is programmed to be 16, then this 
value needs to be 32. This value can also be used for any OSC 
clock offset adjustment.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_MON_SLOWCLK_ADJUST">ulp_gbl_CLK_MON_ULP_SLOWCLK_ADJUST</a></p>
</td>
<td><p>32'h000000CC</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_MON_SLOWCLK_ADJUST_VALUE">VALUE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>How much the slower clock counter needs to adjust for every 
measurement period 
As the oscillator clock is 50Mhz x2 of XTAL expected 25MHz, 
ideally the Adjust value should be 2x the CLKMON_PERIOD. So for 
if the clock monitoring period is programmed to be 16, then this 
value needs to be 32. This value can also be used for any OSC 
clock offset adjustment.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_MON_CLKMON_PERIOD">ulp_gbl_CLK_MON_ULP_CLKMON_PERIOD</a></p>
</td>
<td><p>32'h000000D0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_MON_CLKMON_PERIOD_VALUE">VALUE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Monitoring period in the XTAL clock periods. 
Ex. Program 0xF to repeat the clock monitoring measuresment for 
every 16 clock cycles.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(WOC-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_MON_STATUS">ulp_gbl_CLK_MON_ULP_STATUS</a></p>
</td>
<td><p>32'h000000D4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_MON_STATUS_CLK_MON_FAULT_INTR">CLK_MON_FAULT_INTR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Indicates that the Clock Monitor Fault occurred.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_CALIB_HPCALIB_CTRL">ulp_gbl_CLK_CALIB_ULP_HPCALIB_CTRL</a></p>
</td>
<td><p>32'h000000D8</p>
</td>
<td><p>Calibration Control Register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_CALIB_HPCALIB_CTRL_START">START</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Starts the HPRC Calibration when programmed to 1</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_CALIB_HPCALIB_CNTR">ulp_gbl_CLK_CALIB_ULP_HPCALIB_CNTR</a></p>
</td>
<td><p>32'h000000DC</p>
</td>
<td><p>Calbration Duration Counter</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_CALIB_HPCALIB_CNTR_VALUE">VALUE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>HP Calibration Duration Counter</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_CALIB_HPCALIB_RESULT">ulp_gbl_CLK_CALIB_ULP_HPCALIB_RESULT</a></p>
</td>
<td><p>32'h000000E0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_CALIB_HPCALIB_RESULT_VALUE">VALUE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>HP Calibration Result Counter</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_CALIB_LPCALIB_CTRL">ulp_gbl_CLK_CALIB_ULP_LPCALIB_CTRL</a></p>
</td>
<td><p>32'h000000E4</p>
</td>
<td><p>Calibration Control Register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_CALIB_LPCALIB_CTRL_START">START</a></p>
</td>
<td><p> 
</p>
</td>
<td><p>Starts the LPRC Calibration when programmed to 1</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_CALIB_LPCALIB_CNTR">ulp_gbl_CLK_CALIB_ULP_LPCALIB_CNTR</a></p>
</td>
<td><p>32'h000000E8</p>
</td>
<td><p>Calbration Duration Counter</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_CALIB_LPCALIB_CNTR_VALUE">VALUE</a></p>
</td>
<td><p> 
</p>
</td>
<td><p>LP Calibration Duration Counter</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_CALIB_LPCALIB_RESULT">ulp_gbl_CLK_CALIB_ULP_LPCALIB_RESULT</a></p>
</td>
<td><p>32'h000000EC</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_CALIB_LPCALIB_RESULT_VALUE">VALUE</a></p>
</td>
<td><p> 
</p>
</td>
<td><p>LP Calibration Result Counter</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_CALIB_DLYCALIB_CTRL">ulp_gbl_CLK_CALIB_ULP_DLYCALIB_CTRL</a></p>
</td>
<td><p>32'h000000F0</p>
</td>
<td><p>Calibration Control Register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_CALIB_DLYCALIB_CTRL_START">START</a></p>
</td>
<td><p> 
</p>
</td>
<td><p>Starts the LPRC Calibration when programmed to 1</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_CALIB_DLYCALIB_CTRL_BYPASS">BYPASS</a></p>
</td>
<td><p> 
</p>
</td>
<td><p>Delay Cell Bypass to Pad</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_CALIB_DLYCALIB_PWM_DS">ulp_gbl_CLK_CALIB_ULP_DLYCALIB_PWM_DS</a></p>
</td>
<td><p>32'h000000F4</p>
</td>
<td><p>Calbration PWM Dutycycle</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[19:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_CALIB_DLYCALIB_PWM_DS_VALUE">VALUE</a></p>
</td>
<td><p> 
</p>
</td>
<td><p>Calbration PWM Dutycycle</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_CALIB_DLYCALIB_RESULT">ulp_gbl_CLK_CALIB_ULP_DLYCALIB_RESULT</a></p>
</td>
<td><p>32'h000000F8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_CALIB_DLYCALIB_RESULT_VALUE">VALUE</a></p>
</td>
<td><p> 
</p>
</td>
<td><p>LP Calibration Result Counter</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sticky_rst0">ulp_gbl_rst_sync_sticky_rst0</a></p>
</td>
<td><p>32'h000000FC</p>
</td>
<td><p>Register to control all sticky Resets - Reg:0</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sticky_rst0_calib_sticky_rstn">calib_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset calib_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sticky_rst0_dsense_sticky_rstn">dsense_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset dsense_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sticky_rst0_gpio1_sticky_prstn">gpio1_sticky_prstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset gpio1_sticky_prstn</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sticky_rst0_gpio1_sticky_srstn">gpio1_sticky_srstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset gpio1_sticky_srstn</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sticky_rst0_gpio_sticky_prstn">gpio_sticky_prstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset gpio_sticky_prstn</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sticky_rst0_gpio_sticky_srstn">gpio_sticky_srstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset gpio_sticky_srstn</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sticky_rst0_hifi_cfg_sticky_rstn">hifi_cfg_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset hifi_cfg_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[7:7]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sticky_rst0_hifi_core_sticky_rstn">hifi_core_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset hifi_core_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[8:8]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sticky_rst0_hifi_dbg_sticky_rstn">hifi_dbg_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset hifi_dbg_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[9:9]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sticky_rst0_hifi_pbus_sticky_rstn">hifi_pbus_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset hifi_pbus_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[10:10]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sticky_rst0_i2c0_sticky_prstn">i2c0_sticky_prstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset i2c0_sticky_prstn</p>
</td>
</tr>
<tr><td><p>[11:11]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sticky_rst0_i2c0_sticky_srstn">i2c0_sticky_srstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset i2c0_sticky_srstn</p>
</td>
</tr>
<tr><td><p>[12:12]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sticky_rst0_i2c1_sticky_prstn">i2c1_sticky_prstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset i2c1_sticky_prstn</p>
</td>
</tr>
<tr><td><p>[13:13]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sticky_rst0_i2c1_sticky_srstn">i2c1_sticky_srstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset i2c1_sticky_srstn</p>
</td>
</tr>
<tr><td><p>[14:14]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sticky_rst0_i3c_sticky_prstn">i3c_sticky_prstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset i3c_sticky_prstn</p>
</td>
</tr>
<tr><td><p>[15:15]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sticky_rst0_i3c_sticky_srstn">i3c_sticky_srstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset i3c_sticky_srstn</p>
</td>
</tr>
<tr><td><p>[16:16]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sticky_rst0_m52_por_sticky_rstn">m52_por_sticky_rstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Sticky Reset m52_por_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[17:17]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sticky_rst0_m52_sticky_rstn">m52_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset m52_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[18:18]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sticky_rst0_perif_dma_sticky_srstn">perif_dma_sticky_srstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Sticky Reset perif_dma_sticky_srstn</p>
</td>
</tr>
<tr><td><p>[19:19]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sticky_rst0_pll_sticky_rstn">pll_sticky_rstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Sticky Reset pll_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[20:20]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sticky_rst0_pow_sticky_rstn">pow_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset pow_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[21:21]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sticky_rst0_spi0_sticky_prstn">spi0_sticky_prstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset spi0_sticky_prstn</p>
</td>
</tr>
<tr><td><p>[22:22]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sticky_rst0_spi0_sticky_srstn">spi0_sticky_srstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset spi0_sticky_srstn</p>
</td>
</tr>
<tr><td><p>[23:23]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sticky_rst0_spi1_sticky_prstn">spi1_sticky_prstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset spi1_sticky_prstn</p>
</td>
</tr>
<tr><td><p>[24:24]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sticky_rst0_spi1_sticky_srstn">spi1_sticky_srstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset spi1_sticky_srstn</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sticky_rst0_sram0_sticky_rstn">sram0_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset sram0_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sticky_rst0_sram1_sticky_rstn">sram1_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset sram1_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[27:27]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sticky_rst0_sys_dma_sticky_srstn">sys_dma_sticky_srstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Sticky Reset sys_dma_sticky_srstn</p>
</td>
</tr>
<tr><td><p>[28:28]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sticky_rst0_syscnt_sticky_prstn">syscnt_sticky_prstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset syscnt_sticky_prstn</p>
</td>
</tr>
<tr><td><p>[29:29]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sticky_rst0_timer0_sticky_prstn">timer0_sticky_prstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset timer0_sticky_prstn</p>
</td>
</tr>
<tr><td><p>[30:30]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sticky_rst0_timer0_sticky_srstn">timer0_sticky_srstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset timer0_sticky_srstn</p>
</td>
</tr>
<tr><td><p>[31:31]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sticky_rst0_timer1_sticky_prstn">timer1_sticky_prstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset timer1_sticky_prstn</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sticky_rst1">ulp_gbl_rst_sync_sticky_rst1</a></p>
</td>
<td><p>32'h00000100</p>
</td>
<td><p>Register to control all sticky Resets - Reg:1</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sticky_rst1_timer1_sticky_srstn">timer1_sticky_srstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset timer1_sticky_srstn</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sticky_rst1_uart0_sticky_prstn">uart0_sticky_prstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset uart0_sticky_prstn</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sticky_rst1_uart0_sticky_srstn">uart0_sticky_srstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset uart0_sticky_srstn</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sticky_rst1_uart1_sticky_prstn">uart1_sticky_prstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset uart1_sticky_prstn</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sticky_rst1_uart1_sticky_srstn">uart1_sticky_srstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset uart1_sticky_srstn</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sticky_rst1_ulp_cnt_sticky_rstn">ulp_cnt_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset ulp_cnt_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sticky_rst1_wdt0_sticky_prstn">wdt0_sticky_prstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset wdt0_sticky_prstn</p>
</td>
</tr>
<tr><td><p>[7:7]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sticky_rst1_wdt0_sticky_srstn">wdt0_sticky_srstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset wdt0_sticky_srstn</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sync_rst">ulp_gbl_rst_sync_sync_rst</a></p>
</td>
<td><p>32'h00000104</p>
</td>
<td><p>Register to control all SYNC Resets</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sync_rst_perif_dma_sync_rstn">perif_dma_sync_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sync Reset perif_dma_sync_rstn 
0: No Reset 
1: Reset</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sync_rst_perif_sync_rstn">perif_sync_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sync Reset perif_sync_rstn 
0: No Reset 
1: Reset</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sync_rst_sys_dma_sync_rstn">sys_dma_sync_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sync Reset sys_dma_sync_rstn 
0: No Reset 
1: Reset</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sync_rst_ulp_hifi_sync_rstn">ulp_hifi_sync_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sync Reset ulp_hifi_sync_rstn 
0: No Reset 
1: Reset</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(RW-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sync_rst_sts">ulp_gbl_rst_sync_sync_rst_sts</a></p>
</td>
<td><p>32'h00000108</p>
</td>
<td><p>Register to Indicate SYNC reset status</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sync_rst_sts_perif_dma_sync_rstn">perif_dma_sync_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sync Reset perif_dma_sync_rstn 
0: Reset Not Issues 
1: Reset Issued</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sync_rst_sts_perif_sync_rstn">perif_sync_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sync Reset perif_sync_rstn 
0: Reset Not Issues 
1: Reset Issued</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sync_rst_sts_sys_dma_sync_rstn">sys_dma_sync_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sync Reset sys_dma_sync_rstn 
0: Reset Not Issues 
1: Reset Issued</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_RST_SYNC_sync_rst_sts_ulp_hifi_sync_rstn">ulp_hifi_sync_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sync Reset ulp_hifi_sync_rstn 
0: Reset Not Issues 
1: Reset Issued</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_gate_ctrl0">ulp_gbl_clk_gen_clk_gate_ctrl0</a></p>
</td>
<td><p>32'h0000010C</p>
</td>
<td><p>Register to control all Individual clock gates used in MCU IP</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_gate_ctrl0_clk_ulp_ref_clk_en">clk_ulp_ref_clk_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock Gate enable for clk_ulp_ref</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_gate_ctrl0_clk_ulp_m52_clk_en">clk_ulp_m52_clk_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock Gate enable for clk_ulp_m52</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_gate_ctrl0_clk_ulp_debug_clk_en">clk_ulp_debug_clk_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock Gate enable for clk_ulp_debug</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_gate_ctrl0_clk_ulp_utdma_clk_en">clk_ulp_utdma_clk_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock Gate enable for clk_ulp_utdma</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_gate_ctrl0_clk_ulp_updma_clk_en">clk_ulp_updma_clk_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock Gate enable for clk_ulp_updma</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_gate_ctrl0_clk_ulp_hifi_clk_en">clk_ulp_hifi_clk_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock Gate enable for clk_ulp_hifi</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_gate_ctrl0_clk_ulp_hifi_biu_clk_en">clk_ulp_hifi_biu_clk_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock Gate enable for clk_ulp_hifi_biu</p>
</td>
</tr>
<tr><td><p>[7:7]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_gate_ctrl0_clk_ulp_hifi_apb_clk_en">clk_ulp_hifi_apb_clk_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock Gate enable for clk_ulp_hifi_apb</p>
</td>
</tr>
<tr><td><p>[8:8]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_gate_ctrl0_clk_ulp_bus_clk_en">clk_ulp_bus_clk_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock Gate enable for clk_ulp_bus</p>
</td>
</tr>
<tr><td><p>[9:9]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_gate_ctrl0_clk_ulp_sram0_clk_en">clk_ulp_sram0_clk_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock Gate enable for clk_ulp_sram0</p>
</td>
</tr>
<tr><td><p>[10:10]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_gate_ctrl0_clk_ulp_sram1_clk_en">clk_ulp_sram1_clk_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock Gate enable for clk_ulp_sram1</p>
</td>
</tr>
<tr><td><p>[11:11]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_gate_ctrl0_clk_ulp_cnt_clk_en">clk_ulp_cnt_clk_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock Gate enable for clk_ulp_cnt</p>
</td>
</tr>
<tr><td><p>[12:12]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_gate_ctrl0_clk_ulp_cfg_uart0_clk_en">clk_ulp_cfg_uart0_clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Gate enable for clk_ulp_cfg_uart0</p>
</td>
</tr>
<tr><td><p>[13:13]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_gate_ctrl0_clk_ulp_ser_uart0_clk_en">clk_ulp_ser_uart0_clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Gate enable for clk_ulp_ser_uart0</p>
</td>
</tr>
<tr><td><p>[14:14]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_gate_ctrl0_clk_ulp_cfg_uart1_clk_en">clk_ulp_cfg_uart1_clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Gate enable for clk_ulp_cfg_uart1</p>
</td>
</tr>
<tr><td><p>[15:15]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_gate_ctrl0_clk_ulp_ser_uart1_clk_en">clk_ulp_ser_uart1_clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Gate enable for clk_ulp_ser_uart1</p>
</td>
</tr>
<tr><td><p>[16:16]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_gate_ctrl0_clk_ulp_cfg_gpio_clk_en">clk_ulp_cfg_gpio_clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Gate enable for clk_ulp_cfg_gpio</p>
</td>
</tr>
<tr><td><p>[17:17]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_gate_ctrl0_clk_ulp_deb_gpio_clk_en">clk_ulp_deb_gpio_clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Gate enable for clk_ulp_deb_gpio</p>
</td>
</tr>
<tr><td><p>[18:18]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_gate_ctrl0_clk_ulp_cfg_i2c0_clk_en">clk_ulp_cfg_i2c0_clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Gate enable for clk_ulp_cfg_i2c0</p>
</td>
</tr>
<tr><td><p>[19:19]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_gate_ctrl0_clk_ulp_ser_i2c0_clk_en">clk_ulp_ser_i2c0_clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Gate enable for clk_ulp_ser_i2c0</p>
</td>
</tr>
<tr><td><p>[20:20]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_gate_ctrl0_clk_ulp_cfg_i2c1_clk_en">clk_ulp_cfg_i2c1_clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Gate enable for clk_ulp_cfg_i2c1</p>
</td>
</tr>
<tr><td><p>[21:21]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_gate_ctrl0_clk_ulp_ser_i2c1_clk_en">clk_ulp_ser_i2c1_clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Gate enable for clk_ulp_ser_i2c1</p>
</td>
</tr>
<tr><td><p>[22:22]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_gate_ctrl0_clk_ulp_cfg_spi0_clk_en">clk_ulp_cfg_spi0_clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Gate enable for clk_ulp_cfg_spi0</p>
</td>
</tr>
<tr><td><p>[23:23]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_gate_ctrl0_clk_ulp_ser_spi0_clk_en">clk_ulp_ser_spi0_clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Gate enable for clk_ulp_ser_spi0</p>
</td>
</tr>
<tr><td><p>[24:24]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_gate_ctrl0_clk_ulp_cfg_spi1_clk_en">clk_ulp_cfg_spi1_clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Gate enable for clk_ulp_cfg_spi1</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_gate_ctrl0_clk_ulp_ser_spi1_clk_en">clk_ulp_ser_spi1_clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Gate enable for clk_ulp_ser_spi1</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_gate_ctrl0_clk_ulp_cfg_i3c_clk_en">clk_ulp_cfg_i3c_clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Gate enable for clk_ulp_cfg_i3c</p>
</td>
</tr>
<tr><td><p>[27:27]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_gate_ctrl0_clk_ulp_ser_i3c_clk_en">clk_ulp_ser_i3c_clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Gate enable for clk_ulp_ser_i3c</p>
</td>
</tr>
<tr><td><p>[28:28]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_gate_ctrl0_clk_ulp_cfg_wdt0_clk_en">clk_ulp_cfg_wdt0_clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Gate enable for clk_ulp_cfg_wdt0</p>
</td>
</tr>
<tr><td><p>[29:29]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_gate_ctrl0_clk_ulp_cfg_timer0_clk_en">clk_ulp_cfg_timer0_clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Gate enable for clk_ulp_cfg_timer0</p>
</td>
</tr>
<tr><td><p>[30:30]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_gate_ctrl0_clk_ulp_cfg_timer1_clk_en">clk_ulp_cfg_timer1_clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Gate enable for clk_ulp_cfg_timer1</p>
</td>
</tr>
<tr><td><p>[31:31]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_gate_ctrl0_clk_ulp_cfg_syscnt_clk_en">clk_ulp_cfg_syscnt_clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Gate enable for clk_ulp_cfg_syscnt</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_gate_ctrl1">ulp_gbl_clk_gen_clk_gate_ctrl1</a></p>
</td>
<td><p>32'h00000110</p>
</td>
<td><p>Register to control all Individual clock gates used in MCU IP</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_gate_ctrl1_clk_ulp_calib_clk_en">clk_ulp_calib_clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Gate enable for clk_ulp_calib</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_gate_ctrl1_clk_ulp_cfg_gpio1_clk_en">clk_ulp_cfg_gpio1_clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Gate enable for clk_ulp_cfg_gpio1</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_gate_ctrl1_clk_ulp_deb_gpio1_clk_en">clk_ulp_deb_gpio1_clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Gate enable for clk_ulp_deb_gpio1</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_gate_ctrl1_clk_ulp_cfg_dsense_clk_en">clk_ulp_cfg_dsense_clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Gate enable for clk_ulp_cfg_dsense</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_gate_ctrl1_clk_ulp_pow_clk_en">clk_ulp_pow_clk_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock Gate enable for clk_ulp_pow</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_gate_ctrl1_clk_ulp_timer_0_cclk_clk_en">clk_ulp_timer_0_cclk_clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Gate enable for clk_ulp_timer_0_cclk</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_gate_ctrl1_clk_ulp_timer_1_cclk_clk_en">clk_ulp_timer_1_cclk_clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Gate enable for clk_ulp_timer_1_cclk</p>
</td>
</tr>
<tr><td><p>[7:7]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_gate_ctrl1_clk_ulp_wdt0_cclk_clk_en">clk_ulp_wdt0_cclk_clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Gate enable for clk_ulp_wdt0_cclk</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_ulp_main_ctrl">ulp_gbl_clk_gen_clk_ulp_main_ctrl</a></p>
</td>
<td><p>32'h00000114</p>
</td>
<td><p>Register to Control the Clock divider setting for: clk_ulp_main</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_ulp_main_ctrl_clk_en">clk_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Divider Sourcce Clock Enable</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_ulp_main_ctrl_div_chng_en">div_chng_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Changing this bit from 0- >1 latches the updated divider value in clock divider</p>
</td>
</tr>
<tr><td><p>[5:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_ulp_main_ctrl_dctrl">dctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Divider value. 0: div1..4:div5 and so on</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_ulp_perif_ctrl">ulp_gbl_clk_gen_clk_ulp_perif_ctrl</a></p>
</td>
<td><p>32'h00000118</p>
</td>
<td><p>Register to Control the Clock divider setting for: clk_ulp_perif</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_ulp_perif_ctrl_clk_en">clk_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Divider Sourcce Clock Enable</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_ulp_perif_ctrl_div_chng_en">div_chng_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Changing this bit from 0- >1 latches the updated divider value in clock divider</p>
</td>
</tr>
<tr><td><p>[5:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_ulp_perif_ctrl_dctrl">dctrl</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock Divider value. 0: div1..4:div5 and so on</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_test_clk_ulp_apb_ctrl">ulp_gbl_clk_gen_test_clk_ulp_apb_ctrl</a></p>
</td>
<td><p>32'h0000011C</p>
</td>
<td><p>Register to Control the Clock divider setting for: test_clk_ulp_apb</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_test_clk_ulp_apb_ctrl_clk_en">clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Divider Sourcce Clock Enable</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_test_clk_ulp_apb_ctrl_div_chng_en">div_chng_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Changing this bit from 0- >1 latches the updated divider value in clock divider</p>
</td>
</tr>
<tr><td><p>[5:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_test_clk_ulp_apb_ctrl_dctrl">dctrl</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock Divider value. 0: div1..4:div5 and so on</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_ulp_apb_ctrl">ulp_gbl_clk_gen_clk_ulp_apb_ctrl</a></p>
</td>
<td><p>32'h00000120</p>
</td>
<td><p>Register to Control the Clock divider setting for: clk_ulp_apb</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_ulp_apb_ctrl_clk_en">clk_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Divider Sourcce Clock Enable</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_ulp_apb_ctrl_div_chng_en">div_chng_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Changing this bit from 0- >1 latches the updated divider value in clock divider</p>
</td>
</tr>
<tr><td><p>[3:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_CLK_GEN_clk_ulp_apb_ctrl_dctrl">dctrl</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock Divider value. 0: div1..4:div5 and so on</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_DIG_SENSE_TRIM0">ulp_gbl_DIG_SENSE_TRIM0</a></p>
</td>
<td><p>32'h00000124</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_DIG_SENSE_TRIM0_value">value</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Trimming value of all the Sensitive Chains of clock cluster. 
Starting from Sensitive Chain 0 to Sensitive Chain 1 of the 
cluster 0</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_DIG_SENSE_TRIM1">ulp_gbl_DIG_SENSE_TRIM1</a></p>
</td>
<td><p>32'h00000128</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_DIG_SENSE_TRIM1_value">value</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Trimming value of all the Sensitive Chains of clock cluster. 
Starting from Sensitive Chain 0 to Sensitive Chain 1 of the 
cluster 1</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_DIG_SENSE_TRIM_VALID">ulp_gbl_DIG_SENSE_TRIM_VALID</a></p>
</td>
<td><p>32'h0000012C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_DIG_SENSE_TRIM_VALID_value">value</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: trimming_i is not valid 
1: trimming_i is valid</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_DIG_SENSE_FAULT_INJECT0">ulp_gbl_DIG_SENSE_FAULT_INJECT0</a></p>
</td>
<td><p>32'h00000130</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_DIG_SENSE_FAULT_INJECT0_value">value</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Inject fault into Sensitive Chains of clock cluster. Starting 
from Sensitive Chain 0 to Sensitive Chain 1 of the cluster 0</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_DIG_SENSE_FAULT_INJECT1">ulp_gbl_DIG_SENSE_FAULT_INJECT1</a></p>
</td>
<td><p>32'h00000134</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_DIG_SENSE_FAULT_INJECT1_value">value</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Inject fault into Sensitive Chains of clock cluster. Starting 
from Sensitive Chain 0 to Sensitive Chain 1 of the cluster 1</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_DIG_SENSE_CTRL">ulp_gbl_DIG_SENSE_CTRL</a></p>
</td>
<td><p>32'h00000138</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[1:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_DIG_SENSE_CTRL_srstn">srstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Asynchronous sensor reset (active-low): 
Bit 0: Sensor reset of Clock Cluster 
Bit 1: Sensor reset of Secondary Clock Cluster</p>
</td>
</tr>
<tr><td><p>[3:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_DIG_SENSE_CTRL_sclk_en">sclk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enable the corresponding controller of an IP. Active HIGH. 
Bit 0: Enable the digital sensor controller of the IP Clock 
Cluster 
Bit 1: Enable the digital sensor controller of the IP Secondary 
Clock Cluster</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_DIG_SENSE_STATUS">ulp_gbl_DIG_SENSE_STATUS</a></p>
</td>
<td><p>32'h0000013C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[1:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_DIG_SENSE_STATUS_alarm">alarm</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Alarm detected. 
00: No alarm 
01: Indicate only one alarm occurs 
10: Indicate multiple alarm occurs 
11: No possible</p>
</td>
</tr>
<tr><td><p>[5:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_DIG_SENSE_STATUS_fsm_secded">fsm_secded</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Automatic error detection and correction of the FSM 
(FSM secded error signal). 
Two bits by cluster 
00 No errors 
01: Error detected and corrected 
10: Errors detected, stop operation and return to IDLE state 
11: No possible.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(RW)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_DIG_SENSE_CLEAR">ulp_gbl_DIG_SENSE_CLEAR</a></p>
</td>
<td><p>32'h00000140</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_DIG_SENSE_CLEAR_alarm">alarm</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Alarm clear</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_DIG_SENSE_CLEAR_irq">irq</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>IRQ clear</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_pck600_clk_ctrl">ulp_gbl_pck600_clk_ctrl</a></p>
</td>
<td><p>32'h00000144</p>
</td>
<td><p>Input for pck600_clk_ctrl</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_pck600_clk_ctrl_clk_force_ulp">clk_force_ulp</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Setting to 1 disables dynamic clock gating on the q-channel</p>
</td>
</tr>
<tr><td><p>[8:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_pck600_clk_ctrl_entry_delay_ulp">entry_delay_ulp</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sets the value of the quiescence entry delay. Adds 0-255 clk 
cycles of hysteresis to the quiescence entry sequence</p>
</td>
</tr>
<tr><td><p>[9:9]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_pck600_clk_ctrl_clk_force_updma">clk_force_updma</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Setting to 1 disables dynamic clock gating on the q-channel</p>
</td>
</tr>
<tr><td><p>[17:10]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_pck600_clk_ctrl_entry_delay_updma">entry_delay_updma</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sets the value of the quiescence entry delay. Adds 0-255 clk 
cycles of hysteresis to the quiescence entry sequence</p>
</td>
</tr>
<tr><td><p>[18:18]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_pck600_clk_ctrl_clk_force_utdma">clk_force_utdma</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Setting to 1 disables dynamic clock gating on the q-channel</p>
</td>
</tr>
<tr><td><p>[26:19]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_pck600_clk_ctrl_entry_delay_utdma">entry_delay_utdma</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sets the value of the quiescence entry delay. Adds 0-255 clk 
cycles of hysteresis to the quiescence entry sequence</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#SRAMPWR_ULL_ctrl">ulp_gbl_sram_pwr_ctrl_ull_ctrl</a></p>
</td>
<td><p>32'h00000148</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[1:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#SRAMPWR_ULL_ctrl_POFF">POFF</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p>POFF[1:0] = 2'b00 - No Periphery Off Mode. 
POFF[1:0] = 2'b01 - Standard Periphery Off Mode: It shuts down 
power to periphery and maintain memory contents (VDD=X), 
Outputs X. 
POFF[1:0] = 2'b10 - RM3 Periphery Off Mode: It is a Debug mode 
to remove source bias. 
POFF[1:0] = 2'b11 - SD Periphery Off Mode: It shuts down power 
to periphery and memory core, no memory data retention 
(VDD=X), Outputs X.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#SRAMRWTC_ULL_0P8_ctrl0">ulp_gbl_rwtc_ull_0p8_ctrl0</a></p>
</td>
<td><p>32'h0000014C</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#SRAMRWTC_ULL_0P8_ctrl0_ULL_SR_1P">ULL_SR_1P</a></p>
</td>
<td><p>0xC9C</p>
</td>
<td><p>TEST1 = 0 (default) 
TEST_RNM = 0 (default) 
RME = 1 (default) 
RM [3:0] = 0011 (default) 
RA [1:0] = 01 (default) 
WA [2:0] = 110 (default) 
WPULSE [2:0] = 000 (default) 
Bit 16 not used</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#SRAMRWTC_ULL_0P8_ctrl0_ULL_RF_1P">ULL_RF_1P</a></p>
</td>
<td><p>0xC9C</p>
</td>
<td><p>TEST1 = 0 (default) 
TEST_RNM = 0 (default) 
RME = 1 (default) 
RM [3:0] = 0011 (default) 
RA [1:0] = 01 (default) 
WA [2:0] = 110 (default) 
WPULSE [2:0] = 000 (default) 
Bit 16 not used</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#SRAMRWTC_ULL_0P8_ctrl1">ulp_gbl_rwtc_ull_0p8_ctrl1</a></p>
</td>
<td><p>32'h00000150</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#SRAMRWTC_ULL_0P8_ctrl1_ULL_RF_2P">ULL_RF_2P</a></p>
</td>
<td><p>0x32678</p>
</td>
<td><p>TEST1A = 0 (default) 
TEST1B = 0 (default) 
TEST_RNMA = 0 (default) 
RMEA = 1 (default) 
RMEB = 1 (default) 
RMA [3:0] = 0011 (default) 
RMB [3:0] = 0011 (default) 
RA [1:0] = 01 (default) 
WA [2:0] = 110 (default) 
WPULSE [2:0] = 000 (default) 
Bit 22 and 23 and 24 not used</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#SRAMRWTC_ULL_0P6_ctrl0">ulp_gbl_rwtc_ull_0p6_ctrl0</a></p>
</td>
<td><p>32'h00000154</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#SRAMRWTC_ULL_0P6_ctrl0_ULL_SR_1P">ULL_SR_1P</a></p>
</td>
<td><p>0xF0C</p>
</td>
<td><p>TEST1 = 0 (default) 
TEST_RNM = 0 (default) 
RME = 1 (default) 
RM [3:0] = 0001 (default) 
RA [1:0] = 10 (default) 
WA [2:0] = 111 (default) 
WPULSE [2:0] = 000 (default) 
Bit 16 not used</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#SRAMRWTC_ULL_0P6_ctrl0_ULL_RF_1P">ULL_RF_1P</a></p>
</td>
<td><p>0xF0C</p>
</td>
<td><p>TEST1 = 0 (default) 
TEST_RNM = 0 (default) 
RME = 1 (default) 
RM [3:0] = 0001 (default) 
RA [1:0] = 10 (default) 
WA [2:0] = 111 (default) 
WPULSE [2:0] = 000 (default) 
Bit 16 not used</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#SRAMRWTC_ULL_0P6_ctrl1">ulp_gbl_rwtc_ull_0p6_ctrl1</a></p>
</td>
<td><p>32'h00000158</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#SRAMRWTC_ULL_0P6_ctrl1_ULL_RF_2P">ULL_RF_2P</a></p>
</td>
<td><p>0x3C238</p>
</td>
<td><p>TEST1A = 0 (default) 
TEST1B = 0 (default) 
TEST_RNMA = 0 (default) 
RMEA = 1 (default) 
RMEB = 1 (default) 
RMA [3:0] = 0001 (default) 
RMB [3:0] = 0001 (default) 
RA [1:0] = 10 (default) 
WA [2:0] = 111 (default) 
WPULSE [2:0] = 000 (default) 
Bit 22 and 23 and 24 not used</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(RW)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_PERIF_I3C_CTRL0">ulp_gbl_ULP_PERIF_I3C_CTRL0</a></p>
</td>
<td><p>32'h00000A00</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_PERIF_I3C_CTRL0_mode_i2c">mode_i2c</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: I3C Mode 
1: I2C Mode</p>
</td>
</tr>
<tr><td><p>[2:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_PERIF_I3C_CTRL0_act_mode">act_mode</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Slave Activity Mode for GETSTATUS CCC Applicable in only Slave 
mode</p>
</td>
</tr>
<tr><td><p>[6:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_PERIF_I3C_CTRL0_pending_int">pending_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Pending Interrupt Info for GETSTATUS CCC Applicable in only 
Slave mode</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(RW)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_PERIF_I3C_CTRL1">ulp_gbl_ULP_PERIF_I3C_CTRL1</a></p>
</td>
<td><p>32'h00000A04</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_PERIF_I3C_CTRL1_slv_max_rd_speed">slv_max_rd_speed</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Slave maximum read data rate,Applicable in only Slave mode</p>
</td>
</tr>
<tr><td><p>[5:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_PERIF_I3C_CTRL1_slv_max_wr_speed">slv_max_wr_speed</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Slave maximum write data rate,Applicable in only Slave mode</p>
</td>
</tr>
<tr><td><p>[8:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_PERIF_I3C_CTRL1_slv_clk_data_turn_time">slv_clk_data_turn_time</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Slave maximum clock data turnaround time,Applicable in only 
Slave mode</p>
</td>
</tr>
<tr><td><p>[16:9]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_PERIF_I3C_CTRL1_slv_dcr">slv_dcr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Slave DCR</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(RW)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_PERIF_I3C_CTRL2">ulp_gbl_ULP_PERIF_I3C_CTRL2</a></p>
</td>
<td><p>32'h00000A08</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_PERIF_I3C_CTRL2_slv_pid">slv_pid</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>slv_pid[31:0]</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(RW)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_PERIF_I3C_CTRL3">ulp_gbl_ULP_PERIF_I3C_CTRL3</a></p>
</td>
<td><p>32'h00000A0C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_PERIF_I3C_CTRL3_slv_pid">slv_pid</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>slv_pid[47:32]</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(RW)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_PERIF_I3C_STATIC_ADDR">ulp_gbl_ULP_PERIF_I3C_STATIC_ADDR</a></p>
</td>
<td><p>32'h00000A10</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_PERIF_I3C_STATIC_ADDR_enable">enable</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Slave static address valid, Applicable in only Slave mode</p>
</td>
</tr>
<tr><td><p>[7:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_PERIF_I3C_STATIC_ADDR_addr">addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Slave static address , Applicable in only Slave mode</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_PERIF_I3C_STS">ulp_gbl_ULP_PERIF_I3C_STS</a></p>
</td>
<td><p>32'h00000A14</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ULP_PERIF_I3C_STS_legacy_i2c_xfer">legacy_i2c_xfer</a></p>
</td>
<td><p> 
</p>
</td>
<td><p>Indicates the Legacy I2C Transfer</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ulp_dbg_sel">ulp_gbl_ulp_dbg_sel</a></p>
</td>
<td><p>32'h00000A18</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[3:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ulp_dbg_sel_val">val</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: ulp_i3c_debug_port[3:0]; 
1: ulp_i3c_debug_port[7:4]; 
2: ulp_i3c_debug_port[11:8]; 
3: ulp_i3c_debug_port[15:12]; 
... 12:{1'b0,ulp_i3c_debug_port[54:52]};</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ulp_dbg_clk_sel">ulp_gbl_ulp_dbg_clk_sel</a></p>
</td>
<td><p>32'h00000A1C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[3:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ulp_dbg_clk_sel_val">val</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: 0 (no clock connected) 
1: clk_hfrcosc 
2: clk_ulp_main_pll 
3: clk_hfclk_aon2ulp 
4: clk_hfclk_lp2ulp</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_sysreset_req">ulp_gbl_sysreset_req</a></p>
</td>
<td><p>32'h00000A20</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_sysreset_req_enable">enable</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>When set to “1”, sysresetreq output from CM52 will be used to 
assert the rstn_por and rstn_sys inputs of CM52</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ulp_pinmux_cntl_bus">ulp_gbl_ulp_pinmux_cntl_bus</a></p>
</td>
<td><p>32'h00000B00</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ulp_pinmux_cntl_bus_ULP_GPIO0">ULP_GPIO0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ulp_pinmux_cntl_bus[0*3+2:0*3] pinMux Control for ULP_GPIO0</p>
</td>
</tr>
<tr><td><p>[5:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ulp_pinmux_cntl_bus_ULP_GPIO1">ULP_GPIO1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ulp_pinmux_cntl_bus[1*3+2:1*3] pinMux Control for ULP_GPIO1</p>
</td>
</tr>
<tr><td><p>[8:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ulp_pinmux_cntl_bus_ULP_GPIO2">ULP_GPIO2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ulp_pinmux_cntl_bus[2*3+2:2*3] pinMux Control for ULP_GPIO2</p>
</td>
</tr>
<tr><td><p>[11:9]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ulp_pinmux_cntl_bus_ULP_GPIO3">ULP_GPIO3</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ulp_pinmux_cntl_bus[3*3+2:3*3] pinMux Control for ULP_GPIO3</p>
</td>
</tr>
<tr><td><p>[14:12]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ulp_pinmux_cntl_bus_ULP_GPIO4">ULP_GPIO4</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ulp_pinmux_cntl_bus[4*3+2:4*3] pinMux Control for ULP_GPIO4</p>
</td>
</tr>
<tr><td><p>[17:15]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ulp_pinmux_cntl_bus_ULP_GPIO5">ULP_GPIO5</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ulp_pinmux_cntl_bus[5*3+2:5*3] pinMux Control for ULP_GPIO5</p>
</td>
</tr>
<tr><td><p>[20:18]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ulp_pinmux_cntl_bus_ULP_GPIO6">ULP_GPIO6</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ulp_pinmux_cntl_bus[6*3+2:6*3] pinMux Control for ULP_GPIO6</p>
</td>
</tr>
<tr><td><p>[23:21]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ulp_pinmux_cntl_bus_ULP_GPIO7">ULP_GPIO7</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ulp_pinmux_cntl_bus[7*3+2:7*3] pinMux Control for ULP_GPIO7</p>
</td>
</tr>
<tr><td><p>[26:24]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ulp_pinmux_cntl_bus_ULP_GPIO8">ULP_GPIO8</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ulp_pinmux_cntl_bus[8*3+2:8*3] pinMux Control for ULP_GPIO8</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ulp_pinmux_cntl_bus_ULP_GPIO9">ULP_GPIO9</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ulp_pinmux_cntl_bus[9*3+2:9*3] pinMux Control for ULP_GPIO9</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ulp_pinmux_cntl_bus_ULP_GPIO10">ulp_gbl_ulp_pinmux_cntl_bus1</a></p>
</td>
<td><p>32'h00000B04</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ulp_pinmux_cntl_bus_ULP_GPIO10">ULP_GPIO10</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ulp_pinmux_cntl_bus[10*3+2:10*3] pinMux Control for ULP_GPIO10</p>
</td>
</tr>
<tr><td><p>[5:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ulp_pinmux_cntl_bus_ULP_GPIO11">ULP_GPIO11</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ulp_pinmux_cntl_bus[11*3+2:11*3] pinMux Control for ULP_GPIO11</p>
</td>
</tr>
<tr><td><p>[8:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ulp_pinmux_cntl_bus_ULP_GPIO12">ULP_GPIO12</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ulp_pinmux_cntl_bus[12*3+2:12*3] pinMux Control for ULP_GPIO12</p>
</td>
</tr>
<tr><td><p>[11:9]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ulp_pinmux_cntl_bus_ULP_GPIO13">ULP_GPIO13</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ulp_pinmux_cntl_bus[13*3+2:13*3] pinMux Control for ULP_GPIO13</p>
</td>
</tr>
<tr><td><p>[14:12]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ulp_pinmux_cntl_bus_ULP_GPIO14">ULP_GPIO14</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ulp_pinmux_cntl_bus[14*3+2:14*3] pinMux Control for ULP_GPIO14</p>
</td>
</tr>
<tr><td><p>[17:15]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ulp_pinmux_cntl_bus_ULP_GPIO15">ULP_GPIO15</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ulp_pinmux_cntl_bus[15*3+2:15*3] pinMux Control for ULP_GPIO15</p>
</td>
</tr>
<tr><td><p>[20:18]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ulp_pinmux_cntl_bus_ULP_GPIO16">ULP_GPIO16</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ulp_pinmux_cntl_bus[16*3+2:16*3] pinMux Control for ULP_GPIO16</p>
</td>
</tr>
<tr><td><p>[23:21]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ulp_pinmux_cntl_bus_ULP_GPIO17">ULP_GPIO17</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ulp_pinmux_cntl_bus[17*3+2:17*3] pinMux Control for ULP_GPIO17</p>
</td>
</tr>
<tr><td><p>[26:24]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ulp_pinmux_cntl_bus_ULP_GPIO18">ULP_GPIO18</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ulp_pinmux_cntl_bus[18*3+2:18*3] pinMux Control for ULP_GPIO18</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ulp_pinmux_cntl_bus_ULP_GPIO19">ULP_GPIO19</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ulp_pinmux_cntl_bus[19*3+2:19*3] pinMux Control for ULP_GPIO19</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ulp_pinmux_cntl_bus_ULP_GPIO20">ulp_gbl_ulp_pinmux_cntl_bus2</a></p>
</td>
<td><p>32'h00000B08</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ulp_pinmux_cntl_bus_ULP_GPIO20">ULP_GPIO20</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ulp_pinmux_cntl_bus[20*3+2:20*3] pinMux Control for ULP_GPIO20</p>
</td>
</tr>
<tr><td><p>[5:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ulp_pinmux_cntl_bus_ULP_GPIO21">ULP_GPIO21</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ulp_pinmux_cntl_bus[21*3+2:21*3] pinMux Control for ULP_GPIO21</p>
</td>
</tr>
<tr><td><p>[8:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ulp_pinmux_cntl_bus_ULP_GPIO22">ULP_GPIO22</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ulp_pinmux_cntl_bus[22*3+2:22*3] pinMux Control for ULP_GPIO22</p>
</td>
</tr>
<tr><td><p>[11:9]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ulp_pinmux_cntl_bus_ULP_GPIO23">ULP_GPIO23</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ulp_pinmux_cntl_bus[23*3+2:23*3] pinMux Control for ULP_GPIO23</p>
</td>
</tr>
<tr><td><p>[14:12]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ulp_pinmux_cntl_bus_ULP_GPIO24">ULP_GPIO24</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ulp_pinmux_cntl_bus[24*3+2:24*3] pinMux Control for ULP_GPIO24</p>
</td>
</tr>
<tr><td><p>[17:15]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ulp_pinmux_cntl_bus_ULP_GPIO25">ULP_GPIO25</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ulp_pinmux_cntl_bus[25*3+2:25*3] pinMux Control for ULP_GPIO25</p>
</td>
</tr>
<tr><td><p>[20:18]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ulp_pinmux_cntl_bus_ULP_GPIO26">ULP_GPIO26</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ulp_pinmux_cntl_bus[26*3+2:26*3] pinMux Control for ULP_GPIO26</p>
</td>
</tr>
<tr><td><p>[23:21]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ulp_pinmux_cntl_bus_ULP_GPIO27">ULP_GPIO27</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ulp_pinmux_cntl_bus[27*3+2:27*3] pinMux Control for ULP_GPIO27</p>
</td>
</tr>
<tr><td><p>[26:24]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ulp_pinmux_cntl_bus_ULP_GPIO28">ULP_GPIO28</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ulp_pinmux_cntl_bus[28*3+2:28*3] pinMux Control for ULP_GPIO28</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ulp_pinmux_cntl_bus_ULP_GPIO29">ULP_GPIO29</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ulp_pinmux_cntl_bus[29*3+2:29*3] pinMux Control for ULP_GPIO29</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ulp_pinmux_cntl_bus_ULP_GPIO30">ulp_gbl_ulp_pinmux_cntl_bus3</a></p>
</td>
<td><p>32'h00000B0C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ulp_pinmux_cntl_bus_ULP_GPIO30">ULP_GPIO30</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ulp_pinmux_cntl_bus[30*3+2:30*3] pinMux Control for ULP_GPIO30</p>
</td>
</tr>
<tr><td><p>[5:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ulp_pinmux_cntl_bus_ULP_GPIO31">ULP_GPIO31</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ulp_pinmux_cntl_bus[31*3+2:31*3] pinMux Control for ULP_GPIO31</p>
</td>
</tr>
<tr><td><p>[8:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ulp_pinmux_cntl_bus_ULP_GPIO32">ULP_GPIO32</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ulp_pinmux_cntl_bus[32*3+2:32*3] pinMux Control for ULP_GPIO32</p>
</td>
</tr>
<tr><td><p>[11:9]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ulp_pinmux_cntl_bus_ULP_GPIO33">ULP_GPIO33</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ulp_pinmux_cntl_bus[33*3+2:33*3] pinMux Control for ULP_GPIO33</p>
</td>
</tr>
<tr><td><p>[14:12]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ulp_pinmux_cntl_bus_ULP_GPIO34">ULP_GPIO34</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ulp_pinmux_cntl_bus[34*3+2:34*3] pinMux Control for ULP_GPIO34</p>
</td>
</tr>
<tr><td><p>[17:15]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ulp_pinmux_cntl_bus_ULP_GPIO35">ULP_GPIO35</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ulp_pinmux_cntl_bus[35*3+2:35*3] pinMux Control for ULP_GPIO35</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO0Cntl">ulp_gbl_ULP_GPIO0Cntl</a></p>
</td>
<td><p>32'h00000C00</p>
</td>
<td><p>Pad Control for ULP_GPIO0</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO0Cntl_E1">E1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO0Cntl_E2">E2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO0Cntl_P1">P1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO0Cntl_P2">P2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO0Cntl_REN">REN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO0Cntl_SMT">SMT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO0Cntl_SR">SR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO1Cntl">ulp_gbl_ULP_GPIO1Cntl</a></p>
</td>
<td><p>32'h00000C04</p>
</td>
<td><p>Pad Control for ULP_GPIO1</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO1Cntl_E1">E1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO1Cntl_E2">E2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO1Cntl_P1">P1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO1Cntl_P2">P2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO1Cntl_REN">REN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO1Cntl_SMT">SMT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO1Cntl_SR">SR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO2Cntl">ulp_gbl_ULP_GPIO2Cntl</a></p>
</td>
<td><p>32'h00000C08</p>
</td>
<td><p>Pad Control for ULP_GPIO2</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO2Cntl_E1">E1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO2Cntl_E2">E2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO2Cntl_P1">P1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO2Cntl_P2">P2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO2Cntl_REN">REN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO2Cntl_SMT">SMT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO2Cntl_SR">SR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO3Cntl">ulp_gbl_ULP_GPIO3Cntl</a></p>
</td>
<td><p>32'h00000C0C</p>
</td>
<td><p>Pad Control for ULP_GPIO3</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO3Cntl_E1">E1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO3Cntl_E2">E2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO3Cntl_P1">P1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO3Cntl_P2">P2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO3Cntl_REN">REN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO3Cntl_SMT">SMT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO3Cntl_SR">SR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO4Cntl">ulp_gbl_ULP_GPIO4Cntl</a></p>
</td>
<td><p>32'h00000C10</p>
</td>
<td><p>Pad Control for ULP_GPIO4</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO4Cntl_E1">E1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO4Cntl_E2">E2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO4Cntl_P1">P1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO4Cntl_P2">P2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO4Cntl_REN">REN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO4Cntl_SMT">SMT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO4Cntl_SR">SR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO5Cntl">ulp_gbl_ULP_GPIO5Cntl</a></p>
</td>
<td><p>32'h00000C14</p>
</td>
<td><p>Pad Control for ULP_GPIO5</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO5Cntl_E1">E1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO5Cntl_E2">E2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO5Cntl_P1">P1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO5Cntl_P2">P2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO5Cntl_REN">REN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO5Cntl_SMT">SMT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO5Cntl_SR">SR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO6Cntl">ulp_gbl_ULP_GPIO6Cntl</a></p>
</td>
<td><p>32'h00000C18</p>
</td>
<td><p>Pad Control for ULP_GPIO6</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO6Cntl_E1">E1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO6Cntl_E2">E2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO6Cntl_P1">P1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO6Cntl_P2">P2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO6Cntl_REN">REN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO6Cntl_SMT">SMT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO6Cntl_SR">SR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO7Cntl">ulp_gbl_ULP_GPIO7Cntl</a></p>
</td>
<td><p>32'h00000C1C</p>
</td>
<td><p>Pad Control for ULP_GPIO7</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO7Cntl_E1">E1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO7Cntl_E2">E2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO7Cntl_P1">P1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO7Cntl_P2">P2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO7Cntl_REN">REN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO7Cntl_SMT">SMT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO7Cntl_SR">SR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO8Cntl">ulp_gbl_ULP_GPIO8Cntl</a></p>
</td>
<td><p>32'h00000C20</p>
</td>
<td><p>Pad Control for ULP_GPIO8</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO8Cntl_E1">E1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO8Cntl_E2">E2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO8Cntl_P1">P1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO8Cntl_P2">P2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO8Cntl_REN">REN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO8Cntl_SMT">SMT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO8Cntl_SR">SR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO9Cntl">ulp_gbl_ULP_GPIO9Cntl</a></p>
</td>
<td><p>32'h00000C24</p>
</td>
<td><p>Pad Control for ULP_GPIO9</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO9Cntl_E1">E1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO9Cntl_E2">E2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO9Cntl_P1">P1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO9Cntl_P2">P2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO9Cntl_REN">REN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO9Cntl_SMT">SMT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO9Cntl_SR">SR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO10Cntl">ulp_gbl_ULP_GPIO10Cntl</a></p>
</td>
<td><p>32'h00000C28</p>
</td>
<td><p>Pad Control for ULP_GPIO10</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO10Cntl_E1">E1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO10Cntl_E2">E2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO10Cntl_P1">P1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO10Cntl_P2">P2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO10Cntl_REN">REN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO10Cntl_SMT">SMT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO10Cntl_SR">SR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO11Cntl">ulp_gbl_ULP_GPIO11Cntl</a></p>
</td>
<td><p>32'h00000C2C</p>
</td>
<td><p>Pad Control for ULP_GPIO11</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO11Cntl_E1">E1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO11Cntl_E2">E2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO11Cntl_P1">P1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO11Cntl_P2">P2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO11Cntl_REN">REN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO11Cntl_SMT">SMT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO11Cntl_SR">SR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO12Cntl">ulp_gbl_ULP_GPIO12Cntl</a></p>
</td>
<td><p>32'h00000C30</p>
</td>
<td><p>Pad Control for ULP_GPIO12</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO12Cntl_E1">E1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO12Cntl_E2">E2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO12Cntl_P1">P1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO12Cntl_P2">P2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO12Cntl_REN">REN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO12Cntl_SMT">SMT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO12Cntl_SR">SR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO13Cntl">ulp_gbl_ULP_GPIO13Cntl</a></p>
</td>
<td><p>32'h00000C34</p>
</td>
<td><p>Pad Control for ULP_GPIO13</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO13Cntl_E1">E1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO13Cntl_E2">E2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO13Cntl_P1">P1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO13Cntl_P2">P2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO13Cntl_REN">REN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO13Cntl_SMT">SMT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO13Cntl_SR">SR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO14Cntl">ulp_gbl_ULP_GPIO14Cntl</a></p>
</td>
<td><p>32'h00000C38</p>
</td>
<td><p>Pad Control for ULP_GPIO14</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO14Cntl_E1">E1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO14Cntl_E2">E2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO14Cntl_P1">P1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO14Cntl_P2">P2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO14Cntl_REN">REN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO14Cntl_SMT">SMT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO14Cntl_SR">SR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO15Cntl">ulp_gbl_ULP_GPIO15Cntl</a></p>
</td>
<td><p>32'h00000C3C</p>
</td>
<td><p>Pad Control for ULP_GPIO15</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO15Cntl_E1">E1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO15Cntl_E2">E2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO15Cntl_P1">P1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO15Cntl_P2">P2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO15Cntl_REN">REN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO15Cntl_SMT">SMT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO15Cntl_SR">SR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO16Cntl">ulp_gbl_ULP_GPIO16Cntl</a></p>
</td>
<td><p>32'h00000C40</p>
</td>
<td><p>Pad Control for ULP_GPIO16</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO16Cntl_E1">E1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO16Cntl_E2">E2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO16Cntl_P1">P1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO16Cntl_P2">P2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO16Cntl_REN">REN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO16Cntl_SMT">SMT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO16Cntl_SR">SR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO17Cntl">ulp_gbl_ULP_GPIO17Cntl</a></p>
</td>
<td><p>32'h00000C44</p>
</td>
<td><p>Pad Control for ULP_GPIO17</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO17Cntl_E1">E1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO17Cntl_E2">E2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO17Cntl_P1">P1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO17Cntl_P2">P2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO17Cntl_REN">REN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO17Cntl_SMT">SMT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO17Cntl_SR">SR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO18Cntl">ulp_gbl_ULP_GPIO18Cntl</a></p>
</td>
<td><p>32'h00000C48</p>
</td>
<td><p>Pad Control for ULP_GPIO18</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO18Cntl_E1">E1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO18Cntl_E2">E2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO18Cntl_P1">P1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO18Cntl_P2">P2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO18Cntl_REN">REN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO18Cntl_SMT">SMT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO18Cntl_SR">SR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO19Cntl">ulp_gbl_ULP_GPIO19Cntl</a></p>
</td>
<td><p>32'h00000C4C</p>
</td>
<td><p>Pad Control for ULP_GPIO19</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO19Cntl_E1">E1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO19Cntl_E2">E2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO19Cntl_P1">P1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO19Cntl_P2">P2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO19Cntl_REN">REN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO19Cntl_SMT">SMT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO19Cntl_SR">SR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO20Cntl">ulp_gbl_ULP_GPIO20Cntl</a></p>
</td>
<td><p>32'h00000C50</p>
</td>
<td><p>Pad Control for ULP_GPIO20</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO20Cntl_E1">E1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO20Cntl_E2">E2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO20Cntl_P1">P1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO20Cntl_P2">P2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO20Cntl_REN">REN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO20Cntl_SMT">SMT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO20Cntl_SR">SR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO21Cntl">ulp_gbl_ULP_GPIO21Cntl</a></p>
</td>
<td><p>32'h00000C54</p>
</td>
<td><p>Pad Control for ULP_GPIO21</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO21Cntl_E1">E1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO21Cntl_E2">E2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO21Cntl_P1">P1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO21Cntl_P2">P2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO21Cntl_REN">REN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO21Cntl_SMT">SMT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO21Cntl_SR">SR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO22Cntl">ulp_gbl_ULP_GPIO22Cntl</a></p>
</td>
<td><p>32'h00000C58</p>
</td>
<td><p>Pad Control for ULP_GPIO22</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO22Cntl_E1">E1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO22Cntl_E2">E2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO22Cntl_P1">P1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO22Cntl_P2">P2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO22Cntl_REN">REN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO22Cntl_SMT">SMT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO22Cntl_SR">SR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO23Cntl">ulp_gbl_ULP_GPIO23Cntl</a></p>
</td>
<td><p>32'h00000C5C</p>
</td>
<td><p>Pad Control for ULP_GPIO23</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO23Cntl_E1">E1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO23Cntl_E2">E2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO23Cntl_P1">P1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO23Cntl_P2">P2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO23Cntl_REN">REN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO23Cntl_SMT">SMT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO23Cntl_SR">SR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO24Cntl">ulp_gbl_ULP_GPIO24Cntl</a></p>
</td>
<td><p>32'h00000C60</p>
</td>
<td><p>Pad Control for ULP_GPIO24</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO24Cntl_E1">E1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO24Cntl_E2">E2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO24Cntl_P1">P1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO24Cntl_P2">P2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO24Cntl_REN">REN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO24Cntl_SMT">SMT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO24Cntl_SR">SR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO25Cntl">ulp_gbl_ULP_GPIO25Cntl</a></p>
</td>
<td><p>32'h00000C64</p>
</td>
<td><p>Pad Control for ULP_GPIO25</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO25Cntl_E1">E1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO25Cntl_E2">E2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO25Cntl_P1">P1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO25Cntl_P2">P2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO25Cntl_REN">REN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO25Cntl_SMT">SMT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO25Cntl_SR">SR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO26Cntl">ulp_gbl_ULP_GPIO26Cntl</a></p>
</td>
<td><p>32'h00000C68</p>
</td>
<td><p>Pad Control for ULP_GPIO26</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO26Cntl_E1">E1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO26Cntl_E2">E2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO26Cntl_P1">P1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO26Cntl_P2">P2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO26Cntl_REN">REN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO26Cntl_SMT">SMT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO26Cntl_SR">SR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO27Cntl">ulp_gbl_ULP_GPIO27Cntl</a></p>
</td>
<td><p>32'h00000C6C</p>
</td>
<td><p>Pad Control for ULP_GPIO27</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO27Cntl_E1">E1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO27Cntl_E2">E2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO27Cntl_P1">P1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO27Cntl_P2">P2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO27Cntl_REN">REN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO27Cntl_SMT">SMT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO27Cntl_SR">SR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO28Cntl">ulp_gbl_ULP_GPIO28Cntl</a></p>
</td>
<td><p>32'h00000C70</p>
</td>
<td><p>Pad Control for ULP_GPIO28</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO28Cntl_E1">E1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO28Cntl_E2">E2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO28Cntl_P1">P1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO28Cntl_P2">P2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO28Cntl_REN">REN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO28Cntl_SMT">SMT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO28Cntl_SR">SR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO29Cntl">ulp_gbl_ULP_GPIO29Cntl</a></p>
</td>
<td><p>32'h00000C74</p>
</td>
<td><p>Pad Control for ULP_GPIO29</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO29Cntl_E1">E1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO29Cntl_E2">E2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO29Cntl_P1">P1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO29Cntl_P2">P2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO29Cntl_REN">REN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO29Cntl_SMT">SMT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO29Cntl_SR">SR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO30Cntl">ulp_gbl_ULP_GPIO30Cntl</a></p>
</td>
<td><p>32'h00000C78</p>
</td>
<td><p>Pad Control for ULP_GPIO30</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO30Cntl_E1">E1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO30Cntl_E2">E2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO30Cntl_P1">P1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO30Cntl_P2">P2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO30Cntl_REN">REN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO30Cntl_SMT">SMT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO30Cntl_SR">SR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO31Cntl">ulp_gbl_ULP_GPIO31Cntl</a></p>
</td>
<td><p>32'h00000C7C</p>
</td>
<td><p>Pad Control for ULP_GPIO31</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO31Cntl_E1">E1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO31Cntl_E2">E2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO31Cntl_P1">P1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO31Cntl_P2">P2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO31Cntl_REN">REN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO31Cntl_SMT">SMT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO31Cntl_SR">SR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO32Cntl">ulp_gbl_ULP_GPIO32Cntl</a></p>
</td>
<td><p>32'h00000C80</p>
</td>
<td><p>Pad Control for ULP_GPIO32</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO32Cntl_E1">E1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO32Cntl_E2">E2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO32Cntl_P1">P1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO32Cntl_P2">P2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO32Cntl_REN">REN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO32Cntl_SMT">SMT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO32Cntl_SR">SR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO33Cntl">ulp_gbl_ULP_GPIO33Cntl</a></p>
</td>
<td><p>32'h00000C84</p>
</td>
<td><p>Pad Control for ULP_GPIO33</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO33Cntl_E1">E1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO33Cntl_E2">E2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO33Cntl_P1">P1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO33Cntl_P2">P2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO33Cntl_REN">REN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO33Cntl_SMT">SMT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO33Cntl_SR">SR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO34Cntl">ulp_gbl_ULP_GPIO34Cntl</a></p>
</td>
<td><p>32'h00000C88</p>
</td>
<td><p>Pad Control for ULP_GPIO34</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO34Cntl_E1">E1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO34Cntl_E2">E2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO34Cntl_P1">P1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO34Cntl_P2">P2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO34Cntl_REN">REN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO34Cntl_SMT">SMT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO34Cntl_SR">SR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO35Cntl">ulp_gbl_ULP_GPIO35Cntl</a></p>
</td>
<td><p>32'h00000C8C</p>
</td>
<td><p>Pad Control for ULP_GPIO35</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO35Cntl_E1">E1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO35Cntl_E2">E2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO35Cntl_P1">P1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO35Cntl_P2">P2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO35Cntl_REN">REN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO35Cntl_SMT">SMT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_ULP_GPIO35Cntl_SR">SR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(RW)</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_SPARE_REG">ulp_gbl_SPARE_REG</a></p>
</td>
<td><p>32'h00000C90</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="ulp_gbl.htm#ulp_gbl_SPARE_REG_spare_reg">spare_reg</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ULP spare register for future use</p>
</td>
</tr>
</table><p> 
</p>
</body></html>