Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Sep  5 14:53:35 2022
| Host         : jlb running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file arithmetic_system_top_timing_summary_routed.rpt -pb arithmetic_system_top_timing_summary_routed.pb -rpx arithmetic_system_top_timing_summary_routed.rpx -warn_on_violation
| Design       : arithmetic_system_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    3          inf        0.000                      0                    3           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            SEG_7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.389ns  (logic 5.220ns (45.833%)  route 6.169ns (54.167%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  A_IBUF[1]_inst/O
                         net (fo=2, routed)           1.432     2.893    A_IBUF[1]
    SLICE_X0Y9           LUT6 (Prop_lut6_I1_O)        0.124     3.017 r  SEG_7_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.484     3.501    SEG_7_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y9           LUT3 (Prop_lut3_I1_O)        0.124     3.625 r  SEG_7_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           4.254     7.879    SEG_7_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    11.389 r  SEG_7_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.389    SEG_7[0]
    W7                                                                r  SEG_7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            SEG_7[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.204ns  (logic 5.477ns (48.888%)  route 5.726ns (51.112%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  B_IBUF[1]_inst/O
                         net (fo=2, routed)           1.375     2.841    B_IBUF[1]
    SLICE_X0Y9           LUT6 (Prop_lut6_I3_O)        0.124     2.965 r  SEG_7_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.444     3.409    SEG_7_OBUF[2]_inst_i_2_n_0
    SLICE_X0Y9           LUT3 (Prop_lut3_I1_O)        0.150     3.559 r  SEG_7_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.908     7.466    SEG_7_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.737    11.204 r  SEG_7_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.204    SEG_7[2]
    U8                                                                r  SEG_7[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            SEG_7[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.973ns  (logic 5.241ns (47.761%)  route 5.732ns (52.239%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  A_IBUF[1]_inst/O
                         net (fo=2, routed)           1.432     2.893    A_IBUF[1]
    SLICE_X0Y9           LUT6 (Prop_lut6_I1_O)        0.124     3.017 r  SEG_7_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.484     3.501    SEG_7_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y9           LUT3 (Prop_lut3_I1_O)        0.124     3.625 r  SEG_7_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           3.817     7.442    SEG_7_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    10.973 r  SEG_7_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.973    SEG_7[6]
    U7                                                                r  SEG_7[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            SEG_7[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.320ns  (logic 1.494ns (44.994%)  route 1.826ns (55.006%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 f  A_IBUF[3]_inst/O
                         net (fo=2, routed)           0.407     0.624    A_IBUF[3]
    SLICE_X0Y9           LUT3 (Prop_lut3_I2_O)        0.045     0.669 r  SEG_7_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           1.420     2.088    SEG_7_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.320 r  SEG_7_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.320    SEG_7[6]
    U7                                                                r  SEG_7[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            SEG_7[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.426ns  (logic 1.557ns (45.430%)  route 1.870ns (54.570%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  A_IBUF[3]_inst/O
                         net (fo=2, routed)           0.407     0.624    A_IBUF[3]
    SLICE_X0Y9           LUT3 (Prop_lut3_I2_O)        0.042     0.666 r  SEG_7_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.463     2.128    SEG_7_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.298     3.426 r  SEG_7_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.426    SEG_7[2]
    U8                                                                r  SEG_7[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            SEG_7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.530ns  (logic 1.473ns (41.742%)  route 2.056ns (58.258%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 f  A_IBUF[3]_inst/O
                         net (fo=2, routed)           0.407     0.624    A_IBUF[3]
    SLICE_X0Y9           LUT3 (Prop_lut3_I2_O)        0.045     0.669 r  SEG_7_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           1.650     2.318    SEG_7_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.530 r  SEG_7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.530    SEG_7[0]
    W7                                                                r  SEG_7[0] (OUT)
  -------------------------------------------------------------------    -------------------





