0.6
2018.3
Dec  7 2018
00:33:28
B:/shoebox/uni/year 4/first/smp/labs/lab2/SRAMtoMC6800/DECODER.V,1605038248,verilog,,B:/shoebox/uni/year 4/first/smp/labs/project_2/project_2.srcs/sources_1/new/splitter_addresses.v,,decoder,,,,,,,,
B:/shoebox/uni/year 4/first/smp/labs/lab2/SRAMtoMC6800/MC68000.V,1605038291,verilog,,B:/shoebox/uni/year 4/first/smp/labs/lab2/SRAMtoMC6800/Sram.v,,mc68000,,,,,,,,
B:/shoebox/uni/year 4/first/smp/labs/lab2/SRAMtoMC6800/Sram.v,1605038311,verilog,,B:/shoebox/uni/year 4/first/smp/labs/project_2/project_2.srcs/sources_1/new/not_gate.v,,ram8kx8,,,,,,,,
B:/shoebox/uni/year 4/first/smp/labs/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_decoder_0_0/sim/design_1_decoder_0_0.v,1605039687,verilog,,B:/shoebox/uni/year 4/first/smp/labs/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_splitter_addresses_0_0/sim/design_1_splitter_addresses_0_0.v,,design_1_decoder_0_0,,,,,,,,
B:/shoebox/uni/year 4/first/smp/labs/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_mc68000_0_0/sim/design_1_mc68000_0_0.v,1605039687,verilog,,B:/shoebox/uni/year 4/first/smp/labs/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_ram8kx8_0_0/sim/design_1_ram8kx8_0_0.v,,design_1_mc68000_0_0,,,,,,,,
B:/shoebox/uni/year 4/first/smp/labs/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_nand_gate_0_0/sim/design_1_nand_gate_0_0.v,1605039687,verilog,,B:/shoebox/uni/year 4/first/smp/labs/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_nand_gate_1_0/sim/design_1_nand_gate_1_0.v,,design_1_nand_gate_0_0,,,,,,,,
B:/shoebox/uni/year 4/first/smp/labs/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_nand_gate_1_0/sim/design_1_nand_gate_1_0.v,1605039687,verilog,,B:/shoebox/uni/year 4/first/smp/labs/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_nand_gate_2_0/sim/design_1_nand_gate_2_0.v,,design_1_nand_gate_1_0,,,,,,,,
B:/shoebox/uni/year 4/first/smp/labs/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_nand_gate_2_0/sim/design_1_nand_gate_2_0.v,1605039687,verilog,,B:/shoebox/uni/year 4/first/smp/labs/project_2/project_2.ip_user_files/bd/design_1/sim/design_1.v,,design_1_nand_gate_2_0,,,,,,,,
B:/shoebox/uni/year 4/first/smp/labs/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_nor_gate_0_0/sim/design_1_nor_gate_0_0.v,1605039687,verilog,,B:/shoebox/uni/year 4/first/smp/labs/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_decoder_0_0/sim/design_1_decoder_0_0.v,,design_1_nor_gate_0_0,,,,,,,,
B:/shoebox/uni/year 4/first/smp/labs/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_not_gate_0_0/sim/design_1_not_gate_0_0.v,1605039687,verilog,,B:/shoebox/uni/year 4/first/smp/labs/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_nor_gate_0_0/sim/design_1_nor_gate_0_0.v,,design_1_not_gate_0_0,,,,,,,,
B:/shoebox/uni/year 4/first/smp/labs/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_ram8kx8_0_0/sim/design_1_ram8kx8_0_0.v,1605039687,verilog,,B:/shoebox/uni/year 4/first/smp/labs/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_ram8kx8_1_0/sim/design_1_ram8kx8_1_0.v,,design_1_ram8kx8_0_0,,,,,,,,
B:/shoebox/uni/year 4/first/smp/labs/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_ram8kx8_1_0/sim/design_1_ram8kx8_1_0.v,1605039687,verilog,,B:/shoebox/uni/year 4/first/smp/labs/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_not_gate_0_0/sim/design_1_not_gate_0_0.v,,design_1_ram8kx8_1_0,,,,,,,,
B:/shoebox/uni/year 4/first/smp/labs/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_splitter_addresses_0_0/sim/design_1_splitter_addresses_0_0.v,1605039687,verilog,,B:/shoebox/uni/year 4/first/smp/labs/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_splitter_data_0_0/sim/design_1_splitter_data_0_0.v,,design_1_splitter_addresses_0_0,,,,,,,,
B:/shoebox/uni/year 4/first/smp/labs/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_splitter_data_0_0/sim/design_1_splitter_data_0_0.v,1605039687,verilog,,B:/shoebox/uni/year 4/first/smp/labs/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_nand_gate_0_0/sim/design_1_nand_gate_0_0.v,,design_1_splitter_data_0_0,,,,,,,,
B:/shoebox/uni/year 4/first/smp/labs/project_2/project_2.ip_user_files/bd/design_1/sim/design_1.v,1605039687,verilog,,B:/shoebox/uni/year 4/first/smp/labs/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,,,,,,,
B:/shoebox/uni/year 4/first/smp/labs/project_2/project_2.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
B:/shoebox/uni/year 4/first/smp/labs/project_2/project_2.srcs/sim_1/new/simulation.v,1605039656,verilog,,,,simulation,,,,,,,,
B:/shoebox/uni/year 4/first/smp/labs/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1605039687,verilog,,B:/shoebox/uni/year 4/first/smp/labs/project_2/project_2.srcs/sim_1/new/simulation.v,,design_1_wrapper,,,,,,,,
B:/shoebox/uni/year 4/first/smp/labs/project_2/project_2.srcs/sources_1/new/nand_gate.v,1605038684,verilog,,B:/shoebox/uni/year 4/first/smp/labs/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_mc68000_0_0/sim/design_1_mc68000_0_0.v,,nand_gate,,,,,,,,
B:/shoebox/uni/year 4/first/smp/labs/project_2/project_2.srcs/sources_1/new/nor_gate.v,1605038742,verilog,,B:/shoebox/uni/year 4/first/smp/labs/lab2/SRAMtoMC6800/DECODER.V,,nor_gate,,,,,,,,
B:/shoebox/uni/year 4/first/smp/labs/project_2/project_2.srcs/sources_1/new/not_gate.v,1605038776,verilog,,B:/shoebox/uni/year 4/first/smp/labs/project_2/project_2.srcs/sources_1/new/nor_gate.v,,not_gate,,,,,,,,
B:/shoebox/uni/year 4/first/smp/labs/project_2/project_2.srcs/sources_1/new/splitter_addresses.v,1605038817,verilog,,B:/shoebox/uni/year 4/first/smp/labs/project_2/project_2.srcs/sources_1/new/splitter_data.v,,splitter_addresses,,,,,,,,
B:/shoebox/uni/year 4/first/smp/labs/project_2/project_2.srcs/sources_1/new/splitter_data.v,1605038839,verilog,,B:/shoebox/uni/year 4/first/smp/labs/project_2/project_2.srcs/sources_1/new/nand_gate.v,,splitter_data,,,,,,,,
