INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module1/lab1b/lab1b.srcs/sim_1/new/lab1b_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab1b_sim'
