
WRadio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000038f0  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080039b0  080039b0  000049b0  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080039e8  080039e8  00005018  2**0
                  CONTENTS
  4 .ARM          00000000  080039e8  080039e8  00005018  2**0
                  CONTENTS
  5 .preinit_array 00000000  080039e8  080039e8  00005018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080039e8  080039e8  000049e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080039ec  080039ec  000049ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000018  20000000  080039f0  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009c8  20000018  08003a08  00005018  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200009e0  08003a08  000059e0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00005018  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d6f2  00000000  00000000  00005040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002881  00000000  00000000  00012732  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 00005f2b  00000000  00000000  00014fb3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a98  00000000  00000000  0001aee0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000bd6  00000000  00000000  0001b978  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000ff15  00000000  00000000  0001c54e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010ab1  00000000  00000000  0002c463  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0005fd87  00000000  00000000  0003cf14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0009cc9b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001e50  00000000  00000000  0009cce0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000054  00000000  00000000  0009eb30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000018 	.word	0x20000018
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003998 	.word	0x08003998

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000001c 	.word	0x2000001c
 8000104:	08003998 	.word	0x08003998

08000108 <__gnu_thumb1_case_uqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5c09      	ldrb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			@ (mov r8, r8)

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f8f0 	bl	8000404 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__divsi3>:
 8000230:	4603      	mov	r3, r0
 8000232:	430b      	orrs	r3, r1
 8000234:	d47f      	bmi.n	8000336 <__divsi3+0x106>
 8000236:	2200      	movs	r2, #0
 8000238:	0843      	lsrs	r3, r0, #1
 800023a:	428b      	cmp	r3, r1
 800023c:	d374      	bcc.n	8000328 <__divsi3+0xf8>
 800023e:	0903      	lsrs	r3, r0, #4
 8000240:	428b      	cmp	r3, r1
 8000242:	d35f      	bcc.n	8000304 <__divsi3+0xd4>
 8000244:	0a03      	lsrs	r3, r0, #8
 8000246:	428b      	cmp	r3, r1
 8000248:	d344      	bcc.n	80002d4 <__divsi3+0xa4>
 800024a:	0b03      	lsrs	r3, r0, #12
 800024c:	428b      	cmp	r3, r1
 800024e:	d328      	bcc.n	80002a2 <__divsi3+0x72>
 8000250:	0c03      	lsrs	r3, r0, #16
 8000252:	428b      	cmp	r3, r1
 8000254:	d30d      	bcc.n	8000272 <__divsi3+0x42>
 8000256:	22ff      	movs	r2, #255	@ 0xff
 8000258:	0209      	lsls	r1, r1, #8
 800025a:	ba12      	rev	r2, r2
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d302      	bcc.n	8000268 <__divsi3+0x38>
 8000262:	1212      	asrs	r2, r2, #8
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	d065      	beq.n	8000334 <__divsi3+0x104>
 8000268:	0b03      	lsrs	r3, r0, #12
 800026a:	428b      	cmp	r3, r1
 800026c:	d319      	bcc.n	80002a2 <__divsi3+0x72>
 800026e:	e000      	b.n	8000272 <__divsi3+0x42>
 8000270:	0a09      	lsrs	r1, r1, #8
 8000272:	0bc3      	lsrs	r3, r0, #15
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x4c>
 8000278:	03cb      	lsls	r3, r1, #15
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b83      	lsrs	r3, r0, #14
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x58>
 8000284:	038b      	lsls	r3, r1, #14
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b43      	lsrs	r3, r0, #13
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x64>
 8000290:	034b      	lsls	r3, r1, #13
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b03      	lsrs	r3, r0, #12
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x70>
 800029c:	030b      	lsls	r3, r1, #12
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0ac3      	lsrs	r3, r0, #11
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x7c>
 80002a8:	02cb      	lsls	r3, r1, #11
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a83      	lsrs	r3, r0, #10
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x88>
 80002b4:	028b      	lsls	r3, r1, #10
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a43      	lsrs	r3, r0, #9
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x94>
 80002c0:	024b      	lsls	r3, r1, #9
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a03      	lsrs	r3, r0, #8
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0xa0>
 80002cc:	020b      	lsls	r3, r1, #8
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	d2cd      	bcs.n	8000270 <__divsi3+0x40>
 80002d4:	09c3      	lsrs	r3, r0, #7
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xae>
 80002da:	01cb      	lsls	r3, r1, #7
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0983      	lsrs	r3, r0, #6
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xba>
 80002e6:	018b      	lsls	r3, r1, #6
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0943      	lsrs	r3, r0, #5
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xc6>
 80002f2:	014b      	lsls	r3, r1, #5
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0903      	lsrs	r3, r0, #4
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xd2>
 80002fe:	010b      	lsls	r3, r1, #4
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	08c3      	lsrs	r3, r0, #3
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xde>
 800030a:	00cb      	lsls	r3, r1, #3
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0883      	lsrs	r3, r0, #2
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xea>
 8000316:	008b      	lsls	r3, r1, #2
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0843      	lsrs	r3, r0, #1
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xf6>
 8000322:	004b      	lsls	r3, r1, #1
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	1a41      	subs	r1, r0, r1
 800032a:	d200      	bcs.n	800032e <__divsi3+0xfe>
 800032c:	4601      	mov	r1, r0
 800032e:	4152      	adcs	r2, r2
 8000330:	4610      	mov	r0, r2
 8000332:	4770      	bx	lr
 8000334:	e05d      	b.n	80003f2 <__divsi3+0x1c2>
 8000336:	0fca      	lsrs	r2, r1, #31
 8000338:	d000      	beq.n	800033c <__divsi3+0x10c>
 800033a:	4249      	negs	r1, r1
 800033c:	1003      	asrs	r3, r0, #32
 800033e:	d300      	bcc.n	8000342 <__divsi3+0x112>
 8000340:	4240      	negs	r0, r0
 8000342:	4053      	eors	r3, r2
 8000344:	2200      	movs	r2, #0
 8000346:	469c      	mov	ip, r3
 8000348:	0903      	lsrs	r3, r0, #4
 800034a:	428b      	cmp	r3, r1
 800034c:	d32d      	bcc.n	80003aa <__divsi3+0x17a>
 800034e:	0a03      	lsrs	r3, r0, #8
 8000350:	428b      	cmp	r3, r1
 8000352:	d312      	bcc.n	800037a <__divsi3+0x14a>
 8000354:	22fc      	movs	r2, #252	@ 0xfc
 8000356:	0189      	lsls	r1, r1, #6
 8000358:	ba12      	rev	r2, r2
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d30c      	bcc.n	800037a <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d308      	bcc.n	800037a <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	1192      	asrs	r2, r2, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d304      	bcc.n	800037a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	d03a      	beq.n	80003ea <__divsi3+0x1ba>
 8000374:	1192      	asrs	r2, r2, #6
 8000376:	e000      	b.n	800037a <__divsi3+0x14a>
 8000378:	0989      	lsrs	r1, r1, #6
 800037a:	09c3      	lsrs	r3, r0, #7
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x154>
 8000380:	01cb      	lsls	r3, r1, #7
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0983      	lsrs	r3, r0, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x160>
 800038c:	018b      	lsls	r3, r1, #6
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0943      	lsrs	r3, r0, #5
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x16c>
 8000398:	014b      	lsls	r3, r1, #5
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0903      	lsrs	r3, r0, #4
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x178>
 80003a4:	010b      	lsls	r3, r1, #4
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	08c3      	lsrs	r3, r0, #3
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x184>
 80003b0:	00cb      	lsls	r3, r1, #3
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0883      	lsrs	r3, r0, #2
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x190>
 80003bc:	008b      	lsls	r3, r1, #2
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	d2d9      	bcs.n	8000378 <__divsi3+0x148>
 80003c4:	0843      	lsrs	r3, r0, #1
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d301      	bcc.n	80003ce <__divsi3+0x19e>
 80003ca:	004b      	lsls	r3, r1, #1
 80003cc:	1ac0      	subs	r0, r0, r3
 80003ce:	4152      	adcs	r2, r2
 80003d0:	1a41      	subs	r1, r0, r1
 80003d2:	d200      	bcs.n	80003d6 <__divsi3+0x1a6>
 80003d4:	4601      	mov	r1, r0
 80003d6:	4663      	mov	r3, ip
 80003d8:	4152      	adcs	r2, r2
 80003da:	105b      	asrs	r3, r3, #1
 80003dc:	4610      	mov	r0, r2
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x1b4>
 80003e0:	4240      	negs	r0, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d500      	bpl.n	80003e8 <__divsi3+0x1b8>
 80003e6:	4249      	negs	r1, r1
 80003e8:	4770      	bx	lr
 80003ea:	4663      	mov	r3, ip
 80003ec:	105b      	asrs	r3, r3, #1
 80003ee:	d300      	bcc.n	80003f2 <__divsi3+0x1c2>
 80003f0:	4240      	negs	r0, r0
 80003f2:	b501      	push	{r0, lr}
 80003f4:	2000      	movs	r0, #0
 80003f6:	f000 f805 	bl	8000404 <__aeabi_idiv0>
 80003fa:	bd02      	pop	{r1, pc}

080003fc <__aeabi_idivmod>:
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d0f8      	beq.n	80003f2 <__divsi3+0x1c2>
 8000400:	e716      	b.n	8000230 <__divsi3>
 8000402:	4770      	bx	lr

08000404 <__aeabi_idiv0>:
 8000404:	4770      	bx	lr
 8000406:	46c0      	nop			@ (mov r8, r8)

08000408 <__aeabi_llsr>:
 8000408:	40d0      	lsrs	r0, r2
 800040a:	000b      	movs	r3, r1
 800040c:	40d1      	lsrs	r1, r2
 800040e:	469c      	mov	ip, r3
 8000410:	3a20      	subs	r2, #32
 8000412:	40d3      	lsrs	r3, r2
 8000414:	4318      	orrs	r0, r3
 8000416:	4252      	negs	r2, r2
 8000418:	4663      	mov	r3, ip
 800041a:	4093      	lsls	r3, r2
 800041c:	4318      	orrs	r0, r3
 800041e:	4770      	bx	lr

08000420 <__aeabi_d2uiz>:
 8000420:	b570      	push	{r4, r5, r6, lr}
 8000422:	2200      	movs	r2, #0
 8000424:	4b0c      	ldr	r3, [pc, #48]	@ (8000458 <__aeabi_d2uiz+0x38>)
 8000426:	0004      	movs	r4, r0
 8000428:	000d      	movs	r5, r1
 800042a:	f000 ff3d 	bl	80012a8 <__aeabi_dcmpge>
 800042e:	2800      	cmp	r0, #0
 8000430:	d104      	bne.n	800043c <__aeabi_d2uiz+0x1c>
 8000432:	0020      	movs	r0, r4
 8000434:	0029      	movs	r1, r5
 8000436:	f000 fe75 	bl	8001124 <__aeabi_d2iz>
 800043a:	bd70      	pop	{r4, r5, r6, pc}
 800043c:	4b06      	ldr	r3, [pc, #24]	@ (8000458 <__aeabi_d2uiz+0x38>)
 800043e:	2200      	movs	r2, #0
 8000440:	0020      	movs	r0, r4
 8000442:	0029      	movs	r1, r5
 8000444:	f000 fad2 	bl	80009ec <__aeabi_dsub>
 8000448:	f000 fe6c 	bl	8001124 <__aeabi_d2iz>
 800044c:	2380      	movs	r3, #128	@ 0x80
 800044e:	061b      	lsls	r3, r3, #24
 8000450:	469c      	mov	ip, r3
 8000452:	4460      	add	r0, ip
 8000454:	e7f1      	b.n	800043a <__aeabi_d2uiz+0x1a>
 8000456:	46c0      	nop			@ (mov r8, r8)
 8000458:	41e00000 	.word	0x41e00000

0800045c <__aeabi_dmul>:
 800045c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800045e:	4657      	mov	r7, sl
 8000460:	46de      	mov	lr, fp
 8000462:	464e      	mov	r6, r9
 8000464:	4645      	mov	r5, r8
 8000466:	b5e0      	push	{r5, r6, r7, lr}
 8000468:	001f      	movs	r7, r3
 800046a:	030b      	lsls	r3, r1, #12
 800046c:	0b1b      	lsrs	r3, r3, #12
 800046e:	0016      	movs	r6, r2
 8000470:	469a      	mov	sl, r3
 8000472:	0fca      	lsrs	r2, r1, #31
 8000474:	004b      	lsls	r3, r1, #1
 8000476:	0004      	movs	r4, r0
 8000478:	4693      	mov	fp, r2
 800047a:	b087      	sub	sp, #28
 800047c:	0d5b      	lsrs	r3, r3, #21
 800047e:	d100      	bne.n	8000482 <__aeabi_dmul+0x26>
 8000480:	e0d5      	b.n	800062e <__aeabi_dmul+0x1d2>
 8000482:	4abb      	ldr	r2, [pc, #748]	@ (8000770 <__aeabi_dmul+0x314>)
 8000484:	4293      	cmp	r3, r2
 8000486:	d100      	bne.n	800048a <__aeabi_dmul+0x2e>
 8000488:	e0f8      	b.n	800067c <__aeabi_dmul+0x220>
 800048a:	4651      	mov	r1, sl
 800048c:	0f42      	lsrs	r2, r0, #29
 800048e:	00c9      	lsls	r1, r1, #3
 8000490:	430a      	orrs	r2, r1
 8000492:	2180      	movs	r1, #128	@ 0x80
 8000494:	0409      	lsls	r1, r1, #16
 8000496:	4311      	orrs	r1, r2
 8000498:	00c2      	lsls	r2, r0, #3
 800049a:	4691      	mov	r9, r2
 800049c:	4ab5      	ldr	r2, [pc, #724]	@ (8000774 <__aeabi_dmul+0x318>)
 800049e:	468a      	mov	sl, r1
 80004a0:	189d      	adds	r5, r3, r2
 80004a2:	2300      	movs	r3, #0
 80004a4:	4698      	mov	r8, r3
 80004a6:	9302      	str	r3, [sp, #8]
 80004a8:	033c      	lsls	r4, r7, #12
 80004aa:	007b      	lsls	r3, r7, #1
 80004ac:	0ffa      	lsrs	r2, r7, #31
 80004ae:	0030      	movs	r0, r6
 80004b0:	0b24      	lsrs	r4, r4, #12
 80004b2:	0d5b      	lsrs	r3, r3, #21
 80004b4:	9200      	str	r2, [sp, #0]
 80004b6:	d100      	bne.n	80004ba <__aeabi_dmul+0x5e>
 80004b8:	e096      	b.n	80005e8 <__aeabi_dmul+0x18c>
 80004ba:	4aad      	ldr	r2, [pc, #692]	@ (8000770 <__aeabi_dmul+0x314>)
 80004bc:	4293      	cmp	r3, r2
 80004be:	d031      	beq.n	8000524 <__aeabi_dmul+0xc8>
 80004c0:	0f72      	lsrs	r2, r6, #29
 80004c2:	00e4      	lsls	r4, r4, #3
 80004c4:	4322      	orrs	r2, r4
 80004c6:	2480      	movs	r4, #128	@ 0x80
 80004c8:	0424      	lsls	r4, r4, #16
 80004ca:	4314      	orrs	r4, r2
 80004cc:	4aa9      	ldr	r2, [pc, #676]	@ (8000774 <__aeabi_dmul+0x318>)
 80004ce:	00f0      	lsls	r0, r6, #3
 80004d0:	4694      	mov	ip, r2
 80004d2:	4463      	add	r3, ip
 80004d4:	195b      	adds	r3, r3, r5
 80004d6:	1c5a      	adds	r2, r3, #1
 80004d8:	9201      	str	r2, [sp, #4]
 80004da:	4642      	mov	r2, r8
 80004dc:	2600      	movs	r6, #0
 80004de:	2a0a      	cmp	r2, #10
 80004e0:	dc42      	bgt.n	8000568 <__aeabi_dmul+0x10c>
 80004e2:	465a      	mov	r2, fp
 80004e4:	9900      	ldr	r1, [sp, #0]
 80004e6:	404a      	eors	r2, r1
 80004e8:	4693      	mov	fp, r2
 80004ea:	4642      	mov	r2, r8
 80004ec:	2a02      	cmp	r2, #2
 80004ee:	dc32      	bgt.n	8000556 <__aeabi_dmul+0xfa>
 80004f0:	3a01      	subs	r2, #1
 80004f2:	2a01      	cmp	r2, #1
 80004f4:	d900      	bls.n	80004f8 <__aeabi_dmul+0x9c>
 80004f6:	e149      	b.n	800078c <__aeabi_dmul+0x330>
 80004f8:	2e02      	cmp	r6, #2
 80004fa:	d100      	bne.n	80004fe <__aeabi_dmul+0xa2>
 80004fc:	e0ca      	b.n	8000694 <__aeabi_dmul+0x238>
 80004fe:	2e01      	cmp	r6, #1
 8000500:	d13d      	bne.n	800057e <__aeabi_dmul+0x122>
 8000502:	2300      	movs	r3, #0
 8000504:	2400      	movs	r4, #0
 8000506:	2200      	movs	r2, #0
 8000508:	0010      	movs	r0, r2
 800050a:	465a      	mov	r2, fp
 800050c:	051b      	lsls	r3, r3, #20
 800050e:	4323      	orrs	r3, r4
 8000510:	07d2      	lsls	r2, r2, #31
 8000512:	4313      	orrs	r3, r2
 8000514:	0019      	movs	r1, r3
 8000516:	b007      	add	sp, #28
 8000518:	bcf0      	pop	{r4, r5, r6, r7}
 800051a:	46bb      	mov	fp, r7
 800051c:	46b2      	mov	sl, r6
 800051e:	46a9      	mov	r9, r5
 8000520:	46a0      	mov	r8, r4
 8000522:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000524:	4b92      	ldr	r3, [pc, #584]	@ (8000770 <__aeabi_dmul+0x314>)
 8000526:	4326      	orrs	r6, r4
 8000528:	18eb      	adds	r3, r5, r3
 800052a:	2e00      	cmp	r6, #0
 800052c:	d100      	bne.n	8000530 <__aeabi_dmul+0xd4>
 800052e:	e0bb      	b.n	80006a8 <__aeabi_dmul+0x24c>
 8000530:	2203      	movs	r2, #3
 8000532:	4641      	mov	r1, r8
 8000534:	4311      	orrs	r1, r2
 8000536:	465a      	mov	r2, fp
 8000538:	4688      	mov	r8, r1
 800053a:	9900      	ldr	r1, [sp, #0]
 800053c:	404a      	eors	r2, r1
 800053e:	2180      	movs	r1, #128	@ 0x80
 8000540:	0109      	lsls	r1, r1, #4
 8000542:	468c      	mov	ip, r1
 8000544:	0029      	movs	r1, r5
 8000546:	4461      	add	r1, ip
 8000548:	9101      	str	r1, [sp, #4]
 800054a:	4641      	mov	r1, r8
 800054c:	290a      	cmp	r1, #10
 800054e:	dd00      	ble.n	8000552 <__aeabi_dmul+0xf6>
 8000550:	e233      	b.n	80009ba <__aeabi_dmul+0x55e>
 8000552:	4693      	mov	fp, r2
 8000554:	2603      	movs	r6, #3
 8000556:	4642      	mov	r2, r8
 8000558:	2701      	movs	r7, #1
 800055a:	4097      	lsls	r7, r2
 800055c:	21a6      	movs	r1, #166	@ 0xa6
 800055e:	003a      	movs	r2, r7
 8000560:	00c9      	lsls	r1, r1, #3
 8000562:	400a      	ands	r2, r1
 8000564:	420f      	tst	r7, r1
 8000566:	d031      	beq.n	80005cc <__aeabi_dmul+0x170>
 8000568:	9e02      	ldr	r6, [sp, #8]
 800056a:	2e02      	cmp	r6, #2
 800056c:	d100      	bne.n	8000570 <__aeabi_dmul+0x114>
 800056e:	e235      	b.n	80009dc <__aeabi_dmul+0x580>
 8000570:	2e03      	cmp	r6, #3
 8000572:	d100      	bne.n	8000576 <__aeabi_dmul+0x11a>
 8000574:	e1d2      	b.n	800091c <__aeabi_dmul+0x4c0>
 8000576:	4654      	mov	r4, sl
 8000578:	4648      	mov	r0, r9
 800057a:	2e01      	cmp	r6, #1
 800057c:	d0c1      	beq.n	8000502 <__aeabi_dmul+0xa6>
 800057e:	9a01      	ldr	r2, [sp, #4]
 8000580:	4b7d      	ldr	r3, [pc, #500]	@ (8000778 <__aeabi_dmul+0x31c>)
 8000582:	4694      	mov	ip, r2
 8000584:	4463      	add	r3, ip
 8000586:	2b00      	cmp	r3, #0
 8000588:	dc00      	bgt.n	800058c <__aeabi_dmul+0x130>
 800058a:	e0c0      	b.n	800070e <__aeabi_dmul+0x2b2>
 800058c:	0742      	lsls	r2, r0, #29
 800058e:	d009      	beq.n	80005a4 <__aeabi_dmul+0x148>
 8000590:	220f      	movs	r2, #15
 8000592:	4002      	ands	r2, r0
 8000594:	2a04      	cmp	r2, #4
 8000596:	d005      	beq.n	80005a4 <__aeabi_dmul+0x148>
 8000598:	1d02      	adds	r2, r0, #4
 800059a:	4282      	cmp	r2, r0
 800059c:	4180      	sbcs	r0, r0
 800059e:	4240      	negs	r0, r0
 80005a0:	1824      	adds	r4, r4, r0
 80005a2:	0010      	movs	r0, r2
 80005a4:	01e2      	lsls	r2, r4, #7
 80005a6:	d506      	bpl.n	80005b6 <__aeabi_dmul+0x15a>
 80005a8:	4b74      	ldr	r3, [pc, #464]	@ (800077c <__aeabi_dmul+0x320>)
 80005aa:	9a01      	ldr	r2, [sp, #4]
 80005ac:	401c      	ands	r4, r3
 80005ae:	2380      	movs	r3, #128	@ 0x80
 80005b0:	4694      	mov	ip, r2
 80005b2:	00db      	lsls	r3, r3, #3
 80005b4:	4463      	add	r3, ip
 80005b6:	4a72      	ldr	r2, [pc, #456]	@ (8000780 <__aeabi_dmul+0x324>)
 80005b8:	4293      	cmp	r3, r2
 80005ba:	dc6b      	bgt.n	8000694 <__aeabi_dmul+0x238>
 80005bc:	0762      	lsls	r2, r4, #29
 80005be:	08c0      	lsrs	r0, r0, #3
 80005c0:	0264      	lsls	r4, r4, #9
 80005c2:	055b      	lsls	r3, r3, #21
 80005c4:	4302      	orrs	r2, r0
 80005c6:	0b24      	lsrs	r4, r4, #12
 80005c8:	0d5b      	lsrs	r3, r3, #21
 80005ca:	e79d      	b.n	8000508 <__aeabi_dmul+0xac>
 80005cc:	2190      	movs	r1, #144	@ 0x90
 80005ce:	0089      	lsls	r1, r1, #2
 80005d0:	420f      	tst	r7, r1
 80005d2:	d163      	bne.n	800069c <__aeabi_dmul+0x240>
 80005d4:	2288      	movs	r2, #136	@ 0x88
 80005d6:	423a      	tst	r2, r7
 80005d8:	d100      	bne.n	80005dc <__aeabi_dmul+0x180>
 80005da:	e0d7      	b.n	800078c <__aeabi_dmul+0x330>
 80005dc:	9b00      	ldr	r3, [sp, #0]
 80005de:	46a2      	mov	sl, r4
 80005e0:	469b      	mov	fp, r3
 80005e2:	4681      	mov	r9, r0
 80005e4:	9602      	str	r6, [sp, #8]
 80005e6:	e7bf      	b.n	8000568 <__aeabi_dmul+0x10c>
 80005e8:	0023      	movs	r3, r4
 80005ea:	4333      	orrs	r3, r6
 80005ec:	d100      	bne.n	80005f0 <__aeabi_dmul+0x194>
 80005ee:	e07f      	b.n	80006f0 <__aeabi_dmul+0x294>
 80005f0:	2c00      	cmp	r4, #0
 80005f2:	d100      	bne.n	80005f6 <__aeabi_dmul+0x19a>
 80005f4:	e1ad      	b.n	8000952 <__aeabi_dmul+0x4f6>
 80005f6:	0020      	movs	r0, r4
 80005f8:	f000 fe60 	bl	80012bc <__clzsi2>
 80005fc:	0002      	movs	r2, r0
 80005fe:	0003      	movs	r3, r0
 8000600:	3a0b      	subs	r2, #11
 8000602:	201d      	movs	r0, #29
 8000604:	0019      	movs	r1, r3
 8000606:	1a82      	subs	r2, r0, r2
 8000608:	0030      	movs	r0, r6
 800060a:	3908      	subs	r1, #8
 800060c:	40d0      	lsrs	r0, r2
 800060e:	408c      	lsls	r4, r1
 8000610:	4304      	orrs	r4, r0
 8000612:	0030      	movs	r0, r6
 8000614:	4088      	lsls	r0, r1
 8000616:	4a5b      	ldr	r2, [pc, #364]	@ (8000784 <__aeabi_dmul+0x328>)
 8000618:	1aeb      	subs	r3, r5, r3
 800061a:	4694      	mov	ip, r2
 800061c:	4463      	add	r3, ip
 800061e:	1c5a      	adds	r2, r3, #1
 8000620:	9201      	str	r2, [sp, #4]
 8000622:	4642      	mov	r2, r8
 8000624:	2600      	movs	r6, #0
 8000626:	2a0a      	cmp	r2, #10
 8000628:	dc00      	bgt.n	800062c <__aeabi_dmul+0x1d0>
 800062a:	e75a      	b.n	80004e2 <__aeabi_dmul+0x86>
 800062c:	e79c      	b.n	8000568 <__aeabi_dmul+0x10c>
 800062e:	4653      	mov	r3, sl
 8000630:	4303      	orrs	r3, r0
 8000632:	4699      	mov	r9, r3
 8000634:	d054      	beq.n	80006e0 <__aeabi_dmul+0x284>
 8000636:	4653      	mov	r3, sl
 8000638:	2b00      	cmp	r3, #0
 800063a:	d100      	bne.n	800063e <__aeabi_dmul+0x1e2>
 800063c:	e177      	b.n	800092e <__aeabi_dmul+0x4d2>
 800063e:	4650      	mov	r0, sl
 8000640:	f000 fe3c 	bl	80012bc <__clzsi2>
 8000644:	230b      	movs	r3, #11
 8000646:	425b      	negs	r3, r3
 8000648:	469c      	mov	ip, r3
 800064a:	0002      	movs	r2, r0
 800064c:	4484      	add	ip, r0
 800064e:	0011      	movs	r1, r2
 8000650:	4650      	mov	r0, sl
 8000652:	3908      	subs	r1, #8
 8000654:	4088      	lsls	r0, r1
 8000656:	231d      	movs	r3, #29
 8000658:	4680      	mov	r8, r0
 800065a:	4660      	mov	r0, ip
 800065c:	1a1b      	subs	r3, r3, r0
 800065e:	0020      	movs	r0, r4
 8000660:	40d8      	lsrs	r0, r3
 8000662:	0003      	movs	r3, r0
 8000664:	4640      	mov	r0, r8
 8000666:	4303      	orrs	r3, r0
 8000668:	469a      	mov	sl, r3
 800066a:	0023      	movs	r3, r4
 800066c:	408b      	lsls	r3, r1
 800066e:	4699      	mov	r9, r3
 8000670:	2300      	movs	r3, #0
 8000672:	4d44      	ldr	r5, [pc, #272]	@ (8000784 <__aeabi_dmul+0x328>)
 8000674:	4698      	mov	r8, r3
 8000676:	1aad      	subs	r5, r5, r2
 8000678:	9302      	str	r3, [sp, #8]
 800067a:	e715      	b.n	80004a8 <__aeabi_dmul+0x4c>
 800067c:	4652      	mov	r2, sl
 800067e:	4302      	orrs	r2, r0
 8000680:	4691      	mov	r9, r2
 8000682:	d126      	bne.n	80006d2 <__aeabi_dmul+0x276>
 8000684:	2200      	movs	r2, #0
 8000686:	001d      	movs	r5, r3
 8000688:	2302      	movs	r3, #2
 800068a:	4692      	mov	sl, r2
 800068c:	3208      	adds	r2, #8
 800068e:	4690      	mov	r8, r2
 8000690:	9302      	str	r3, [sp, #8]
 8000692:	e709      	b.n	80004a8 <__aeabi_dmul+0x4c>
 8000694:	2400      	movs	r4, #0
 8000696:	2200      	movs	r2, #0
 8000698:	4b35      	ldr	r3, [pc, #212]	@ (8000770 <__aeabi_dmul+0x314>)
 800069a:	e735      	b.n	8000508 <__aeabi_dmul+0xac>
 800069c:	2300      	movs	r3, #0
 800069e:	2480      	movs	r4, #128	@ 0x80
 80006a0:	469b      	mov	fp, r3
 80006a2:	0324      	lsls	r4, r4, #12
 80006a4:	4b32      	ldr	r3, [pc, #200]	@ (8000770 <__aeabi_dmul+0x314>)
 80006a6:	e72f      	b.n	8000508 <__aeabi_dmul+0xac>
 80006a8:	2202      	movs	r2, #2
 80006aa:	4641      	mov	r1, r8
 80006ac:	4311      	orrs	r1, r2
 80006ae:	2280      	movs	r2, #128	@ 0x80
 80006b0:	0112      	lsls	r2, r2, #4
 80006b2:	4694      	mov	ip, r2
 80006b4:	002a      	movs	r2, r5
 80006b6:	4462      	add	r2, ip
 80006b8:	4688      	mov	r8, r1
 80006ba:	9201      	str	r2, [sp, #4]
 80006bc:	290a      	cmp	r1, #10
 80006be:	dd00      	ble.n	80006c2 <__aeabi_dmul+0x266>
 80006c0:	e752      	b.n	8000568 <__aeabi_dmul+0x10c>
 80006c2:	465a      	mov	r2, fp
 80006c4:	2000      	movs	r0, #0
 80006c6:	9900      	ldr	r1, [sp, #0]
 80006c8:	0004      	movs	r4, r0
 80006ca:	404a      	eors	r2, r1
 80006cc:	4693      	mov	fp, r2
 80006ce:	2602      	movs	r6, #2
 80006d0:	e70b      	b.n	80004ea <__aeabi_dmul+0x8e>
 80006d2:	220c      	movs	r2, #12
 80006d4:	001d      	movs	r5, r3
 80006d6:	2303      	movs	r3, #3
 80006d8:	4681      	mov	r9, r0
 80006da:	4690      	mov	r8, r2
 80006dc:	9302      	str	r3, [sp, #8]
 80006de:	e6e3      	b.n	80004a8 <__aeabi_dmul+0x4c>
 80006e0:	2300      	movs	r3, #0
 80006e2:	469a      	mov	sl, r3
 80006e4:	3304      	adds	r3, #4
 80006e6:	4698      	mov	r8, r3
 80006e8:	3b03      	subs	r3, #3
 80006ea:	2500      	movs	r5, #0
 80006ec:	9302      	str	r3, [sp, #8]
 80006ee:	e6db      	b.n	80004a8 <__aeabi_dmul+0x4c>
 80006f0:	4642      	mov	r2, r8
 80006f2:	3301      	adds	r3, #1
 80006f4:	431a      	orrs	r2, r3
 80006f6:	002b      	movs	r3, r5
 80006f8:	4690      	mov	r8, r2
 80006fa:	1c5a      	adds	r2, r3, #1
 80006fc:	9201      	str	r2, [sp, #4]
 80006fe:	4642      	mov	r2, r8
 8000700:	2400      	movs	r4, #0
 8000702:	2000      	movs	r0, #0
 8000704:	2601      	movs	r6, #1
 8000706:	2a0a      	cmp	r2, #10
 8000708:	dc00      	bgt.n	800070c <__aeabi_dmul+0x2b0>
 800070a:	e6ea      	b.n	80004e2 <__aeabi_dmul+0x86>
 800070c:	e72c      	b.n	8000568 <__aeabi_dmul+0x10c>
 800070e:	2201      	movs	r2, #1
 8000710:	1ad2      	subs	r2, r2, r3
 8000712:	2a38      	cmp	r2, #56	@ 0x38
 8000714:	dd00      	ble.n	8000718 <__aeabi_dmul+0x2bc>
 8000716:	e6f4      	b.n	8000502 <__aeabi_dmul+0xa6>
 8000718:	2a1f      	cmp	r2, #31
 800071a:	dc00      	bgt.n	800071e <__aeabi_dmul+0x2c2>
 800071c:	e12a      	b.n	8000974 <__aeabi_dmul+0x518>
 800071e:	211f      	movs	r1, #31
 8000720:	4249      	negs	r1, r1
 8000722:	1acb      	subs	r3, r1, r3
 8000724:	0021      	movs	r1, r4
 8000726:	40d9      	lsrs	r1, r3
 8000728:	000b      	movs	r3, r1
 800072a:	2a20      	cmp	r2, #32
 800072c:	d005      	beq.n	800073a <__aeabi_dmul+0x2de>
 800072e:	4a16      	ldr	r2, [pc, #88]	@ (8000788 <__aeabi_dmul+0x32c>)
 8000730:	9d01      	ldr	r5, [sp, #4]
 8000732:	4694      	mov	ip, r2
 8000734:	4465      	add	r5, ip
 8000736:	40ac      	lsls	r4, r5
 8000738:	4320      	orrs	r0, r4
 800073a:	1e42      	subs	r2, r0, #1
 800073c:	4190      	sbcs	r0, r2
 800073e:	4318      	orrs	r0, r3
 8000740:	2307      	movs	r3, #7
 8000742:	0019      	movs	r1, r3
 8000744:	2400      	movs	r4, #0
 8000746:	4001      	ands	r1, r0
 8000748:	4203      	tst	r3, r0
 800074a:	d00c      	beq.n	8000766 <__aeabi_dmul+0x30a>
 800074c:	230f      	movs	r3, #15
 800074e:	4003      	ands	r3, r0
 8000750:	2b04      	cmp	r3, #4
 8000752:	d100      	bne.n	8000756 <__aeabi_dmul+0x2fa>
 8000754:	e140      	b.n	80009d8 <__aeabi_dmul+0x57c>
 8000756:	1d03      	adds	r3, r0, #4
 8000758:	4283      	cmp	r3, r0
 800075a:	41a4      	sbcs	r4, r4
 800075c:	0018      	movs	r0, r3
 800075e:	4264      	negs	r4, r4
 8000760:	0761      	lsls	r1, r4, #29
 8000762:	0264      	lsls	r4, r4, #9
 8000764:	0b24      	lsrs	r4, r4, #12
 8000766:	08c2      	lsrs	r2, r0, #3
 8000768:	2300      	movs	r3, #0
 800076a:	430a      	orrs	r2, r1
 800076c:	e6cc      	b.n	8000508 <__aeabi_dmul+0xac>
 800076e:	46c0      	nop			@ (mov r8, r8)
 8000770:	000007ff 	.word	0x000007ff
 8000774:	fffffc01 	.word	0xfffffc01
 8000778:	000003ff 	.word	0x000003ff
 800077c:	feffffff 	.word	0xfeffffff
 8000780:	000007fe 	.word	0x000007fe
 8000784:	fffffc0d 	.word	0xfffffc0d
 8000788:	0000043e 	.word	0x0000043e
 800078c:	4649      	mov	r1, r9
 800078e:	464a      	mov	r2, r9
 8000790:	0409      	lsls	r1, r1, #16
 8000792:	0c09      	lsrs	r1, r1, #16
 8000794:	000d      	movs	r5, r1
 8000796:	0c16      	lsrs	r6, r2, #16
 8000798:	0c02      	lsrs	r2, r0, #16
 800079a:	0400      	lsls	r0, r0, #16
 800079c:	0c00      	lsrs	r0, r0, #16
 800079e:	4345      	muls	r5, r0
 80007a0:	46ac      	mov	ip, r5
 80007a2:	0005      	movs	r5, r0
 80007a4:	4375      	muls	r5, r6
 80007a6:	46a8      	mov	r8, r5
 80007a8:	0015      	movs	r5, r2
 80007aa:	000f      	movs	r7, r1
 80007ac:	4375      	muls	r5, r6
 80007ae:	9200      	str	r2, [sp, #0]
 80007b0:	9502      	str	r5, [sp, #8]
 80007b2:	002a      	movs	r2, r5
 80007b4:	9d00      	ldr	r5, [sp, #0]
 80007b6:	436f      	muls	r7, r5
 80007b8:	4665      	mov	r5, ip
 80007ba:	0c2d      	lsrs	r5, r5, #16
 80007bc:	46a9      	mov	r9, r5
 80007be:	4447      	add	r7, r8
 80007c0:	444f      	add	r7, r9
 80007c2:	45b8      	cmp	r8, r7
 80007c4:	d905      	bls.n	80007d2 <__aeabi_dmul+0x376>
 80007c6:	0015      	movs	r5, r2
 80007c8:	2280      	movs	r2, #128	@ 0x80
 80007ca:	0252      	lsls	r2, r2, #9
 80007cc:	4690      	mov	r8, r2
 80007ce:	4445      	add	r5, r8
 80007d0:	9502      	str	r5, [sp, #8]
 80007d2:	0c3d      	lsrs	r5, r7, #16
 80007d4:	9503      	str	r5, [sp, #12]
 80007d6:	4665      	mov	r5, ip
 80007d8:	042d      	lsls	r5, r5, #16
 80007da:	043f      	lsls	r7, r7, #16
 80007dc:	0c2d      	lsrs	r5, r5, #16
 80007de:	46ac      	mov	ip, r5
 80007e0:	003d      	movs	r5, r7
 80007e2:	4465      	add	r5, ip
 80007e4:	9504      	str	r5, [sp, #16]
 80007e6:	0c25      	lsrs	r5, r4, #16
 80007e8:	0424      	lsls	r4, r4, #16
 80007ea:	0c24      	lsrs	r4, r4, #16
 80007ec:	46ac      	mov	ip, r5
 80007ee:	0025      	movs	r5, r4
 80007f0:	4375      	muls	r5, r6
 80007f2:	46a8      	mov	r8, r5
 80007f4:	4665      	mov	r5, ip
 80007f6:	000f      	movs	r7, r1
 80007f8:	4369      	muls	r1, r5
 80007fa:	4441      	add	r1, r8
 80007fc:	4689      	mov	r9, r1
 80007fe:	4367      	muls	r7, r4
 8000800:	0c39      	lsrs	r1, r7, #16
 8000802:	4449      	add	r1, r9
 8000804:	436e      	muls	r6, r5
 8000806:	4588      	cmp	r8, r1
 8000808:	d903      	bls.n	8000812 <__aeabi_dmul+0x3b6>
 800080a:	2280      	movs	r2, #128	@ 0x80
 800080c:	0252      	lsls	r2, r2, #9
 800080e:	4690      	mov	r8, r2
 8000810:	4446      	add	r6, r8
 8000812:	0c0d      	lsrs	r5, r1, #16
 8000814:	46a8      	mov	r8, r5
 8000816:	0035      	movs	r5, r6
 8000818:	4445      	add	r5, r8
 800081a:	9505      	str	r5, [sp, #20]
 800081c:	9d03      	ldr	r5, [sp, #12]
 800081e:	043f      	lsls	r7, r7, #16
 8000820:	46a8      	mov	r8, r5
 8000822:	0c3f      	lsrs	r7, r7, #16
 8000824:	0409      	lsls	r1, r1, #16
 8000826:	19c9      	adds	r1, r1, r7
 8000828:	4488      	add	r8, r1
 800082a:	4645      	mov	r5, r8
 800082c:	9503      	str	r5, [sp, #12]
 800082e:	4655      	mov	r5, sl
 8000830:	042e      	lsls	r6, r5, #16
 8000832:	0c36      	lsrs	r6, r6, #16
 8000834:	0c2f      	lsrs	r7, r5, #16
 8000836:	0035      	movs	r5, r6
 8000838:	4345      	muls	r5, r0
 800083a:	4378      	muls	r0, r7
 800083c:	4681      	mov	r9, r0
 800083e:	0038      	movs	r0, r7
 8000840:	46a8      	mov	r8, r5
 8000842:	0c2d      	lsrs	r5, r5, #16
 8000844:	46aa      	mov	sl, r5
 8000846:	9a00      	ldr	r2, [sp, #0]
 8000848:	4350      	muls	r0, r2
 800084a:	4372      	muls	r2, r6
 800084c:	444a      	add	r2, r9
 800084e:	4452      	add	r2, sl
 8000850:	4591      	cmp	r9, r2
 8000852:	d903      	bls.n	800085c <__aeabi_dmul+0x400>
 8000854:	2580      	movs	r5, #128	@ 0x80
 8000856:	026d      	lsls	r5, r5, #9
 8000858:	46a9      	mov	r9, r5
 800085a:	4448      	add	r0, r9
 800085c:	0c15      	lsrs	r5, r2, #16
 800085e:	46a9      	mov	r9, r5
 8000860:	4645      	mov	r5, r8
 8000862:	042d      	lsls	r5, r5, #16
 8000864:	0c2d      	lsrs	r5, r5, #16
 8000866:	46a8      	mov	r8, r5
 8000868:	4665      	mov	r5, ip
 800086a:	437d      	muls	r5, r7
 800086c:	0412      	lsls	r2, r2, #16
 800086e:	4448      	add	r0, r9
 8000870:	4490      	add	r8, r2
 8000872:	46a9      	mov	r9, r5
 8000874:	0032      	movs	r2, r6
 8000876:	4665      	mov	r5, ip
 8000878:	4362      	muls	r2, r4
 800087a:	436e      	muls	r6, r5
 800087c:	437c      	muls	r4, r7
 800087e:	0c17      	lsrs	r7, r2, #16
 8000880:	1936      	adds	r6, r6, r4
 8000882:	19bf      	adds	r7, r7, r6
 8000884:	42bc      	cmp	r4, r7
 8000886:	d903      	bls.n	8000890 <__aeabi_dmul+0x434>
 8000888:	2480      	movs	r4, #128	@ 0x80
 800088a:	0264      	lsls	r4, r4, #9
 800088c:	46a4      	mov	ip, r4
 800088e:	44e1      	add	r9, ip
 8000890:	9c02      	ldr	r4, [sp, #8]
 8000892:	9e03      	ldr	r6, [sp, #12]
 8000894:	46a4      	mov	ip, r4
 8000896:	9d05      	ldr	r5, [sp, #20]
 8000898:	4466      	add	r6, ip
 800089a:	428e      	cmp	r6, r1
 800089c:	4189      	sbcs	r1, r1
 800089e:	46ac      	mov	ip, r5
 80008a0:	0412      	lsls	r2, r2, #16
 80008a2:	043c      	lsls	r4, r7, #16
 80008a4:	0c12      	lsrs	r2, r2, #16
 80008a6:	18a2      	adds	r2, r4, r2
 80008a8:	4462      	add	r2, ip
 80008aa:	4249      	negs	r1, r1
 80008ac:	1854      	adds	r4, r2, r1
 80008ae:	4446      	add	r6, r8
 80008b0:	46a4      	mov	ip, r4
 80008b2:	4546      	cmp	r6, r8
 80008b4:	41a4      	sbcs	r4, r4
 80008b6:	4682      	mov	sl, r0
 80008b8:	4264      	negs	r4, r4
 80008ba:	46a0      	mov	r8, r4
 80008bc:	42aa      	cmp	r2, r5
 80008be:	4192      	sbcs	r2, r2
 80008c0:	458c      	cmp	ip, r1
 80008c2:	4189      	sbcs	r1, r1
 80008c4:	44e2      	add	sl, ip
 80008c6:	44d0      	add	r8, sl
 80008c8:	4249      	negs	r1, r1
 80008ca:	4252      	negs	r2, r2
 80008cc:	430a      	orrs	r2, r1
 80008ce:	45a0      	cmp	r8, r4
 80008d0:	41a4      	sbcs	r4, r4
 80008d2:	4582      	cmp	sl, r0
 80008d4:	4189      	sbcs	r1, r1
 80008d6:	4264      	negs	r4, r4
 80008d8:	4249      	negs	r1, r1
 80008da:	430c      	orrs	r4, r1
 80008dc:	4641      	mov	r1, r8
 80008de:	0c3f      	lsrs	r7, r7, #16
 80008e0:	19d2      	adds	r2, r2, r7
 80008e2:	1912      	adds	r2, r2, r4
 80008e4:	0dcc      	lsrs	r4, r1, #23
 80008e6:	9904      	ldr	r1, [sp, #16]
 80008e8:	0270      	lsls	r0, r6, #9
 80008ea:	4308      	orrs	r0, r1
 80008ec:	1e41      	subs	r1, r0, #1
 80008ee:	4188      	sbcs	r0, r1
 80008f0:	4641      	mov	r1, r8
 80008f2:	444a      	add	r2, r9
 80008f4:	0df6      	lsrs	r6, r6, #23
 80008f6:	0252      	lsls	r2, r2, #9
 80008f8:	4330      	orrs	r0, r6
 80008fa:	0249      	lsls	r1, r1, #9
 80008fc:	4314      	orrs	r4, r2
 80008fe:	4308      	orrs	r0, r1
 8000900:	01d2      	lsls	r2, r2, #7
 8000902:	d535      	bpl.n	8000970 <__aeabi_dmul+0x514>
 8000904:	2201      	movs	r2, #1
 8000906:	0843      	lsrs	r3, r0, #1
 8000908:	4002      	ands	r2, r0
 800090a:	4313      	orrs	r3, r2
 800090c:	07e0      	lsls	r0, r4, #31
 800090e:	4318      	orrs	r0, r3
 8000910:	0864      	lsrs	r4, r4, #1
 8000912:	e634      	b.n	800057e <__aeabi_dmul+0x122>
 8000914:	9b00      	ldr	r3, [sp, #0]
 8000916:	46a2      	mov	sl, r4
 8000918:	469b      	mov	fp, r3
 800091a:	4681      	mov	r9, r0
 800091c:	2480      	movs	r4, #128	@ 0x80
 800091e:	4653      	mov	r3, sl
 8000920:	0324      	lsls	r4, r4, #12
 8000922:	431c      	orrs	r4, r3
 8000924:	0324      	lsls	r4, r4, #12
 8000926:	464a      	mov	r2, r9
 8000928:	4b2e      	ldr	r3, [pc, #184]	@ (80009e4 <__aeabi_dmul+0x588>)
 800092a:	0b24      	lsrs	r4, r4, #12
 800092c:	e5ec      	b.n	8000508 <__aeabi_dmul+0xac>
 800092e:	f000 fcc5 	bl	80012bc <__clzsi2>
 8000932:	2315      	movs	r3, #21
 8000934:	469c      	mov	ip, r3
 8000936:	4484      	add	ip, r0
 8000938:	0002      	movs	r2, r0
 800093a:	4663      	mov	r3, ip
 800093c:	3220      	adds	r2, #32
 800093e:	2b1c      	cmp	r3, #28
 8000940:	dc00      	bgt.n	8000944 <__aeabi_dmul+0x4e8>
 8000942:	e684      	b.n	800064e <__aeabi_dmul+0x1f2>
 8000944:	2300      	movs	r3, #0
 8000946:	4699      	mov	r9, r3
 8000948:	0023      	movs	r3, r4
 800094a:	3808      	subs	r0, #8
 800094c:	4083      	lsls	r3, r0
 800094e:	469a      	mov	sl, r3
 8000950:	e68e      	b.n	8000670 <__aeabi_dmul+0x214>
 8000952:	f000 fcb3 	bl	80012bc <__clzsi2>
 8000956:	0002      	movs	r2, r0
 8000958:	0003      	movs	r3, r0
 800095a:	3215      	adds	r2, #21
 800095c:	3320      	adds	r3, #32
 800095e:	2a1c      	cmp	r2, #28
 8000960:	dc00      	bgt.n	8000964 <__aeabi_dmul+0x508>
 8000962:	e64e      	b.n	8000602 <__aeabi_dmul+0x1a6>
 8000964:	0002      	movs	r2, r0
 8000966:	0034      	movs	r4, r6
 8000968:	3a08      	subs	r2, #8
 800096a:	2000      	movs	r0, #0
 800096c:	4094      	lsls	r4, r2
 800096e:	e652      	b.n	8000616 <__aeabi_dmul+0x1ba>
 8000970:	9301      	str	r3, [sp, #4]
 8000972:	e604      	b.n	800057e <__aeabi_dmul+0x122>
 8000974:	4b1c      	ldr	r3, [pc, #112]	@ (80009e8 <__aeabi_dmul+0x58c>)
 8000976:	0021      	movs	r1, r4
 8000978:	469c      	mov	ip, r3
 800097a:	0003      	movs	r3, r0
 800097c:	9d01      	ldr	r5, [sp, #4]
 800097e:	40d3      	lsrs	r3, r2
 8000980:	4465      	add	r5, ip
 8000982:	40a9      	lsls	r1, r5
 8000984:	4319      	orrs	r1, r3
 8000986:	0003      	movs	r3, r0
 8000988:	40ab      	lsls	r3, r5
 800098a:	1e58      	subs	r0, r3, #1
 800098c:	4183      	sbcs	r3, r0
 800098e:	4319      	orrs	r1, r3
 8000990:	0008      	movs	r0, r1
 8000992:	40d4      	lsrs	r4, r2
 8000994:	074b      	lsls	r3, r1, #29
 8000996:	d009      	beq.n	80009ac <__aeabi_dmul+0x550>
 8000998:	230f      	movs	r3, #15
 800099a:	400b      	ands	r3, r1
 800099c:	2b04      	cmp	r3, #4
 800099e:	d005      	beq.n	80009ac <__aeabi_dmul+0x550>
 80009a0:	1d0b      	adds	r3, r1, #4
 80009a2:	428b      	cmp	r3, r1
 80009a4:	4180      	sbcs	r0, r0
 80009a6:	4240      	negs	r0, r0
 80009a8:	1824      	adds	r4, r4, r0
 80009aa:	0018      	movs	r0, r3
 80009ac:	0223      	lsls	r3, r4, #8
 80009ae:	d400      	bmi.n	80009b2 <__aeabi_dmul+0x556>
 80009b0:	e6d6      	b.n	8000760 <__aeabi_dmul+0x304>
 80009b2:	2301      	movs	r3, #1
 80009b4:	2400      	movs	r4, #0
 80009b6:	2200      	movs	r2, #0
 80009b8:	e5a6      	b.n	8000508 <__aeabi_dmul+0xac>
 80009ba:	290f      	cmp	r1, #15
 80009bc:	d1aa      	bne.n	8000914 <__aeabi_dmul+0x4b8>
 80009be:	2380      	movs	r3, #128	@ 0x80
 80009c0:	4652      	mov	r2, sl
 80009c2:	031b      	lsls	r3, r3, #12
 80009c4:	421a      	tst	r2, r3
 80009c6:	d0a9      	beq.n	800091c <__aeabi_dmul+0x4c0>
 80009c8:	421c      	tst	r4, r3
 80009ca:	d1a7      	bne.n	800091c <__aeabi_dmul+0x4c0>
 80009cc:	431c      	orrs	r4, r3
 80009ce:	9b00      	ldr	r3, [sp, #0]
 80009d0:	0002      	movs	r2, r0
 80009d2:	469b      	mov	fp, r3
 80009d4:	4b03      	ldr	r3, [pc, #12]	@ (80009e4 <__aeabi_dmul+0x588>)
 80009d6:	e597      	b.n	8000508 <__aeabi_dmul+0xac>
 80009d8:	2400      	movs	r4, #0
 80009da:	e6c1      	b.n	8000760 <__aeabi_dmul+0x304>
 80009dc:	2400      	movs	r4, #0
 80009de:	4b01      	ldr	r3, [pc, #4]	@ (80009e4 <__aeabi_dmul+0x588>)
 80009e0:	0022      	movs	r2, r4
 80009e2:	e591      	b.n	8000508 <__aeabi_dmul+0xac>
 80009e4:	000007ff 	.word	0x000007ff
 80009e8:	0000041e 	.word	0x0000041e

080009ec <__aeabi_dsub>:
 80009ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009ee:	464e      	mov	r6, r9
 80009f0:	4645      	mov	r5, r8
 80009f2:	46de      	mov	lr, fp
 80009f4:	4657      	mov	r7, sl
 80009f6:	b5e0      	push	{r5, r6, r7, lr}
 80009f8:	b085      	sub	sp, #20
 80009fa:	9000      	str	r0, [sp, #0]
 80009fc:	9101      	str	r1, [sp, #4]
 80009fe:	030c      	lsls	r4, r1, #12
 8000a00:	004f      	lsls	r7, r1, #1
 8000a02:	0fce      	lsrs	r6, r1, #31
 8000a04:	0a61      	lsrs	r1, r4, #9
 8000a06:	9c00      	ldr	r4, [sp, #0]
 8000a08:	46b0      	mov	r8, r6
 8000a0a:	0f64      	lsrs	r4, r4, #29
 8000a0c:	430c      	orrs	r4, r1
 8000a0e:	9900      	ldr	r1, [sp, #0]
 8000a10:	0d7f      	lsrs	r7, r7, #21
 8000a12:	00c8      	lsls	r0, r1, #3
 8000a14:	0011      	movs	r1, r2
 8000a16:	001a      	movs	r2, r3
 8000a18:	031b      	lsls	r3, r3, #12
 8000a1a:	469c      	mov	ip, r3
 8000a1c:	9100      	str	r1, [sp, #0]
 8000a1e:	9201      	str	r2, [sp, #4]
 8000a20:	0051      	lsls	r1, r2, #1
 8000a22:	0d4b      	lsrs	r3, r1, #21
 8000a24:	4699      	mov	r9, r3
 8000a26:	9b01      	ldr	r3, [sp, #4]
 8000a28:	9d00      	ldr	r5, [sp, #0]
 8000a2a:	0fd9      	lsrs	r1, r3, #31
 8000a2c:	4663      	mov	r3, ip
 8000a2e:	0f6a      	lsrs	r2, r5, #29
 8000a30:	0a5b      	lsrs	r3, r3, #9
 8000a32:	4313      	orrs	r3, r2
 8000a34:	00ea      	lsls	r2, r5, #3
 8000a36:	4694      	mov	ip, r2
 8000a38:	4693      	mov	fp, r2
 8000a3a:	4ac1      	ldr	r2, [pc, #772]	@ (8000d40 <__aeabi_dsub+0x354>)
 8000a3c:	9003      	str	r0, [sp, #12]
 8000a3e:	9302      	str	r3, [sp, #8]
 8000a40:	4591      	cmp	r9, r2
 8000a42:	d100      	bne.n	8000a46 <__aeabi_dsub+0x5a>
 8000a44:	e0cd      	b.n	8000be2 <__aeabi_dsub+0x1f6>
 8000a46:	2501      	movs	r5, #1
 8000a48:	4069      	eors	r1, r5
 8000a4a:	464d      	mov	r5, r9
 8000a4c:	1b7d      	subs	r5, r7, r5
 8000a4e:	46aa      	mov	sl, r5
 8000a50:	428e      	cmp	r6, r1
 8000a52:	d100      	bne.n	8000a56 <__aeabi_dsub+0x6a>
 8000a54:	e080      	b.n	8000b58 <__aeabi_dsub+0x16c>
 8000a56:	2d00      	cmp	r5, #0
 8000a58:	dc00      	bgt.n	8000a5c <__aeabi_dsub+0x70>
 8000a5a:	e335      	b.n	80010c8 <__aeabi_dsub+0x6dc>
 8000a5c:	4649      	mov	r1, r9
 8000a5e:	2900      	cmp	r1, #0
 8000a60:	d100      	bne.n	8000a64 <__aeabi_dsub+0x78>
 8000a62:	e0df      	b.n	8000c24 <__aeabi_dsub+0x238>
 8000a64:	4297      	cmp	r7, r2
 8000a66:	d100      	bne.n	8000a6a <__aeabi_dsub+0x7e>
 8000a68:	e194      	b.n	8000d94 <__aeabi_dsub+0x3a8>
 8000a6a:	4652      	mov	r2, sl
 8000a6c:	2501      	movs	r5, #1
 8000a6e:	2a38      	cmp	r2, #56	@ 0x38
 8000a70:	dc19      	bgt.n	8000aa6 <__aeabi_dsub+0xba>
 8000a72:	2280      	movs	r2, #128	@ 0x80
 8000a74:	9b02      	ldr	r3, [sp, #8]
 8000a76:	0412      	lsls	r2, r2, #16
 8000a78:	4313      	orrs	r3, r2
 8000a7a:	9302      	str	r3, [sp, #8]
 8000a7c:	4652      	mov	r2, sl
 8000a7e:	2a1f      	cmp	r2, #31
 8000a80:	dd00      	ble.n	8000a84 <__aeabi_dsub+0x98>
 8000a82:	e1e3      	b.n	8000e4c <__aeabi_dsub+0x460>
 8000a84:	4653      	mov	r3, sl
 8000a86:	2220      	movs	r2, #32
 8000a88:	4661      	mov	r1, ip
 8000a8a:	9d02      	ldr	r5, [sp, #8]
 8000a8c:	1ad2      	subs	r2, r2, r3
 8000a8e:	4095      	lsls	r5, r2
 8000a90:	40d9      	lsrs	r1, r3
 8000a92:	430d      	orrs	r5, r1
 8000a94:	4661      	mov	r1, ip
 8000a96:	4091      	lsls	r1, r2
 8000a98:	000a      	movs	r2, r1
 8000a9a:	1e51      	subs	r1, r2, #1
 8000a9c:	418a      	sbcs	r2, r1
 8000a9e:	4315      	orrs	r5, r2
 8000aa0:	9a02      	ldr	r2, [sp, #8]
 8000aa2:	40da      	lsrs	r2, r3
 8000aa4:	1aa4      	subs	r4, r4, r2
 8000aa6:	1b45      	subs	r5, r0, r5
 8000aa8:	42a8      	cmp	r0, r5
 8000aaa:	4180      	sbcs	r0, r0
 8000aac:	4240      	negs	r0, r0
 8000aae:	1a24      	subs	r4, r4, r0
 8000ab0:	0223      	lsls	r3, r4, #8
 8000ab2:	d400      	bmi.n	8000ab6 <__aeabi_dsub+0xca>
 8000ab4:	e13d      	b.n	8000d32 <__aeabi_dsub+0x346>
 8000ab6:	0264      	lsls	r4, r4, #9
 8000ab8:	0a64      	lsrs	r4, r4, #9
 8000aba:	2c00      	cmp	r4, #0
 8000abc:	d100      	bne.n	8000ac0 <__aeabi_dsub+0xd4>
 8000abe:	e147      	b.n	8000d50 <__aeabi_dsub+0x364>
 8000ac0:	0020      	movs	r0, r4
 8000ac2:	f000 fbfb 	bl	80012bc <__clzsi2>
 8000ac6:	0003      	movs	r3, r0
 8000ac8:	3b08      	subs	r3, #8
 8000aca:	2120      	movs	r1, #32
 8000acc:	0028      	movs	r0, r5
 8000ace:	1aca      	subs	r2, r1, r3
 8000ad0:	40d0      	lsrs	r0, r2
 8000ad2:	409c      	lsls	r4, r3
 8000ad4:	0002      	movs	r2, r0
 8000ad6:	409d      	lsls	r5, r3
 8000ad8:	4322      	orrs	r2, r4
 8000ada:	429f      	cmp	r7, r3
 8000adc:	dd00      	ble.n	8000ae0 <__aeabi_dsub+0xf4>
 8000ade:	e177      	b.n	8000dd0 <__aeabi_dsub+0x3e4>
 8000ae0:	1bd8      	subs	r0, r3, r7
 8000ae2:	3001      	adds	r0, #1
 8000ae4:	1a09      	subs	r1, r1, r0
 8000ae6:	002c      	movs	r4, r5
 8000ae8:	408d      	lsls	r5, r1
 8000aea:	40c4      	lsrs	r4, r0
 8000aec:	1e6b      	subs	r3, r5, #1
 8000aee:	419d      	sbcs	r5, r3
 8000af0:	0013      	movs	r3, r2
 8000af2:	40c2      	lsrs	r2, r0
 8000af4:	408b      	lsls	r3, r1
 8000af6:	4325      	orrs	r5, r4
 8000af8:	2700      	movs	r7, #0
 8000afa:	0014      	movs	r4, r2
 8000afc:	431d      	orrs	r5, r3
 8000afe:	076b      	lsls	r3, r5, #29
 8000b00:	d009      	beq.n	8000b16 <__aeabi_dsub+0x12a>
 8000b02:	230f      	movs	r3, #15
 8000b04:	402b      	ands	r3, r5
 8000b06:	2b04      	cmp	r3, #4
 8000b08:	d005      	beq.n	8000b16 <__aeabi_dsub+0x12a>
 8000b0a:	1d2b      	adds	r3, r5, #4
 8000b0c:	42ab      	cmp	r3, r5
 8000b0e:	41ad      	sbcs	r5, r5
 8000b10:	426d      	negs	r5, r5
 8000b12:	1964      	adds	r4, r4, r5
 8000b14:	001d      	movs	r5, r3
 8000b16:	0223      	lsls	r3, r4, #8
 8000b18:	d400      	bmi.n	8000b1c <__aeabi_dsub+0x130>
 8000b1a:	e140      	b.n	8000d9e <__aeabi_dsub+0x3b2>
 8000b1c:	4a88      	ldr	r2, [pc, #544]	@ (8000d40 <__aeabi_dsub+0x354>)
 8000b1e:	3701      	adds	r7, #1
 8000b20:	4297      	cmp	r7, r2
 8000b22:	d100      	bne.n	8000b26 <__aeabi_dsub+0x13a>
 8000b24:	e101      	b.n	8000d2a <__aeabi_dsub+0x33e>
 8000b26:	2601      	movs	r6, #1
 8000b28:	4643      	mov	r3, r8
 8000b2a:	4986      	ldr	r1, [pc, #536]	@ (8000d44 <__aeabi_dsub+0x358>)
 8000b2c:	08ed      	lsrs	r5, r5, #3
 8000b2e:	4021      	ands	r1, r4
 8000b30:	074a      	lsls	r2, r1, #29
 8000b32:	432a      	orrs	r2, r5
 8000b34:	057c      	lsls	r4, r7, #21
 8000b36:	024d      	lsls	r5, r1, #9
 8000b38:	0b2d      	lsrs	r5, r5, #12
 8000b3a:	0d64      	lsrs	r4, r4, #21
 8000b3c:	401e      	ands	r6, r3
 8000b3e:	0524      	lsls	r4, r4, #20
 8000b40:	432c      	orrs	r4, r5
 8000b42:	07f6      	lsls	r6, r6, #31
 8000b44:	4334      	orrs	r4, r6
 8000b46:	0010      	movs	r0, r2
 8000b48:	0021      	movs	r1, r4
 8000b4a:	b005      	add	sp, #20
 8000b4c:	bcf0      	pop	{r4, r5, r6, r7}
 8000b4e:	46bb      	mov	fp, r7
 8000b50:	46b2      	mov	sl, r6
 8000b52:	46a9      	mov	r9, r5
 8000b54:	46a0      	mov	r8, r4
 8000b56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b58:	2d00      	cmp	r5, #0
 8000b5a:	dc00      	bgt.n	8000b5e <__aeabi_dsub+0x172>
 8000b5c:	e2d0      	b.n	8001100 <__aeabi_dsub+0x714>
 8000b5e:	4649      	mov	r1, r9
 8000b60:	2900      	cmp	r1, #0
 8000b62:	d000      	beq.n	8000b66 <__aeabi_dsub+0x17a>
 8000b64:	e0d4      	b.n	8000d10 <__aeabi_dsub+0x324>
 8000b66:	4661      	mov	r1, ip
 8000b68:	9b02      	ldr	r3, [sp, #8]
 8000b6a:	4319      	orrs	r1, r3
 8000b6c:	d100      	bne.n	8000b70 <__aeabi_dsub+0x184>
 8000b6e:	e12b      	b.n	8000dc8 <__aeabi_dsub+0x3dc>
 8000b70:	1e69      	subs	r1, r5, #1
 8000b72:	2d01      	cmp	r5, #1
 8000b74:	d100      	bne.n	8000b78 <__aeabi_dsub+0x18c>
 8000b76:	e1d9      	b.n	8000f2c <__aeabi_dsub+0x540>
 8000b78:	4295      	cmp	r5, r2
 8000b7a:	d100      	bne.n	8000b7e <__aeabi_dsub+0x192>
 8000b7c:	e10a      	b.n	8000d94 <__aeabi_dsub+0x3a8>
 8000b7e:	2501      	movs	r5, #1
 8000b80:	2938      	cmp	r1, #56	@ 0x38
 8000b82:	dc17      	bgt.n	8000bb4 <__aeabi_dsub+0x1c8>
 8000b84:	468a      	mov	sl, r1
 8000b86:	4653      	mov	r3, sl
 8000b88:	2b1f      	cmp	r3, #31
 8000b8a:	dd00      	ble.n	8000b8e <__aeabi_dsub+0x1a2>
 8000b8c:	e1e7      	b.n	8000f5e <__aeabi_dsub+0x572>
 8000b8e:	2220      	movs	r2, #32
 8000b90:	1ad2      	subs	r2, r2, r3
 8000b92:	9b02      	ldr	r3, [sp, #8]
 8000b94:	4661      	mov	r1, ip
 8000b96:	4093      	lsls	r3, r2
 8000b98:	001d      	movs	r5, r3
 8000b9a:	4653      	mov	r3, sl
 8000b9c:	40d9      	lsrs	r1, r3
 8000b9e:	4663      	mov	r3, ip
 8000ba0:	4093      	lsls	r3, r2
 8000ba2:	001a      	movs	r2, r3
 8000ba4:	430d      	orrs	r5, r1
 8000ba6:	1e51      	subs	r1, r2, #1
 8000ba8:	418a      	sbcs	r2, r1
 8000baa:	4653      	mov	r3, sl
 8000bac:	4315      	orrs	r5, r2
 8000bae:	9a02      	ldr	r2, [sp, #8]
 8000bb0:	40da      	lsrs	r2, r3
 8000bb2:	18a4      	adds	r4, r4, r2
 8000bb4:	182d      	adds	r5, r5, r0
 8000bb6:	4285      	cmp	r5, r0
 8000bb8:	4180      	sbcs	r0, r0
 8000bba:	4240      	negs	r0, r0
 8000bbc:	1824      	adds	r4, r4, r0
 8000bbe:	0223      	lsls	r3, r4, #8
 8000bc0:	d400      	bmi.n	8000bc4 <__aeabi_dsub+0x1d8>
 8000bc2:	e0b6      	b.n	8000d32 <__aeabi_dsub+0x346>
 8000bc4:	4b5e      	ldr	r3, [pc, #376]	@ (8000d40 <__aeabi_dsub+0x354>)
 8000bc6:	3701      	adds	r7, #1
 8000bc8:	429f      	cmp	r7, r3
 8000bca:	d100      	bne.n	8000bce <__aeabi_dsub+0x1e2>
 8000bcc:	e0ad      	b.n	8000d2a <__aeabi_dsub+0x33e>
 8000bce:	2101      	movs	r1, #1
 8000bd0:	4b5c      	ldr	r3, [pc, #368]	@ (8000d44 <__aeabi_dsub+0x358>)
 8000bd2:	086a      	lsrs	r2, r5, #1
 8000bd4:	401c      	ands	r4, r3
 8000bd6:	4029      	ands	r1, r5
 8000bd8:	430a      	orrs	r2, r1
 8000bda:	07e5      	lsls	r5, r4, #31
 8000bdc:	4315      	orrs	r5, r2
 8000bde:	0864      	lsrs	r4, r4, #1
 8000be0:	e78d      	b.n	8000afe <__aeabi_dsub+0x112>
 8000be2:	4a59      	ldr	r2, [pc, #356]	@ (8000d48 <__aeabi_dsub+0x35c>)
 8000be4:	9b02      	ldr	r3, [sp, #8]
 8000be6:	4692      	mov	sl, r2
 8000be8:	4662      	mov	r2, ip
 8000bea:	44ba      	add	sl, r7
 8000bec:	431a      	orrs	r2, r3
 8000bee:	d02c      	beq.n	8000c4a <__aeabi_dsub+0x25e>
 8000bf0:	428e      	cmp	r6, r1
 8000bf2:	d02e      	beq.n	8000c52 <__aeabi_dsub+0x266>
 8000bf4:	4652      	mov	r2, sl
 8000bf6:	2a00      	cmp	r2, #0
 8000bf8:	d060      	beq.n	8000cbc <__aeabi_dsub+0x2d0>
 8000bfa:	2f00      	cmp	r7, #0
 8000bfc:	d100      	bne.n	8000c00 <__aeabi_dsub+0x214>
 8000bfe:	e0db      	b.n	8000db8 <__aeabi_dsub+0x3cc>
 8000c00:	4663      	mov	r3, ip
 8000c02:	000e      	movs	r6, r1
 8000c04:	9c02      	ldr	r4, [sp, #8]
 8000c06:	08d8      	lsrs	r0, r3, #3
 8000c08:	0762      	lsls	r2, r4, #29
 8000c0a:	4302      	orrs	r2, r0
 8000c0c:	08e4      	lsrs	r4, r4, #3
 8000c0e:	0013      	movs	r3, r2
 8000c10:	4323      	orrs	r3, r4
 8000c12:	d100      	bne.n	8000c16 <__aeabi_dsub+0x22a>
 8000c14:	e254      	b.n	80010c0 <__aeabi_dsub+0x6d4>
 8000c16:	2580      	movs	r5, #128	@ 0x80
 8000c18:	032d      	lsls	r5, r5, #12
 8000c1a:	4325      	orrs	r5, r4
 8000c1c:	032d      	lsls	r5, r5, #12
 8000c1e:	4c48      	ldr	r4, [pc, #288]	@ (8000d40 <__aeabi_dsub+0x354>)
 8000c20:	0b2d      	lsrs	r5, r5, #12
 8000c22:	e78c      	b.n	8000b3e <__aeabi_dsub+0x152>
 8000c24:	4661      	mov	r1, ip
 8000c26:	9b02      	ldr	r3, [sp, #8]
 8000c28:	4319      	orrs	r1, r3
 8000c2a:	d100      	bne.n	8000c2e <__aeabi_dsub+0x242>
 8000c2c:	e0cc      	b.n	8000dc8 <__aeabi_dsub+0x3dc>
 8000c2e:	0029      	movs	r1, r5
 8000c30:	3901      	subs	r1, #1
 8000c32:	2d01      	cmp	r5, #1
 8000c34:	d100      	bne.n	8000c38 <__aeabi_dsub+0x24c>
 8000c36:	e188      	b.n	8000f4a <__aeabi_dsub+0x55e>
 8000c38:	4295      	cmp	r5, r2
 8000c3a:	d100      	bne.n	8000c3e <__aeabi_dsub+0x252>
 8000c3c:	e0aa      	b.n	8000d94 <__aeabi_dsub+0x3a8>
 8000c3e:	2501      	movs	r5, #1
 8000c40:	2938      	cmp	r1, #56	@ 0x38
 8000c42:	dd00      	ble.n	8000c46 <__aeabi_dsub+0x25a>
 8000c44:	e72f      	b.n	8000aa6 <__aeabi_dsub+0xba>
 8000c46:	468a      	mov	sl, r1
 8000c48:	e718      	b.n	8000a7c <__aeabi_dsub+0x90>
 8000c4a:	2201      	movs	r2, #1
 8000c4c:	4051      	eors	r1, r2
 8000c4e:	428e      	cmp	r6, r1
 8000c50:	d1d0      	bne.n	8000bf4 <__aeabi_dsub+0x208>
 8000c52:	4653      	mov	r3, sl
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d100      	bne.n	8000c5a <__aeabi_dsub+0x26e>
 8000c58:	e0be      	b.n	8000dd8 <__aeabi_dsub+0x3ec>
 8000c5a:	2f00      	cmp	r7, #0
 8000c5c:	d000      	beq.n	8000c60 <__aeabi_dsub+0x274>
 8000c5e:	e138      	b.n	8000ed2 <__aeabi_dsub+0x4e6>
 8000c60:	46ca      	mov	sl, r9
 8000c62:	0022      	movs	r2, r4
 8000c64:	4302      	orrs	r2, r0
 8000c66:	d100      	bne.n	8000c6a <__aeabi_dsub+0x27e>
 8000c68:	e1e2      	b.n	8001030 <__aeabi_dsub+0x644>
 8000c6a:	4653      	mov	r3, sl
 8000c6c:	1e59      	subs	r1, r3, #1
 8000c6e:	2b01      	cmp	r3, #1
 8000c70:	d100      	bne.n	8000c74 <__aeabi_dsub+0x288>
 8000c72:	e20d      	b.n	8001090 <__aeabi_dsub+0x6a4>
 8000c74:	4a32      	ldr	r2, [pc, #200]	@ (8000d40 <__aeabi_dsub+0x354>)
 8000c76:	4592      	cmp	sl, r2
 8000c78:	d100      	bne.n	8000c7c <__aeabi_dsub+0x290>
 8000c7a:	e1d2      	b.n	8001022 <__aeabi_dsub+0x636>
 8000c7c:	2701      	movs	r7, #1
 8000c7e:	2938      	cmp	r1, #56	@ 0x38
 8000c80:	dc13      	bgt.n	8000caa <__aeabi_dsub+0x2be>
 8000c82:	291f      	cmp	r1, #31
 8000c84:	dd00      	ble.n	8000c88 <__aeabi_dsub+0x29c>
 8000c86:	e1ee      	b.n	8001066 <__aeabi_dsub+0x67a>
 8000c88:	2220      	movs	r2, #32
 8000c8a:	9b02      	ldr	r3, [sp, #8]
 8000c8c:	1a52      	subs	r2, r2, r1
 8000c8e:	0025      	movs	r5, r4
 8000c90:	0007      	movs	r7, r0
 8000c92:	469a      	mov	sl, r3
 8000c94:	40cc      	lsrs	r4, r1
 8000c96:	4090      	lsls	r0, r2
 8000c98:	4095      	lsls	r5, r2
 8000c9a:	40cf      	lsrs	r7, r1
 8000c9c:	44a2      	add	sl, r4
 8000c9e:	1e42      	subs	r2, r0, #1
 8000ca0:	4190      	sbcs	r0, r2
 8000ca2:	4653      	mov	r3, sl
 8000ca4:	432f      	orrs	r7, r5
 8000ca6:	4307      	orrs	r7, r0
 8000ca8:	9302      	str	r3, [sp, #8]
 8000caa:	003d      	movs	r5, r7
 8000cac:	4465      	add	r5, ip
 8000cae:	4565      	cmp	r5, ip
 8000cb0:	4192      	sbcs	r2, r2
 8000cb2:	9b02      	ldr	r3, [sp, #8]
 8000cb4:	4252      	negs	r2, r2
 8000cb6:	464f      	mov	r7, r9
 8000cb8:	18d4      	adds	r4, r2, r3
 8000cba:	e780      	b.n	8000bbe <__aeabi_dsub+0x1d2>
 8000cbc:	4a23      	ldr	r2, [pc, #140]	@ (8000d4c <__aeabi_dsub+0x360>)
 8000cbe:	1c7d      	adds	r5, r7, #1
 8000cc0:	4215      	tst	r5, r2
 8000cc2:	d000      	beq.n	8000cc6 <__aeabi_dsub+0x2da>
 8000cc4:	e0aa      	b.n	8000e1c <__aeabi_dsub+0x430>
 8000cc6:	4662      	mov	r2, ip
 8000cc8:	0025      	movs	r5, r4
 8000cca:	9b02      	ldr	r3, [sp, #8]
 8000ccc:	4305      	orrs	r5, r0
 8000cce:	431a      	orrs	r2, r3
 8000cd0:	2f00      	cmp	r7, #0
 8000cd2:	d000      	beq.n	8000cd6 <__aeabi_dsub+0x2ea>
 8000cd4:	e0f5      	b.n	8000ec2 <__aeabi_dsub+0x4d6>
 8000cd6:	2d00      	cmp	r5, #0
 8000cd8:	d100      	bne.n	8000cdc <__aeabi_dsub+0x2f0>
 8000cda:	e16b      	b.n	8000fb4 <__aeabi_dsub+0x5c8>
 8000cdc:	2a00      	cmp	r2, #0
 8000cde:	d100      	bne.n	8000ce2 <__aeabi_dsub+0x2f6>
 8000ce0:	e152      	b.n	8000f88 <__aeabi_dsub+0x59c>
 8000ce2:	4663      	mov	r3, ip
 8000ce4:	1ac5      	subs	r5, r0, r3
 8000ce6:	9b02      	ldr	r3, [sp, #8]
 8000ce8:	1ae2      	subs	r2, r4, r3
 8000cea:	42a8      	cmp	r0, r5
 8000cec:	419b      	sbcs	r3, r3
 8000cee:	425b      	negs	r3, r3
 8000cf0:	1ad3      	subs	r3, r2, r3
 8000cf2:	021a      	lsls	r2, r3, #8
 8000cf4:	d400      	bmi.n	8000cf8 <__aeabi_dsub+0x30c>
 8000cf6:	e1d5      	b.n	80010a4 <__aeabi_dsub+0x6b8>
 8000cf8:	4663      	mov	r3, ip
 8000cfa:	1a1d      	subs	r5, r3, r0
 8000cfc:	45ac      	cmp	ip, r5
 8000cfe:	4192      	sbcs	r2, r2
 8000d00:	2601      	movs	r6, #1
 8000d02:	9b02      	ldr	r3, [sp, #8]
 8000d04:	4252      	negs	r2, r2
 8000d06:	1b1c      	subs	r4, r3, r4
 8000d08:	4688      	mov	r8, r1
 8000d0a:	1aa4      	subs	r4, r4, r2
 8000d0c:	400e      	ands	r6, r1
 8000d0e:	e6f6      	b.n	8000afe <__aeabi_dsub+0x112>
 8000d10:	4297      	cmp	r7, r2
 8000d12:	d03f      	beq.n	8000d94 <__aeabi_dsub+0x3a8>
 8000d14:	4652      	mov	r2, sl
 8000d16:	2501      	movs	r5, #1
 8000d18:	2a38      	cmp	r2, #56	@ 0x38
 8000d1a:	dd00      	ble.n	8000d1e <__aeabi_dsub+0x332>
 8000d1c:	e74a      	b.n	8000bb4 <__aeabi_dsub+0x1c8>
 8000d1e:	2280      	movs	r2, #128	@ 0x80
 8000d20:	9b02      	ldr	r3, [sp, #8]
 8000d22:	0412      	lsls	r2, r2, #16
 8000d24:	4313      	orrs	r3, r2
 8000d26:	9302      	str	r3, [sp, #8]
 8000d28:	e72d      	b.n	8000b86 <__aeabi_dsub+0x19a>
 8000d2a:	003c      	movs	r4, r7
 8000d2c:	2500      	movs	r5, #0
 8000d2e:	2200      	movs	r2, #0
 8000d30:	e705      	b.n	8000b3e <__aeabi_dsub+0x152>
 8000d32:	2307      	movs	r3, #7
 8000d34:	402b      	ands	r3, r5
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d000      	beq.n	8000d3c <__aeabi_dsub+0x350>
 8000d3a:	e6e2      	b.n	8000b02 <__aeabi_dsub+0x116>
 8000d3c:	e06b      	b.n	8000e16 <__aeabi_dsub+0x42a>
 8000d3e:	46c0      	nop			@ (mov r8, r8)
 8000d40:	000007ff 	.word	0x000007ff
 8000d44:	ff7fffff 	.word	0xff7fffff
 8000d48:	fffff801 	.word	0xfffff801
 8000d4c:	000007fe 	.word	0x000007fe
 8000d50:	0028      	movs	r0, r5
 8000d52:	f000 fab3 	bl	80012bc <__clzsi2>
 8000d56:	0003      	movs	r3, r0
 8000d58:	3318      	adds	r3, #24
 8000d5a:	2b1f      	cmp	r3, #31
 8000d5c:	dc00      	bgt.n	8000d60 <__aeabi_dsub+0x374>
 8000d5e:	e6b4      	b.n	8000aca <__aeabi_dsub+0xde>
 8000d60:	002a      	movs	r2, r5
 8000d62:	3808      	subs	r0, #8
 8000d64:	4082      	lsls	r2, r0
 8000d66:	429f      	cmp	r7, r3
 8000d68:	dd00      	ble.n	8000d6c <__aeabi_dsub+0x380>
 8000d6a:	e0b9      	b.n	8000ee0 <__aeabi_dsub+0x4f4>
 8000d6c:	1bdb      	subs	r3, r3, r7
 8000d6e:	1c58      	adds	r0, r3, #1
 8000d70:	281f      	cmp	r0, #31
 8000d72:	dc00      	bgt.n	8000d76 <__aeabi_dsub+0x38a>
 8000d74:	e1a0      	b.n	80010b8 <__aeabi_dsub+0x6cc>
 8000d76:	0015      	movs	r5, r2
 8000d78:	3b1f      	subs	r3, #31
 8000d7a:	40dd      	lsrs	r5, r3
 8000d7c:	2820      	cmp	r0, #32
 8000d7e:	d005      	beq.n	8000d8c <__aeabi_dsub+0x3a0>
 8000d80:	2340      	movs	r3, #64	@ 0x40
 8000d82:	1a1b      	subs	r3, r3, r0
 8000d84:	409a      	lsls	r2, r3
 8000d86:	1e53      	subs	r3, r2, #1
 8000d88:	419a      	sbcs	r2, r3
 8000d8a:	4315      	orrs	r5, r2
 8000d8c:	2307      	movs	r3, #7
 8000d8e:	2700      	movs	r7, #0
 8000d90:	402b      	ands	r3, r5
 8000d92:	e7d0      	b.n	8000d36 <__aeabi_dsub+0x34a>
 8000d94:	08c0      	lsrs	r0, r0, #3
 8000d96:	0762      	lsls	r2, r4, #29
 8000d98:	4302      	orrs	r2, r0
 8000d9a:	08e4      	lsrs	r4, r4, #3
 8000d9c:	e737      	b.n	8000c0e <__aeabi_dsub+0x222>
 8000d9e:	08ea      	lsrs	r2, r5, #3
 8000da0:	0763      	lsls	r3, r4, #29
 8000da2:	431a      	orrs	r2, r3
 8000da4:	4bd3      	ldr	r3, [pc, #844]	@ (80010f4 <__aeabi_dsub+0x708>)
 8000da6:	08e4      	lsrs	r4, r4, #3
 8000da8:	429f      	cmp	r7, r3
 8000daa:	d100      	bne.n	8000dae <__aeabi_dsub+0x3c2>
 8000dac:	e72f      	b.n	8000c0e <__aeabi_dsub+0x222>
 8000dae:	0324      	lsls	r4, r4, #12
 8000db0:	0b25      	lsrs	r5, r4, #12
 8000db2:	057c      	lsls	r4, r7, #21
 8000db4:	0d64      	lsrs	r4, r4, #21
 8000db6:	e6c2      	b.n	8000b3e <__aeabi_dsub+0x152>
 8000db8:	46ca      	mov	sl, r9
 8000dba:	0022      	movs	r2, r4
 8000dbc:	4302      	orrs	r2, r0
 8000dbe:	d158      	bne.n	8000e72 <__aeabi_dsub+0x486>
 8000dc0:	4663      	mov	r3, ip
 8000dc2:	000e      	movs	r6, r1
 8000dc4:	9c02      	ldr	r4, [sp, #8]
 8000dc6:	9303      	str	r3, [sp, #12]
 8000dc8:	9b03      	ldr	r3, [sp, #12]
 8000dca:	4657      	mov	r7, sl
 8000dcc:	08da      	lsrs	r2, r3, #3
 8000dce:	e7e7      	b.n	8000da0 <__aeabi_dsub+0x3b4>
 8000dd0:	4cc9      	ldr	r4, [pc, #804]	@ (80010f8 <__aeabi_dsub+0x70c>)
 8000dd2:	1aff      	subs	r7, r7, r3
 8000dd4:	4014      	ands	r4, r2
 8000dd6:	e692      	b.n	8000afe <__aeabi_dsub+0x112>
 8000dd8:	4dc8      	ldr	r5, [pc, #800]	@ (80010fc <__aeabi_dsub+0x710>)
 8000dda:	1c7a      	adds	r2, r7, #1
 8000ddc:	422a      	tst	r2, r5
 8000dde:	d000      	beq.n	8000de2 <__aeabi_dsub+0x3f6>
 8000de0:	e084      	b.n	8000eec <__aeabi_dsub+0x500>
 8000de2:	0022      	movs	r2, r4
 8000de4:	4302      	orrs	r2, r0
 8000de6:	2f00      	cmp	r7, #0
 8000de8:	d000      	beq.n	8000dec <__aeabi_dsub+0x400>
 8000dea:	e0ef      	b.n	8000fcc <__aeabi_dsub+0x5e0>
 8000dec:	2a00      	cmp	r2, #0
 8000dee:	d100      	bne.n	8000df2 <__aeabi_dsub+0x406>
 8000df0:	e0e5      	b.n	8000fbe <__aeabi_dsub+0x5d2>
 8000df2:	4662      	mov	r2, ip
 8000df4:	9902      	ldr	r1, [sp, #8]
 8000df6:	430a      	orrs	r2, r1
 8000df8:	d100      	bne.n	8000dfc <__aeabi_dsub+0x410>
 8000dfa:	e0c5      	b.n	8000f88 <__aeabi_dsub+0x59c>
 8000dfc:	4663      	mov	r3, ip
 8000dfe:	18c5      	adds	r5, r0, r3
 8000e00:	468c      	mov	ip, r1
 8000e02:	4285      	cmp	r5, r0
 8000e04:	4180      	sbcs	r0, r0
 8000e06:	4464      	add	r4, ip
 8000e08:	4240      	negs	r0, r0
 8000e0a:	1824      	adds	r4, r4, r0
 8000e0c:	0223      	lsls	r3, r4, #8
 8000e0e:	d502      	bpl.n	8000e16 <__aeabi_dsub+0x42a>
 8000e10:	4bb9      	ldr	r3, [pc, #740]	@ (80010f8 <__aeabi_dsub+0x70c>)
 8000e12:	3701      	adds	r7, #1
 8000e14:	401c      	ands	r4, r3
 8000e16:	46ba      	mov	sl, r7
 8000e18:	9503      	str	r5, [sp, #12]
 8000e1a:	e7d5      	b.n	8000dc8 <__aeabi_dsub+0x3dc>
 8000e1c:	4662      	mov	r2, ip
 8000e1e:	1a85      	subs	r5, r0, r2
 8000e20:	42a8      	cmp	r0, r5
 8000e22:	4192      	sbcs	r2, r2
 8000e24:	4252      	negs	r2, r2
 8000e26:	4691      	mov	r9, r2
 8000e28:	9b02      	ldr	r3, [sp, #8]
 8000e2a:	1ae3      	subs	r3, r4, r3
 8000e2c:	001a      	movs	r2, r3
 8000e2e:	464b      	mov	r3, r9
 8000e30:	1ad2      	subs	r2, r2, r3
 8000e32:	0013      	movs	r3, r2
 8000e34:	4691      	mov	r9, r2
 8000e36:	021a      	lsls	r2, r3, #8
 8000e38:	d46c      	bmi.n	8000f14 <__aeabi_dsub+0x528>
 8000e3a:	464a      	mov	r2, r9
 8000e3c:	464c      	mov	r4, r9
 8000e3e:	432a      	orrs	r2, r5
 8000e40:	d000      	beq.n	8000e44 <__aeabi_dsub+0x458>
 8000e42:	e63a      	b.n	8000aba <__aeabi_dsub+0xce>
 8000e44:	2600      	movs	r6, #0
 8000e46:	2400      	movs	r4, #0
 8000e48:	2500      	movs	r5, #0
 8000e4a:	e678      	b.n	8000b3e <__aeabi_dsub+0x152>
 8000e4c:	9902      	ldr	r1, [sp, #8]
 8000e4e:	4653      	mov	r3, sl
 8000e50:	000d      	movs	r5, r1
 8000e52:	3a20      	subs	r2, #32
 8000e54:	40d5      	lsrs	r5, r2
 8000e56:	2b20      	cmp	r3, #32
 8000e58:	d006      	beq.n	8000e68 <__aeabi_dsub+0x47c>
 8000e5a:	2240      	movs	r2, #64	@ 0x40
 8000e5c:	1ad2      	subs	r2, r2, r3
 8000e5e:	000b      	movs	r3, r1
 8000e60:	4093      	lsls	r3, r2
 8000e62:	4662      	mov	r2, ip
 8000e64:	431a      	orrs	r2, r3
 8000e66:	4693      	mov	fp, r2
 8000e68:	465b      	mov	r3, fp
 8000e6a:	1e5a      	subs	r2, r3, #1
 8000e6c:	4193      	sbcs	r3, r2
 8000e6e:	431d      	orrs	r5, r3
 8000e70:	e619      	b.n	8000aa6 <__aeabi_dsub+0xba>
 8000e72:	4653      	mov	r3, sl
 8000e74:	1e5a      	subs	r2, r3, #1
 8000e76:	2b01      	cmp	r3, #1
 8000e78:	d100      	bne.n	8000e7c <__aeabi_dsub+0x490>
 8000e7a:	e0c6      	b.n	800100a <__aeabi_dsub+0x61e>
 8000e7c:	4e9d      	ldr	r6, [pc, #628]	@ (80010f4 <__aeabi_dsub+0x708>)
 8000e7e:	45b2      	cmp	sl, r6
 8000e80:	d100      	bne.n	8000e84 <__aeabi_dsub+0x498>
 8000e82:	e6bd      	b.n	8000c00 <__aeabi_dsub+0x214>
 8000e84:	4688      	mov	r8, r1
 8000e86:	000e      	movs	r6, r1
 8000e88:	2501      	movs	r5, #1
 8000e8a:	2a38      	cmp	r2, #56	@ 0x38
 8000e8c:	dc10      	bgt.n	8000eb0 <__aeabi_dsub+0x4c4>
 8000e8e:	2a1f      	cmp	r2, #31
 8000e90:	dc7f      	bgt.n	8000f92 <__aeabi_dsub+0x5a6>
 8000e92:	2120      	movs	r1, #32
 8000e94:	0025      	movs	r5, r4
 8000e96:	1a89      	subs	r1, r1, r2
 8000e98:	0007      	movs	r7, r0
 8000e9a:	4088      	lsls	r0, r1
 8000e9c:	408d      	lsls	r5, r1
 8000e9e:	40d7      	lsrs	r7, r2
 8000ea0:	40d4      	lsrs	r4, r2
 8000ea2:	1e41      	subs	r1, r0, #1
 8000ea4:	4188      	sbcs	r0, r1
 8000ea6:	9b02      	ldr	r3, [sp, #8]
 8000ea8:	433d      	orrs	r5, r7
 8000eaa:	1b1b      	subs	r3, r3, r4
 8000eac:	4305      	orrs	r5, r0
 8000eae:	9302      	str	r3, [sp, #8]
 8000eb0:	4662      	mov	r2, ip
 8000eb2:	1b55      	subs	r5, r2, r5
 8000eb4:	45ac      	cmp	ip, r5
 8000eb6:	4192      	sbcs	r2, r2
 8000eb8:	9b02      	ldr	r3, [sp, #8]
 8000eba:	4252      	negs	r2, r2
 8000ebc:	464f      	mov	r7, r9
 8000ebe:	1a9c      	subs	r4, r3, r2
 8000ec0:	e5f6      	b.n	8000ab0 <__aeabi_dsub+0xc4>
 8000ec2:	2d00      	cmp	r5, #0
 8000ec4:	d000      	beq.n	8000ec8 <__aeabi_dsub+0x4dc>
 8000ec6:	e0b7      	b.n	8001038 <__aeabi_dsub+0x64c>
 8000ec8:	2a00      	cmp	r2, #0
 8000eca:	d100      	bne.n	8000ece <__aeabi_dsub+0x4e2>
 8000ecc:	e0f0      	b.n	80010b0 <__aeabi_dsub+0x6c4>
 8000ece:	2601      	movs	r6, #1
 8000ed0:	400e      	ands	r6, r1
 8000ed2:	4663      	mov	r3, ip
 8000ed4:	9802      	ldr	r0, [sp, #8]
 8000ed6:	08d9      	lsrs	r1, r3, #3
 8000ed8:	0742      	lsls	r2, r0, #29
 8000eda:	430a      	orrs	r2, r1
 8000edc:	08c4      	lsrs	r4, r0, #3
 8000ede:	e696      	b.n	8000c0e <__aeabi_dsub+0x222>
 8000ee0:	4c85      	ldr	r4, [pc, #532]	@ (80010f8 <__aeabi_dsub+0x70c>)
 8000ee2:	1aff      	subs	r7, r7, r3
 8000ee4:	4014      	ands	r4, r2
 8000ee6:	0762      	lsls	r2, r4, #29
 8000ee8:	08e4      	lsrs	r4, r4, #3
 8000eea:	e760      	b.n	8000dae <__aeabi_dsub+0x3c2>
 8000eec:	4981      	ldr	r1, [pc, #516]	@ (80010f4 <__aeabi_dsub+0x708>)
 8000eee:	428a      	cmp	r2, r1
 8000ef0:	d100      	bne.n	8000ef4 <__aeabi_dsub+0x508>
 8000ef2:	e0c9      	b.n	8001088 <__aeabi_dsub+0x69c>
 8000ef4:	4663      	mov	r3, ip
 8000ef6:	18c1      	adds	r1, r0, r3
 8000ef8:	4281      	cmp	r1, r0
 8000efa:	4180      	sbcs	r0, r0
 8000efc:	9b02      	ldr	r3, [sp, #8]
 8000efe:	4240      	negs	r0, r0
 8000f00:	18e3      	adds	r3, r4, r3
 8000f02:	181b      	adds	r3, r3, r0
 8000f04:	07dd      	lsls	r5, r3, #31
 8000f06:	085c      	lsrs	r4, r3, #1
 8000f08:	2307      	movs	r3, #7
 8000f0a:	0849      	lsrs	r1, r1, #1
 8000f0c:	430d      	orrs	r5, r1
 8000f0e:	0017      	movs	r7, r2
 8000f10:	402b      	ands	r3, r5
 8000f12:	e710      	b.n	8000d36 <__aeabi_dsub+0x34a>
 8000f14:	4663      	mov	r3, ip
 8000f16:	1a1d      	subs	r5, r3, r0
 8000f18:	45ac      	cmp	ip, r5
 8000f1a:	4192      	sbcs	r2, r2
 8000f1c:	2601      	movs	r6, #1
 8000f1e:	9b02      	ldr	r3, [sp, #8]
 8000f20:	4252      	negs	r2, r2
 8000f22:	1b1c      	subs	r4, r3, r4
 8000f24:	4688      	mov	r8, r1
 8000f26:	1aa4      	subs	r4, r4, r2
 8000f28:	400e      	ands	r6, r1
 8000f2a:	e5c6      	b.n	8000aba <__aeabi_dsub+0xce>
 8000f2c:	4663      	mov	r3, ip
 8000f2e:	18c5      	adds	r5, r0, r3
 8000f30:	9b02      	ldr	r3, [sp, #8]
 8000f32:	4285      	cmp	r5, r0
 8000f34:	4180      	sbcs	r0, r0
 8000f36:	469c      	mov	ip, r3
 8000f38:	4240      	negs	r0, r0
 8000f3a:	4464      	add	r4, ip
 8000f3c:	1824      	adds	r4, r4, r0
 8000f3e:	2701      	movs	r7, #1
 8000f40:	0223      	lsls	r3, r4, #8
 8000f42:	d400      	bmi.n	8000f46 <__aeabi_dsub+0x55a>
 8000f44:	e6f5      	b.n	8000d32 <__aeabi_dsub+0x346>
 8000f46:	2702      	movs	r7, #2
 8000f48:	e641      	b.n	8000bce <__aeabi_dsub+0x1e2>
 8000f4a:	4663      	mov	r3, ip
 8000f4c:	1ac5      	subs	r5, r0, r3
 8000f4e:	42a8      	cmp	r0, r5
 8000f50:	4180      	sbcs	r0, r0
 8000f52:	9b02      	ldr	r3, [sp, #8]
 8000f54:	4240      	negs	r0, r0
 8000f56:	1ae4      	subs	r4, r4, r3
 8000f58:	2701      	movs	r7, #1
 8000f5a:	1a24      	subs	r4, r4, r0
 8000f5c:	e5a8      	b.n	8000ab0 <__aeabi_dsub+0xc4>
 8000f5e:	9d02      	ldr	r5, [sp, #8]
 8000f60:	4652      	mov	r2, sl
 8000f62:	002b      	movs	r3, r5
 8000f64:	3a20      	subs	r2, #32
 8000f66:	40d3      	lsrs	r3, r2
 8000f68:	0019      	movs	r1, r3
 8000f6a:	4653      	mov	r3, sl
 8000f6c:	2b20      	cmp	r3, #32
 8000f6e:	d006      	beq.n	8000f7e <__aeabi_dsub+0x592>
 8000f70:	2240      	movs	r2, #64	@ 0x40
 8000f72:	1ad2      	subs	r2, r2, r3
 8000f74:	002b      	movs	r3, r5
 8000f76:	4093      	lsls	r3, r2
 8000f78:	4662      	mov	r2, ip
 8000f7a:	431a      	orrs	r2, r3
 8000f7c:	4693      	mov	fp, r2
 8000f7e:	465d      	mov	r5, fp
 8000f80:	1e6b      	subs	r3, r5, #1
 8000f82:	419d      	sbcs	r5, r3
 8000f84:	430d      	orrs	r5, r1
 8000f86:	e615      	b.n	8000bb4 <__aeabi_dsub+0x1c8>
 8000f88:	0762      	lsls	r2, r4, #29
 8000f8a:	08c0      	lsrs	r0, r0, #3
 8000f8c:	4302      	orrs	r2, r0
 8000f8e:	08e4      	lsrs	r4, r4, #3
 8000f90:	e70d      	b.n	8000dae <__aeabi_dsub+0x3c2>
 8000f92:	0011      	movs	r1, r2
 8000f94:	0027      	movs	r7, r4
 8000f96:	3920      	subs	r1, #32
 8000f98:	40cf      	lsrs	r7, r1
 8000f9a:	2a20      	cmp	r2, #32
 8000f9c:	d005      	beq.n	8000faa <__aeabi_dsub+0x5be>
 8000f9e:	2140      	movs	r1, #64	@ 0x40
 8000fa0:	1a8a      	subs	r2, r1, r2
 8000fa2:	4094      	lsls	r4, r2
 8000fa4:	0025      	movs	r5, r4
 8000fa6:	4305      	orrs	r5, r0
 8000fa8:	9503      	str	r5, [sp, #12]
 8000faa:	9d03      	ldr	r5, [sp, #12]
 8000fac:	1e6a      	subs	r2, r5, #1
 8000fae:	4195      	sbcs	r5, r2
 8000fb0:	433d      	orrs	r5, r7
 8000fb2:	e77d      	b.n	8000eb0 <__aeabi_dsub+0x4c4>
 8000fb4:	2a00      	cmp	r2, #0
 8000fb6:	d100      	bne.n	8000fba <__aeabi_dsub+0x5ce>
 8000fb8:	e744      	b.n	8000e44 <__aeabi_dsub+0x458>
 8000fba:	2601      	movs	r6, #1
 8000fbc:	400e      	ands	r6, r1
 8000fbe:	4663      	mov	r3, ip
 8000fc0:	08d9      	lsrs	r1, r3, #3
 8000fc2:	9b02      	ldr	r3, [sp, #8]
 8000fc4:	075a      	lsls	r2, r3, #29
 8000fc6:	430a      	orrs	r2, r1
 8000fc8:	08dc      	lsrs	r4, r3, #3
 8000fca:	e6f0      	b.n	8000dae <__aeabi_dsub+0x3c2>
 8000fcc:	2a00      	cmp	r2, #0
 8000fce:	d028      	beq.n	8001022 <__aeabi_dsub+0x636>
 8000fd0:	4662      	mov	r2, ip
 8000fd2:	9f02      	ldr	r7, [sp, #8]
 8000fd4:	08c0      	lsrs	r0, r0, #3
 8000fd6:	433a      	orrs	r2, r7
 8000fd8:	d100      	bne.n	8000fdc <__aeabi_dsub+0x5f0>
 8000fda:	e6dc      	b.n	8000d96 <__aeabi_dsub+0x3aa>
 8000fdc:	0762      	lsls	r2, r4, #29
 8000fde:	4310      	orrs	r0, r2
 8000fe0:	2280      	movs	r2, #128	@ 0x80
 8000fe2:	08e4      	lsrs	r4, r4, #3
 8000fe4:	0312      	lsls	r2, r2, #12
 8000fe6:	4214      	tst	r4, r2
 8000fe8:	d009      	beq.n	8000ffe <__aeabi_dsub+0x612>
 8000fea:	08fd      	lsrs	r5, r7, #3
 8000fec:	4215      	tst	r5, r2
 8000fee:	d106      	bne.n	8000ffe <__aeabi_dsub+0x612>
 8000ff0:	4663      	mov	r3, ip
 8000ff2:	2601      	movs	r6, #1
 8000ff4:	002c      	movs	r4, r5
 8000ff6:	08d8      	lsrs	r0, r3, #3
 8000ff8:	077b      	lsls	r3, r7, #29
 8000ffa:	4318      	orrs	r0, r3
 8000ffc:	400e      	ands	r6, r1
 8000ffe:	0f42      	lsrs	r2, r0, #29
 8001000:	00c0      	lsls	r0, r0, #3
 8001002:	08c0      	lsrs	r0, r0, #3
 8001004:	0752      	lsls	r2, r2, #29
 8001006:	4302      	orrs	r2, r0
 8001008:	e601      	b.n	8000c0e <__aeabi_dsub+0x222>
 800100a:	4663      	mov	r3, ip
 800100c:	1a1d      	subs	r5, r3, r0
 800100e:	45ac      	cmp	ip, r5
 8001010:	4192      	sbcs	r2, r2
 8001012:	9b02      	ldr	r3, [sp, #8]
 8001014:	4252      	negs	r2, r2
 8001016:	1b1c      	subs	r4, r3, r4
 8001018:	000e      	movs	r6, r1
 800101a:	4688      	mov	r8, r1
 800101c:	2701      	movs	r7, #1
 800101e:	1aa4      	subs	r4, r4, r2
 8001020:	e546      	b.n	8000ab0 <__aeabi_dsub+0xc4>
 8001022:	4663      	mov	r3, ip
 8001024:	08d9      	lsrs	r1, r3, #3
 8001026:	9b02      	ldr	r3, [sp, #8]
 8001028:	075a      	lsls	r2, r3, #29
 800102a:	430a      	orrs	r2, r1
 800102c:	08dc      	lsrs	r4, r3, #3
 800102e:	e5ee      	b.n	8000c0e <__aeabi_dsub+0x222>
 8001030:	4663      	mov	r3, ip
 8001032:	9c02      	ldr	r4, [sp, #8]
 8001034:	9303      	str	r3, [sp, #12]
 8001036:	e6c7      	b.n	8000dc8 <__aeabi_dsub+0x3dc>
 8001038:	08c0      	lsrs	r0, r0, #3
 800103a:	2a00      	cmp	r2, #0
 800103c:	d100      	bne.n	8001040 <__aeabi_dsub+0x654>
 800103e:	e6aa      	b.n	8000d96 <__aeabi_dsub+0x3aa>
 8001040:	0762      	lsls	r2, r4, #29
 8001042:	4310      	orrs	r0, r2
 8001044:	2280      	movs	r2, #128	@ 0x80
 8001046:	08e4      	lsrs	r4, r4, #3
 8001048:	0312      	lsls	r2, r2, #12
 800104a:	4214      	tst	r4, r2
 800104c:	d0d7      	beq.n	8000ffe <__aeabi_dsub+0x612>
 800104e:	9f02      	ldr	r7, [sp, #8]
 8001050:	08fd      	lsrs	r5, r7, #3
 8001052:	4215      	tst	r5, r2
 8001054:	d1d3      	bne.n	8000ffe <__aeabi_dsub+0x612>
 8001056:	4663      	mov	r3, ip
 8001058:	2601      	movs	r6, #1
 800105a:	08d8      	lsrs	r0, r3, #3
 800105c:	077b      	lsls	r3, r7, #29
 800105e:	002c      	movs	r4, r5
 8001060:	4318      	orrs	r0, r3
 8001062:	400e      	ands	r6, r1
 8001064:	e7cb      	b.n	8000ffe <__aeabi_dsub+0x612>
 8001066:	000a      	movs	r2, r1
 8001068:	0027      	movs	r7, r4
 800106a:	3a20      	subs	r2, #32
 800106c:	40d7      	lsrs	r7, r2
 800106e:	2920      	cmp	r1, #32
 8001070:	d005      	beq.n	800107e <__aeabi_dsub+0x692>
 8001072:	2240      	movs	r2, #64	@ 0x40
 8001074:	1a52      	subs	r2, r2, r1
 8001076:	4094      	lsls	r4, r2
 8001078:	0025      	movs	r5, r4
 800107a:	4305      	orrs	r5, r0
 800107c:	9503      	str	r5, [sp, #12]
 800107e:	9d03      	ldr	r5, [sp, #12]
 8001080:	1e6a      	subs	r2, r5, #1
 8001082:	4195      	sbcs	r5, r2
 8001084:	432f      	orrs	r7, r5
 8001086:	e610      	b.n	8000caa <__aeabi_dsub+0x2be>
 8001088:	0014      	movs	r4, r2
 800108a:	2500      	movs	r5, #0
 800108c:	2200      	movs	r2, #0
 800108e:	e556      	b.n	8000b3e <__aeabi_dsub+0x152>
 8001090:	9b02      	ldr	r3, [sp, #8]
 8001092:	4460      	add	r0, ip
 8001094:	4699      	mov	r9, r3
 8001096:	4560      	cmp	r0, ip
 8001098:	4192      	sbcs	r2, r2
 800109a:	444c      	add	r4, r9
 800109c:	4252      	negs	r2, r2
 800109e:	0005      	movs	r5, r0
 80010a0:	18a4      	adds	r4, r4, r2
 80010a2:	e74c      	b.n	8000f3e <__aeabi_dsub+0x552>
 80010a4:	001a      	movs	r2, r3
 80010a6:	001c      	movs	r4, r3
 80010a8:	432a      	orrs	r2, r5
 80010aa:	d000      	beq.n	80010ae <__aeabi_dsub+0x6c2>
 80010ac:	e6b3      	b.n	8000e16 <__aeabi_dsub+0x42a>
 80010ae:	e6c9      	b.n	8000e44 <__aeabi_dsub+0x458>
 80010b0:	2480      	movs	r4, #128	@ 0x80
 80010b2:	2600      	movs	r6, #0
 80010b4:	0324      	lsls	r4, r4, #12
 80010b6:	e5ae      	b.n	8000c16 <__aeabi_dsub+0x22a>
 80010b8:	2120      	movs	r1, #32
 80010ba:	2500      	movs	r5, #0
 80010bc:	1a09      	subs	r1, r1, r0
 80010be:	e517      	b.n	8000af0 <__aeabi_dsub+0x104>
 80010c0:	2200      	movs	r2, #0
 80010c2:	2500      	movs	r5, #0
 80010c4:	4c0b      	ldr	r4, [pc, #44]	@ (80010f4 <__aeabi_dsub+0x708>)
 80010c6:	e53a      	b.n	8000b3e <__aeabi_dsub+0x152>
 80010c8:	2d00      	cmp	r5, #0
 80010ca:	d100      	bne.n	80010ce <__aeabi_dsub+0x6e2>
 80010cc:	e5f6      	b.n	8000cbc <__aeabi_dsub+0x2d0>
 80010ce:	464b      	mov	r3, r9
 80010d0:	1bda      	subs	r2, r3, r7
 80010d2:	4692      	mov	sl, r2
 80010d4:	2f00      	cmp	r7, #0
 80010d6:	d100      	bne.n	80010da <__aeabi_dsub+0x6ee>
 80010d8:	e66f      	b.n	8000dba <__aeabi_dsub+0x3ce>
 80010da:	2a38      	cmp	r2, #56	@ 0x38
 80010dc:	dc05      	bgt.n	80010ea <__aeabi_dsub+0x6fe>
 80010de:	2680      	movs	r6, #128	@ 0x80
 80010e0:	0436      	lsls	r6, r6, #16
 80010e2:	4334      	orrs	r4, r6
 80010e4:	4688      	mov	r8, r1
 80010e6:	000e      	movs	r6, r1
 80010e8:	e6d1      	b.n	8000e8e <__aeabi_dsub+0x4a2>
 80010ea:	4688      	mov	r8, r1
 80010ec:	000e      	movs	r6, r1
 80010ee:	2501      	movs	r5, #1
 80010f0:	e6de      	b.n	8000eb0 <__aeabi_dsub+0x4c4>
 80010f2:	46c0      	nop			@ (mov r8, r8)
 80010f4:	000007ff 	.word	0x000007ff
 80010f8:	ff7fffff 	.word	0xff7fffff
 80010fc:	000007fe 	.word	0x000007fe
 8001100:	2d00      	cmp	r5, #0
 8001102:	d100      	bne.n	8001106 <__aeabi_dsub+0x71a>
 8001104:	e668      	b.n	8000dd8 <__aeabi_dsub+0x3ec>
 8001106:	464b      	mov	r3, r9
 8001108:	1bd9      	subs	r1, r3, r7
 800110a:	2f00      	cmp	r7, #0
 800110c:	d101      	bne.n	8001112 <__aeabi_dsub+0x726>
 800110e:	468a      	mov	sl, r1
 8001110:	e5a7      	b.n	8000c62 <__aeabi_dsub+0x276>
 8001112:	2701      	movs	r7, #1
 8001114:	2938      	cmp	r1, #56	@ 0x38
 8001116:	dd00      	ble.n	800111a <__aeabi_dsub+0x72e>
 8001118:	e5c7      	b.n	8000caa <__aeabi_dsub+0x2be>
 800111a:	2280      	movs	r2, #128	@ 0x80
 800111c:	0412      	lsls	r2, r2, #16
 800111e:	4314      	orrs	r4, r2
 8001120:	e5af      	b.n	8000c82 <__aeabi_dsub+0x296>
 8001122:	46c0      	nop			@ (mov r8, r8)

08001124 <__aeabi_d2iz>:
 8001124:	000b      	movs	r3, r1
 8001126:	0002      	movs	r2, r0
 8001128:	b570      	push	{r4, r5, r6, lr}
 800112a:	4d16      	ldr	r5, [pc, #88]	@ (8001184 <__aeabi_d2iz+0x60>)
 800112c:	030c      	lsls	r4, r1, #12
 800112e:	b082      	sub	sp, #8
 8001130:	0049      	lsls	r1, r1, #1
 8001132:	2000      	movs	r0, #0
 8001134:	9200      	str	r2, [sp, #0]
 8001136:	9301      	str	r3, [sp, #4]
 8001138:	0b24      	lsrs	r4, r4, #12
 800113a:	0d49      	lsrs	r1, r1, #21
 800113c:	0fde      	lsrs	r6, r3, #31
 800113e:	42a9      	cmp	r1, r5
 8001140:	dd04      	ble.n	800114c <__aeabi_d2iz+0x28>
 8001142:	4811      	ldr	r0, [pc, #68]	@ (8001188 <__aeabi_d2iz+0x64>)
 8001144:	4281      	cmp	r1, r0
 8001146:	dd03      	ble.n	8001150 <__aeabi_d2iz+0x2c>
 8001148:	4b10      	ldr	r3, [pc, #64]	@ (800118c <__aeabi_d2iz+0x68>)
 800114a:	18f0      	adds	r0, r6, r3
 800114c:	b002      	add	sp, #8
 800114e:	bd70      	pop	{r4, r5, r6, pc}
 8001150:	2080      	movs	r0, #128	@ 0x80
 8001152:	0340      	lsls	r0, r0, #13
 8001154:	4320      	orrs	r0, r4
 8001156:	4c0e      	ldr	r4, [pc, #56]	@ (8001190 <__aeabi_d2iz+0x6c>)
 8001158:	1a64      	subs	r4, r4, r1
 800115a:	2c1f      	cmp	r4, #31
 800115c:	dd08      	ble.n	8001170 <__aeabi_d2iz+0x4c>
 800115e:	4b0d      	ldr	r3, [pc, #52]	@ (8001194 <__aeabi_d2iz+0x70>)
 8001160:	1a5b      	subs	r3, r3, r1
 8001162:	40d8      	lsrs	r0, r3
 8001164:	0003      	movs	r3, r0
 8001166:	4258      	negs	r0, r3
 8001168:	2e00      	cmp	r6, #0
 800116a:	d1ef      	bne.n	800114c <__aeabi_d2iz+0x28>
 800116c:	0018      	movs	r0, r3
 800116e:	e7ed      	b.n	800114c <__aeabi_d2iz+0x28>
 8001170:	4b09      	ldr	r3, [pc, #36]	@ (8001198 <__aeabi_d2iz+0x74>)
 8001172:	9a00      	ldr	r2, [sp, #0]
 8001174:	469c      	mov	ip, r3
 8001176:	0003      	movs	r3, r0
 8001178:	4461      	add	r1, ip
 800117a:	408b      	lsls	r3, r1
 800117c:	40e2      	lsrs	r2, r4
 800117e:	4313      	orrs	r3, r2
 8001180:	e7f1      	b.n	8001166 <__aeabi_d2iz+0x42>
 8001182:	46c0      	nop			@ (mov r8, r8)
 8001184:	000003fe 	.word	0x000003fe
 8001188:	0000041d 	.word	0x0000041d
 800118c:	7fffffff 	.word	0x7fffffff
 8001190:	00000433 	.word	0x00000433
 8001194:	00000413 	.word	0x00000413
 8001198:	fffffbed 	.word	0xfffffbed

0800119c <__aeabi_i2d>:
 800119c:	b570      	push	{r4, r5, r6, lr}
 800119e:	2800      	cmp	r0, #0
 80011a0:	d016      	beq.n	80011d0 <__aeabi_i2d+0x34>
 80011a2:	17c3      	asrs	r3, r0, #31
 80011a4:	18c5      	adds	r5, r0, r3
 80011a6:	405d      	eors	r5, r3
 80011a8:	0fc4      	lsrs	r4, r0, #31
 80011aa:	0028      	movs	r0, r5
 80011ac:	f000 f886 	bl	80012bc <__clzsi2>
 80011b0:	4b10      	ldr	r3, [pc, #64]	@ (80011f4 <__aeabi_i2d+0x58>)
 80011b2:	1a1b      	subs	r3, r3, r0
 80011b4:	055b      	lsls	r3, r3, #21
 80011b6:	0d5b      	lsrs	r3, r3, #21
 80011b8:	280a      	cmp	r0, #10
 80011ba:	dc14      	bgt.n	80011e6 <__aeabi_i2d+0x4a>
 80011bc:	0002      	movs	r2, r0
 80011be:	002e      	movs	r6, r5
 80011c0:	3215      	adds	r2, #21
 80011c2:	4096      	lsls	r6, r2
 80011c4:	220b      	movs	r2, #11
 80011c6:	1a12      	subs	r2, r2, r0
 80011c8:	40d5      	lsrs	r5, r2
 80011ca:	032d      	lsls	r5, r5, #12
 80011cc:	0b2d      	lsrs	r5, r5, #12
 80011ce:	e003      	b.n	80011d8 <__aeabi_i2d+0x3c>
 80011d0:	2400      	movs	r4, #0
 80011d2:	2300      	movs	r3, #0
 80011d4:	2500      	movs	r5, #0
 80011d6:	2600      	movs	r6, #0
 80011d8:	051b      	lsls	r3, r3, #20
 80011da:	432b      	orrs	r3, r5
 80011dc:	07e4      	lsls	r4, r4, #31
 80011de:	4323      	orrs	r3, r4
 80011e0:	0030      	movs	r0, r6
 80011e2:	0019      	movs	r1, r3
 80011e4:	bd70      	pop	{r4, r5, r6, pc}
 80011e6:	380b      	subs	r0, #11
 80011e8:	4085      	lsls	r5, r0
 80011ea:	032d      	lsls	r5, r5, #12
 80011ec:	2600      	movs	r6, #0
 80011ee:	0b2d      	lsrs	r5, r5, #12
 80011f0:	e7f2      	b.n	80011d8 <__aeabi_i2d+0x3c>
 80011f2:	46c0      	nop			@ (mov r8, r8)
 80011f4:	0000041e 	.word	0x0000041e

080011f8 <__aeabi_ui2d>:
 80011f8:	b510      	push	{r4, lr}
 80011fa:	1e04      	subs	r4, r0, #0
 80011fc:	d010      	beq.n	8001220 <__aeabi_ui2d+0x28>
 80011fe:	f000 f85d 	bl	80012bc <__clzsi2>
 8001202:	4b0e      	ldr	r3, [pc, #56]	@ (800123c <__aeabi_ui2d+0x44>)
 8001204:	1a1b      	subs	r3, r3, r0
 8001206:	055b      	lsls	r3, r3, #21
 8001208:	0d5b      	lsrs	r3, r3, #21
 800120a:	280a      	cmp	r0, #10
 800120c:	dc0f      	bgt.n	800122e <__aeabi_ui2d+0x36>
 800120e:	220b      	movs	r2, #11
 8001210:	0021      	movs	r1, r4
 8001212:	1a12      	subs	r2, r2, r0
 8001214:	40d1      	lsrs	r1, r2
 8001216:	3015      	adds	r0, #21
 8001218:	030a      	lsls	r2, r1, #12
 800121a:	4084      	lsls	r4, r0
 800121c:	0b12      	lsrs	r2, r2, #12
 800121e:	e001      	b.n	8001224 <__aeabi_ui2d+0x2c>
 8001220:	2300      	movs	r3, #0
 8001222:	2200      	movs	r2, #0
 8001224:	051b      	lsls	r3, r3, #20
 8001226:	4313      	orrs	r3, r2
 8001228:	0020      	movs	r0, r4
 800122a:	0019      	movs	r1, r3
 800122c:	bd10      	pop	{r4, pc}
 800122e:	0022      	movs	r2, r4
 8001230:	380b      	subs	r0, #11
 8001232:	4082      	lsls	r2, r0
 8001234:	0312      	lsls	r2, r2, #12
 8001236:	2400      	movs	r4, #0
 8001238:	0b12      	lsrs	r2, r2, #12
 800123a:	e7f3      	b.n	8001224 <__aeabi_ui2d+0x2c>
 800123c:	0000041e 	.word	0x0000041e

08001240 <__aeabi_cdrcmple>:
 8001240:	4684      	mov	ip, r0
 8001242:	0010      	movs	r0, r2
 8001244:	4662      	mov	r2, ip
 8001246:	468c      	mov	ip, r1
 8001248:	0019      	movs	r1, r3
 800124a:	4663      	mov	r3, ip
 800124c:	e000      	b.n	8001250 <__aeabi_cdcmpeq>
 800124e:	46c0      	nop			@ (mov r8, r8)

08001250 <__aeabi_cdcmpeq>:
 8001250:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8001252:	f000 f909 	bl	8001468 <__ledf2>
 8001256:	2800      	cmp	r0, #0
 8001258:	d401      	bmi.n	800125e <__aeabi_cdcmpeq+0xe>
 800125a:	2100      	movs	r1, #0
 800125c:	42c8      	cmn	r0, r1
 800125e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08001260 <__aeabi_dcmpeq>:
 8001260:	b510      	push	{r4, lr}
 8001262:	f000 f849 	bl	80012f8 <__eqdf2>
 8001266:	4240      	negs	r0, r0
 8001268:	3001      	adds	r0, #1
 800126a:	bd10      	pop	{r4, pc}

0800126c <__aeabi_dcmplt>:
 800126c:	b510      	push	{r4, lr}
 800126e:	f000 f8fb 	bl	8001468 <__ledf2>
 8001272:	2800      	cmp	r0, #0
 8001274:	db01      	blt.n	800127a <__aeabi_dcmplt+0xe>
 8001276:	2000      	movs	r0, #0
 8001278:	bd10      	pop	{r4, pc}
 800127a:	2001      	movs	r0, #1
 800127c:	bd10      	pop	{r4, pc}
 800127e:	46c0      	nop			@ (mov r8, r8)

08001280 <__aeabi_dcmple>:
 8001280:	b510      	push	{r4, lr}
 8001282:	f000 f8f1 	bl	8001468 <__ledf2>
 8001286:	2800      	cmp	r0, #0
 8001288:	dd01      	ble.n	800128e <__aeabi_dcmple+0xe>
 800128a:	2000      	movs	r0, #0
 800128c:	bd10      	pop	{r4, pc}
 800128e:	2001      	movs	r0, #1
 8001290:	bd10      	pop	{r4, pc}
 8001292:	46c0      	nop			@ (mov r8, r8)

08001294 <__aeabi_dcmpgt>:
 8001294:	b510      	push	{r4, lr}
 8001296:	f000 f873 	bl	8001380 <__gedf2>
 800129a:	2800      	cmp	r0, #0
 800129c:	dc01      	bgt.n	80012a2 <__aeabi_dcmpgt+0xe>
 800129e:	2000      	movs	r0, #0
 80012a0:	bd10      	pop	{r4, pc}
 80012a2:	2001      	movs	r0, #1
 80012a4:	bd10      	pop	{r4, pc}
 80012a6:	46c0      	nop			@ (mov r8, r8)

080012a8 <__aeabi_dcmpge>:
 80012a8:	b510      	push	{r4, lr}
 80012aa:	f000 f869 	bl	8001380 <__gedf2>
 80012ae:	2800      	cmp	r0, #0
 80012b0:	da01      	bge.n	80012b6 <__aeabi_dcmpge+0xe>
 80012b2:	2000      	movs	r0, #0
 80012b4:	bd10      	pop	{r4, pc}
 80012b6:	2001      	movs	r0, #1
 80012b8:	bd10      	pop	{r4, pc}
 80012ba:	46c0      	nop			@ (mov r8, r8)

080012bc <__clzsi2>:
 80012bc:	211c      	movs	r1, #28
 80012be:	2301      	movs	r3, #1
 80012c0:	041b      	lsls	r3, r3, #16
 80012c2:	4298      	cmp	r0, r3
 80012c4:	d301      	bcc.n	80012ca <__clzsi2+0xe>
 80012c6:	0c00      	lsrs	r0, r0, #16
 80012c8:	3910      	subs	r1, #16
 80012ca:	0a1b      	lsrs	r3, r3, #8
 80012cc:	4298      	cmp	r0, r3
 80012ce:	d301      	bcc.n	80012d4 <__clzsi2+0x18>
 80012d0:	0a00      	lsrs	r0, r0, #8
 80012d2:	3908      	subs	r1, #8
 80012d4:	091b      	lsrs	r3, r3, #4
 80012d6:	4298      	cmp	r0, r3
 80012d8:	d301      	bcc.n	80012de <__clzsi2+0x22>
 80012da:	0900      	lsrs	r0, r0, #4
 80012dc:	3904      	subs	r1, #4
 80012de:	a202      	add	r2, pc, #8	@ (adr r2, 80012e8 <__clzsi2+0x2c>)
 80012e0:	5c10      	ldrb	r0, [r2, r0]
 80012e2:	1840      	adds	r0, r0, r1
 80012e4:	4770      	bx	lr
 80012e6:	46c0      	nop			@ (mov r8, r8)
 80012e8:	02020304 	.word	0x02020304
 80012ec:	01010101 	.word	0x01010101
	...

080012f8 <__eqdf2>:
 80012f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012fa:	4657      	mov	r7, sl
 80012fc:	46de      	mov	lr, fp
 80012fe:	464e      	mov	r6, r9
 8001300:	4645      	mov	r5, r8
 8001302:	b5e0      	push	{r5, r6, r7, lr}
 8001304:	000d      	movs	r5, r1
 8001306:	0004      	movs	r4, r0
 8001308:	0fe8      	lsrs	r0, r5, #31
 800130a:	4683      	mov	fp, r0
 800130c:	0309      	lsls	r1, r1, #12
 800130e:	0fd8      	lsrs	r0, r3, #31
 8001310:	0b09      	lsrs	r1, r1, #12
 8001312:	4682      	mov	sl, r0
 8001314:	4819      	ldr	r0, [pc, #100]	@ (800137c <__eqdf2+0x84>)
 8001316:	468c      	mov	ip, r1
 8001318:	031f      	lsls	r7, r3, #12
 800131a:	0069      	lsls	r1, r5, #1
 800131c:	005e      	lsls	r6, r3, #1
 800131e:	0d49      	lsrs	r1, r1, #21
 8001320:	0b3f      	lsrs	r7, r7, #12
 8001322:	0d76      	lsrs	r6, r6, #21
 8001324:	4281      	cmp	r1, r0
 8001326:	d018      	beq.n	800135a <__eqdf2+0x62>
 8001328:	4286      	cmp	r6, r0
 800132a:	d00f      	beq.n	800134c <__eqdf2+0x54>
 800132c:	2001      	movs	r0, #1
 800132e:	42b1      	cmp	r1, r6
 8001330:	d10d      	bne.n	800134e <__eqdf2+0x56>
 8001332:	45bc      	cmp	ip, r7
 8001334:	d10b      	bne.n	800134e <__eqdf2+0x56>
 8001336:	4294      	cmp	r4, r2
 8001338:	d109      	bne.n	800134e <__eqdf2+0x56>
 800133a:	45d3      	cmp	fp, sl
 800133c:	d01c      	beq.n	8001378 <__eqdf2+0x80>
 800133e:	2900      	cmp	r1, #0
 8001340:	d105      	bne.n	800134e <__eqdf2+0x56>
 8001342:	4660      	mov	r0, ip
 8001344:	4320      	orrs	r0, r4
 8001346:	1e43      	subs	r3, r0, #1
 8001348:	4198      	sbcs	r0, r3
 800134a:	e000      	b.n	800134e <__eqdf2+0x56>
 800134c:	2001      	movs	r0, #1
 800134e:	bcf0      	pop	{r4, r5, r6, r7}
 8001350:	46bb      	mov	fp, r7
 8001352:	46b2      	mov	sl, r6
 8001354:	46a9      	mov	r9, r5
 8001356:	46a0      	mov	r8, r4
 8001358:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800135a:	2001      	movs	r0, #1
 800135c:	428e      	cmp	r6, r1
 800135e:	d1f6      	bne.n	800134e <__eqdf2+0x56>
 8001360:	4661      	mov	r1, ip
 8001362:	4339      	orrs	r1, r7
 8001364:	000f      	movs	r7, r1
 8001366:	4317      	orrs	r7, r2
 8001368:	4327      	orrs	r7, r4
 800136a:	d1f0      	bne.n	800134e <__eqdf2+0x56>
 800136c:	465b      	mov	r3, fp
 800136e:	4652      	mov	r2, sl
 8001370:	1a98      	subs	r0, r3, r2
 8001372:	1e43      	subs	r3, r0, #1
 8001374:	4198      	sbcs	r0, r3
 8001376:	e7ea      	b.n	800134e <__eqdf2+0x56>
 8001378:	2000      	movs	r0, #0
 800137a:	e7e8      	b.n	800134e <__eqdf2+0x56>
 800137c:	000007ff 	.word	0x000007ff

08001380 <__gedf2>:
 8001380:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001382:	4657      	mov	r7, sl
 8001384:	464e      	mov	r6, r9
 8001386:	4645      	mov	r5, r8
 8001388:	46de      	mov	lr, fp
 800138a:	b5e0      	push	{r5, r6, r7, lr}
 800138c:	000d      	movs	r5, r1
 800138e:	030f      	lsls	r7, r1, #12
 8001390:	0b39      	lsrs	r1, r7, #12
 8001392:	b083      	sub	sp, #12
 8001394:	0004      	movs	r4, r0
 8001396:	4680      	mov	r8, r0
 8001398:	9101      	str	r1, [sp, #4]
 800139a:	0058      	lsls	r0, r3, #1
 800139c:	0fe9      	lsrs	r1, r5, #31
 800139e:	4f31      	ldr	r7, [pc, #196]	@ (8001464 <__gedf2+0xe4>)
 80013a0:	0d40      	lsrs	r0, r0, #21
 80013a2:	468c      	mov	ip, r1
 80013a4:	006e      	lsls	r6, r5, #1
 80013a6:	0319      	lsls	r1, r3, #12
 80013a8:	4682      	mov	sl, r0
 80013aa:	4691      	mov	r9, r2
 80013ac:	0d76      	lsrs	r6, r6, #21
 80013ae:	0b09      	lsrs	r1, r1, #12
 80013b0:	0fd8      	lsrs	r0, r3, #31
 80013b2:	42be      	cmp	r6, r7
 80013b4:	d01f      	beq.n	80013f6 <__gedf2+0x76>
 80013b6:	45ba      	cmp	sl, r7
 80013b8:	d00f      	beq.n	80013da <__gedf2+0x5a>
 80013ba:	2e00      	cmp	r6, #0
 80013bc:	d12f      	bne.n	800141e <__gedf2+0x9e>
 80013be:	4655      	mov	r5, sl
 80013c0:	9e01      	ldr	r6, [sp, #4]
 80013c2:	4334      	orrs	r4, r6
 80013c4:	2d00      	cmp	r5, #0
 80013c6:	d127      	bne.n	8001418 <__gedf2+0x98>
 80013c8:	430a      	orrs	r2, r1
 80013ca:	d03a      	beq.n	8001442 <__gedf2+0xc2>
 80013cc:	2c00      	cmp	r4, #0
 80013ce:	d145      	bne.n	800145c <__gedf2+0xdc>
 80013d0:	2800      	cmp	r0, #0
 80013d2:	d11a      	bne.n	800140a <__gedf2+0x8a>
 80013d4:	2001      	movs	r0, #1
 80013d6:	4240      	negs	r0, r0
 80013d8:	e017      	b.n	800140a <__gedf2+0x8a>
 80013da:	4311      	orrs	r1, r2
 80013dc:	d13b      	bne.n	8001456 <__gedf2+0xd6>
 80013de:	2e00      	cmp	r6, #0
 80013e0:	d102      	bne.n	80013e8 <__gedf2+0x68>
 80013e2:	9f01      	ldr	r7, [sp, #4]
 80013e4:	4327      	orrs	r7, r4
 80013e6:	d0f3      	beq.n	80013d0 <__gedf2+0x50>
 80013e8:	4584      	cmp	ip, r0
 80013ea:	d109      	bne.n	8001400 <__gedf2+0x80>
 80013ec:	4663      	mov	r3, ip
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d0f0      	beq.n	80013d4 <__gedf2+0x54>
 80013f2:	4660      	mov	r0, ip
 80013f4:	e009      	b.n	800140a <__gedf2+0x8a>
 80013f6:	9f01      	ldr	r7, [sp, #4]
 80013f8:	4327      	orrs	r7, r4
 80013fa:	d12c      	bne.n	8001456 <__gedf2+0xd6>
 80013fc:	45b2      	cmp	sl, r6
 80013fe:	d024      	beq.n	800144a <__gedf2+0xca>
 8001400:	4663      	mov	r3, ip
 8001402:	2002      	movs	r0, #2
 8001404:	3b01      	subs	r3, #1
 8001406:	4018      	ands	r0, r3
 8001408:	3801      	subs	r0, #1
 800140a:	b003      	add	sp, #12
 800140c:	bcf0      	pop	{r4, r5, r6, r7}
 800140e:	46bb      	mov	fp, r7
 8001410:	46b2      	mov	sl, r6
 8001412:	46a9      	mov	r9, r5
 8001414:	46a0      	mov	r8, r4
 8001416:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001418:	2c00      	cmp	r4, #0
 800141a:	d0d9      	beq.n	80013d0 <__gedf2+0x50>
 800141c:	e7e4      	b.n	80013e8 <__gedf2+0x68>
 800141e:	4654      	mov	r4, sl
 8001420:	2c00      	cmp	r4, #0
 8001422:	d0ed      	beq.n	8001400 <__gedf2+0x80>
 8001424:	4584      	cmp	ip, r0
 8001426:	d1eb      	bne.n	8001400 <__gedf2+0x80>
 8001428:	4556      	cmp	r6, sl
 800142a:	dce9      	bgt.n	8001400 <__gedf2+0x80>
 800142c:	dbde      	blt.n	80013ec <__gedf2+0x6c>
 800142e:	9b01      	ldr	r3, [sp, #4]
 8001430:	428b      	cmp	r3, r1
 8001432:	d8e5      	bhi.n	8001400 <__gedf2+0x80>
 8001434:	d1da      	bne.n	80013ec <__gedf2+0x6c>
 8001436:	45c8      	cmp	r8, r9
 8001438:	d8e2      	bhi.n	8001400 <__gedf2+0x80>
 800143a:	2000      	movs	r0, #0
 800143c:	45c8      	cmp	r8, r9
 800143e:	d2e4      	bcs.n	800140a <__gedf2+0x8a>
 8001440:	e7d4      	b.n	80013ec <__gedf2+0x6c>
 8001442:	2000      	movs	r0, #0
 8001444:	2c00      	cmp	r4, #0
 8001446:	d0e0      	beq.n	800140a <__gedf2+0x8a>
 8001448:	e7da      	b.n	8001400 <__gedf2+0x80>
 800144a:	4311      	orrs	r1, r2
 800144c:	d103      	bne.n	8001456 <__gedf2+0xd6>
 800144e:	4584      	cmp	ip, r0
 8001450:	d1d6      	bne.n	8001400 <__gedf2+0x80>
 8001452:	2000      	movs	r0, #0
 8001454:	e7d9      	b.n	800140a <__gedf2+0x8a>
 8001456:	2002      	movs	r0, #2
 8001458:	4240      	negs	r0, r0
 800145a:	e7d6      	b.n	800140a <__gedf2+0x8a>
 800145c:	4584      	cmp	ip, r0
 800145e:	d0e6      	beq.n	800142e <__gedf2+0xae>
 8001460:	e7ce      	b.n	8001400 <__gedf2+0x80>
 8001462:	46c0      	nop			@ (mov r8, r8)
 8001464:	000007ff 	.word	0x000007ff

08001468 <__ledf2>:
 8001468:	b5f0      	push	{r4, r5, r6, r7, lr}
 800146a:	4657      	mov	r7, sl
 800146c:	464e      	mov	r6, r9
 800146e:	4645      	mov	r5, r8
 8001470:	46de      	mov	lr, fp
 8001472:	b5e0      	push	{r5, r6, r7, lr}
 8001474:	000d      	movs	r5, r1
 8001476:	030f      	lsls	r7, r1, #12
 8001478:	0004      	movs	r4, r0
 800147a:	4680      	mov	r8, r0
 800147c:	0fe8      	lsrs	r0, r5, #31
 800147e:	0b39      	lsrs	r1, r7, #12
 8001480:	4684      	mov	ip, r0
 8001482:	b083      	sub	sp, #12
 8001484:	0058      	lsls	r0, r3, #1
 8001486:	4f30      	ldr	r7, [pc, #192]	@ (8001548 <__ledf2+0xe0>)
 8001488:	0d40      	lsrs	r0, r0, #21
 800148a:	9101      	str	r1, [sp, #4]
 800148c:	031e      	lsls	r6, r3, #12
 800148e:	0069      	lsls	r1, r5, #1
 8001490:	4682      	mov	sl, r0
 8001492:	4691      	mov	r9, r2
 8001494:	0d49      	lsrs	r1, r1, #21
 8001496:	0b36      	lsrs	r6, r6, #12
 8001498:	0fd8      	lsrs	r0, r3, #31
 800149a:	42b9      	cmp	r1, r7
 800149c:	d020      	beq.n	80014e0 <__ledf2+0x78>
 800149e:	45ba      	cmp	sl, r7
 80014a0:	d00f      	beq.n	80014c2 <__ledf2+0x5a>
 80014a2:	2900      	cmp	r1, #0
 80014a4:	d12b      	bne.n	80014fe <__ledf2+0x96>
 80014a6:	9901      	ldr	r1, [sp, #4]
 80014a8:	430c      	orrs	r4, r1
 80014aa:	4651      	mov	r1, sl
 80014ac:	2900      	cmp	r1, #0
 80014ae:	d137      	bne.n	8001520 <__ledf2+0xb8>
 80014b0:	4332      	orrs	r2, r6
 80014b2:	d038      	beq.n	8001526 <__ledf2+0xbe>
 80014b4:	2c00      	cmp	r4, #0
 80014b6:	d144      	bne.n	8001542 <__ledf2+0xda>
 80014b8:	2800      	cmp	r0, #0
 80014ba:	d119      	bne.n	80014f0 <__ledf2+0x88>
 80014bc:	2001      	movs	r0, #1
 80014be:	4240      	negs	r0, r0
 80014c0:	e016      	b.n	80014f0 <__ledf2+0x88>
 80014c2:	4316      	orrs	r6, r2
 80014c4:	d113      	bne.n	80014ee <__ledf2+0x86>
 80014c6:	2900      	cmp	r1, #0
 80014c8:	d102      	bne.n	80014d0 <__ledf2+0x68>
 80014ca:	9f01      	ldr	r7, [sp, #4]
 80014cc:	4327      	orrs	r7, r4
 80014ce:	d0f3      	beq.n	80014b8 <__ledf2+0x50>
 80014d0:	4584      	cmp	ip, r0
 80014d2:	d020      	beq.n	8001516 <__ledf2+0xae>
 80014d4:	4663      	mov	r3, ip
 80014d6:	2002      	movs	r0, #2
 80014d8:	3b01      	subs	r3, #1
 80014da:	4018      	ands	r0, r3
 80014dc:	3801      	subs	r0, #1
 80014de:	e007      	b.n	80014f0 <__ledf2+0x88>
 80014e0:	9f01      	ldr	r7, [sp, #4]
 80014e2:	4327      	orrs	r7, r4
 80014e4:	d103      	bne.n	80014ee <__ledf2+0x86>
 80014e6:	458a      	cmp	sl, r1
 80014e8:	d1f4      	bne.n	80014d4 <__ledf2+0x6c>
 80014ea:	4316      	orrs	r6, r2
 80014ec:	d01f      	beq.n	800152e <__ledf2+0xc6>
 80014ee:	2002      	movs	r0, #2
 80014f0:	b003      	add	sp, #12
 80014f2:	bcf0      	pop	{r4, r5, r6, r7}
 80014f4:	46bb      	mov	fp, r7
 80014f6:	46b2      	mov	sl, r6
 80014f8:	46a9      	mov	r9, r5
 80014fa:	46a0      	mov	r8, r4
 80014fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014fe:	4654      	mov	r4, sl
 8001500:	2c00      	cmp	r4, #0
 8001502:	d0e7      	beq.n	80014d4 <__ledf2+0x6c>
 8001504:	4584      	cmp	ip, r0
 8001506:	d1e5      	bne.n	80014d4 <__ledf2+0x6c>
 8001508:	4551      	cmp	r1, sl
 800150a:	dce3      	bgt.n	80014d4 <__ledf2+0x6c>
 800150c:	db03      	blt.n	8001516 <__ledf2+0xae>
 800150e:	9b01      	ldr	r3, [sp, #4]
 8001510:	42b3      	cmp	r3, r6
 8001512:	d8df      	bhi.n	80014d4 <__ledf2+0x6c>
 8001514:	d00f      	beq.n	8001536 <__ledf2+0xce>
 8001516:	4663      	mov	r3, ip
 8001518:	2b00      	cmp	r3, #0
 800151a:	d0cf      	beq.n	80014bc <__ledf2+0x54>
 800151c:	4660      	mov	r0, ip
 800151e:	e7e7      	b.n	80014f0 <__ledf2+0x88>
 8001520:	2c00      	cmp	r4, #0
 8001522:	d0c9      	beq.n	80014b8 <__ledf2+0x50>
 8001524:	e7d4      	b.n	80014d0 <__ledf2+0x68>
 8001526:	2000      	movs	r0, #0
 8001528:	2c00      	cmp	r4, #0
 800152a:	d0e1      	beq.n	80014f0 <__ledf2+0x88>
 800152c:	e7d2      	b.n	80014d4 <__ledf2+0x6c>
 800152e:	4584      	cmp	ip, r0
 8001530:	d1d0      	bne.n	80014d4 <__ledf2+0x6c>
 8001532:	2000      	movs	r0, #0
 8001534:	e7dc      	b.n	80014f0 <__ledf2+0x88>
 8001536:	45c8      	cmp	r8, r9
 8001538:	d8cc      	bhi.n	80014d4 <__ledf2+0x6c>
 800153a:	2000      	movs	r0, #0
 800153c:	45c8      	cmp	r8, r9
 800153e:	d2d7      	bcs.n	80014f0 <__ledf2+0x88>
 8001540:	e7e9      	b.n	8001516 <__ledf2+0xae>
 8001542:	4584      	cmp	ip, r0
 8001544:	d0e3      	beq.n	800150e <__ledf2+0xa6>
 8001546:	e7c5      	b.n	80014d4 <__ledf2+0x6c>
 8001548:	000007ff 	.word	0x000007ff

0800154c <Flash_Storage_CalculateChecksum>:
    memset(current_settings.reserved, 0, sizeof(current_settings.reserved));
    current_settings.checksum = Flash_Storage_CalculateChecksum(&current_settings);
}

uint32_t Flash_Storage_CalculateChecksum(flash_settings_t* settings)
{
 800154c:	0003      	movs	r3, r0
    uint32_t checksum = 0;
    uint32_t* data = (uint32_t*)settings;

    // Calculate checksum of all data except the checksum field itself
    for(int i = 0; i < (sizeof(flash_settings_t) - sizeof(uint32_t)) / sizeof(uint32_t); i++) {
        checksum ^= data[i];
 800154e:	685a      	ldr	r2, [r3, #4]
 8001550:	6800      	ldr	r0, [r0, #0]
 8001552:	689b      	ldr	r3, [r3, #8]
 8001554:	4050      	eors	r0, r2
 8001556:	4058      	eors	r0, r3
    }

    return checksum;
}
 8001558:	4770      	bx	lr
	...

0800155c <Flash_Storage_Init>:
{
 800155c:	b510      	push	{r4, lr}
    current_settings.magic = FLASH_STORAGE_MAGIC;
 800155e:	4b08      	ldr	r3, [pc, #32]	@ (8001580 <Flash_Storage_Init+0x24>)
 8001560:	4c08      	ldr	r4, [pc, #32]	@ (8001584 <Flash_Storage_Init+0x28>)
    memset(current_settings.reserved, 0, sizeof(current_settings.reserved));
 8001562:	2206      	movs	r2, #6
    current_settings.magic = FLASH_STORAGE_MAGIC;
 8001564:	6023      	str	r3, [r4, #0]
    current_settings.mode = MODE_STATIC_LOGO;
 8001566:	2380      	movs	r3, #128	@ 0x80
    memset(current_settings.reserved, 0, sizeof(current_settings.reserved));
 8001568:	2100      	movs	r1, #0
    current_settings.mode = MODE_STATIC_LOGO;
 800156a:	009b      	lsls	r3, r3, #2
    memset(current_settings.reserved, 0, sizeof(current_settings.reserved));
 800156c:	4806      	ldr	r0, [pc, #24]	@ (8001588 <Flash_Storage_Init+0x2c>)
    current_settings.mode = MODE_STATIC_LOGO;
 800156e:	80a3      	strh	r3, [r4, #4]
    memset(current_settings.reserved, 0, sizeof(current_settings.reserved));
 8001570:	f002 f9e6 	bl	8003940 <memset>
    current_settings.checksum = Flash_Storage_CalculateChecksum(&current_settings);
 8001574:	0020      	movs	r0, r4
 8001576:	f7ff ffe9 	bl	800154c <Flash_Storage_CalculateChecksum>
 800157a:	60e0      	str	r0, [r4, #12]
}
 800157c:	bd10      	pop	{r4, pc}
 800157e:	46c0      	nop			@ (mov r8, r8)
 8001580:	deadbeef 	.word	0xdeadbeef
 8001584:	20000034 	.word	0x20000034
 8001588:	2000003a 	.word	0x2000003a

0800158c <Flash_Storage_ReadMode>:

effect_mode_t Flash_Storage_ReadMode(void)
{
 800158c:	b570      	push	{r4, r5, r6, lr}
    flash_settings_t* stored_settings = (flash_settings_t*)FLASH_STORAGE_PAGE_ADDR;

    // Check if flash contains valid data
    if(stored_settings->magic == FLASH_STORAGE_MAGIC) {
 800158e:	4d09      	ldr	r5, [pc, #36]	@ (80015b4 <Flash_Storage_ReadMode+0x28>)
 8001590:	4b09      	ldr	r3, [pc, #36]	@ (80015b8 <Flash_Storage_ReadMode+0x2c>)
 8001592:	682a      	ldr	r2, [r5, #0]
            }
        }
    }

    // Return default if data is invalid
    return MODE_STATIC_LOGO;
 8001594:	2400      	movs	r4, #0
    if(stored_settings->magic == FLASH_STORAGE_MAGIC) {
 8001596:	429a      	cmp	r2, r3
 8001598:	d109      	bne.n	80015ae <Flash_Storage_ReadMode+0x22>
        uint32_t calculated_checksum = Flash_Storage_CalculateChecksum(stored_settings);
 800159a:	0028      	movs	r0, r5
 800159c:	f7ff ffd6 	bl	800154c <Flash_Storage_CalculateChecksum>
        if(calculated_checksum == stored_settings->checksum) {
 80015a0:	68eb      	ldr	r3, [r5, #12]
 80015a2:	4283      	cmp	r3, r0
 80015a4:	d103      	bne.n	80015ae <Flash_Storage_ReadMode+0x22>
            if(stored_settings->mode < MODE_COUNT) {
 80015a6:	792c      	ldrb	r4, [r5, #4]
 80015a8:	2c0a      	cmp	r4, #10
 80015aa:	d900      	bls.n	80015ae <Flash_Storage_ReadMode+0x22>
    return MODE_STATIC_LOGO;
 80015ac:	2400      	movs	r4, #0
}
 80015ae:	0020      	movs	r0, r4
 80015b0:	bd70      	pop	{r4, r5, r6, pc}
 80015b2:	46c0      	nop			@ (mov r8, r8)
 80015b4:	08003c00 	.word	0x08003c00
 80015b8:	deadbeef 	.word	0xdeadbeef

080015bc <Flash_Storage_ReadBrightnessLevel>:

uint8_t Flash_Storage_ReadBrightnessLevel(void)
{
 80015bc:	b570      	push	{r4, r5, r6, lr}
    flash_settings_t* stored_settings = (flash_settings_t*)FLASH_STORAGE_PAGE_ADDR;

    // Check if flash contains valid data
    if(stored_settings->magic == FLASH_STORAGE_MAGIC) {
 80015be:	4d09      	ldr	r5, [pc, #36]	@ (80015e4 <Flash_Storage_ReadBrightnessLevel+0x28>)
 80015c0:	4b09      	ldr	r3, [pc, #36]	@ (80015e8 <Flash_Storage_ReadBrightnessLevel+0x2c>)
 80015c2:	682a      	ldr	r2, [r5, #0]
            }
        }
    }

    // Return default if data is invalid
    return 2; // Medium brightness
 80015c4:	2402      	movs	r4, #2
    if(stored_settings->magic == FLASH_STORAGE_MAGIC) {
 80015c6:	429a      	cmp	r2, r3
 80015c8:	d109      	bne.n	80015de <Flash_Storage_ReadBrightnessLevel+0x22>
        uint32_t calculated_checksum = Flash_Storage_CalculateChecksum(stored_settings);
 80015ca:	0028      	movs	r0, r5
 80015cc:	f7ff ffbe 	bl	800154c <Flash_Storage_CalculateChecksum>
        if(calculated_checksum == stored_settings->checksum) {
 80015d0:	68eb      	ldr	r3, [r5, #12]
 80015d2:	4283      	cmp	r3, r0
 80015d4:	d103      	bne.n	80015de <Flash_Storage_ReadBrightnessLevel+0x22>
            if(stored_settings->brightnessLevel < 5) { // 0-4 are valid
 80015d6:	796c      	ldrb	r4, [r5, #5]
 80015d8:	2c04      	cmp	r4, #4
 80015da:	d900      	bls.n	80015de <Flash_Storage_ReadBrightnessLevel+0x22>
    return 2; // Medium brightness
 80015dc:	2402      	movs	r4, #2
}
 80015de:	0020      	movs	r0, r4
 80015e0:	bd70      	pop	{r4, r5, r6, pc}
 80015e2:	46c0      	nop			@ (mov r8, r8)
 80015e4:	08003c00 	.word	0x08003c00
 80015e8:	deadbeef 	.word	0xdeadbeef

080015ec <Flash_Storage_SaveSettings>:

HAL_StatusTypeDef Flash_Storage_SaveSettings(effect_mode_t mode, uint8_t brightnessLevel)
{
 80015ec:	b530      	push	{r4, r5, lr}
    HAL_StatusTypeDef status = HAL_OK;

    // Prepare settings structure
    current_settings.magic = FLASH_STORAGE_MAGIC;
 80015ee:	4c15      	ldr	r4, [pc, #84]	@ (8001644 <Flash_Storage_SaveSettings+0x58>)
 80015f0:	4b15      	ldr	r3, [pc, #84]	@ (8001648 <Flash_Storage_SaveSettings+0x5c>)
{
 80015f2:	b085      	sub	sp, #20
    current_settings.mode = mode;
 80015f4:	7120      	strb	r0, [r4, #4]
    current_settings.brightnessLevel = brightnessLevel;
    current_settings.checksum = Flash_Storage_CalculateChecksum(&current_settings);
 80015f6:	0020      	movs	r0, r4
    current_settings.magic = FLASH_STORAGE_MAGIC;
 80015f8:	6023      	str	r3, [r4, #0]
    current_settings.brightnessLevel = brightnessLevel;
 80015fa:	7161      	strb	r1, [r4, #5]
    current_settings.checksum = Flash_Storage_CalculateChecksum(&current_settings);
 80015fc:	f7ff ffa6 	bl	800154c <Flash_Storage_CalculateChecksum>
 8001600:	60e0      	str	r0, [r4, #12]

    // Unlock flash for writing
    HAL_FLASH_Unlock();
 8001602:	f001 f815 	bl	8002630 <HAL_FLASH_Unlock>

    // Erase the page first
    FLASH_EraseInitTypeDef erase_init;
    uint32_t page_error = 0;
 8001606:	2300      	movs	r3, #0

    erase_init.TypeErase = FLASH_TYPEERASE_PAGES;
    erase_init.PageAddress = FLASH_STORAGE_PAGE_ADDR;
 8001608:	4d10      	ldr	r5, [pc, #64]	@ (800164c <Flash_Storage_SaveSettings+0x60>)
    uint32_t page_error = 0;
 800160a:	9300      	str	r3, [sp, #0]
    erase_init.TypeErase = FLASH_TYPEERASE_PAGES;
 800160c:	9301      	str	r3, [sp, #4]
    erase_init.NbPages = 1;

    status = HAL_FLASHEx_Erase(&erase_init, &page_error);
 800160e:	4669      	mov	r1, sp
    erase_init.NbPages = 1;
 8001610:	3301      	adds	r3, #1
    status = HAL_FLASHEx_Erase(&erase_init, &page_error);
 8001612:	a801      	add	r0, sp, #4
    erase_init.PageAddress = FLASH_STORAGE_PAGE_ADDR;
 8001614:	9502      	str	r5, [sp, #8]
    erase_init.NbPages = 1;
 8001616:	9303      	str	r3, [sp, #12]
    status = HAL_FLASHEx_Erase(&erase_init, &page_error);
 8001618:	f001 f8bc 	bl	8002794 <HAL_FLASHEx_Erase>
 800161c:	1e04      	subs	r4, r0, #0

    if(status == HAL_OK) {
 800161e:	d10c      	bne.n	800163a <Flash_Storage_SaveSettings+0x4e>
        // Write the settings structure word by word
        uint32_t* data = (uint32_t*)&current_settings;
        uint32_t address = FLASH_STORAGE_PAGE_ADDR;

        for(int i = 0; i < sizeof(flash_settings_t) / sizeof(uint32_t); i++) {
            status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, address, data[i]);
 8001620:	4b0b      	ldr	r3, [pc, #44]	@ (8001650 <Flash_Storage_SaveSettings+0x64>)
 8001622:	0029      	movs	r1, r5
 8001624:	595a      	ldr	r2, [r3, r5]
 8001626:	2002      	movs	r0, #2
 8001628:	2300      	movs	r3, #0
 800162a:	f001 f849 	bl	80026c0 <HAL_FLASH_Program>
 800162e:	1e04      	subs	r4, r0, #0
            if(status != HAL_OK) {
 8001630:	d103      	bne.n	800163a <Flash_Storage_SaveSettings+0x4e>
        for(int i = 0; i < sizeof(flash_settings_t) / sizeof(uint32_t); i++) {
 8001632:	4b08      	ldr	r3, [pc, #32]	@ (8001654 <Flash_Storage_SaveSettings+0x68>)
                break;
            }
            address += sizeof(uint32_t);
 8001634:	3504      	adds	r5, #4
        for(int i = 0; i < sizeof(flash_settings_t) / sizeof(uint32_t); i++) {
 8001636:	429d      	cmp	r5, r3
 8001638:	d1f2      	bne.n	8001620 <Flash_Storage_SaveSettings+0x34>
        }
    }

    // Lock flash
    HAL_FLASH_Lock();
 800163a:	f001 f80d 	bl	8002658 <HAL_FLASH_Lock>

    return status;
}
 800163e:	0020      	movs	r0, r4
 8001640:	b005      	add	sp, #20
 8001642:	bd30      	pop	{r4, r5, pc}
 8001644:	20000034 	.word	0x20000034
 8001648:	deadbeef 	.word	0xdeadbeef
 800164c:	08003c00 	.word	0x08003c00
 8001650:	17ffc434 	.word	0x17ffc434
 8001654:	08003c10 	.word	0x08003c10

08001658 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001658:	b570      	push	{r4, r5, r6, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800165a:	2610      	movs	r6, #16
{
 800165c:	b090      	sub	sp, #64	@ 0x40
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800165e:	222c      	movs	r2, #44	@ 0x2c
 8001660:	2100      	movs	r1, #0
 8001662:	a805      	add	r0, sp, #20
 8001664:	f002 f96c 	bl	8003940 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001668:	0032      	movs	r2, r6
 800166a:	2100      	movs	r1, #0
 800166c:	4668      	mov	r0, sp
 800166e:	f002 f967 	bl	8003940 <memset>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8001672:	23a0      	movs	r3, #160	@ 0xa0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001674:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001676:	2501      	movs	r5, #1
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8001678:	039b      	lsls	r3, r3, #14
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800167a:	a804      	add	r0, sp, #16
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800167c:	9404      	str	r4, [sp, #16]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800167e:	9507      	str	r5, [sp, #28]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001680:	9608      	str	r6, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001682:	940c      	str	r4, [sp, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8001684:	930e      	str	r3, [sp, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001686:	f001 f98d 	bl	80029a4 <HAL_RCC_OscConfig>
 800168a:	2800      	cmp	r0, #0
 800168c:	d001      	beq.n	8001692 <SystemClock_Config+0x3a>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800168e:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001690:	e7fe      	b.n	8001690 <SystemClock_Config+0x38>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001692:	2307      	movs	r3, #7
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001694:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001696:	9003      	str	r0, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001698:	0029      	movs	r1, r5
 800169a:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800169c:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800169e:	9401      	str	r4, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80016a0:	f001 fba4 	bl	8002dec <HAL_RCC_ClockConfig>
 80016a4:	2800      	cmp	r0, #0
 80016a6:	d001      	beq.n	80016ac <SystemClock_Config+0x54>
 80016a8:	b672      	cpsid	i
  while (1)
 80016aa:	e7fe      	b.n	80016aa <SystemClock_Config+0x52>
}
 80016ac:	b010      	add	sp, #64	@ 0x40
 80016ae:	bd70      	pop	{r4, r5, r6, pc}

080016b0 <HandleButtonPress>:
    uint8_t buttonState = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 80016b0:	2090      	movs	r0, #144	@ 0x90
{
 80016b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t buttonState = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 80016b4:	2101      	movs	r1, #1
 80016b6:	05c0      	lsls	r0, r0, #23
 80016b8:	f001 f96e 	bl	8002998 <HAL_GPIO_ReadPin>
 80016bc:	0005      	movs	r5, r0
    uint32_t currentTime = HAL_GetTick();
 80016be:	f000 fe59 	bl	8002374 <HAL_GetTick>
 80016c2:	4a2d      	ldr	r2, [pc, #180]	@ (8001778 <HandleButtonPress+0xc8>)
 80016c4:	0004      	movs	r4, r0
    if (buttonState == GPIO_PIN_SET && buttonReleased) {
 80016c6:	7813      	ldrb	r3, [r2, #0]
 80016c8:	2d01      	cmp	r5, #1
 80016ca:	d10c      	bne.n	80016e6 <HandleButtonPress+0x36>
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d009      	beq.n	80016e4 <HandleButtonPress+0x34>
        if (currentTime - lastButtonPress > 50) { // 50ms debounce
 80016d0:	492a      	ldr	r1, [pc, #168]	@ (800177c <HandleButtonPress+0xcc>)
 80016d2:	680b      	ldr	r3, [r1, #0]
 80016d4:	1ac3      	subs	r3, r0, r3
 80016d6:	2b32      	cmp	r3, #50	@ 0x32
 80016d8:	d904      	bls.n	80016e4 <HandleButtonPress+0x34>
            buttonReleased = 0;
 80016da:	2300      	movs	r3, #0
 80016dc:	7013      	strb	r3, [r2, #0]
            buttonPressStartTime = currentTime;
 80016de:	4b28      	ldr	r3, [pc, #160]	@ (8001780 <HandleButtonPress+0xd0>)
            lastButtonPress = currentTime;
 80016e0:	6008      	str	r0, [r1, #0]
            buttonPressStartTime = currentTime;
 80016e2:	6018      	str	r0, [r3, #0]
}
 80016e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if (buttonState == GPIO_PIN_RESET && !buttonReleased) {
 80016e6:	432b      	orrs	r3, r5
 80016e8:	b2db      	uxtb	r3, r3
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d1fa      	bne.n	80016e4 <HandleButtonPress+0x34>
        buttonReleased = 1;
 80016ee:	2101      	movs	r1, #1
 80016f0:	7011      	strb	r1, [r2, #0]
        if (pressDuration >= LONG_PRESS_TIME_MS) {
 80016f2:	21fa      	movs	r1, #250	@ 0xfa
        uint32_t pressDuration = currentTime - buttonPressStartTime;
 80016f4:	4a22      	ldr	r2, [pc, #136]	@ (8001780 <HandleButtonPress+0xd0>)
        if (pressDuration >= LONG_PRESS_TIME_MS) {
 80016f6:	0089      	lsls	r1, r1, #2
        uint32_t pressDuration = currentTime - buttonPressStartTime;
 80016f8:	6812      	ldr	r2, [r2, #0]
 80016fa:	1a82      	subs	r2, r0, r2
        if (pressDuration >= LONG_PRESS_TIME_MS) {
 80016fc:	428a      	cmp	r2, r1
 80016fe:	d329      	bcc.n	8001754 <HandleButtonPress+0xa4>
            brightnessLevel++;
 8001700:	4d20      	ldr	r5, [pc, #128]	@ (8001784 <HandleButtonPress+0xd4>)
 8001702:	782a      	ldrb	r2, [r5, #0]
 8001704:	3201      	adds	r2, #1
 8001706:	b2d2      	uxtb	r2, r2
            if (brightnessLevel >= BRIGHTNESS_LEVELS) {
 8001708:	2a04      	cmp	r2, #4
 800170a:	d800      	bhi.n	800170e <HandleButtonPress+0x5e>
 800170c:	0013      	movs	r3, r2
            globalBrightness = brightnessLevels[brightnessLevel];
 800170e:	4e1e      	ldr	r6, [pc, #120]	@ (8001788 <HandleButtonPress+0xd8>)
 8001710:	4f1e      	ldr	r7, [pc, #120]	@ (800178c <HandleButtonPress+0xdc>)
            brightnessLevel++;
 8001712:	702b      	strb	r3, [r5, #0]
            globalBrightness = brightnessLevels[brightnessLevel];
 8001714:	5cf3      	ldrb	r3, [r6, r3]
 8001716:	703b      	strb	r3, [r7, #0]
            WS2812B_SetLogoColors();
 8001718:	f000 fa4e 	bl	8001bb8 <WS2812B_SetLogoColors>
            HAL_Delay(100);
 800171c:	2064      	movs	r0, #100	@ 0x64
 800171e:	f000 fe2f 	bl	8002380 <HAL_Delay>
            globalBrightness = brightnessLevels[brightnessLevel] * 1.5; // Brief bright pulse
 8001722:	782b      	ldrb	r3, [r5, #0]
 8001724:	5cf0      	ldrb	r0, [r6, r3]
 8001726:	f7ff fd39 	bl	800119c <__aeabi_i2d>
 800172a:	2200      	movs	r2, #0
 800172c:	4b18      	ldr	r3, [pc, #96]	@ (8001790 <HandleButtonPress+0xe0>)
 800172e:	f7fe fe95 	bl	800045c <__aeabi_dmul>
 8001732:	f7fe fe75 	bl	8000420 <__aeabi_d2uiz>
 8001736:	7038      	strb	r0, [r7, #0]
            WS2812B_SetLogoColors();
 8001738:	f000 fa3e 	bl	8001bb8 <WS2812B_SetLogoColors>
            HAL_Delay(200);
 800173c:	20c8      	movs	r0, #200	@ 0xc8
 800173e:	f000 fe1f 	bl	8002380 <HAL_Delay>
            modePendingSave = 1;
 8001742:	2201      	movs	r2, #1
            globalBrightness = brightnessLevels[brightnessLevel]; // Back to normal
 8001744:	782b      	ldrb	r3, [r5, #0]
 8001746:	5cf3      	ldrb	r3, [r6, r3]
 8001748:	703b      	strb	r3, [r7, #0]
            modePendingSave = 1;
 800174a:	4b12      	ldr	r3, [pc, #72]	@ (8001794 <HandleButtonPress+0xe4>)
 800174c:	701a      	strb	r2, [r3, #0]
            lastModeChange = currentTime;
 800174e:	4b12      	ldr	r3, [pc, #72]	@ (8001798 <HandleButtonPress+0xe8>)
 8001750:	601c      	str	r4, [r3, #0]
 8001752:	e7c7      	b.n	80016e4 <HandleButtonPress+0x34>
        } else if (pressDuration >= 200) {
 8001754:	2ac7      	cmp	r2, #199	@ 0xc7
 8001756:	d9c5      	bls.n	80016e4 <HandleButtonPress+0x34>
            currentMode++;
 8001758:	4910      	ldr	r1, [pc, #64]	@ (800179c <HandleButtonPress+0xec>)
 800175a:	780a      	ldrb	r2, [r1, #0]
 800175c:	3201      	adds	r2, #1
 800175e:	b2d2      	uxtb	r2, r2
            if (currentMode >= MODE_COUNT) {
 8001760:	2a0a      	cmp	r2, #10
 8001762:	d800      	bhi.n	8001766 <HandleButtonPress+0xb6>
 8001764:	0013      	movs	r3, r2
            modePendingSave = 1;
 8001766:	2201      	movs	r2, #1
            currentMode++;
 8001768:	700b      	strb	r3, [r1, #0]
            modePendingSave = 1;
 800176a:	4b0a      	ldr	r3, [pc, #40]	@ (8001794 <HandleButtonPress+0xe4>)
 800176c:	701a      	strb	r2, [r3, #0]
            lastModeChange = currentTime;
 800176e:	4b0a      	ldr	r3, [pc, #40]	@ (8001798 <HandleButtonPress+0xe8>)
 8001770:	601c      	str	r4, [r3, #0]
            WS2812B_SetLogoColors();
 8001772:	f000 fa21 	bl	8001bb8 <WS2812B_SetLogoColors>
}
 8001776:	e7b5      	b.n	80016e4 <HandleButtonPress+0x34>
 8001778:	20000001 	.word	0x20000001
 800177c:	20000050 	.word	0x20000050
 8001780:	20000048 	.word	0x20000048
 8001784:	20000000 	.word	0x20000000
 8001788:	080039b0 	.word	0x080039b0
 800178c:	20000010 	.word	0x20000010
 8001790:	3ff80000 	.word	0x3ff80000
 8001794:	20000044 	.word	0x20000044
 8001798:	2000004c 	.word	0x2000004c
 800179c:	20000054 	.word	0x20000054

080017a0 <HandleFlashSave>:
{
 80017a0:	b510      	push	{r4, lr}
    if (modePendingSave) {
 80017a2:	4c0b      	ldr	r4, [pc, #44]	@ (80017d0 <HandleFlashSave+0x30>)
 80017a4:	7823      	ldrb	r3, [r4, #0]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d011      	beq.n	80017ce <HandleFlashSave+0x2e>
        uint32_t currentTime = HAL_GetTick();
 80017aa:	f000 fde3 	bl	8002374 <HAL_GetTick>
        if (currentTime - lastModeChange > SAVE_DELAY_MS) {
 80017ae:	4b09      	ldr	r3, [pc, #36]	@ (80017d4 <HandleFlashSave+0x34>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	1ac0      	subs	r0, r0, r3
 80017b4:	23fa      	movs	r3, #250	@ 0xfa
 80017b6:	00db      	lsls	r3, r3, #3
 80017b8:	4298      	cmp	r0, r3
 80017ba:	d908      	bls.n	80017ce <HandleFlashSave+0x2e>
            if (Flash_Storage_SaveSettings(currentMode, brightnessLevel) == HAL_OK) {
 80017bc:	4b06      	ldr	r3, [pc, #24]	@ (80017d8 <HandleFlashSave+0x38>)
 80017be:	7819      	ldrb	r1, [r3, #0]
 80017c0:	4b06      	ldr	r3, [pc, #24]	@ (80017dc <HandleFlashSave+0x3c>)
 80017c2:	7818      	ldrb	r0, [r3, #0]
 80017c4:	f7ff ff12 	bl	80015ec <Flash_Storage_SaveSettings>
 80017c8:	2800      	cmp	r0, #0
 80017ca:	d100      	bne.n	80017ce <HandleFlashSave+0x2e>
                modePendingSave = 0;  // Clear the pending save flag
 80017cc:	7020      	strb	r0, [r4, #0]
}
 80017ce:	bd10      	pop	{r4, pc}
 80017d0:	20000044 	.word	0x20000044
 80017d4:	2000004c 	.word	0x2000004c
 80017d8:	20000000 	.word	0x20000000
 80017dc:	20000054 	.word	0x20000054

080017e0 <main>:
{
 80017e0:	b530      	push	{r4, r5, lr}
 80017e2:	b091      	sub	sp, #68	@ 0x44
  HAL_Init();
 80017e4:	f000 fdaa 	bl	800233c <HAL_Init>
  SystemClock_Config();
 80017e8:	f7ff ff36 	bl	8001658 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ec:	2210      	movs	r2, #16
 80017ee:	2100      	movs	r1, #0
 80017f0:	a80a      	add	r0, sp, #40	@ 0x28
 80017f2:	f002 f8a5 	bl	8003940 <memset>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017f6:	2280      	movs	r2, #128	@ 0x80
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017f8:	2090      	movs	r0, #144	@ 0x90
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80017fa:	2501      	movs	r5, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017fc:	4c45      	ldr	r4, [pc, #276]	@ (8001914 <main+0x134>)
 80017fe:	0292      	lsls	r2, r2, #10
 8001800:	6963      	ldr	r3, [r4, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001802:	a909      	add	r1, sp, #36	@ 0x24
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001804:	4313      	orrs	r3, r2
 8001806:	6163      	str	r3, [r4, #20]
 8001808:	6963      	ldr	r3, [r4, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800180a:	05c0      	lsls	r0, r0, #23
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800180c:	4013      	ands	r3, r2
 800180e:	9302      	str	r3, [sp, #8]
 8001810:	9b02      	ldr	r3, [sp, #8]
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001812:	9509      	str	r5, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001814:	f001 f808 	bl	8002828 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 8001818:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 800181a:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 800181c:	0011      	movs	r1, r2
  __HAL_RCC_DMA1_CLK_ENABLE();
 800181e:	432b      	orrs	r3, r5
 8001820:	6163      	str	r3, [r4, #20]
 8001822:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 8001824:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001826:	402b      	ands	r3, r5
 8001828:	9301      	str	r3, [sp, #4]
 800182a:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 800182c:	f000 fdba 	bl	80023a4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8001830:	200b      	movs	r0, #11
 8001832:	f000 fde1 	bl	80023f8 <HAL_NVIC_EnableIRQ>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001836:	2210      	movs	r2, #16
 8001838:	2100      	movs	r1, #0
 800183a:	a805      	add	r0, sp, #20
 800183c:	f002 f880 	bl	8003940 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001840:	2208      	movs	r2, #8
 8001842:	2100      	movs	r1, #0
 8001844:	a803      	add	r0, sp, #12
 8001846:	f002 f87b 	bl	8003940 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800184a:	221c      	movs	r2, #28
 800184c:	2100      	movs	r1, #0
 800184e:	a809      	add	r0, sp, #36	@ 0x24
 8001850:	f002 f876 	bl	8003940 <memset>
  htim3.Instance = TIM3;
 8001854:	4c30      	ldr	r4, [pc, #192]	@ (8001918 <main+0x138>)
 8001856:	4b31      	ldr	r3, [pc, #196]	@ (800191c <main+0x13c>)
  htim3.Init.Period = 59;
 8001858:	223b      	movs	r2, #59	@ 0x3b
  htim3.Instance = TIM3;
 800185a:	6023      	str	r3, [r4, #0]
  htim3.Init.Prescaler = 0;
 800185c:	2300      	movs	r3, #0
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800185e:	0020      	movs	r0, r4
  htim3.Init.Prescaler = 0;
 8001860:	6063      	str	r3, [r4, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001862:	60a3      	str	r3, [r4, #8]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001864:	6123      	str	r3, [r4, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001866:	3380      	adds	r3, #128	@ 0x80
  htim3.Init.Period = 59;
 8001868:	60e2      	str	r2, [r4, #12]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800186a:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800186c:	f001 fd5e 	bl	800332c <HAL_TIM_Base_Init>
 8001870:	2800      	cmp	r0, #0
 8001872:	d001      	beq.n	8001878 <main+0x98>
 8001874:	b672      	cpsid	i
  while (1)
 8001876:	e7fe      	b.n	8001876 <main+0x96>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001878:	2380      	movs	r3, #128	@ 0x80
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800187a:	0020      	movs	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800187c:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800187e:	a905      	add	r1, sp, #20
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001880:	9305      	str	r3, [sp, #20]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001882:	f001 fe4b 	bl	800351c <HAL_TIM_ConfigClockSource>
 8001886:	2800      	cmp	r0, #0
 8001888:	d001      	beq.n	800188e <main+0xae>
 800188a:	b672      	cpsid	i
  while (1)
 800188c:	e7fe      	b.n	800188c <main+0xac>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800188e:	0020      	movs	r0, r4
 8001890:	f001 fd74 	bl	800337c <HAL_TIM_PWM_Init>
 8001894:	2800      	cmp	r0, #0
 8001896:	d001      	beq.n	800189c <main+0xbc>
 8001898:	b672      	cpsid	i
  while (1)
 800189a:	e7fe      	b.n	800189a <main+0xba>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800189c:	9003      	str	r0, [sp, #12]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800189e:	9004      	str	r0, [sp, #16]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80018a0:	a903      	add	r1, sp, #12
 80018a2:	0020      	movs	r0, r4
 80018a4:	f002 f822 	bl	80038ec <HAL_TIMEx_MasterConfigSynchronization>
 80018a8:	1e02      	subs	r2, r0, #0
 80018aa:	d001      	beq.n	80018b0 <main+0xd0>
 80018ac:	b672      	cpsid	i
  while (1)
 80018ae:	e7fe      	b.n	80018ae <main+0xce>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018b0:	2360      	movs	r3, #96	@ 0x60
  sConfigOC.Pulse = 0;
 80018b2:	900a      	str	r0, [sp, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80018b4:	900b      	str	r0, [sp, #44]	@ 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80018b6:	900d      	str	r0, [sp, #52]	@ 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80018b8:	a909      	add	r1, sp, #36	@ 0x24
 80018ba:	0020      	movs	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018bc:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80018be:	f001 fdc1 	bl	8003444 <HAL_TIM_PWM_ConfigChannel>
 80018c2:	2800      	cmp	r0, #0
 80018c4:	d001      	beq.n	80018ca <main+0xea>
 80018c6:	b672      	cpsid	i
  while (1)
 80018c8:	e7fe      	b.n	80018c8 <main+0xe8>
  HAL_TIM_MspPostInit(&htim3);
 80018ca:	0020      	movs	r0, r4
 80018cc:	f000 f88e 	bl	80019ec <HAL_TIM_MspPostInit>
  HAL_Delay(100);
 80018d0:	2064      	movs	r0, #100	@ 0x64
 80018d2:	f000 fd55 	bl	8002380 <HAL_Delay>
  Flash_Storage_Init();
 80018d6:	f7ff fe41 	bl	800155c <Flash_Storage_Init>
  currentMode = Flash_Storage_ReadMode();
 80018da:	f7ff fe57 	bl	800158c <Flash_Storage_ReadMode>
 80018de:	4c10      	ldr	r4, [pc, #64]	@ (8001920 <main+0x140>)
 80018e0:	7020      	strb	r0, [r4, #0]
  brightnessLevel = Flash_Storage_ReadBrightnessLevel();
 80018e2:	f7ff fe6b 	bl	80015bc <Flash_Storage_ReadBrightnessLevel>
 80018e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001924 <main+0x144>)
  globalBrightness = brightnessLevels[brightnessLevel];
 80018e8:	4a0f      	ldr	r2, [pc, #60]	@ (8001928 <main+0x148>)
  brightnessLevel = Flash_Storage_ReadBrightnessLevel();
 80018ea:	7018      	strb	r0, [r3, #0]
  globalBrightness = brightnessLevels[brightnessLevel];
 80018ec:	5c12      	ldrb	r2, [r2, r0]
 80018ee:	4b0f      	ldr	r3, [pc, #60]	@ (800192c <main+0x14c>)
 80018f0:	701a      	strb	r2, [r3, #0]
  WS2812B_Init();
 80018f2:	f000 f98d 	bl	8001c10 <WS2812B_Init>
  WS2812B_RunEffect(currentMode);
 80018f6:	7820      	ldrb	r0, [r4, #0]
 80018f8:	f000 fca8 	bl	800224c <WS2812B_RunEffect>
    HandleButtonPress();
 80018fc:	f7ff fed8 	bl	80016b0 <HandleButtonPress>
    HandleFlashSave();      // Check if we need to save settings
 8001900:	f7ff ff4e 	bl	80017a0 <HandleFlashSave>
    WS2812B_RunEffect(currentMode);
 8001904:	7820      	ldrb	r0, [r4, #0]
 8001906:	f000 fca1 	bl	800224c <WS2812B_RunEffect>
    HAL_Delay(1);  /* Small delay for stability */
 800190a:	2001      	movs	r0, #1
 800190c:	f000 fd38 	bl	8002380 <HAL_Delay>
  while (1)
 8001910:	e7f4      	b.n	80018fc <main+0x11c>
 8001912:	46c0      	nop			@ (mov r8, r8)
 8001914:	40021000 	.word	0x40021000
 8001918:	2000009c 	.word	0x2000009c
 800191c:	40000400 	.word	0x40000400
 8001920:	20000054 	.word	0x20000054
 8001924:	20000000 	.word	0x20000000
 8001928:	080039b0 	.word	0x080039b0
 800192c:	20000010 	.word	0x20000010

08001930 <HAL_TIM_PWM_PulseFinishedCallback>:
  if (htim->Instance == TIM3) {
 8001930:	4b03      	ldr	r3, [pc, #12]	@ (8001940 <HAL_TIM_PWM_PulseFinishedCallback+0x10>)
 8001932:	6802      	ldr	r2, [r0, #0]
{
 8001934:	b510      	push	{r4, lr}
  if (htim->Instance == TIM3) {
 8001936:	429a      	cmp	r2, r3
 8001938:	d101      	bne.n	800193e <HAL_TIM_PWM_PulseFinishedCallback+0xe>
    WS2812B_TIM_DMADelayPulseFinished();
 800193a:	f000 f937 	bl	8001bac <WS2812B_TIM_DMADelayPulseFinished>
}
 800193e:	bd10      	pop	{r4, pc}
 8001940:	40000400 	.word	0x40000400

08001944 <Error_Handler>:
 8001944:	b672      	cpsid	i
  while (1)
 8001946:	e7fe      	b.n	8001946 <Error_Handler+0x2>

08001948 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001948:	2101      	movs	r1, #1
 800194a:	4b0a      	ldr	r3, [pc, #40]	@ (8001974 <HAL_MspInit+0x2c>)
{
 800194c:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800194e:	699a      	ldr	r2, [r3, #24]
 8001950:	430a      	orrs	r2, r1
 8001952:	619a      	str	r2, [r3, #24]
 8001954:	699a      	ldr	r2, [r3, #24]
 8001956:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 8001958:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800195a:	9200      	str	r2, [sp, #0]
 800195c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800195e:	69da      	ldr	r2, [r3, #28]
 8001960:	0549      	lsls	r1, r1, #21
 8001962:	430a      	orrs	r2, r1
 8001964:	61da      	str	r2, [r3, #28]
 8001966:	69db      	ldr	r3, [r3, #28]
 8001968:	400b      	ands	r3, r1
 800196a:	9301      	str	r3, [sp, #4]
 800196c:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800196e:	b002      	add	sp, #8
 8001970:	4770      	bx	lr
 8001972:	46c0      	nop			@ (mov r8, r8)
 8001974:	40021000 	.word	0x40021000

08001978 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001978:	b537      	push	{r0, r1, r2, r4, r5, lr}
  if(htim_base->Instance==TIM3)
 800197a:	4b18      	ldr	r3, [pc, #96]	@ (80019dc <HAL_TIM_Base_MspInit+0x64>)
 800197c:	6802      	ldr	r2, [r0, #0]
{
 800197e:	0005      	movs	r5, r0
  if(htim_base->Instance==TIM3)
 8001980:	429a      	cmp	r2, r3
 8001982:	d12a      	bne.n	80019da <HAL_TIM_Base_MspInit+0x62>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001984:	2102      	movs	r1, #2
 8001986:	4b16      	ldr	r3, [pc, #88]	@ (80019e0 <HAL_TIM_Base_MspInit+0x68>)

    /* TIM3 DMA Init */
    /* TIM3_CH1_TRIG Init */
    hdma_tim3_ch1_trig.Instance = DMA1_Channel4;
 8001988:	4c16      	ldr	r4, [pc, #88]	@ (80019e4 <HAL_TIM_Base_MspInit+0x6c>)
    __HAL_RCC_TIM3_CLK_ENABLE();
 800198a:	69da      	ldr	r2, [r3, #28]
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_tim3_ch1_trig.Init.Mode = DMA_NORMAL;
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_HIGH;
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 800198c:	0020      	movs	r0, r4
    __HAL_RCC_TIM3_CLK_ENABLE();
 800198e:	430a      	orrs	r2, r1
 8001990:	61da      	str	r2, [r3, #28]
 8001992:	69db      	ldr	r3, [r3, #28]
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 8001994:	2280      	movs	r2, #128	@ 0x80
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001996:	400b      	ands	r3, r1
 8001998:	9301      	str	r3, [sp, #4]
 800199a:	9b01      	ldr	r3, [sp, #4]
    hdma_tim3_ch1_trig.Instance = DMA1_Channel4;
 800199c:	4b12      	ldr	r3, [pc, #72]	@ (80019e8 <HAL_TIM_Base_MspInit+0x70>)
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 800199e:	60e2      	str	r2, [r4, #12]
    hdma_tim3_ch1_trig.Instance = DMA1_Channel4;
 80019a0:	6023      	str	r3, [r4, #0]
    hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80019a2:	2310      	movs	r3, #16
 80019a4:	6063      	str	r3, [r4, #4]
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 80019a6:	2300      	movs	r3, #0
 80019a8:	60a3      	str	r3, [r4, #8]
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80019aa:	6163      	str	r3, [r4, #20]
    hdma_tim3_ch1_trig.Init.Mode = DMA_NORMAL;
 80019ac:	61a3      	str	r3, [r4, #24]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_HIGH;
 80019ae:	2380      	movs	r3, #128	@ 0x80
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80019b0:	1892      	adds	r2, r2, r2
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_HIGH;
 80019b2:	019b      	lsls	r3, r3, #6
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80019b4:	6122      	str	r2, [r4, #16]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_HIGH;
 80019b6:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 80019b8:	f000 fd44 	bl	8002444 <HAL_DMA_Init>
 80019bc:	2800      	cmp	r0, #0
 80019be:	d001      	beq.n	80019c4 <HAL_TIM_Base_MspInit+0x4c>
    {
      Error_Handler();
 80019c0:	f7ff ffc0 	bl	8001944 <Error_Handler>
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80019c4:	2200      	movs	r2, #0
 80019c6:	2010      	movs	r0, #16
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 80019c8:	626c      	str	r4, [r5, #36]	@ 0x24
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80019ca:	0011      	movs	r1, r2
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 80019cc:	63ac      	str	r4, [r5, #56]	@ 0x38
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 80019ce:	6265      	str	r5, [r4, #36]	@ 0x24
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80019d0:	f000 fce8 	bl	80023a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80019d4:	2010      	movs	r0, #16
 80019d6:	f000 fd0f 	bl	80023f8 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 80019da:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
 80019dc:	40000400 	.word	0x40000400
 80019e0:	40021000 	.word	0x40021000
 80019e4:	20000058 	.word	0x20000058
 80019e8:	40020044 	.word	0x40020044

080019ec <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80019ec:	b510      	push	{r4, lr}
 80019ee:	0004      	movs	r4, r0
 80019f0:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019f2:	2214      	movs	r2, #20
 80019f4:	2100      	movs	r1, #0
 80019f6:	a801      	add	r0, sp, #4
 80019f8:	f001 ffa2 	bl	8003940 <memset>
  if(htim->Instance==TIM3)
 80019fc:	4b0d      	ldr	r3, [pc, #52]	@ (8001a34 <HAL_TIM_MspPostInit+0x48>)
 80019fe:	6822      	ldr	r2, [r4, #0]
 8001a00:	429a      	cmp	r2, r3
 8001a02:	d114      	bne.n	8001a2e <HAL_TIM_MspPostInit+0x42>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a04:	2180      	movs	r1, #128	@ 0x80
 8001a06:	4b0c      	ldr	r3, [pc, #48]	@ (8001a38 <HAL_TIM_MspPostInit+0x4c>)
 8001a08:	0289      	lsls	r1, r1, #10
 8001a0a:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a0c:	2090      	movs	r0, #144	@ 0x90
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a0e:	430a      	orrs	r2, r1
 8001a10:	615a      	str	r2, [r3, #20]
 8001a12:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a14:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a16:	400b      	ands	r3, r1
 8001a18:	9300      	str	r3, [sp, #0]
 8001a1a:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001a1c:	2340      	movs	r3, #64	@ 0x40
 8001a1e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a20:	3b3e      	subs	r3, #62	@ 0x3e
 8001a22:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a24:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8001a26:	3b01      	subs	r3, #1
 8001a28:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a2a:	f000 fefd 	bl	8002828 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001a2e:	b006      	add	sp, #24
 8001a30:	bd10      	pop	{r4, pc}
 8001a32:	46c0      	nop			@ (mov r8, r8)
 8001a34:	40000400 	.word	0x40000400
 8001a38:	40021000 	.word	0x40021000

08001a3c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a3c:	e7fe      	b.n	8001a3c <NMI_Handler>

08001a3e <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a3e:	e7fe      	b.n	8001a3e <HardFault_Handler>

08001a40 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001a40:	4770      	bx	lr

08001a42 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8001a42:	4770      	bx	lr

08001a44 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a44:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a46:	f000 fc89 	bl	800235c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a4a:	bd10      	pop	{r4, pc}

08001a4c <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 8001a4c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1_trig);
 8001a4e:	4802      	ldr	r0, [pc, #8]	@ (8001a58 <DMA1_Channel4_5_IRQHandler+0xc>)
 8001a50:	f000 fd87 	bl	8002562 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 8001a54:	bd10      	pop	{r4, pc}
 8001a56:	46c0      	nop			@ (mov r8, r8)
 8001a58:	20000058 	.word	0x20000058

08001a5c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001a5c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001a5e:	4802      	ldr	r0, [pc, #8]	@ (8001a68 <TIM3_IRQHandler+0xc>)
 8001a60:	f001 fb52 	bl	8003108 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001a64:	bd10      	pop	{r4, pc}
 8001a66:	46c0      	nop			@ (mov r8, r8)
 8001a68:	2000009c 	.word	0x2000009c

08001a6c <SystemInit>:
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001a6c:	4770      	bx	lr
	...

08001a70 <WS2812B_Color>:
    memset(currentColors, 0, sizeof(currentColors));
    WS2812B_SetLogoColors();
}

uint32_t WS2812B_Color(uint8_t r, uint8_t g, uint8_t b)
{
 8001a70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    r = (r * globalBrightness) / 255;
 8001a72:	4b0c      	ldr	r3, [pc, #48]	@ (8001aa4 <WS2812B_Color+0x34>)
{
 8001a74:	0007      	movs	r7, r0
    r = (r * globalBrightness) / 255;
 8001a76:	781d      	ldrb	r5, [r3, #0]
{
 8001a78:	0016      	movs	r6, r2
    g = (g * globalBrightness) / 255;
 8001a7a:	4369      	muls	r1, r5
 8001a7c:	0008      	movs	r0, r1
 8001a7e:	21ff      	movs	r1, #255	@ 0xff
 8001a80:	f7fe fbd6 	bl	8000230 <__divsi3>
    b = (b * globalBrightness) / 255;
    return ((uint32_t)r << 16) | ((uint32_t)g << 8) | b;
 8001a84:	0204      	lsls	r4, r0, #8
    b = (b * globalBrightness) / 255;
 8001a86:	0030      	movs	r0, r6
 8001a88:	21ff      	movs	r1, #255	@ 0xff
 8001a8a:	4368      	muls	r0, r5
 8001a8c:	f7fe fbd0 	bl	8000230 <__divsi3>
    return ((uint32_t)r << 16) | ((uint32_t)g << 8) | b;
 8001a90:	4304      	orrs	r4, r0
    r = (r * globalBrightness) / 255;
 8001a92:	0028      	movs	r0, r5
 8001a94:	21ff      	movs	r1, #255	@ 0xff
 8001a96:	4378      	muls	r0, r7
 8001a98:	f7fe fbca 	bl	8000230 <__divsi3>
    return ((uint32_t)r << 16) | ((uint32_t)g << 8) | b;
 8001a9c:	0400      	lsls	r0, r0, #16
 8001a9e:	4320      	orrs	r0, r4
}
 8001aa0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001aa2:	46c0      	nop			@ (mov r8, r8)
 8001aa4:	20000010 	.word	0x20000010

08001aa8 <WS2812B_PrepareBuffer>:

void WS2812B_PrepareBuffer(void)
{
    uint16_t bufferIndex = 0;

    for (uint16_t i = 0; i < LED_COUNT; i++) {
 8001aa8:	4b29      	ldr	r3, [pc, #164]	@ (8001b50 <WS2812B_PrepareBuffer+0xa8>)
{
 8001aaa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001aac:	469c      	mov	ip, r3
    uint16_t bufferIndex = 0;
 8001aae:	2300      	movs	r3, #0
        uint32_t color = currentColors[i];
 8001ab0:	4662      	mov	r2, ip
 8001ab2:	6812      	ldr	r2, [r2, #0]
        uint8_t green = (color >> 8) & 0xFF;
        uint8_t red = (color >> 16) & 0xFF;
 8001ab4:	2100      	movs	r1, #0
        uint8_t green = (color >> 8) & 0xFF;
 8001ab6:	0a15      	lsrs	r5, r2, #8
        uint32_t color = currentColors[i];
 8001ab8:	9200      	str	r2, [sp, #0]
        uint8_t red = (color >> 16) & 0xFF;
 8001aba:	0c16      	lsrs	r6, r2, #16
        uint8_t blue = color & 0xFF;

        for (int8_t bit = 7; bit >= 0; bit--) {
            ledBuffer[bufferIndex++] = (green & (1 << bit)) ? WS2812B_ONE_PULSE : WS2812B_ZERO_PULSE;
 8001abc:	22ff      	movs	r2, #255	@ 0xff
 8001abe:	4015      	ands	r5, r2
 8001ac0:	2207      	movs	r2, #7
 8001ac2:	002f      	movs	r7, r5
 8001ac4:	1a50      	subs	r0, r2, r1
 8001ac6:	4107      	asrs	r7, r0
 8001ac8:	0038      	movs	r0, r7
 8001aca:	185c      	adds	r4, r3, r1
 8001acc:	3a06      	subs	r2, #6
 8001ace:	2713      	movs	r7, #19
 8001ad0:	b2a4      	uxth	r4, r4
 8001ad2:	4210      	tst	r0, r2
 8001ad4:	d000      	beq.n	8001ad8 <WS2812B_PrepareBuffer+0x30>
 8001ad6:	19ff      	adds	r7, r7, r7
 8001ad8:	4a1e      	ldr	r2, [pc, #120]	@ (8001b54 <WS2812B_PrepareBuffer+0xac>)
        for (int8_t bit = 7; bit >= 0; bit--) {
 8001ada:	3101      	adds	r1, #1
            ledBuffer[bufferIndex++] = (green & (1 << bit)) ? WS2812B_ONE_PULSE : WS2812B_ZERO_PULSE;
 8001adc:	9201      	str	r2, [sp, #4]
 8001ade:	5517      	strb	r7, [r2, r4]
        for (int8_t bit = 7; bit >= 0; bit--) {
 8001ae0:	2908      	cmp	r1, #8
 8001ae2:	d1ed      	bne.n	8001ac0 <WS2812B_PrepareBuffer+0x18>
 8001ae4:	001d      	movs	r5, r3
        }
        for (int8_t bit = 7; bit >= 0; bit--) {
            ledBuffer[bufferIndex++] = (red & (1 << bit)) ? WS2812B_ONE_PULSE : WS2812B_ZERO_PULSE;
 8001ae6:	22ff      	movs	r2, #255	@ 0xff
 8001ae8:	350f      	adds	r5, #15
 8001aea:	3901      	subs	r1, #1
 8001aec:	b2ad      	uxth	r5, r5
 8001aee:	4016      	ands	r6, r2
 8001af0:	0032      	movs	r2, r6
 8001af2:	2001      	movs	r0, #1
 8001af4:	410a      	asrs	r2, r1
 8001af6:	1a6c      	subs	r4, r5, r1
 8001af8:	2713      	movs	r7, #19
 8001afa:	b2a4      	uxth	r4, r4
 8001afc:	4202      	tst	r2, r0
 8001afe:	d000      	beq.n	8001b02 <WS2812B_PrepareBuffer+0x5a>
 8001b00:	19ff      	adds	r7, r7, r7
 8001b02:	9a01      	ldr	r2, [sp, #4]
 8001b04:	5517      	strb	r7, [r2, r4]
        for (int8_t bit = 7; bit >= 0; bit--) {
 8001b06:	3901      	subs	r1, #1
 8001b08:	d2f2      	bcs.n	8001af0 <WS2812B_PrepareBuffer+0x48>
        }
        for (int8_t bit = 7; bit >= 0; bit--) {
            ledBuffer[bufferIndex++] = (blue & (1 << bit)) ? WS2812B_ONE_PULSE : WS2812B_ZERO_PULSE;
 8001b0a:	22ff      	movs	r2, #255	@ 0xff
 8001b0c:	9800      	ldr	r0, [sp, #0]
 8001b0e:	001d      	movs	r5, r3
 8001b10:	4010      	ands	r0, r2
 8001b12:	2107      	movs	r1, #7
 8001b14:	0002      	movs	r2, r0
 8001b16:	3517      	adds	r5, #23
 8001b18:	b2ad      	uxth	r5, r5
 8001b1a:	0016      	movs	r6, r2
 8001b1c:	2001      	movs	r0, #1
 8001b1e:	410e      	asrs	r6, r1
 8001b20:	1a6c      	subs	r4, r5, r1
 8001b22:	2713      	movs	r7, #19
 8001b24:	b2a4      	uxth	r4, r4
 8001b26:	4206      	tst	r6, r0
 8001b28:	d000      	beq.n	8001b2c <WS2812B_PrepareBuffer+0x84>
 8001b2a:	19ff      	adds	r7, r7, r7
 8001b2c:	9801      	ldr	r0, [sp, #4]
 8001b2e:	5507      	strb	r7, [r0, r4]
        for (int8_t bit = 7; bit >= 0; bit--) {
 8001b30:	3901      	subs	r1, #1
 8001b32:	d2f2      	bcs.n	8001b1a <WS2812B_PrepareBuffer+0x72>
    for (uint16_t i = 0; i < LED_COUNT; i++) {
 8001b34:	2204      	movs	r2, #4
 8001b36:	4494      	add	ip, r2
 8001b38:	22e4      	movs	r2, #228	@ 0xe4
            ledBuffer[bufferIndex++] = (blue & (1 << bit)) ? WS2812B_ONE_PULSE : WS2812B_ZERO_PULSE;
 8001b3a:	3318      	adds	r3, #24
 8001b3c:	b29b      	uxth	r3, r3
    for (uint16_t i = 0; i < LED_COUNT; i++) {
 8001b3e:	00d2      	lsls	r2, r2, #3
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d1b5      	bne.n	8001ab0 <WS2812B_PrepareBuffer+0x8>
        }
    }

    for (uint16_t i = 0; i < WS2812B_RESET_LEN; i++) {
        ledBuffer[bufferIndex++] = 0;
 8001b44:	2232      	movs	r2, #50	@ 0x32
 8001b46:	2100      	movs	r1, #0
 8001b48:	4803      	ldr	r0, [pc, #12]	@ (8001b58 <WS2812B_PrepareBuffer+0xb0>)
 8001b4a:	f001 fef9 	bl	8003940 <memset>
    }
}
 8001b4e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8001b50:	20000134 	.word	0x20000134
 8001b54:	20000264 	.word	0x20000264
 8001b58:	20000984 	.word	0x20000984

08001b5c <WS2812B_SendToLEDs>:

void WS2812B_SendToLEDs(void)
{
 8001b5c:	b570      	push	{r4, r5, r6, lr}
    transferComplete = false;
 8001b5e:	2600      	movs	r6, #0
    HAL_TIM_PWM_Stop_DMA(&htim3, TIM_CHANNEL_1);
 8001b60:	4c0e      	ldr	r4, [pc, #56]	@ (8001b9c <WS2812B_SendToLEDs+0x40>)
    transferComplete = false;
 8001b62:	4d0f      	ldr	r5, [pc, #60]	@ (8001ba0 <WS2812B_SendToLEDs+0x44>)
    HAL_TIM_PWM_Stop_DMA(&htim3, TIM_CHANNEL_1);
 8001b64:	0031      	movs	r1, r6
 8001b66:	0020      	movs	r0, r4
    transferComplete = false;
 8001b68:	702e      	strb	r6, [r5, #0]
    HAL_TIM_PWM_Stop_DMA(&htim3, TIM_CHANNEL_1);
 8001b6a:	f001 febb 	bl	80038e4 <HAL_TIM_PWM_Stop_DMA>

    WS2812B_PrepareBuffer();
 8001b6e:	f7ff ff9b 	bl	8001aa8 <WS2812B_PrepareBuffer>

    // Cast uint8_t buffer to uint32_t for DMA (DMA expects uint32_t pointer)
    if (HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_1, (uint32_t*)ledBuffer, WS2812B_BUFFER_SIZE) != HAL_OK) {
 8001b72:	0031      	movs	r1, r6
 8001b74:	0020      	movs	r0, r4
 8001b76:	4a0b      	ldr	r2, [pc, #44]	@ (8001ba4 <WS2812B_SendToLEDs+0x48>)
 8001b78:	4b0b      	ldr	r3, [pc, #44]	@ (8001ba8 <WS2812B_SendToLEDs+0x4c>)
 8001b7a:	f001 fe39 	bl	80037f0 <HAL_TIM_PWM_Start_DMA>
 8001b7e:	42b0      	cmp	r0, r6
 8001b80:	d10a      	bne.n	8001b98 <WS2812B_SendToLEDs+0x3c>
        return;
    }

    uint32_t timeout = HAL_GetTick() + 100;
 8001b82:	f000 fbf7 	bl	8002374 <HAL_GetTick>
 8001b86:	3064      	adds	r0, #100	@ 0x64
 8001b88:	0004      	movs	r4, r0
    while (!transferComplete && HAL_GetTick() < timeout) {
 8001b8a:	782b      	ldrb	r3, [r5, #0]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d103      	bne.n	8001b98 <WS2812B_SendToLEDs+0x3c>
 8001b90:	f000 fbf0 	bl	8002374 <HAL_GetTick>
 8001b94:	4284      	cmp	r4, r0
 8001b96:	d8f8      	bhi.n	8001b8a <WS2812B_SendToLEDs+0x2e>
    }
}
 8001b98:	bd70      	pop	{r4, r5, r6, pc}
 8001b9a:	46c0      	nop			@ (mov r8, r8)
 8001b9c:	2000009c 	.word	0x2000009c
 8001ba0:	20000130 	.word	0x20000130
 8001ba4:	20000264 	.word	0x20000264
 8001ba8:	00000752 	.word	0x00000752

08001bac <WS2812B_TIM_DMADelayPulseFinished>:

void WS2812B_TIM_DMADelayPulseFinished(void)
{
    transferComplete = true;
 8001bac:	2201      	movs	r2, #1
 8001bae:	4b01      	ldr	r3, [pc, #4]	@ (8001bb4 <WS2812B_TIM_DMADelayPulseFinished+0x8>)
 8001bb0:	701a      	strb	r2, [r3, #0]
}
 8001bb2:	4770      	bx	lr
 8001bb4:	20000130 	.word	0x20000130

08001bb8 <WS2812B_SetLogoColors>:

void WS2812B_SetLogoColors(void)
{
 8001bb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    /* W = Magenta */
    for(int i = W_START; i <= W_END; i++) {
 8001bba:	2400      	movs	r4, #0
        currentColors[i] = WS2812B_Color(255, 0, 100);
 8001bbc:	2664      	movs	r6, #100	@ 0x64
 8001bbe:	4d13      	ldr	r5, [pc, #76]	@ (8001c0c <WS2812B_SetLogoColors+0x54>)
 8001bc0:	0032      	movs	r2, r6
 8001bc2:	2100      	movs	r1, #0
 8001bc4:	20ff      	movs	r0, #255	@ 0xff
 8001bc6:	f7ff ff53 	bl	8001a70 <WS2812B_Color>
 8001bca:	00a3      	lsls	r3, r4, #2
    for(int i = W_START; i <= W_END; i++) {
 8001bcc:	3401      	adds	r4, #1
        currentColors[i] = WS2812B_Color(255, 0, 100);
 8001bce:	50e8      	str	r0, [r5, r3]
    for(int i = W_START; i <= W_END; i++) {
 8001bd0:	2c15      	cmp	r4, #21
 8001bd2:	d1f5      	bne.n	8001bc0 <WS2812B_SetLogoColors+0x8>
    }

    /* R = White */
    for(int i = R_START; i <= R_END; i++) {
        currentColors[i] = WS2812B_Color(255, 255, 255);
 8001bd4:	26ff      	movs	r6, #255	@ 0xff
    for(int i = R_START; i <= R_END; i++) {
 8001bd6:	3c01      	subs	r4, #1
        currentColors[i] = WS2812B_Color(255, 255, 255);
 8001bd8:	0032      	movs	r2, r6
 8001bda:	0031      	movs	r1, r6
 8001bdc:	0030      	movs	r0, r6
 8001bde:	f7ff ff47 	bl	8001a70 <WS2812B_Color>
 8001be2:	00a3      	lsls	r3, r4, #2
    for(int i = R_START; i <= R_END; i++) {
 8001be4:	3401      	adds	r4, #1
        currentColors[i] = WS2812B_Color(255, 255, 255);
 8001be6:	50e8      	str	r0, [r5, r3]
    for(int i = R_START; i <= R_END; i++) {
 8001be8:	2c1d      	cmp	r4, #29
 8001bea:	d1f5      	bne.n	8001bd8 <WS2812B_SetLogoColors+0x20>
    }

    /* Background = DARK BLUE */
    for(int i = R_END + 1; i < LED_COUNT; i++) {
        currentColors[i] = WS2812B_Color(30, 30, 150);  // DARK BLUE
 8001bec:	2796      	movs	r7, #150	@ 0x96
 8001bee:	261e      	movs	r6, #30
 8001bf0:	003a      	movs	r2, r7
 8001bf2:	0031      	movs	r1, r6
 8001bf4:	0030      	movs	r0, r6
 8001bf6:	f7ff ff3b 	bl	8001a70 <WS2812B_Color>
 8001bfa:	00a3      	lsls	r3, r4, #2
    for(int i = R_END + 1; i < LED_COUNT; i++) {
 8001bfc:	3401      	adds	r4, #1
        currentColors[i] = WS2812B_Color(30, 30, 150);  // DARK BLUE
 8001bfe:	50e8      	str	r0, [r5, r3]
    for(int i = R_END + 1; i < LED_COUNT; i++) {
 8001c00:	2c4c      	cmp	r4, #76	@ 0x4c
 8001c02:	d1f5      	bne.n	8001bf0 <WS2812B_SetLogoColors+0x38>
    }

    WS2812B_SendToLEDs();
 8001c04:	f7ff ffaa 	bl	8001b5c <WS2812B_SendToLEDs>
}
 8001c08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001c0a:	46c0      	nop			@ (mov r8, r8)
 8001c0c:	20000134 	.word	0x20000134

08001c10 <WS2812B_Init>:
    memset(currentColors, 0, sizeof(currentColors));
 8001c10:	2298      	movs	r2, #152	@ 0x98
{
 8001c12:	b510      	push	{r4, lr}
    memset(currentColors, 0, sizeof(currentColors));
 8001c14:	2100      	movs	r1, #0
 8001c16:	0052      	lsls	r2, r2, #1
 8001c18:	4802      	ldr	r0, [pc, #8]	@ (8001c24 <WS2812B_Init+0x14>)
 8001c1a:	f001 fe91 	bl	8003940 <memset>
    WS2812B_SetLogoColors();
 8001c1e:	f7ff ffcb 	bl	8001bb8 <WS2812B_SetLogoColors>
}
 8001c22:	bd10      	pop	{r4, pc}
 8001c24:	20000134 	.word	0x20000134

08001c28 <WS2812B_BreatheEffect>:
    memset(currentColors, 0, sizeof(currentColors));
    WS2812B_SendToLEDs();
}

void WS2812B_BreatheEffect(void)
{
 8001c28:	b510      	push	{r4, lr}
    static uint32_t lastUpdate = 0;
    static uint8_t breathDir = 1;
    static uint8_t breathBrightness = BASE_BRIGHTNESS / 2;

    if (HAL_GetTick() - lastUpdate < 30) return;
 8001c2a:	f000 fba3 	bl	8002374 <HAL_GetTick>
 8001c2e:	4c11      	ldr	r4, [pc, #68]	@ (8001c74 <WS2812B_BreatheEffect+0x4c>)
 8001c30:	6823      	ldr	r3, [r4, #0]
 8001c32:	1ac0      	subs	r0, r0, r3
 8001c34:	281d      	cmp	r0, #29
 8001c36:	d914      	bls.n	8001c62 <WS2812B_BreatheEffect+0x3a>
    lastUpdate = HAL_GetTick();
 8001c38:	f000 fb9c 	bl	8002374 <HAL_GetTick>

    if (breathDir) {
 8001c3c:	490e      	ldr	r1, [pc, #56]	@ (8001c78 <WS2812B_BreatheEffect+0x50>)
 8001c3e:	4a0f      	ldr	r2, [pc, #60]	@ (8001c7c <WS2812B_BreatheEffect+0x54>)
 8001c40:	780b      	ldrb	r3, [r1, #0]
    lastUpdate = HAL_GetTick();
 8001c42:	6020      	str	r0, [r4, #0]
    if (breathDir) {
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d00d      	beq.n	8001c64 <WS2812B_BreatheEffect+0x3c>
        breathBrightness++;
 8001c48:	7813      	ldrb	r3, [r2, #0]
 8001c4a:	3301      	adds	r3, #1
 8001c4c:	b2db      	uxtb	r3, r3
 8001c4e:	7013      	strb	r3, [r2, #0]
        if (breathBrightness >= BASE_BRIGHTNESS * 2) breathDir = 0;
 8001c50:	2bc7      	cmp	r3, #199	@ 0xc7
 8001c52:	d901      	bls.n	8001c58 <WS2812B_BreatheEffect+0x30>
 8001c54:	2300      	movs	r3, #0
    } else {
        breathBrightness--;
        if (breathBrightness <= BASE_BRIGHTNESS / 2) breathDir = 1;
 8001c56:	700b      	strb	r3, [r1, #0]
    }

    globalBrightness = breathBrightness;
 8001c58:	4b09      	ldr	r3, [pc, #36]	@ (8001c80 <WS2812B_BreatheEffect+0x58>)
 8001c5a:	7812      	ldrb	r2, [r2, #0]
 8001c5c:	701a      	strb	r2, [r3, #0]
    WS2812B_SetLogoColors();
 8001c5e:	f7ff ffab 	bl	8001bb8 <WS2812B_SetLogoColors>
}
 8001c62:	bd10      	pop	{r4, pc}
        breathBrightness--;
 8001c64:	7813      	ldrb	r3, [r2, #0]
 8001c66:	3b01      	subs	r3, #1
 8001c68:	b2db      	uxtb	r3, r3
 8001c6a:	7013      	strb	r3, [r2, #0]
        if (breathBrightness <= BASE_BRIGHTNESS / 2) breathDir = 1;
 8001c6c:	2b32      	cmp	r3, #50	@ 0x32
 8001c6e:	d8f3      	bhi.n	8001c58 <WS2812B_BreatheEffect+0x30>
 8001c70:	2301      	movs	r3, #1
 8001c72:	e7f0      	b.n	8001c56 <WS2812B_BreatheEffect+0x2e>
 8001c74:	2000012c 	.word	0x2000012c
 8001c78:	2000000f 	.word	0x2000000f
 8001c7c:	2000000e 	.word	0x2000000e
 8001c80:	20000010 	.word	0x20000010

08001c84 <WS2812B_WaveEffect>:

    WS2812B_SendToLEDs();
}

void WS2812B_WaveEffect(void)
{
 8001c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    static uint32_t lastUpdate = 0;
    static uint16_t wavePos = W_START;
    static uint8_t waveSection = 0;

    if (HAL_GetTick() - lastUpdate < 80) return;
 8001c86:	f000 fb75 	bl	8002374 <HAL_GetTick>
 8001c8a:	4c1b      	ldr	r4, [pc, #108]	@ (8001cf8 <WS2812B_WaveEffect+0x74>)
 8001c8c:	6823      	ldr	r3, [r4, #0]
 8001c8e:	1ac0      	subs	r0, r0, r3
 8001c90:	284f      	cmp	r0, #79	@ 0x4f
 8001c92:	d91c      	bls.n	8001cce <WS2812B_WaveEffect+0x4a>
    lastUpdate = HAL_GetTick();
 8001c94:	f000 fb6e 	bl	8002374 <HAL_GetTick>

    globalBrightness = BASE_BRIGHTNESS;
 8001c98:	2264      	movs	r2, #100	@ 0x64
 8001c9a:	4b18      	ldr	r3, [pc, #96]	@ (8001cfc <WS2812B_WaveEffect+0x78>)
    lastUpdate = HAL_GetTick();
 8001c9c:	6020      	str	r0, [r4, #0]
    globalBrightness = BASE_BRIGHTNESS;
 8001c9e:	701a      	strb	r2, [r3, #0]
    WS2812B_SetLogoColors();
 8001ca0:	f7ff ff8a 	bl	8001bb8 <WS2812B_SetLogoColors>

    if (waveSection == 0) {
 8001ca4:	4e16      	ldr	r6, [pc, #88]	@ (8001d00 <WS2812B_WaveEffect+0x7c>)
 8001ca6:	4d17      	ldr	r5, [pc, #92]	@ (8001d04 <WS2812B_WaveEffect+0x80>)
 8001ca8:	7833      	ldrb	r3, [r6, #0]
 8001caa:	4f17      	ldr	r7, [pc, #92]	@ (8001d08 <WS2812B_WaveEffect+0x84>)
        // Wave in W section - use lighter magenta
        currentColors[wavePos] = WS2812B_Color(255, 150, 200);
 8001cac:	882c      	ldrh	r4, [r5, #0]
    if (waveSection == 0) {
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d113      	bne.n	8001cda <WS2812B_WaveEffect+0x56>
        currentColors[wavePos] = WS2812B_Color(255, 150, 200);
 8001cb2:	22c8      	movs	r2, #200	@ 0xc8
 8001cb4:	2196      	movs	r1, #150	@ 0x96
 8001cb6:	20ff      	movs	r0, #255	@ 0xff
 8001cb8:	f7ff feda 	bl	8001a70 <WS2812B_Color>
 8001cbc:	00a3      	lsls	r3, r4, #2
        wavePos++;
 8001cbe:	3401      	adds	r4, #1
 8001cc0:	b2a4      	uxth	r4, r4
        currentColors[wavePos] = WS2812B_Color(255, 150, 200);
 8001cc2:	50f8      	str	r0, [r7, r3]
        if (wavePos > W_END) {
 8001cc4:	2c14      	cmp	r4, #20
 8001cc6:	d803      	bhi.n	8001cd0 <WS2812B_WaveEffect+0x4c>
        wavePos++;
 8001cc8:	802c      	strh	r4, [r5, #0]
            wavePos = W_START;
            waveSection = 0;
        }
    }

    WS2812B_SendToLEDs();
 8001cca:	f7ff ff47 	bl	8001b5c <WS2812B_SendToLEDs>
}
 8001cce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            wavePos = R_START;
 8001cd0:	2314      	movs	r3, #20
 8001cd2:	802b      	strh	r3, [r5, #0]
            waveSection = 1;
 8001cd4:	3b13      	subs	r3, #19
            waveSection = 0;
 8001cd6:	7033      	strb	r3, [r6, #0]
 8001cd8:	e7f7      	b.n	8001cca <WS2812B_WaveEffect+0x46>
        currentColors[wavePos] = WS2812B_Color(255, 0, 100);  // Same as W section
 8001cda:	2264      	movs	r2, #100	@ 0x64
 8001cdc:	2100      	movs	r1, #0
 8001cde:	20ff      	movs	r0, #255	@ 0xff
 8001ce0:	f7ff fec6 	bl	8001a70 <WS2812B_Color>
 8001ce4:	00a3      	lsls	r3, r4, #2
        wavePos++;
 8001ce6:	3401      	adds	r4, #1
 8001ce8:	b2a4      	uxth	r4, r4
        currentColors[wavePos] = WS2812B_Color(255, 0, 100);  // Same as W section
 8001cea:	50f8      	str	r0, [r7, r3]
        if (wavePos > R_END) {
 8001cec:	2c1c      	cmp	r4, #28
 8001cee:	d9eb      	bls.n	8001cc8 <WS2812B_WaveEffect+0x44>
            wavePos = W_START;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	802b      	strh	r3, [r5, #0]
 8001cf4:	e7ef      	b.n	8001cd6 <WS2812B_WaveEffect+0x52>
 8001cf6:	46c0      	nop			@ (mov r8, r8)
 8001cf8:	20000120 	.word	0x20000120
 8001cfc:	20000010 	.word	0x20000010
 8001d00:	2000011e 	.word	0x2000011e
 8001d04:	2000011c 	.word	0x2000011c
 8001d08:	20000134 	.word	0x20000134

08001d0c <WS2812B_PulseEffect>:

void WS2812B_PulseEffect(void)
{
 8001d0c:	b510      	push	{r4, lr}
    static uint32_t lastPulse = 0;
    static uint8_t pulseState = 0;

    if (HAL_GetTick() - lastPulse < 400) return;
 8001d0e:	f000 fb31 	bl	8002374 <HAL_GetTick>
 8001d12:	4c0e      	ldr	r4, [pc, #56]	@ (8001d4c <WS2812B_PulseEffect+0x40>)
 8001d14:	6823      	ldr	r3, [r4, #0]
 8001d16:	1ac0      	subs	r0, r0, r3
 8001d18:	23c8      	movs	r3, #200	@ 0xc8
 8001d1a:	005b      	lsls	r3, r3, #1
 8001d1c:	4298      	cmp	r0, r3
 8001d1e:	d30d      	bcc.n	8001d3c <WS2812B_PulseEffect+0x30>
    lastPulse = HAL_GetTick();
 8001d20:	f000 fb28 	bl	8002374 <HAL_GetTick>
 8001d24:	6020      	str	r0, [r4, #0]

    if (pulseState == 0) {
 8001d26:	4c0a      	ldr	r4, [pc, #40]	@ (8001d50 <WS2812B_PulseEffect+0x44>)
 8001d28:	4b0a      	ldr	r3, [pc, #40]	@ (8001d54 <WS2812B_PulseEffect+0x48>)
 8001d2a:	7822      	ldrb	r2, [r4, #0]
 8001d2c:	2a00      	cmp	r2, #0
 8001d2e:	d106      	bne.n	8001d3e <WS2812B_PulseEffect+0x32>
        globalBrightness = BASE_BRIGHTNESS * 2.5;
 8001d30:	32fa      	adds	r2, #250	@ 0xfa
 8001d32:	701a      	strb	r2, [r3, #0]
        WS2812B_SetLogoColors();
 8001d34:	f7ff ff40 	bl	8001bb8 <WS2812B_SetLogoColors>
        pulseState = 1;
 8001d38:	2301      	movs	r3, #1
    } else {
        globalBrightness = BASE_BRIGHTNESS;
        WS2812B_SetLogoColors();
        pulseState = 0;
 8001d3a:	7023      	strb	r3, [r4, #0]
    }
}
 8001d3c:	bd10      	pop	{r4, pc}
        globalBrightness = BASE_BRIGHTNESS;
 8001d3e:	2264      	movs	r2, #100	@ 0x64
 8001d40:	701a      	strb	r2, [r3, #0]
        WS2812B_SetLogoColors();
 8001d42:	f7ff ff39 	bl	8001bb8 <WS2812B_SetLogoColors>
        pulseState = 0;
 8001d46:	2300      	movs	r3, #0
 8001d48:	e7f7      	b.n	8001d3a <WS2812B_PulseEffect+0x2e>
 8001d4a:	46c0      	nop			@ (mov r8, r8)
 8001d4c:	20000118 	.word	0x20000118
 8001d50:	20000114 	.word	0x20000114
 8001d54:	20000010 	.word	0x20000010

08001d58 <WS2812B_Wheel>:
    // rainbowStep will naturally wrap around from 255 to 0 due to uint8_t overflow
}

uint32_t WS2812B_Wheel(uint8_t wheelPos)
{
    wheelPos = 255 - wheelPos;
 8001d58:	43c3      	mvns	r3, r0
 8001d5a:	b2db      	uxtb	r3, r3
{
 8001d5c:	b510      	push	{r4, lr}
    if(wheelPos < 85) {
 8001d5e:	2b54      	cmp	r3, #84	@ 0x54
 8001d60:	d80a      	bhi.n	8001d78 <WS2812B_Wheel+0x20>
        return WS2812B_Color(255 - wheelPos * 3, 0, wheelPos * 3);
 8001d62:	2100      	movs	r1, #0
 8001d64:	009a      	lsls	r2, r3, #2
 8001d66:	1a9b      	subs	r3, r3, r2
 8001d68:	b2d8      	uxtb	r0, r3
 8001d6a:	4242      	negs	r2, r0
 8001d6c:	3801      	subs	r0, #1
 8001d6e:	b2d2      	uxtb	r2, r2
 8001d70:	b2c0      	uxtb	r0, r0
    if(wheelPos < 170) {
        wheelPos -= 85;
        return WS2812B_Color(0, wheelPos * 3, 255 - wheelPos * 3);
    }
    wheelPos -= 170;
    return WS2812B_Color(wheelPos * 3, 255 - wheelPos * 3, 0);
 8001d72:	f7ff fe7d 	bl	8001a70 <WS2812B_Color>
}
 8001d76:	bd10      	pop	{r4, pc}
    if(wheelPos < 170) {
 8001d78:	2103      	movs	r1, #3
 8001d7a:	2ba9      	cmp	r3, #169	@ 0xa9
 8001d7c:	d808      	bhi.n	8001d90 <WS2812B_Wheel+0x38>
        wheelPos -= 85;
 8001d7e:	2356      	movs	r3, #86	@ 0x56
 8001d80:	425b      	negs	r3, r3
 8001d82:	1a1b      	subs	r3, r3, r0
        return WS2812B_Color(0, wheelPos * 3, 255 - wheelPos * 3);
 8001d84:	4359      	muls	r1, r3
 8001d86:	b2c9      	uxtb	r1, r1
 8001d88:	43ca      	mvns	r2, r1
 8001d8a:	2000      	movs	r0, #0
 8001d8c:	b2d2      	uxtb	r2, r2
 8001d8e:	e7f0      	b.n	8001d72 <WS2812B_Wheel+0x1a>
    wheelPos -= 170;
 8001d90:	2355      	movs	r3, #85	@ 0x55
 8001d92:	1a1b      	subs	r3, r3, r0
    return WS2812B_Color(wheelPos * 3, 255 - wheelPos * 3, 0);
 8001d94:	4359      	muls	r1, r3
 8001d96:	b2c8      	uxtb	r0, r1
 8001d98:	43c1      	mvns	r1, r0
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	b2c9      	uxtb	r1, r1
 8001d9e:	e7e8      	b.n	8001d72 <WS2812B_Wheel+0x1a>

08001da0 <WS2812B_RainbowEffect>:
{
 8001da0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if (HAL_GetTick() - lastUpdate < 60) return;
 8001da2:	f000 fae7 	bl	8002374 <HAL_GetTick>
 8001da6:	4c0f      	ldr	r4, [pc, #60]	@ (8001de4 <WS2812B_RainbowEffect+0x44>)
 8001da8:	6823      	ldr	r3, [r4, #0]
 8001daa:	1ac0      	subs	r0, r0, r3
 8001dac:	283b      	cmp	r0, #59	@ 0x3b
 8001dae:	d918      	bls.n	8001de2 <WS2812B_RainbowEffect+0x42>
    lastUpdate = HAL_GetTick();
 8001db0:	f000 fae0 	bl	8002374 <HAL_GetTick>
        currentColors[i] = WS2812B_Wheel((i + rainbowStep) & 255);
 8001db4:	4d0c      	ldr	r5, [pc, #48]	@ (8001de8 <WS2812B_RainbowEffect+0x48>)
    lastUpdate = HAL_GetTick();
 8001db6:	6020      	str	r0, [r4, #0]
        currentColors[i] = WS2812B_Wheel((i + rainbowStep) & 255);
 8001db8:	782c      	ldrb	r4, [r5, #0]
    globalBrightness = BASE_BRIGHTNESS;
 8001dba:	2264      	movs	r2, #100	@ 0x64
 8001dbc:	0026      	movs	r6, r4
 8001dbe:	4b0b      	ldr	r3, [pc, #44]	@ (8001dec <WS2812B_RainbowEffect+0x4c>)
 8001dc0:	364c      	adds	r6, #76	@ 0x4c
 8001dc2:	4f0b      	ldr	r7, [pc, #44]	@ (8001df0 <WS2812B_RainbowEffect+0x50>)
 8001dc4:	701a      	strb	r2, [r3, #0]
    for(uint16_t i = 0; i < LED_COUNT; i++) {
 8001dc6:	b2f6      	uxtb	r6, r6
        currentColors[i] = WS2812B_Wheel((i + rainbowStep) & 255);
 8001dc8:	0020      	movs	r0, r4
 8001dca:	f7ff ffc5 	bl	8001d58 <WS2812B_Wheel>
    for(uint16_t i = 0; i < LED_COUNT; i++) {
 8001dce:	3401      	adds	r4, #1
 8001dd0:	b2e4      	uxtb	r4, r4
        currentColors[i] = WS2812B_Wheel((i + rainbowStep) & 255);
 8001dd2:	c701      	stmia	r7!, {r0}
    for(uint16_t i = 0; i < LED_COUNT; i++) {
 8001dd4:	42b4      	cmp	r4, r6
 8001dd6:	d1f7      	bne.n	8001dc8 <WS2812B_RainbowEffect+0x28>
    WS2812B_SendToLEDs();
 8001dd8:	f7ff fec0 	bl	8001b5c <WS2812B_SendToLEDs>
    rainbowStep += 3;
 8001ddc:	782b      	ldrb	r3, [r5, #0]
 8001dde:	3303      	adds	r3, #3
 8001de0:	702b      	strb	r3, [r5, #0]
}
 8001de2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001de4:	20000110 	.word	0x20000110
 8001de8:	2000010c 	.word	0x2000010c
 8001dec:	20000010 	.word	0x20000010
 8001df0:	20000134 	.word	0x20000134

08001df4 <WS2812B_CometEffect>:

// 1. COMET EFFECT - A bright comet with trailing tail
void WS2812B_CometEffect(void)
{
 8001df4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    static uint32_t lastUpdate = 0;
    static uint16_t cometPos = W_START;
    static uint8_t direction = 1; // 1 = forward, 0 = backward

    if (HAL_GetTick() - lastUpdate < 80) return;
 8001df6:	f000 fabd 	bl	8002374 <HAL_GetTick>
 8001dfa:	4c35      	ldr	r4, [pc, #212]	@ (8001ed0 <WS2812B_CometEffect+0xdc>)
 8001dfc:	6823      	ldr	r3, [r4, #0]
 8001dfe:	1ac0      	subs	r0, r0, r3
 8001e00:	284f      	cmp	r0, #79	@ 0x4f
 8001e02:	d95c      	bls.n	8001ebe <WS2812B_CometEffect+0xca>
    lastUpdate = HAL_GetTick();
 8001e04:	f000 fab6 	bl	8002374 <HAL_GetTick>

    globalBrightness = BASE_BRIGHTNESS;
 8001e08:	2264      	movs	r2, #100	@ 0x64

    // Always keep background with its base color
    for(int i = R_END + 1; i < LED_COUNT; i++) {
 8001e0a:	251d      	movs	r5, #29
        currentColors[i] = WS2812B_Color(30, 30, 150);  // DARK BLUE background
 8001e0c:	2796      	movs	r7, #150	@ 0x96
 8001e0e:	261e      	movs	r6, #30
    globalBrightness = BASE_BRIGHTNESS;
 8001e10:	4b30      	ldr	r3, [pc, #192]	@ (8001ed4 <WS2812B_CometEffect+0xe0>)
    lastUpdate = HAL_GetTick();
 8001e12:	6020      	str	r0, [r4, #0]
        currentColors[i] = WS2812B_Color(30, 30, 150);  // DARK BLUE background
 8001e14:	4c30      	ldr	r4, [pc, #192]	@ (8001ed8 <WS2812B_CometEffect+0xe4>)
    globalBrightness = BASE_BRIGHTNESS;
 8001e16:	701a      	strb	r2, [r3, #0]
        currentColors[i] = WS2812B_Color(30, 30, 150);  // DARK BLUE background
 8001e18:	003a      	movs	r2, r7
 8001e1a:	0031      	movs	r1, r6
 8001e1c:	0030      	movs	r0, r6
 8001e1e:	f7ff fe27 	bl	8001a70 <WS2812B_Color>
 8001e22:	00ab      	lsls	r3, r5, #2
    for(int i = R_END + 1; i < LED_COUNT; i++) {
 8001e24:	3501      	adds	r5, #1
        currentColors[i] = WS2812B_Color(30, 30, 150);  // DARK BLUE background
 8001e26:	50e0      	str	r0, [r4, r3]
    for(int i = R_END + 1; i < LED_COUNT; i++) {
 8001e28:	2d4c      	cmp	r5, #76	@ 0x4c
 8001e2a:	d1f5      	bne.n	8001e18 <WS2812B_CometEffect+0x24>
 8001e2c:	0026      	movs	r6, r4
    // Fade W and R sections slightly (create trailing effect)
    for(uint16_t i = W_START; i <= R_END; i++) {
        uint32_t color = currentColors[i];
        uint8_t r = ((color >> 16) & 0xFF) * 0.85;
        uint8_t g = ((color >> 8) & 0xFF) * 0.85;
        uint8_t b = (color & 0xFF) * 0.85;
 8001e2e:	27ff      	movs	r7, #255	@ 0xff
 8001e30:	3674      	adds	r6, #116	@ 0x74
        uint32_t color = currentColors[i];
 8001e32:	6825      	ldr	r5, [r4, #0]
        uint8_t b = (color & 0xFF) * 0.85;
 8001e34:	0028      	movs	r0, r5
 8001e36:	4038      	ands	r0, r7
 8001e38:	f7ff f9de 	bl	80011f8 <__aeabi_ui2d>
 8001e3c:	4a27      	ldr	r2, [pc, #156]	@ (8001edc <WS2812B_CometEffect+0xe8>)
 8001e3e:	4b28      	ldr	r3, [pc, #160]	@ (8001ee0 <WS2812B_CometEffect+0xec>)
 8001e40:	f7fe fb0c 	bl	800045c <__aeabi_dmul>
 8001e44:	f7fe faec 	bl	8000420 <__aeabi_d2uiz>
        currentColors[i] = WS2812B_Color(r, g, b);
 8001e48:	b2c3      	uxtb	r3, r0
        uint8_t g = ((color >> 8) & 0xFF) * 0.85;
 8001e4a:	0a28      	lsrs	r0, r5, #8
 8001e4c:	4038      	ands	r0, r7
        currentColors[i] = WS2812B_Color(r, g, b);
 8001e4e:	9300      	str	r3, [sp, #0]
        uint8_t g = ((color >> 8) & 0xFF) * 0.85;
 8001e50:	f7ff f9d2 	bl	80011f8 <__aeabi_ui2d>
 8001e54:	4a21      	ldr	r2, [pc, #132]	@ (8001edc <WS2812B_CometEffect+0xe8>)
 8001e56:	4b22      	ldr	r3, [pc, #136]	@ (8001ee0 <WS2812B_CometEffect+0xec>)
 8001e58:	f7fe fb00 	bl	800045c <__aeabi_dmul>
 8001e5c:	f7fe fae0 	bl	8000420 <__aeabi_d2uiz>
        currentColors[i] = WS2812B_Color(r, g, b);
 8001e60:	b2c3      	uxtb	r3, r0
        uint8_t r = ((color >> 16) & 0xFF) * 0.85;
 8001e62:	0c28      	lsrs	r0, r5, #16
 8001e64:	4038      	ands	r0, r7
        currentColors[i] = WS2812B_Color(r, g, b);
 8001e66:	9301      	str	r3, [sp, #4]
        uint8_t r = ((color >> 16) & 0xFF) * 0.85;
 8001e68:	f7ff f9c6 	bl	80011f8 <__aeabi_ui2d>
 8001e6c:	4a1b      	ldr	r2, [pc, #108]	@ (8001edc <WS2812B_CometEffect+0xe8>)
 8001e6e:	4b1c      	ldr	r3, [pc, #112]	@ (8001ee0 <WS2812B_CometEffect+0xec>)
 8001e70:	f7fe faf4 	bl	800045c <__aeabi_dmul>
 8001e74:	f7fe fad4 	bl	8000420 <__aeabi_d2uiz>
        currentColors[i] = WS2812B_Color(r, g, b);
 8001e78:	9a00      	ldr	r2, [sp, #0]
 8001e7a:	9901      	ldr	r1, [sp, #4]
 8001e7c:	b2c0      	uxtb	r0, r0
 8001e7e:	f7ff fdf7 	bl	8001a70 <WS2812B_Color>
 8001e82:	c401      	stmia	r4!, {r0}
    for(uint16_t i = W_START; i <= R_END; i++) {
 8001e84:	42a6      	cmp	r6, r4
 8001e86:	d1d4      	bne.n	8001e32 <WS2812B_CometEffect+0x3e>
    }

    // Bright comet head (only within W and R sections)
    if(cometPos >= W_START && cometPos <= R_END) {
 8001e88:	4d16      	ldr	r5, [pc, #88]	@ (8001ee4 <WS2812B_CometEffect+0xf0>)
 8001e8a:	882c      	ldrh	r4, [r5, #0]
 8001e8c:	2c1c      	cmp	r4, #28
 8001e8e:	d807      	bhi.n	8001ea0 <WS2812B_CometEffect+0xac>
        currentColors[cometPos] = WS2812B_Color(255, 255, 255);
 8001e90:	22ff      	movs	r2, #255	@ 0xff
 8001e92:	0011      	movs	r1, r2
 8001e94:	0010      	movs	r0, r2
 8001e96:	f7ff fdeb 	bl	8001a70 <WS2812B_Color>
 8001e9a:	4b0f      	ldr	r3, [pc, #60]	@ (8001ed8 <WS2812B_CometEffect+0xe4>)
 8001e9c:	00a2      	lsls	r2, r4, #2
 8001e9e:	5098      	str	r0, [r3, r2]
    }

    // Move comet within W and R sections only
    if(direction) {
 8001ea0:	4b11      	ldr	r3, [pc, #68]	@ (8001ee8 <WS2812B_CometEffect+0xf4>)
 8001ea2:	781a      	ldrb	r2, [r3, #0]
 8001ea4:	2a00      	cmp	r2, #0
 8001ea6:	d00b      	beq.n	8001ec0 <WS2812B_CometEffect+0xcc>
        cometPos++;
 8001ea8:	3401      	adds	r4, #1
 8001eaa:	b2a4      	uxth	r4, r4
 8001eac:	802c      	strh	r4, [r5, #0]
        if(cometPos > R_END) {
 8001eae:	2c1c      	cmp	r4, #28
 8001eb0:	d903      	bls.n	8001eba <WS2812B_CometEffect+0xc6>
            direction = 0;
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	701a      	strb	r2, [r3, #0]
            cometPos = R_END;
 8001eb6:	231c      	movs	r3, #28
 8001eb8:	802b      	strh	r3, [r5, #0]
            direction = 1;
            cometPos = W_START;
        }
    }

    WS2812B_SendToLEDs();
 8001eba:	f7ff fe4f 	bl	8001b5c <WS2812B_SendToLEDs>
}
 8001ebe:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
        if(cometPos > W_START) {
 8001ec0:	2c00      	cmp	r4, #0
 8001ec2:	d002      	beq.n	8001eca <WS2812B_CometEffect+0xd6>
            cometPos--;
 8001ec4:	3c01      	subs	r4, #1
            cometPos = W_START;
 8001ec6:	802c      	strh	r4, [r5, #0]
 8001ec8:	e7f7      	b.n	8001eba <WS2812B_CometEffect+0xc6>
            direction = 1;
 8001eca:	2201      	movs	r2, #1
 8001ecc:	701a      	strb	r2, [r3, #0]
 8001ece:	e7fa      	b.n	8001ec6 <WS2812B_CometEffect+0xd2>
 8001ed0:	20000108 	.word	0x20000108
 8001ed4:	20000010 	.word	0x20000010
 8001ed8:	20000134 	.word	0x20000134
 8001edc:	33333333 	.word	0x33333333
 8001ee0:	3feb3333 	.word	0x3feb3333
 8001ee4:	20000104 	.word	0x20000104
 8001ee8:	2000000d 	.word	0x2000000d

08001eec <WS2812B_FillEffect>:

// 2. FILL EFFECT - Fills the logo sections progressively
void WS2812B_FillEffect(void)
{
 8001eec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    static uint32_t lastUpdate = 0;
    static uint8_t fillPos = 0;
    static uint8_t fillState = 0; // 0=fill W, 1=fill R, 2=empty all

    if (HAL_GetTick() - lastUpdate < 100) return;
 8001eee:	f000 fa41 	bl	8002374 <HAL_GetTick>
 8001ef2:	4c29      	ldr	r4, [pc, #164]	@ (8001f98 <WS2812B_FillEffect+0xac>)
 8001ef4:	6823      	ldr	r3, [r4, #0]
 8001ef6:	1ac0      	subs	r0, r0, r3
 8001ef8:	2863      	cmp	r0, #99	@ 0x63
 8001efa:	d92a      	bls.n	8001f52 <WS2812B_FillEffect+0x66>
    lastUpdate = HAL_GetTick();
 8001efc:	f000 fa3a 	bl	8002374 <HAL_GetTick>

    globalBrightness = BASE_BRIGHTNESS;
 8001f00:	2264      	movs	r2, #100	@ 0x64
    lastUpdate = HAL_GetTick();
 8001f02:	6020      	str	r0, [r4, #0]

    // Always keep background with its base color
    for(int i = R_END + 1; i < LED_COUNT; i++) {
        currentColors[i] = WS2812B_Color(30, 30, 150);  // DARK BLUE background
 8001f04:	2796      	movs	r7, #150	@ 0x96
    for(int i = R_END + 1; i < LED_COUNT; i++) {
 8001f06:	241d      	movs	r4, #29
        currentColors[i] = WS2812B_Color(30, 30, 150);  // DARK BLUE background
 8001f08:	261e      	movs	r6, #30
    globalBrightness = BASE_BRIGHTNESS;
 8001f0a:	4b24      	ldr	r3, [pc, #144]	@ (8001f9c <WS2812B_FillEffect+0xb0>)
        currentColors[i] = WS2812B_Color(30, 30, 150);  // DARK BLUE background
 8001f0c:	4d24      	ldr	r5, [pc, #144]	@ (8001fa0 <WS2812B_FillEffect+0xb4>)
    globalBrightness = BASE_BRIGHTNESS;
 8001f0e:	701a      	strb	r2, [r3, #0]
        currentColors[i] = WS2812B_Color(30, 30, 150);  // DARK BLUE background
 8001f10:	003a      	movs	r2, r7
 8001f12:	0031      	movs	r1, r6
 8001f14:	0030      	movs	r0, r6
 8001f16:	f7ff fdab 	bl	8001a70 <WS2812B_Color>
 8001f1a:	00a3      	lsls	r3, r4, #2
    for(int i = R_END + 1; i < LED_COUNT; i++) {
 8001f1c:	3401      	adds	r4, #1
        currentColors[i] = WS2812B_Color(30, 30, 150);  // DARK BLUE background
 8001f1e:	50e8      	str	r0, [r5, r3]
    for(int i = R_END + 1; i < LED_COUNT; i++) {
 8001f20:	2c4c      	cmp	r4, #76	@ 0x4c
 8001f22:	d1f5      	bne.n	8001f10 <WS2812B_FillEffect+0x24>
    }

    switch(fillState) {
 8001f24:	4b1f      	ldr	r3, [pc, #124]	@ (8001fa4 <WS2812B_FillEffect+0xb8>)
 8001f26:	7819      	ldrb	r1, [r3, #0]
 8001f28:	2901      	cmp	r1, #1
 8001f2a:	d013      	beq.n	8001f54 <WS2812B_FillEffect+0x68>
 8001f2c:	2902      	cmp	r1, #2
 8001f2e:	d027      	beq.n	8001f80 <WS2812B_FillEffect+0x94>
 8001f30:	2900      	cmp	r1, #0
 8001f32:	d10c      	bne.n	8001f4e <WS2812B_FillEffect+0x62>
        case 0: // Fill W section sequentially (LEDs 0-19, excluding 20)
            if(fillPos < R_START) { // fillPos goes 0 to 19
 8001f34:	4e1c      	ldr	r6, [pc, #112]	@ (8001fa8 <WS2812B_FillEffect+0xbc>)
 8001f36:	7834      	ldrb	r4, [r6, #0]
 8001f38:	2c13      	cmp	r4, #19
 8001f3a:	d805      	bhi.n	8001f48 <WS2812B_FillEffect+0x5c>
                currentColors[W_START + fillPos] = WS2812B_Color(255, 0, 100); // Magenta
 8001f3c:	2264      	movs	r2, #100	@ 0x64
 8001f3e:	20ff      	movs	r0, #255	@ 0xff
            }
            break;

        case 2: // Empty all W and R sequentially (LEDs 0-28)
            if(fillPos <= R_END) {
                currentColors[W_START + fillPos] = WS2812B_Color(0, 0, 0); // Turn off
 8001f40:	f7ff fd96 	bl	8001a70 <WS2812B_Color>
 8001f44:	00a3      	lsls	r3, r4, #2
 8001f46:	e012      	b.n	8001f6e <WS2812B_FillEffect+0x82>
                fillState = 1;
 8001f48:	2201      	movs	r2, #1
                fillPos = 0;
 8001f4a:	7031      	strb	r1, [r6, #0]
                fillState = 1;
 8001f4c:	701a      	strb	r2, [r3, #0]
                fillPos = 0;
            }
            break;
    }

    WS2812B_SendToLEDs();
 8001f4e:	f7ff fe05 	bl	8001b5c <WS2812B_SendToLEDs>
}
 8001f52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            if(fillPos <= (R_END - R_START)) { // fillPos goes 0 to 8 (9 LEDs total)
 8001f54:	4e14      	ldr	r6, [pc, #80]	@ (8001fa8 <WS2812B_FillEffect+0xbc>)
 8001f56:	7834      	ldrb	r4, [r6, #0]
 8001f58:	2c08      	cmp	r4, #8
 8001f5a:	d80c      	bhi.n	8001f76 <WS2812B_FillEffect+0x8a>
                currentColors[R_START + fillPos] = WS2812B_Color(255, 255, 255); // White
 8001f5c:	22ff      	movs	r2, #255	@ 0xff
 8001f5e:	0011      	movs	r1, r2
 8001f60:	0010      	movs	r0, r2
 8001f62:	f7ff fd85 	bl	8001a70 <WS2812B_Color>
 8001f66:	0023      	movs	r3, r4
 8001f68:	3314      	adds	r3, #20
 8001f6a:	b2db      	uxtb	r3, r3
 8001f6c:	009b      	lsls	r3, r3, #2
                fillPos++;
 8001f6e:	3401      	adds	r4, #1
                currentColors[R_START + fillPos] = WS2812B_Color(255, 255, 255); // White
 8001f70:	50e8      	str	r0, [r5, r3]
                fillPos++;
 8001f72:	7034      	strb	r4, [r6, #0]
 8001f74:	e7eb      	b.n	8001f4e <WS2812B_FillEffect+0x62>
                fillState = 2;
 8001f76:	2202      	movs	r2, #2
 8001f78:	701a      	strb	r2, [r3, #0]
                fillPos = 0;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	7033      	strb	r3, [r6, #0]
 8001f7e:	e7e6      	b.n	8001f4e <WS2812B_FillEffect+0x62>
            if(fillPos <= R_END) {
 8001f80:	4e09      	ldr	r6, [pc, #36]	@ (8001fa8 <WS2812B_FillEffect+0xbc>)
                currentColors[W_START + fillPos] = WS2812B_Color(0, 0, 0); // Turn off
 8001f82:	2200      	movs	r2, #0
            if(fillPos <= R_END) {
 8001f84:	7834      	ldrb	r4, [r6, #0]
 8001f86:	2c1c      	cmp	r4, #28
 8001f88:	d802      	bhi.n	8001f90 <WS2812B_FillEffect+0xa4>
                currentColors[W_START + fillPos] = WS2812B_Color(0, 0, 0); // Turn off
 8001f8a:	0011      	movs	r1, r2
 8001f8c:	0010      	movs	r0, r2
 8001f8e:	e7d7      	b.n	8001f40 <WS2812B_FillEffect+0x54>
                fillState = 0;
 8001f90:	701a      	strb	r2, [r3, #0]
                fillPos = 0;
 8001f92:	7032      	strb	r2, [r6, #0]
 8001f94:	e7db      	b.n	8001f4e <WS2812B_FillEffect+0x62>
 8001f96:	46c0      	nop			@ (mov r8, r8)
 8001f98:	20000100 	.word	0x20000100
 8001f9c:	20000010 	.word	0x20000010
 8001fa0:	20000134 	.word	0x20000134
 8001fa4:	200000fd 	.word	0x200000fd
 8001fa8:	200000fc 	.word	0x200000fc

08001fac <WS2812B_ScannerEffect>:

// 3. SCANNER/KNIGHT RIDER EFFECT - Back and forth scanning
// SCANNER/KNIGHT RIDER EFFECT - W and R sections only
void WS2812B_ScannerEffect(void)
{
 8001fac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    static uint32_t lastUpdate = 0;
    static uint16_t scanPos = W_START;
    static uint8_t direction = 1; // 1 = forward, 0 = backward
    static uint8_t scanWidth = 3; // Width of the scanner beam

    if (HAL_GetTick() - lastUpdate < 50) return;
 8001fae:	f000 f9e1 	bl	8002374 <HAL_GetTick>
 8001fb2:	4c27      	ldr	r4, [pc, #156]	@ (8002050 <WS2812B_ScannerEffect+0xa4>)
 8001fb4:	6823      	ldr	r3, [r4, #0]
 8001fb6:	1ac0      	subs	r0, r0, r3
 8001fb8:	2831      	cmp	r0, #49	@ 0x31
 8001fba:	d93e      	bls.n	800203a <WS2812B_ScannerEffect+0x8e>
    lastUpdate = HAL_GetTick();
 8001fbc:	f000 f9da 	bl	8002374 <HAL_GetTick>

    globalBrightness = BASE_BRIGHTNESS;
 8001fc0:	2264      	movs	r2, #100	@ 0x64
    lastUpdate = HAL_GetTick();
 8001fc2:	6020      	str	r0, [r4, #0]

    // Clear W and R sections
    for(int i = W_START; i <= R_END; i++) {
 8001fc4:	2400      	movs	r4, #0
    globalBrightness = BASE_BRIGHTNESS;
 8001fc6:	4b23      	ldr	r3, [pc, #140]	@ (8002054 <WS2812B_ScannerEffect+0xa8>)
        currentColors[i] = WS2812B_Color(0, 0, 0);
 8001fc8:	4f23      	ldr	r7, [pc, #140]	@ (8002058 <WS2812B_ScannerEffect+0xac>)
    globalBrightness = BASE_BRIGHTNESS;
 8001fca:	701a      	strb	r2, [r3, #0]
        currentColors[i] = WS2812B_Color(0, 0, 0);
 8001fcc:	2200      	movs	r2, #0
 8001fce:	0011      	movs	r1, r2
 8001fd0:	0010      	movs	r0, r2
 8001fd2:	f7ff fd4d 	bl	8001a70 <WS2812B_Color>
 8001fd6:	00a3      	lsls	r3, r4, #2
    for(int i = W_START; i <= R_END; i++) {
 8001fd8:	3401      	adds	r4, #1
        currentColors[i] = WS2812B_Color(0, 0, 0);
 8001fda:	50f8      	str	r0, [r7, r3]
    for(int i = W_START; i <= R_END; i++) {
 8001fdc:	2c1d      	cmp	r4, #29
 8001fde:	d1f5      	bne.n	8001fcc <WS2812B_ScannerEffect+0x20>
    }

    // Always keep background with its base color
    for(int i = R_END + 1; i < LED_COUNT; i++) {
        currentColors[i] = WS2812B_Color(30, 30, 150);  // DARK BLUE background
 8001fe0:	2696      	movs	r6, #150	@ 0x96
 8001fe2:	251e      	movs	r5, #30
 8001fe4:	0032      	movs	r2, r6
 8001fe6:	0029      	movs	r1, r5
 8001fe8:	0028      	movs	r0, r5
 8001fea:	f7ff fd41 	bl	8001a70 <WS2812B_Color>
 8001fee:	00a3      	lsls	r3, r4, #2
    for(int i = R_END + 1; i < LED_COUNT; i++) {
 8001ff0:	3401      	adds	r4, #1
        currentColors[i] = WS2812B_Color(30, 30, 150);  // DARK BLUE background
 8001ff2:	50f8      	str	r0, [r7, r3]
    for(int i = R_END + 1; i < LED_COUNT; i++) {
 8001ff4:	2c4c      	cmp	r4, #76	@ 0x4c
 8001ff6:	d1f5      	bne.n	8001fe4 <WS2812B_ScannerEffect+0x38>
    }

    // Create scanner beam within W and R sections only
    for(uint8_t i = 0; i < scanWidth; i++) {
        uint16_t pos = scanPos + i;
 8001ff8:	4b18      	ldr	r3, [pc, #96]	@ (800205c <WS2812B_ScannerEffect+0xb0>)
 8001ffa:	25ff      	movs	r5, #255	@ 0xff
 8001ffc:	881c      	ldrh	r4, [r3, #0]
 8001ffe:	9301      	str	r3, [sp, #4]
 8002000:	0026      	movs	r6, r4
        if(pos >= W_START && pos <= R_END) { // Keep within W and R bounds
 8002002:	2e1c      	cmp	r6, #28
 8002004:	d806      	bhi.n	8002014 <WS2812B_ScannerEffect+0x68>
            uint8_t brightness = 255 - (i * 80); // Fade the tail
            currentColors[pos] = WS2812B_Color(brightness, 0, 0); // Red scanner
 8002006:	2200      	movs	r2, #0
 8002008:	0028      	movs	r0, r5
 800200a:	0011      	movs	r1, r2
 800200c:	f7ff fd30 	bl	8001a70 <WS2812B_Color>
 8002010:	00b3      	lsls	r3, r6, #2
 8002012:	50f8      	str	r0, [r7, r3]
    for(uint8_t i = 0; i < scanWidth; i++) {
 8002014:	3d50      	subs	r5, #80	@ 0x50
 8002016:	3601      	adds	r6, #1
 8002018:	b2ed      	uxtb	r5, r5
 800201a:	b2b6      	uxth	r6, r6
 800201c:	2d0f      	cmp	r5, #15
 800201e:	d1f0      	bne.n	8002002 <WS2812B_ScannerEffect+0x56>
        }
    }

    // Move scanner within W and R sections only
    if(direction) {
 8002020:	4b0f      	ldr	r3, [pc, #60]	@ (8002060 <WS2812B_ScannerEffect+0xb4>)
 8002022:	781a      	ldrb	r2, [r3, #0]
 8002024:	2a00      	cmp	r2, #0
 8002026:	d009      	beq.n	800203c <WS2812B_ScannerEffect+0x90>
        scanPos++;
 8002028:	9a01      	ldr	r2, [sp, #4]
 800202a:	3401      	adds	r4, #1
 800202c:	b2a4      	uxth	r4, r4
 800202e:	8014      	strh	r4, [r2, #0]
        if(scanPos >= (R_END - scanWidth + 1)) { // Reached end of R section
            direction = 0;
 8002030:	2200      	movs	r2, #0
        if(scanPos >= (R_END - scanWidth + 1)) { // Reached end of R section
 8002032:	2c19      	cmp	r4, #25
 8002034:	d809      	bhi.n	800204a <WS2812B_ScannerEffect+0x9e>
        } else { // Reached start of W section
            direction = 1;
        }
    }

    WS2812B_SendToLEDs();
 8002036:	f7ff fd91 	bl	8001b5c <WS2812B_SendToLEDs>
}
 800203a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
        if(scanPos > W_START) {
 800203c:	2c00      	cmp	r4, #0
 800203e:	d003      	beq.n	8002048 <WS2812B_ScannerEffect+0x9c>
            scanPos--;
 8002040:	9b01      	ldr	r3, [sp, #4]
 8002042:	3c01      	subs	r4, #1
 8002044:	801c      	strh	r4, [r3, #0]
 8002046:	e7f6      	b.n	8002036 <WS2812B_ScannerEffect+0x8a>
            direction = 1;
 8002048:	2201      	movs	r2, #1
 800204a:	701a      	strb	r2, [r3, #0]
 800204c:	e7f3      	b.n	8002036 <WS2812B_ScannerEffect+0x8a>
 800204e:	46c0      	nop			@ (mov r8, r8)
 8002050:	200000f8 	.word	0x200000f8
 8002054:	20000010 	.word	0x20000010
 8002058:	20000134 	.word	0x20000134
 800205c:	200000f4 	.word	0x200000f4
 8002060:	2000000c 	.word	0x2000000c

08002064 <WS2812B_ColorShiftEffect>:

// 4. COLOR SHIFT EFFECT - Smoothly shifts through colors
void WS2812B_ColorShiftEffect(void)
{
 8002064:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    static uint32_t lastUpdate = 0;
    static uint8_t hue = 0;

    if (HAL_GetTick() - lastUpdate < 40) return;
 8002066:	f000 f985 	bl	8002374 <HAL_GetTick>
 800206a:	4c1a      	ldr	r4, [pc, #104]	@ (80020d4 <WS2812B_ColorShiftEffect+0x70>)
 800206c:	6823      	ldr	r3, [r4, #0]
 800206e:	1ac0      	subs	r0, r0, r3
 8002070:	2827      	cmp	r0, #39	@ 0x27
 8002072:	d92e      	bls.n	80020d2 <WS2812B_ColorShiftEffect+0x6e>
    lastUpdate = HAL_GetTick();
 8002074:	f000 f97e 	bl	8002374 <HAL_GetTick>

    globalBrightness = BASE_BRIGHTNESS;
 8002078:	2264      	movs	r2, #100	@ 0x64
    lastUpdate = HAL_GetTick();
 800207a:	6020      	str	r0, [r4, #0]

    // W section
    for(int i = W_START; i <= W_END; i++) {
 800207c:	2400      	movs	r4, #0
    globalBrightness = BASE_BRIGHTNESS;
 800207e:	4b16      	ldr	r3, [pc, #88]	@ (80020d8 <WS2812B_ColorShiftEffect+0x74>)
        currentColors[i] = WS2812B_Wheel(hue);
 8002080:	4e16      	ldr	r6, [pc, #88]	@ (80020dc <WS2812B_ColorShiftEffect+0x78>)
    globalBrightness = BASE_BRIGHTNESS;
 8002082:	701a      	strb	r2, [r3, #0]
        currentColors[i] = WS2812B_Wheel(hue);
 8002084:	4b16      	ldr	r3, [pc, #88]	@ (80020e0 <WS2812B_ColorShiftEffect+0x7c>)
 8002086:	781d      	ldrb	r5, [r3, #0]
 8002088:	9301      	str	r3, [sp, #4]
 800208a:	0028      	movs	r0, r5
 800208c:	f7ff fe64 	bl	8001d58 <WS2812B_Wheel>
 8002090:	00a3      	lsls	r3, r4, #2
    for(int i = W_START; i <= W_END; i++) {
 8002092:	3401      	adds	r4, #1
        currentColors[i] = WS2812B_Wheel(hue);
 8002094:	50f0      	str	r0, [r6, r3]
    for(int i = W_START; i <= W_END; i++) {
 8002096:	2c15      	cmp	r4, #21
 8002098:	d1f7      	bne.n	800208a <WS2812B_ColorShiftEffect+0x26>
    }

    // R section - slightly offset hue
    for(int i = R_START; i <= R_END; i++) {
        currentColors[i] = WS2812B_Wheel(hue + 60);
 800209a:	002f      	movs	r7, r5
 800209c:	373c      	adds	r7, #60	@ 0x3c
    for(int i = R_START; i <= R_END; i++) {
 800209e:	3c01      	subs	r4, #1
        currentColors[i] = WS2812B_Wheel(hue + 60);
 80020a0:	b2ff      	uxtb	r7, r7
 80020a2:	0038      	movs	r0, r7
 80020a4:	f7ff fe58 	bl	8001d58 <WS2812B_Wheel>
 80020a8:	00a3      	lsls	r3, r4, #2
    for(int i = R_START; i <= R_END; i++) {
 80020aa:	3401      	adds	r4, #1
        currentColors[i] = WS2812B_Wheel(hue + 60);
 80020ac:	50f0      	str	r0, [r6, r3]
    for(int i = R_START; i <= R_END; i++) {
 80020ae:	2c1d      	cmp	r4, #29
 80020b0:	d1f7      	bne.n	80020a2 <WS2812B_ColorShiftEffect+0x3e>
    }

    // Background - different offset
    for(int i = R_END + 1; i < LED_COUNT; i++) {
        currentColors[i] = WS2812B_Wheel(hue + 120);
 80020b2:	002f      	movs	r7, r5
 80020b4:	3778      	adds	r7, #120	@ 0x78
 80020b6:	b2ff      	uxtb	r7, r7
 80020b8:	0038      	movs	r0, r7
 80020ba:	f7ff fe4d 	bl	8001d58 <WS2812B_Wheel>
 80020be:	00a3      	lsls	r3, r4, #2
    for(int i = R_END + 1; i < LED_COUNT; i++) {
 80020c0:	3401      	adds	r4, #1
        currentColors[i] = WS2812B_Wheel(hue + 120);
 80020c2:	50f0      	str	r0, [r6, r3]
    for(int i = R_END + 1; i < LED_COUNT; i++) {
 80020c4:	2c4c      	cmp	r4, #76	@ 0x4c
 80020c6:	d1f7      	bne.n	80020b8 <WS2812B_ColorShiftEffect+0x54>
    }

    hue += 2;
 80020c8:	9b01      	ldr	r3, [sp, #4]
 80020ca:	3502      	adds	r5, #2
 80020cc:	701d      	strb	r5, [r3, #0]
    WS2812B_SendToLEDs();
 80020ce:	f7ff fd45 	bl	8001b5c <WS2812B_SendToLEDs>
}
 80020d2:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80020d4:	200000f0 	.word	0x200000f0
 80020d8:	20000010 	.word	0x20000010
 80020dc:	20000134 	.word	0x20000134
 80020e0:	200000ec 	.word	0x200000ec

080020e4 <WS2812B_StrobeEffect>:

// 5. STROBE EFFECT - Alternating flash pattern
void WS2812B_StrobeEffect(void)
{
 80020e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020e6:	b085      	sub	sp, #20
    static uint32_t lastUpdate = 0;
    static uint8_t strobeState = 0;
    static uint8_t strobeCount = 0;

    if (HAL_GetTick() - lastUpdate < 150) return;
 80020e8:	f000 f944 	bl	8002374 <HAL_GetTick>
 80020ec:	4c2f      	ldr	r4, [pc, #188]	@ (80021ac <WS2812B_StrobeEffect+0xc8>)
 80020ee:	6823      	ldr	r3, [r4, #0]
 80020f0:	1ac0      	subs	r0, r0, r3
 80020f2:	2895      	cmp	r0, #149	@ 0x95
 80020f4:	d940      	bls.n	8002178 <WS2812B_StrobeEffect+0x94>
    lastUpdate = HAL_GetTick();
 80020f6:	f000 f93d 	bl	8002374 <HAL_GetTick>

    strobeCount++;
    globalBrightness = BASE_BRIGHTNESS * 2;
 80020fa:	22c8      	movs	r2, #200	@ 0xc8
    strobeCount++;
 80020fc:	4f2c      	ldr	r7, [pc, #176]	@ (80021b0 <WS2812B_StrobeEffect+0xcc>)
 80020fe:	4d2d      	ldr	r5, [pc, #180]	@ (80021b4 <WS2812B_StrobeEffect+0xd0>)
 8002100:	783b      	ldrb	r3, [r7, #0]
    lastUpdate = HAL_GetTick();
 8002102:	6020      	str	r0, [r4, #0]
    strobeCount++;
 8002104:	3301      	adds	r3, #1
 8002106:	b2db      	uxtb	r3, r3
 8002108:	9302      	str	r3, [sp, #8]
 800210a:	703b      	strb	r3, [r7, #0]
    globalBrightness = BASE_BRIGHTNESS * 2;
 800210c:	4b2a      	ldr	r3, [pc, #168]	@ (80021b8 <WS2812B_StrobeEffect+0xd4>)
 800210e:	701a      	strb	r2, [r3, #0]

    if(strobeState == 0) {
 8002110:	4b2a      	ldr	r3, [pc, #168]	@ (80021bc <WS2812B_StrobeEffect+0xd8>)
 8002112:	9303      	str	r3, [sp, #12]
 8002114:	781b      	ldrb	r3, [r3, #0]
 8002116:	9301      	str	r3, [sp, #4]
 8002118:	2b00      	cmp	r3, #0
 800211a:	d12f      	bne.n	800217c <WS2812B_StrobeEffect+0x98>
        // Flash W section only (LEDs 0-19)
        for(int i = W_START; i < R_START; i++) {  // Changed <= to <
 800211c:	001c      	movs	r4, r3
            currentColors[i] = WS2812B_Color(255, 0, 100);
 800211e:	26ff      	movs	r6, #255	@ 0xff
 8002120:	2264      	movs	r2, #100	@ 0x64
 8002122:	2100      	movs	r1, #0
 8002124:	0030      	movs	r0, r6
 8002126:	f7ff fca3 	bl	8001a70 <WS2812B_Color>
 800212a:	00a3      	lsls	r3, r4, #2
        for(int i = W_START; i < R_START; i++) {  // Changed <= to <
 800212c:	3401      	adds	r4, #1
            currentColors[i] = WS2812B_Color(255, 0, 100);
 800212e:	50e8      	str	r0, [r5, r3]
        for(int i = W_START; i < R_START; i++) {  // Changed <= to <
 8002130:	2c14      	cmp	r4, #20
 8002132:	d1f5      	bne.n	8002120 <WS2812B_StrobeEffect+0x3c>
        }
        // Flash R section (LEDs 20-28)
        for(int i = R_START; i <= R_END; i++) {
            currentColors[i] = WS2812B_Color(0, 0, 0);  // Turn off R
 8002134:	2200      	movs	r2, #0
 8002136:	0011      	movs	r1, r2
 8002138:	0010      	movs	r0, r2
 800213a:	f7ff fc99 	bl	8001a70 <WS2812B_Color>
 800213e:	00a3      	lsls	r3, r4, #2
        for(int i = R_START; i <= R_END; i++) {
 8002140:	3401      	adds	r4, #1
            currentColors[i] = WS2812B_Color(0, 0, 0);  // Turn off R
 8002142:	50e8      	str	r0, [r5, r3]
        for(int i = R_START; i <= R_END; i++) {
 8002144:	2c1d      	cmp	r4, #29
 8002146:	d1f5      	bne.n	8002134 <WS2812B_StrobeEffect+0x50>
        }
    } else {
        // Turn off W section (LEDs 0-19)
        for(int i = W_START; i < R_START; i++) {  // Changed <= to <
 8002148:	241d      	movs	r4, #29
        }
    }

    // Keep background dim
    for(int i = R_END + 1; i < LED_COUNT; i++) {
        currentColors[i] = WS2812B_Color(10, 10, 50);
 800214a:	260a      	movs	r6, #10
 800214c:	2232      	movs	r2, #50	@ 0x32
 800214e:	0031      	movs	r1, r6
 8002150:	0030      	movs	r0, r6
 8002152:	f7ff fc8d 	bl	8001a70 <WS2812B_Color>
 8002156:	00a3      	lsls	r3, r4, #2
    for(int i = R_END + 1; i < LED_COUNT; i++) {
 8002158:	3401      	adds	r4, #1
        currentColors[i] = WS2812B_Color(10, 10, 50);
 800215a:	50e8      	str	r0, [r5, r3]
    for(int i = R_END + 1; i < LED_COUNT; i++) {
 800215c:	2c4c      	cmp	r4, #76	@ 0x4c
 800215e:	d1f5      	bne.n	800214c <WS2812B_StrobeEffect+0x68>
    }

    if(strobeCount >= 4) { // Flash 4 times then switch
 8002160:	9b02      	ldr	r3, [sp, #8]
 8002162:	2b03      	cmp	r3, #3
 8002164:	d906      	bls.n	8002174 <WS2812B_StrobeEffect+0x90>
        strobeState = 1 - strobeState;
 8002166:	2301      	movs	r3, #1
 8002168:	9a01      	ldr	r2, [sp, #4]
 800216a:	1a9b      	subs	r3, r3, r2
 800216c:	9a03      	ldr	r2, [sp, #12]
 800216e:	7013      	strb	r3, [r2, #0]
        strobeCount = 0;
 8002170:	2300      	movs	r3, #0
 8002172:	703b      	strb	r3, [r7, #0]
    }

    WS2812B_SendToLEDs();
 8002174:	f7ff fcf2 	bl	8001b5c <WS2812B_SendToLEDs>
}
 8002178:	b005      	add	sp, #20
 800217a:	bdf0      	pop	{r4, r5, r6, r7, pc}
        for(int i = W_START; i < R_START; i++) {  // Changed <= to <
 800217c:	2400      	movs	r4, #0
            currentColors[i] = WS2812B_Color(0, 0, 0);
 800217e:	2200      	movs	r2, #0
 8002180:	0011      	movs	r1, r2
 8002182:	0010      	movs	r0, r2
 8002184:	f7ff fc74 	bl	8001a70 <WS2812B_Color>
 8002188:	00a3      	lsls	r3, r4, #2
        for(int i = W_START; i < R_START; i++) {  // Changed <= to <
 800218a:	3401      	adds	r4, #1
            currentColors[i] = WS2812B_Color(0, 0, 0);
 800218c:	50e8      	str	r0, [r5, r3]
        for(int i = W_START; i < R_START; i++) {  // Changed <= to <
 800218e:	2c14      	cmp	r4, #20
 8002190:	d1f5      	bne.n	800217e <WS2812B_StrobeEffect+0x9a>
            currentColors[i] = WS2812B_Color(255, 255, 255);  // Turn on R
 8002192:	26ff      	movs	r6, #255	@ 0xff
 8002194:	0032      	movs	r2, r6
 8002196:	0031      	movs	r1, r6
 8002198:	0030      	movs	r0, r6
 800219a:	f7ff fc69 	bl	8001a70 <WS2812B_Color>
 800219e:	00a3      	lsls	r3, r4, #2
        for(int i = R_START; i <= R_END; i++) {
 80021a0:	3401      	adds	r4, #1
            currentColors[i] = WS2812B_Color(255, 255, 255);  // Turn on R
 80021a2:	50e8      	str	r0, [r5, r3]
        for(int i = R_START; i <= R_END; i++) {
 80021a4:	2c1d      	cmp	r4, #29
 80021a6:	d1f5      	bne.n	8002194 <WS2812B_StrobeEffect+0xb0>
 80021a8:	e7ce      	b.n	8002148 <WS2812B_StrobeEffect+0x64>
 80021aa:	46c0      	nop			@ (mov r8, r8)
 80021ac:	200000e8 	.word	0x200000e8
 80021b0:	200000e5 	.word	0x200000e5
 80021b4:	20000134 	.word	0x20000134
 80021b8:	20000010 	.word	0x20000010
 80021bc:	200000e4 	.word	0x200000e4

080021c0 <ws_random_byte>:
}

uint32_t ws_random_byte(uint32_t max)
{
    static uint32_t seed = 1;
    seed = seed * 1664525 + 1013904223;
 80021c0:	4a06      	ldr	r2, [pc, #24]	@ (80021dc <ws_random_byte+0x1c>)
{
 80021c2:	0001      	movs	r1, r0
    seed = seed * 1664525 + 1013904223;
 80021c4:	4b06      	ldr	r3, [pc, #24]	@ (80021e0 <ws_random_byte+0x20>)
 80021c6:	6810      	ldr	r0, [r2, #0]
{
 80021c8:	b510      	push	{r4, lr}
    seed = seed * 1664525 + 1013904223;
 80021ca:	4343      	muls	r3, r0
 80021cc:	4805      	ldr	r0, [pc, #20]	@ (80021e4 <ws_random_byte+0x24>)
 80021ce:	181b      	adds	r3, r3, r0
 80021d0:	6013      	str	r3, [r2, #0]
    return (seed >> 16) % max;
 80021d2:	0c18      	lsrs	r0, r3, #16
 80021d4:	f7fe f828 	bl	8000228 <__aeabi_uidivmod>
 80021d8:	0008      	movs	r0, r1
}
 80021da:	bd10      	pop	{r4, pc}
 80021dc:	20000008 	.word	0x20000008
 80021e0:	0019660d 	.word	0x0019660d
 80021e4:	3c6ef35f 	.word	0x3c6ef35f

080021e8 <WS2812B_SparkleEffect>:
{
 80021e8:	b570      	push	{r4, r5, r6, lr}
    if (HAL_GetTick() - lastSparkle < 150) return;
 80021ea:	f000 f8c3 	bl	8002374 <HAL_GetTick>
 80021ee:	4c13      	ldr	r4, [pc, #76]	@ (800223c <WS2812B_SparkleEffect+0x54>)
 80021f0:	6823      	ldr	r3, [r4, #0]
 80021f2:	1ac0      	subs	r0, r0, r3
 80021f4:	2895      	cmp	r0, #149	@ 0x95
 80021f6:	d91c      	bls.n	8002232 <WS2812B_SparkleEffect+0x4a>
    lastSparkle = HAL_GetTick();
 80021f8:	f000 f8bc 	bl	8002374 <HAL_GetTick>
    globalBrightness = BASE_BRIGHTNESS;
 80021fc:	2264      	movs	r2, #100	@ 0x64
 80021fe:	4b10      	ldr	r3, [pc, #64]	@ (8002240 <WS2812B_SparkleEffect+0x58>)
    if (sparkleState == 0) {
 8002200:	4d10      	ldr	r5, [pc, #64]	@ (8002244 <WS2812B_SparkleEffect+0x5c>)
    globalBrightness = BASE_BRIGHTNESS;
 8002202:	701a      	strb	r2, [r3, #0]
    if (sparkleState == 0) {
 8002204:	782b      	ldrb	r3, [r5, #0]
    lastSparkle = HAL_GetTick();
 8002206:	6020      	str	r0, [r4, #0]
    if (sparkleState == 0) {
 8002208:	2b00      	cmp	r3, #0
 800220a:	d113      	bne.n	8002234 <WS2812B_SparkleEffect+0x4c>
        WS2812B_SetLogoColors();
 800220c:	f7ff fcd4 	bl	8001bb8 <WS2812B_SetLogoColors>
        sparklePixel = W_START + ws_random_byte(W_END - W_START + 1);
 8002210:	2015      	movs	r0, #21
 8002212:	f7ff ffd5 	bl	80021c0 <ws_random_byte>
        currentColors[sparklePixel] = WS2812B_Color(255, 255, 255);
 8002216:	22ff      	movs	r2, #255	@ 0xff
        sparklePixel = W_START + ws_random_byte(W_END - W_START + 1);
 8002218:	0004      	movs	r4, r0
        currentColors[sparklePixel] = WS2812B_Color(255, 255, 255);
 800221a:	0011      	movs	r1, r2
 800221c:	0010      	movs	r0, r2
 800221e:	f7ff fc27 	bl	8001a70 <WS2812B_Color>
 8002222:	b2a4      	uxth	r4, r4
 8002224:	4b08      	ldr	r3, [pc, #32]	@ (8002248 <WS2812B_SparkleEffect+0x60>)
 8002226:	00a4      	lsls	r4, r4, #2
 8002228:	5118      	str	r0, [r3, r4]
        sparkleState = 1;
 800222a:	2301      	movs	r3, #1
 800222c:	702b      	strb	r3, [r5, #0]
    WS2812B_SendToLEDs();
 800222e:	f7ff fc95 	bl	8001b5c <WS2812B_SendToLEDs>
}
 8002232:	bd70      	pop	{r4, r5, r6, pc}
        WS2812B_SetLogoColors();
 8002234:	f7ff fcc0 	bl	8001bb8 <WS2812B_SetLogoColors>
 8002238:	2300      	movs	r3, #0
 800223a:	e7f7      	b.n	800222c <WS2812B_SparkleEffect+0x44>
 800223c:	20000128 	.word	0x20000128
 8002240:	20000010 	.word	0x20000010
 8002244:	20000124 	.word	0x20000124
 8002248:	20000134 	.word	0x20000134

0800224c <WS2812B_RunEffect>:
    switch(mode) {
 800224c:	3801      	subs	r0, #1
{
 800224e:	b510      	push	{r4, lr}
    switch(mode) {
 8002250:	2809      	cmp	r0, #9
 8002252:	d808      	bhi.n	8002266 <WS2812B_RunEffect+0x1a>
 8002254:	f7fd ff58 	bl	8000108 <__gnu_thumb1_case_uqi>
 8002258:	0e0b0805 	.word	0x0e0b0805
 800225c:	1a171411 	.word	0x1a171411
 8002260:	201d      	.short	0x201d
            WS2812B_BreatheEffect();
 8002262:	f7ff fce1 	bl	8001c28 <WS2812B_BreatheEffect>
}
 8002266:	bd10      	pop	{r4, pc}
            WS2812B_SparkleEffect();
 8002268:	f7ff ffbe 	bl	80021e8 <WS2812B_SparkleEffect>
            break;
 800226c:	e7fb      	b.n	8002266 <WS2812B_RunEffect+0x1a>
            WS2812B_WaveEffect();
 800226e:	f7ff fd09 	bl	8001c84 <WS2812B_WaveEffect>
            break;
 8002272:	e7f8      	b.n	8002266 <WS2812B_RunEffect+0x1a>
            WS2812B_PulseEffect();
 8002274:	f7ff fd4a 	bl	8001d0c <WS2812B_PulseEffect>
            break;
 8002278:	e7f5      	b.n	8002266 <WS2812B_RunEffect+0x1a>
            WS2812B_RainbowEffect();
 800227a:	f7ff fd91 	bl	8001da0 <WS2812B_RainbowEffect>
            break;
 800227e:	e7f2      	b.n	8002266 <WS2812B_RunEffect+0x1a>
            WS2812B_CometEffect();
 8002280:	f7ff fdb8 	bl	8001df4 <WS2812B_CometEffect>
            break;
 8002284:	e7ef      	b.n	8002266 <WS2812B_RunEffect+0x1a>
            WS2812B_FillEffect();
 8002286:	f7ff fe31 	bl	8001eec <WS2812B_FillEffect>
            break;
 800228a:	e7ec      	b.n	8002266 <WS2812B_RunEffect+0x1a>
            WS2812B_ScannerEffect();
 800228c:	f7ff fe8e 	bl	8001fac <WS2812B_ScannerEffect>
            break;
 8002290:	e7e9      	b.n	8002266 <WS2812B_RunEffect+0x1a>
            WS2812B_ColorShiftEffect();
 8002292:	f7ff fee7 	bl	8002064 <WS2812B_ColorShiftEffect>
            break;
 8002296:	e7e6      	b.n	8002266 <WS2812B_RunEffect+0x1a>
            WS2812B_StrobeEffect();
 8002298:	f7ff ff24 	bl	80020e4 <WS2812B_StrobeEffect>
}
 800229c:	e7e3      	b.n	8002266 <WS2812B_RunEffect+0x1a>
	...

080022a0 <Reset_Handler>:
 80022a0:	480d      	ldr	r0, [pc, #52]	@ (80022d8 <LoopForever+0x2>)
 80022a2:	4685      	mov	sp, r0
 80022a4:	f7ff fbe2 	bl	8001a6c <SystemInit>
 80022a8:	480c      	ldr	r0, [pc, #48]	@ (80022dc <LoopForever+0x6>)
 80022aa:	490d      	ldr	r1, [pc, #52]	@ (80022e0 <LoopForever+0xa>)
 80022ac:	4a0d      	ldr	r2, [pc, #52]	@ (80022e4 <LoopForever+0xe>)
 80022ae:	2300      	movs	r3, #0
 80022b0:	e002      	b.n	80022b8 <LoopCopyDataInit>

080022b2 <CopyDataInit>:
 80022b2:	58d4      	ldr	r4, [r2, r3]
 80022b4:	50c4      	str	r4, [r0, r3]
 80022b6:	3304      	adds	r3, #4

080022b8 <LoopCopyDataInit>:
 80022b8:	18c4      	adds	r4, r0, r3
 80022ba:	428c      	cmp	r4, r1
 80022bc:	d3f9      	bcc.n	80022b2 <CopyDataInit>
 80022be:	4a0a      	ldr	r2, [pc, #40]	@ (80022e8 <LoopForever+0x12>)
 80022c0:	4c0a      	ldr	r4, [pc, #40]	@ (80022ec <LoopForever+0x16>)
 80022c2:	2300      	movs	r3, #0
 80022c4:	e001      	b.n	80022ca <LoopFillZerobss>

080022c6 <FillZerobss>:
 80022c6:	6013      	str	r3, [r2, #0]
 80022c8:	3204      	adds	r2, #4

080022ca <LoopFillZerobss>:
 80022ca:	42a2      	cmp	r2, r4
 80022cc:	d3fb      	bcc.n	80022c6 <FillZerobss>
 80022ce:	f001 fb3f 	bl	8003950 <__libc_init_array>
 80022d2:	f7ff fa85 	bl	80017e0 <main>

080022d6 <LoopForever>:
 80022d6:	e7fe      	b.n	80022d6 <LoopForever>
 80022d8:	20001000 	.word	0x20001000
 80022dc:	20000000 	.word	0x20000000
 80022e0:	20000018 	.word	0x20000018
 80022e4:	080039f0 	.word	0x080039f0
 80022e8:	20000018 	.word	0x20000018
 80022ec:	200009e0 	.word	0x200009e0

080022f0 <ADC1_IRQHandler>:
 80022f0:	e7fe      	b.n	80022f0 <ADC1_IRQHandler>
	...

080022f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022f4:	b570      	push	{r4, r5, r6, lr}
 80022f6:	0005      	movs	r5, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80022f8:	20fa      	movs	r0, #250	@ 0xfa
 80022fa:	4b0d      	ldr	r3, [pc, #52]	@ (8002330 <HAL_InitTick+0x3c>)
 80022fc:	0080      	lsls	r0, r0, #2
 80022fe:	7819      	ldrb	r1, [r3, #0]
 8002300:	f7fd ff0c 	bl	800011c <__udivsi3>
 8002304:	4c0b      	ldr	r4, [pc, #44]	@ (8002334 <HAL_InitTick+0x40>)
 8002306:	0001      	movs	r1, r0
 8002308:	6820      	ldr	r0, [r4, #0]
 800230a:	f7fd ff07 	bl	800011c <__udivsi3>
 800230e:	f000 f87f 	bl	8002410 <HAL_SYSTICK_Config>
 8002312:	0004      	movs	r4, r0
  {
    return HAL_ERROR;
 8002314:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002316:	2c00      	cmp	r4, #0
 8002318:	d109      	bne.n	800232e <HAL_InitTick+0x3a>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800231a:	2d03      	cmp	r5, #3
 800231c:	d807      	bhi.n	800232e <HAL_InitTick+0x3a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800231e:	3802      	subs	r0, #2
 8002320:	0022      	movs	r2, r4
 8002322:	0029      	movs	r1, r5
 8002324:	f000 f83e 	bl	80023a4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002328:	0020      	movs	r0, r4
 800232a:	4b03      	ldr	r3, [pc, #12]	@ (8002338 <HAL_InitTick+0x44>)
 800232c:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
}
 800232e:	bd70      	pop	{r4, r5, r6, pc}
 8002330:	20000011 	.word	0x20000011
 8002334:	20000004 	.word	0x20000004
 8002338:	20000014 	.word	0x20000014

0800233c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800233c:	2310      	movs	r3, #16
 800233e:	4a06      	ldr	r2, [pc, #24]	@ (8002358 <HAL_Init+0x1c>)
{
 8002340:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002342:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8002344:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002346:	430b      	orrs	r3, r1
 8002348:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 800234a:	f7ff ffd3 	bl	80022f4 <HAL_InitTick>
  HAL_MspInit();
 800234e:	f7ff fafb 	bl	8001948 <HAL_MspInit>
}
 8002352:	2000      	movs	r0, #0
 8002354:	bd10      	pop	{r4, pc}
 8002356:	46c0      	nop			@ (mov r8, r8)
 8002358:	40022000 	.word	0x40022000

0800235c <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800235c:	4a03      	ldr	r2, [pc, #12]	@ (800236c <HAL_IncTick+0x10>)
 800235e:	4b04      	ldr	r3, [pc, #16]	@ (8002370 <HAL_IncTick+0x14>)
 8002360:	6811      	ldr	r1, [r2, #0]
 8002362:	781b      	ldrb	r3, [r3, #0]
 8002364:	185b      	adds	r3, r3, r1
 8002366:	6013      	str	r3, [r2, #0]
}
 8002368:	4770      	bx	lr
 800236a:	46c0      	nop			@ (mov r8, r8)
 800236c:	200009b8 	.word	0x200009b8
 8002370:	20000011 	.word	0x20000011

08002374 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002374:	4b01      	ldr	r3, [pc, #4]	@ (800237c <HAL_GetTick+0x8>)
 8002376:	6818      	ldr	r0, [r3, #0]
}
 8002378:	4770      	bx	lr
 800237a:	46c0      	nop			@ (mov r8, r8)
 800237c:	200009b8 	.word	0x200009b8

08002380 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002380:	b570      	push	{r4, r5, r6, lr}
 8002382:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002384:	f7ff fff6 	bl	8002374 <HAL_GetTick>
 8002388:	0005      	movs	r5, r0
  uint32_t wait = Delay;
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800238a:	1c63      	adds	r3, r4, #1
 800238c:	d002      	beq.n	8002394 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800238e:	4b04      	ldr	r3, [pc, #16]	@ (80023a0 <HAL_Delay+0x20>)
 8002390:	781b      	ldrb	r3, [r3, #0]
 8002392:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002394:	f7ff ffee 	bl	8002374 <HAL_GetTick>
 8002398:	1b40      	subs	r0, r0, r5
 800239a:	42a0      	cmp	r0, r4
 800239c:	d3fa      	bcc.n	8002394 <HAL_Delay+0x14>
  {
  }
}
 800239e:	bd70      	pop	{r4, r5, r6, pc}
 80023a0:	20000011 	.word	0x20000011

080023a4 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023a4:	b510      	push	{r4, lr}
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80023a6:	24ff      	movs	r4, #255	@ 0xff
 80023a8:	2203      	movs	r2, #3
 80023aa:	000b      	movs	r3, r1
 80023ac:	0021      	movs	r1, r4
 80023ae:	4002      	ands	r2, r0
 80023b0:	00d2      	lsls	r2, r2, #3
 80023b2:	4091      	lsls	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80023b4:	019b      	lsls	r3, r3, #6
 80023b6:	4023      	ands	r3, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80023b8:	43c9      	mvns	r1, r1
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80023ba:	4093      	lsls	r3, r2
  if ((int32_t)(IRQn) >= 0)
 80023bc:	2800      	cmp	r0, #0
 80023be:	db0a      	blt.n	80023d6 <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80023c0:	24c0      	movs	r4, #192	@ 0xc0
 80023c2:	4a0b      	ldr	r2, [pc, #44]	@ (80023f0 <HAL_NVIC_SetPriority+0x4c>)
 80023c4:	0880      	lsrs	r0, r0, #2
 80023c6:	0080      	lsls	r0, r0, #2
 80023c8:	1880      	adds	r0, r0, r2
 80023ca:	00a4      	lsls	r4, r4, #2
 80023cc:	5902      	ldr	r2, [r0, r4]
 80023ce:	400a      	ands	r2, r1
 80023d0:	4313      	orrs	r3, r2
 80023d2:	5103      	str	r3, [r0, r4]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 80023d4:	bd10      	pop	{r4, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80023d6:	220f      	movs	r2, #15
 80023d8:	4010      	ands	r0, r2
 80023da:	3808      	subs	r0, #8
 80023dc:	4a05      	ldr	r2, [pc, #20]	@ (80023f4 <HAL_NVIC_SetPriority+0x50>)
 80023de:	0880      	lsrs	r0, r0, #2
 80023e0:	0080      	lsls	r0, r0, #2
 80023e2:	1880      	adds	r0, r0, r2
 80023e4:	69c2      	ldr	r2, [r0, #28]
 80023e6:	4011      	ands	r1, r2
 80023e8:	4319      	orrs	r1, r3
 80023ea:	61c1      	str	r1, [r0, #28]
 80023ec:	e7f2      	b.n	80023d4 <HAL_NVIC_SetPriority+0x30>
 80023ee:	46c0      	nop			@ (mov r8, r8)
 80023f0:	e000e100 	.word	0xe000e100
 80023f4:	e000ed00 	.word	0xe000ed00

080023f8 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80023f8:	2800      	cmp	r0, #0
 80023fa:	db05      	blt.n	8002408 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023fc:	231f      	movs	r3, #31
 80023fe:	4018      	ands	r0, r3
 8002400:	3b1e      	subs	r3, #30
 8002402:	4083      	lsls	r3, r0
 8002404:	4a01      	ldr	r2, [pc, #4]	@ (800240c <HAL_NVIC_EnableIRQ+0x14>)
 8002406:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002408:	4770      	bx	lr
 800240a:	46c0      	nop			@ (mov r8, r8)
 800240c:	e000e100 	.word	0xe000e100

08002410 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002410:	2280      	movs	r2, #128	@ 0x80
 8002412:	1e43      	subs	r3, r0, #1
 8002414:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 8002416:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002418:	4293      	cmp	r3, r2
 800241a:	d20d      	bcs.n	8002438 <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800241c:	21c0      	movs	r1, #192	@ 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800241e:	4a07      	ldr	r2, [pc, #28]	@ (800243c <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002420:	4807      	ldr	r0, [pc, #28]	@ (8002440 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002422:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002424:	6a03      	ldr	r3, [r0, #32]
 8002426:	0609      	lsls	r1, r1, #24
 8002428:	021b      	lsls	r3, r3, #8
 800242a:	0a1b      	lsrs	r3, r3, #8
 800242c:	430b      	orrs	r3, r1
 800242e:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002430:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002432:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002434:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002436:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8002438:	4770      	bx	lr
 800243a:	46c0      	nop			@ (mov r8, r8)
 800243c:	e000e010 	.word	0xe000e010
 8002440:	e000ed00 	.word	0xe000ed00

08002444 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002444:	b570      	push	{r4, r5, r6, lr}
 8002446:	0004      	movs	r4, r0
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if (NULL == hdma)
  {
    return HAL_ERROR;
 8002448:	2001      	movs	r0, #1
  if (NULL == hdma)
 800244a:	2c00      	cmp	r4, #0
 800244c:	d024      	beq.n	8002498 <HAL_DMA_Init+0x54>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800244e:	2302      	movs	r3, #2
 8002450:	1ca5      	adds	r5, r4, #2
 8002452:	77eb      	strb	r3, [r5, #31]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002454:	6820      	ldr	r0, [r4, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002456:	4b11      	ldr	r3, [pc, #68]	@ (800249c <HAL_DMA_Init+0x58>)
  tmp = hdma->Instance->CCR;
 8002458:	6802      	ldr	r2, [r0, #0]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800245a:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800245c:	401a      	ands	r2, r3
  tmp |=  hdma->Init.Direction        |
 800245e:	6863      	ldr	r3, [r4, #4]
 8002460:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002462:	68e1      	ldr	r1, [r4, #12]
 8002464:	430b      	orrs	r3, r1
 8002466:	6921      	ldr	r1, [r4, #16]
 8002468:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800246a:	6961      	ldr	r1, [r4, #20]
 800246c:	430b      	orrs	r3, r1
 800246e:	69a1      	ldr	r1, [r4, #24]
 8002470:	430b      	orrs	r3, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8002472:	69e1      	ldr	r1, [r4, #28]
 8002474:	430b      	orrs	r3, r1
  tmp |=  hdma->Init.Direction        |
 8002476:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002478:	6003      	str	r3, [r0, #0]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800247a:	4b09      	ldr	r3, [pc, #36]	@ (80024a0 <HAL_DMA_Init+0x5c>)
 800247c:	2114      	movs	r1, #20
 800247e:	18c0      	adds	r0, r0, r3
 8002480:	f7fd fe4c 	bl	800011c <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 8002484:	4b07      	ldr	r3, [pc, #28]	@ (80024a4 <HAL_DMA_Init+0x60>)
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002486:	0080      	lsls	r0, r0, #2
 8002488:	6420      	str	r0, [r4, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800248a:	63e3      	str	r3, [r4, #60]	@ 0x3c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800248c:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 800248e:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002490:	63a0      	str	r0, [r4, #56]	@ 0x38
  hdma->Lock = HAL_UNLOCKED;
 8002492:	18e4      	adds	r4, r4, r3
  hdma->State = HAL_DMA_STATE_READY;
 8002494:	77eb      	strb	r3, [r5, #31]
  hdma->Lock = HAL_UNLOCKED;
 8002496:	77e0      	strb	r0, [r4, #31]
}
 8002498:	bd70      	pop	{r4, r5, r6, pc}
 800249a:	46c0      	nop			@ (mov r8, r8)
 800249c:	ffffc00f 	.word	0xffffc00f
 80024a0:	bffdfff8 	.word	0xbffdfff8
 80024a4:	40020000 	.word	0x40020000

080024a8 <HAL_DMA_Start_IT>:
{
 80024a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 80024aa:	1c44      	adds	r4, r0, #1
{
 80024ac:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hdma);
 80024ae:	7fe5      	ldrb	r5, [r4, #31]
 80024b0:	2d01      	cmp	r5, #1
 80024b2:	d033      	beq.n	800251c <HAL_DMA_Start_IT+0x74>
 80024b4:	2501      	movs	r5, #1
  if (HAL_DMA_STATE_READY == hdma->State)
 80024b6:	1c87      	adds	r7, r0, #2
  __HAL_LOCK(hdma);
 80024b8:	77e5      	strb	r5, [r4, #31]
  if (HAL_DMA_STATE_READY == hdma->State)
 80024ba:	7ffd      	ldrb	r5, [r7, #31]
 80024bc:	2600      	movs	r6, #0
 80024be:	46ac      	mov	ip, r5
 80024c0:	4663      	mov	r3, ip
 80024c2:	b2ed      	uxtb	r5, r5
 80024c4:	2b01      	cmp	r3, #1
 80024c6:	d128      	bne.n	800251a <HAL_DMA_Start_IT+0x72>
    hdma->State = HAL_DMA_STATE_BUSY;
 80024c8:	2402      	movs	r4, #2
 80024ca:	77fc      	strb	r4, [r7, #31]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80024cc:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80024ce:	6386      	str	r6, [r0, #56]	@ 0x38
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80024d0:	6826      	ldr	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80024d2:	6c07      	ldr	r7, [r0, #64]	@ 0x40
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80024d4:	43ae      	bics	r6, r5
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80024d6:	40bd      	lsls	r5, r7
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80024d8:	6026      	str	r6, [r4, #0]
  hdma->Instance->CNDTR = DataLength;
 80024da:	9b01      	ldr	r3, [sp, #4]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80024dc:	6bc6      	ldr	r6, [r0, #60]	@ 0x3c
 80024de:	6075      	str	r5, [r6, #4]
  hdma->Instance->CNDTR = DataLength;
 80024e0:	6063      	str	r3, [r4, #4]
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80024e2:	6843      	ldr	r3, [r0, #4]
 80024e4:	2b10      	cmp	r3, #16
 80024e6:	d10e      	bne.n	8002506 <HAL_DMA_Start_IT+0x5e>
    hdma->Instance->CPAR = DstAddress;
 80024e8:	60a2      	str	r2, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80024ea:	60e1      	str	r1, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 80024ec:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80024ee:	6822      	ldr	r2, [r4, #0]
    if (NULL != hdma->XferHalfCpltCallback)
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d00b      	beq.n	800250c <HAL_DMA_Start_IT+0x64>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80024f4:	230e      	movs	r3, #14
 80024f6:	4313      	orrs	r3, r2
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80024f8:	6023      	str	r3, [r4, #0]
    hdma->Instance->CCR |= DMA_CCR_EN;
 80024fa:	2301      	movs	r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 80024fc:	2000      	movs	r0, #0
    hdma->Instance->CCR |= DMA_CCR_EN;
 80024fe:	6822      	ldr	r2, [r4, #0]
 8002500:	4313      	orrs	r3, r2
 8002502:	6023      	str	r3, [r4, #0]
}
 8002504:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    hdma->Instance->CPAR = SrcAddress;
 8002506:	60a1      	str	r1, [r4, #8]
    hdma->Instance->CMAR = DstAddress;
 8002508:	60e2      	str	r2, [r4, #12]
 800250a:	e7ef      	b.n	80024ec <HAL_DMA_Start_IT+0x44>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 800250c:	230a      	movs	r3, #10
 800250e:	4313      	orrs	r3, r2
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8002510:	2204      	movs	r2, #4
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8002512:	6023      	str	r3, [r4, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8002514:	6823      	ldr	r3, [r4, #0]
 8002516:	4393      	bics	r3, r2
 8002518:	e7ee      	b.n	80024f8 <HAL_DMA_Start_IT+0x50>
    __HAL_UNLOCK(hdma);
 800251a:	77e6      	strb	r6, [r4, #31]
  __HAL_LOCK(hdma);
 800251c:	2002      	movs	r0, #2
 800251e:	e7f1      	b.n	8002504 <HAL_DMA_Start_IT+0x5c>

08002520 <HAL_DMA_Abort_IT>:
{
 8002520:	b570      	push	{r4, r5, r6, lr}
  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002522:	1c84      	adds	r4, r0, #2
 8002524:	7fe3      	ldrb	r3, [r4, #31]
 8002526:	2b02      	cmp	r3, #2
 8002528:	d003      	beq.n	8002532 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800252a:	2304      	movs	r3, #4
 800252c:	6383      	str	r3, [r0, #56]	@ 0x38
    status = HAL_ERROR;
 800252e:	2001      	movs	r0, #1
}
 8002530:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002532:	210e      	movs	r1, #14
 8002534:	6803      	ldr	r3, [r0, #0]
 8002536:	681a      	ldr	r2, [r3, #0]
 8002538:	438a      	bics	r2, r1
 800253a:	601a      	str	r2, [r3, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800253c:	2201      	movs	r2, #1
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800253e:	0015      	movs	r5, r2
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002540:	6819      	ldr	r1, [r3, #0]
 8002542:	4391      	bics	r1, r2
 8002544:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002546:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8002548:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800254a:	408d      	lsls	r5, r1
 800254c:	605d      	str	r5, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 800254e:	77e2      	strb	r2, [r4, #31]
    __HAL_UNLOCK(hdma);
 8002550:	1883      	adds	r3, r0, r2
 8002552:	2200      	movs	r2, #0
 8002554:	77da      	strb	r2, [r3, #31]
    if (hdma->XferAbortCallback != NULL)
 8002556:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8002558:	4293      	cmp	r3, r2
 800255a:	d000      	beq.n	800255e <HAL_DMA_Abort_IT+0x3e>
      hdma->XferAbortCallback(hdma);
 800255c:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 800255e:	2000      	movs	r0, #0
 8002560:	e7e6      	b.n	8002530 <HAL_DMA_Abort_IT+0x10>

08002562 <HAL_DMA_IRQHandler>:
{
 8002562:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8002564:	2704      	movs	r7, #4
 8002566:	003e      	movs	r6, r7
 8002568:	6c01      	ldr	r1, [r0, #64]	@ 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800256a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800256c:	408e      	lsls	r6, r1
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800256e:	6815      	ldr	r5, [r2, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8002570:	6803      	ldr	r3, [r0, #0]
 8002572:	681c      	ldr	r4, [r3, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8002574:	4235      	tst	r5, r6
 8002576:	d00d      	beq.n	8002594 <HAL_DMA_IRQHandler+0x32>
 8002578:	423c      	tst	r4, r7
 800257a:	d00b      	beq.n	8002594 <HAL_DMA_IRQHandler+0x32>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800257c:	6819      	ldr	r1, [r3, #0]
 800257e:	0689      	lsls	r1, r1, #26
 8002580:	d402      	bmi.n	8002588 <HAL_DMA_IRQHandler+0x26>
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8002582:	6819      	ldr	r1, [r3, #0]
 8002584:	43b9      	bics	r1, r7
 8002586:	6019      	str	r1, [r3, #0]
    if (hdma->XferHalfCpltCallback != NULL)
 8002588:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 800258a:	6056      	str	r6, [r2, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 800258c:	2b00      	cmp	r3, #0
 800258e:	d019      	beq.n	80025c4 <HAL_DMA_IRQHandler+0x62>
      hdma->XferErrorCallback(hdma);
 8002590:	4798      	blx	r3
}
 8002592:	e017      	b.n	80025c4 <HAL_DMA_IRQHandler+0x62>
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8002594:	2702      	movs	r7, #2
 8002596:	003e      	movs	r6, r7
 8002598:	408e      	lsls	r6, r1
 800259a:	4235      	tst	r5, r6
 800259c:	d013      	beq.n	80025c6 <HAL_DMA_IRQHandler+0x64>
 800259e:	423c      	tst	r4, r7
 80025a0:	d011      	beq.n	80025c6 <HAL_DMA_IRQHandler+0x64>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80025a2:	6819      	ldr	r1, [r3, #0]
 80025a4:	0689      	lsls	r1, r1, #26
 80025a6:	d406      	bmi.n	80025b6 <HAL_DMA_IRQHandler+0x54>
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80025a8:	240a      	movs	r4, #10
 80025aa:	6819      	ldr	r1, [r3, #0]
 80025ac:	43a1      	bics	r1, r4
 80025ae:	6019      	str	r1, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80025b0:	2101      	movs	r1, #1
 80025b2:	19c3      	adds	r3, r0, r7
 80025b4:	77d9      	strb	r1, [r3, #31]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80025b6:	6056      	str	r6, [r2, #4]
    __HAL_UNLOCK(hdma);
 80025b8:	2200      	movs	r2, #0
 80025ba:	1c43      	adds	r3, r0, #1
 80025bc:	77da      	strb	r2, [r3, #31]
    if (hdma->XferCpltCallback != NULL)
 80025be:	6a83      	ldr	r3, [r0, #40]	@ 0x28
    if (hdma->XferErrorCallback != NULL)
 80025c0:	4293      	cmp	r3, r2
 80025c2:	d1e5      	bne.n	8002590 <HAL_DMA_IRQHandler+0x2e>
}
 80025c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80025c6:	2608      	movs	r6, #8
 80025c8:	0037      	movs	r7, r6
 80025ca:	408f      	lsls	r7, r1
 80025cc:	423d      	tst	r5, r7
 80025ce:	d0f9      	beq.n	80025c4 <HAL_DMA_IRQHandler+0x62>
 80025d0:	4234      	tst	r4, r6
 80025d2:	d0f7      	beq.n	80025c4 <HAL_DMA_IRQHandler+0x62>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80025d4:	250e      	movs	r5, #14
 80025d6:	681c      	ldr	r4, [r3, #0]
 80025d8:	43ac      	bics	r4, r5
 80025da:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80025dc:	2301      	movs	r3, #1
 80025de:	001c      	movs	r4, r3
 80025e0:	408c      	lsls	r4, r1
 80025e2:	6054      	str	r4, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80025e4:	1c82      	adds	r2, r0, #2
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80025e6:	6383      	str	r3, [r0, #56]	@ 0x38
    hdma->State = HAL_DMA_STATE_READY;
 80025e8:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma);
 80025ea:	2200      	movs	r2, #0
 80025ec:	18c3      	adds	r3, r0, r3
 80025ee:	77da      	strb	r2, [r3, #31]
    if (hdma->XferErrorCallback != NULL)
 80025f0:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80025f2:	e7e5      	b.n	80025c0 <HAL_DMA_IRQHandler+0x5e>

080025f4 <FLASH_SetErrorCode>:
  */
static void FLASH_SetErrorCode(void)
{
  uint32_t flags = 0U;
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 80025f4:	4a0c      	ldr	r2, [pc, #48]	@ (8002628 <FLASH_SetErrorCode+0x34>)
 80025f6:	2110      	movs	r1, #16
 80025f8:	68d0      	ldr	r0, [r2, #12]
{
 80025fa:	b530      	push	{r4, r5, lr}
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 80025fc:	0003      	movs	r3, r0
 80025fe:	400b      	ands	r3, r1
 8002600:	4208      	tst	r0, r1
 8002602:	d005      	beq.n	8002610 <FLASH_SetErrorCode+0x1c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002604:	2302      	movs	r3, #2
 8002606:	4809      	ldr	r0, [pc, #36]	@ (800262c <FLASH_SetErrorCode+0x38>)
 8002608:	69c4      	ldr	r4, [r0, #28]
 800260a:	4323      	orrs	r3, r4
 800260c:	61c3      	str	r3, [r0, #28]
    flags |= FLASH_FLAG_WRPERR;
 800260e:	000b      	movs	r3, r1
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002610:	2004      	movs	r0, #4
 8002612:	68d1      	ldr	r1, [r2, #12]
 8002614:	4201      	tst	r1, r0
 8002616:	d005      	beq.n	8002624 <FLASH_SetErrorCode+0x30>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8002618:	2101      	movs	r1, #1
 800261a:	4c04      	ldr	r4, [pc, #16]	@ (800262c <FLASH_SetErrorCode+0x38>)
    flags |= FLASH_FLAG_PGERR;
 800261c:	4303      	orrs	r3, r0
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 800261e:	69e5      	ldr	r5, [r4, #28]
 8002620:	4329      	orrs	r1, r5
 8002622:	61e1      	str	r1, [r4, #28]
  }
  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8002624:	60d3      	str	r3, [r2, #12]
}  
 8002626:	bd30      	pop	{r4, r5, pc}
 8002628:	40022000 	.word	0x40022000
 800262c:	200009c0 	.word	0x200009c0

08002630 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002630:	4b06      	ldr	r3, [pc, #24]	@ (800264c <HAL_FLASH_Unlock+0x1c>)
  HAL_StatusTypeDef status = HAL_OK;
 8002632:	2000      	movs	r0, #0
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002634:	691a      	ldr	r2, [r3, #16]
 8002636:	0612      	lsls	r2, r2, #24
 8002638:	d506      	bpl.n	8002648 <HAL_FLASH_Unlock+0x18>
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800263a:	4a05      	ldr	r2, [pc, #20]	@ (8002650 <HAL_FLASH_Unlock+0x20>)
 800263c:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800263e:	4a05      	ldr	r2, [pc, #20]	@ (8002654 <HAL_FLASH_Unlock+0x24>)
 8002640:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002642:	6918      	ldr	r0, [r3, #16]
 8002644:	0600      	lsls	r0, r0, #24
 8002646:	0fc0      	lsrs	r0, r0, #31
}
 8002648:	4770      	bx	lr
 800264a:	46c0      	nop			@ (mov r8, r8)
 800264c:	40022000 	.word	0x40022000
 8002650:	45670123 	.word	0x45670123
 8002654:	cdef89ab 	.word	0xcdef89ab

08002658 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8002658:	2380      	movs	r3, #128	@ 0x80
 800265a:	4a03      	ldr	r2, [pc, #12]	@ (8002668 <HAL_FLASH_Lock+0x10>)
}
 800265c:	2000      	movs	r0, #0
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800265e:	6911      	ldr	r1, [r2, #16]
 8002660:	430b      	orrs	r3, r1
 8002662:	6113      	str	r3, [r2, #16]
}
 8002664:	4770      	bx	lr
 8002666:	46c0      	nop			@ (mov r8, r8)
 8002668:	40022000 	.word	0x40022000

0800266c <FLASH_WaitForLastOperation>:
{
 800266c:	b570      	push	{r4, r5, r6, lr}
 800266e:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002670:	f7ff fe80 	bl	8002374 <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002674:	2601      	movs	r6, #1
  uint32_t tickstart = HAL_GetTick();
 8002676:	0005      	movs	r5, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002678:	4b10      	ldr	r3, [pc, #64]	@ (80026bc <FLASH_WaitForLastOperation+0x50>)
 800267a:	68da      	ldr	r2, [r3, #12]
 800267c:	4232      	tst	r2, r6
 800267e:	d111      	bne.n	80026a4 <FLASH_WaitForLastOperation+0x38>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8002680:	2220      	movs	r2, #32
 8002682:	68d9      	ldr	r1, [r3, #12]
 8002684:	4211      	tst	r1, r2
 8002686:	d000      	beq.n	800268a <FLASH_WaitForLastOperation+0x1e>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002688:	60da      	str	r2, [r3, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 800268a:	68d9      	ldr	r1, [r3, #12]
 800268c:	2210      	movs	r2, #16
 800268e:	0008      	movs	r0, r1
 8002690:	4010      	ands	r0, r2
 8002692:	4211      	tst	r1, r2
 8002694:	d102      	bne.n	800269c <FLASH_WaitForLastOperation+0x30>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002696:	68db      	ldr	r3, [r3, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002698:	075b      	lsls	r3, r3, #29
 800269a:	d508      	bpl.n	80026ae <FLASH_WaitForLastOperation+0x42>
    FLASH_SetErrorCode();
 800269c:	f7ff ffaa 	bl	80025f4 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80026a0:	2001      	movs	r0, #1
 80026a2:	e004      	b.n	80026ae <FLASH_WaitForLastOperation+0x42>
    if (Timeout != HAL_MAX_DELAY)
 80026a4:	1c62      	adds	r2, r4, #1
 80026a6:	d0e8      	beq.n	800267a <FLASH_WaitForLastOperation+0xe>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80026a8:	2c00      	cmp	r4, #0
 80026aa:	d101      	bne.n	80026b0 <FLASH_WaitForLastOperation+0x44>
        return HAL_TIMEOUT;
 80026ac:	2003      	movs	r0, #3
}
 80026ae:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80026b0:	f7ff fe60 	bl	8002374 <HAL_GetTick>
 80026b4:	1b40      	subs	r0, r0, r5
 80026b6:	42a0      	cmp	r0, r4
 80026b8:	d9de      	bls.n	8002678 <FLASH_WaitForLastOperation+0xc>
 80026ba:	e7f7      	b.n	80026ac <FLASH_WaitForLastOperation+0x40>
 80026bc:	40022000 	.word	0x40022000

080026c0 <HAL_FLASH_Program>:
{
 80026c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80026c2:	b085      	sub	sp, #20
 80026c4:	9303      	str	r3, [sp, #12]
  __HAL_LOCK(&pFlash);
 80026c6:	4b1e      	ldr	r3, [pc, #120]	@ (8002740 <HAL_FLASH_Program+0x80>)
{
 80026c8:	9100      	str	r1, [sp, #0]
 80026ca:	9202      	str	r2, [sp, #8]
  __HAL_LOCK(&pFlash);
 80026cc:	7e1a      	ldrb	r2, [r3, #24]
{
 80026ce:	0004      	movs	r4, r0
  __HAL_LOCK(&pFlash);
 80026d0:	2002      	movs	r0, #2
 80026d2:	2a01      	cmp	r2, #1
 80026d4:	d031      	beq.n	800273a <HAL_FLASH_Program+0x7a>
 80026d6:	2201      	movs	r2, #1
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80026d8:	481a      	ldr	r0, [pc, #104]	@ (8002744 <HAL_FLASH_Program+0x84>)
  __HAL_LOCK(&pFlash);
 80026da:	761a      	strb	r2, [r3, #24]
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80026dc:	f7ff ffc6 	bl	800266c <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 80026e0:	2800      	cmp	r0, #0
 80026e2:	d127      	bne.n	8002734 <HAL_FLASH_Program+0x74>
      nbiterations = 1U;
 80026e4:	0026      	movs	r6, r4
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80026e6:	2c01      	cmp	r4, #1
 80026e8:	d003      	beq.n	80026f2 <HAL_FLASH_Program+0x32>
      nbiterations = 4U;
 80026ea:	2604      	movs	r6, #4
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80026ec:	2c02      	cmp	r4, #2
 80026ee:	d100      	bne.n	80026f2 <HAL_FLASH_Program+0x32>
      nbiterations = 2U;
 80026f0:	0026      	movs	r6, r4
      nbiterations = 4U;
 80026f2:	2400      	movs	r4, #0
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80026f4:	4b12      	ldr	r3, [pc, #72]	@ (8002740 <HAL_FLASH_Program+0x80>)
 80026f6:	9301      	str	r3, [sp, #4]
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 80026f8:	9802      	ldr	r0, [sp, #8]
 80026fa:	9903      	ldr	r1, [sp, #12]
 80026fc:	0122      	lsls	r2, r4, #4
 80026fe:	f7fd fe83 	bl	8000408 <__aeabi_llsr>
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002702:	2200      	movs	r2, #0
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8002704:	2701      	movs	r7, #1
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002706:	9b01      	ldr	r3, [sp, #4]
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8002708:	4d0f      	ldr	r5, [pc, #60]	@ (8002748 <HAL_FLASH_Program+0x88>)
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800270a:	61da      	str	r2, [r3, #28]
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 800270c:	692b      	ldr	r3, [r5, #16]
  *(__IO uint16_t*)Address = Data;
 800270e:	9a00      	ldr	r2, [sp, #0]
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8002710:	433b      	orrs	r3, r7
 8002712:	612b      	str	r3, [r5, #16]
  *(__IO uint16_t*)Address = Data;
 8002714:	0063      	lsls	r3, r4, #1
 8002716:	189b      	adds	r3, r3, r2
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8002718:	b280      	uxth	r0, r0
  *(__IO uint16_t*)Address = Data;
 800271a:	8018      	strh	r0, [r3, #0]
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800271c:	4809      	ldr	r0, [pc, #36]	@ (8002744 <HAL_FLASH_Program+0x84>)
 800271e:	f7ff ffa5 	bl	800266c <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8002722:	692b      	ldr	r3, [r5, #16]
 8002724:	43bb      	bics	r3, r7
 8002726:	612b      	str	r3, [r5, #16]
      if (status != HAL_OK)
 8002728:	2800      	cmp	r0, #0
 800272a:	d103      	bne.n	8002734 <HAL_FLASH_Program+0x74>
    for (index = 0U; index < nbiterations; index++)
 800272c:	19e4      	adds	r4, r4, r7
 800272e:	b2e3      	uxtb	r3, r4
 8002730:	429e      	cmp	r6, r3
 8002732:	d8e1      	bhi.n	80026f8 <HAL_FLASH_Program+0x38>
  __HAL_UNLOCK(&pFlash);
 8002734:	2200      	movs	r2, #0
 8002736:	4b02      	ldr	r3, [pc, #8]	@ (8002740 <HAL_FLASH_Program+0x80>)
 8002738:	761a      	strb	r2, [r3, #24]
}
 800273a:	b005      	add	sp, #20
 800273c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800273e:	46c0      	nop			@ (mov r8, r8)
 8002740:	200009c0 	.word	0x200009c0
 8002744:	0000c350 	.word	0x0000c350
 8002748:	40022000 	.word	0x40022000

0800274c <FLASH_MassErase>:
  * @retval None
  */
static void FLASH_MassErase(void)
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800274c:	2200      	movs	r2, #0
 800274e:	4b06      	ldr	r3, [pc, #24]	@ (8002768 <FLASH_MassErase+0x1c>)
 8002750:	61da      	str	r2, [r3, #28]

    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8002752:	4b06      	ldr	r3, [pc, #24]	@ (800276c <FLASH_MassErase+0x20>)
 8002754:	3204      	adds	r2, #4
 8002756:	6919      	ldr	r1, [r3, #16]
 8002758:	430a      	orrs	r2, r1
 800275a:	611a      	str	r2, [r3, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800275c:	2240      	movs	r2, #64	@ 0x40
 800275e:	6919      	ldr	r1, [r3, #16]
 8002760:	430a      	orrs	r2, r1
 8002762:	611a      	str	r2, [r3, #16]
}
 8002764:	4770      	bx	lr
 8002766:	46c0      	nop			@ (mov r8, r8)
 8002768:	200009c0 	.word	0x200009c0
 800276c:	40022000 	.word	0x40022000

08002770 <FLASH_PageErase>:
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002770:	2200      	movs	r2, #0
 8002772:	4b06      	ldr	r3, [pc, #24]	@ (800278c <FLASH_PageErase+0x1c>)
 8002774:	61da      	str	r2, [r3, #28]

    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8002776:	4b06      	ldr	r3, [pc, #24]	@ (8002790 <FLASH_PageErase+0x20>)
 8002778:	3202      	adds	r2, #2
 800277a:	6919      	ldr	r1, [r3, #16]
 800277c:	430a      	orrs	r2, r1
 800277e:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->AR, PageAddress);
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002780:	2240      	movs	r2, #64	@ 0x40
    WRITE_REG(FLASH->AR, PageAddress);
 8002782:	6158      	str	r0, [r3, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002784:	6919      	ldr	r1, [r3, #16]
 8002786:	430a      	orrs	r2, r1
 8002788:	611a      	str	r2, [r3, #16]
}
 800278a:	4770      	bx	lr
 800278c:	200009c0 	.word	0x200009c0
 8002790:	40022000 	.word	0x40022000

08002794 <HAL_FLASHEx_Erase>:
{
 8002794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(&pFlash);
 8002796:	4f21      	ldr	r7, [pc, #132]	@ (800281c <HAL_FLASHEx_Erase+0x88>)
{
 8002798:	0004      	movs	r4, r0
  __HAL_LOCK(&pFlash);
 800279a:	7e3b      	ldrb	r3, [r7, #24]
{
 800279c:	000e      	movs	r6, r1
  __HAL_LOCK(&pFlash);
 800279e:	2002      	movs	r0, #2
 80027a0:	2b01      	cmp	r3, #1
 80027a2:	d00c      	beq.n	80027be <HAL_FLASHEx_Erase+0x2a>
 80027a4:	2301      	movs	r3, #1
 80027a6:	763b      	strb	r3, [r7, #24]
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80027a8:	6823      	ldr	r3, [r4, #0]
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80027aa:	481d      	ldr	r0, [pc, #116]	@ (8002820 <HAL_FLASHEx_Erase+0x8c>)
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80027ac:	2b01      	cmp	r3, #1
 80027ae:	d112      	bne.n	80027d6 <HAL_FLASHEx_Erase+0x42>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80027b0:	f7ff ff5c 	bl	800266c <FLASH_WaitForLastOperation>
 80027b4:	2800      	cmp	r0, #0
 80027b6:	d003      	beq.n	80027c0 <HAL_FLASHEx_Erase+0x2c>
  HAL_StatusTypeDef status = HAL_ERROR;
 80027b8:	2001      	movs	r0, #1
  __HAL_UNLOCK(&pFlash);
 80027ba:	2300      	movs	r3, #0
 80027bc:	763b      	strb	r3, [r7, #24]
}
 80027be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        FLASH_MassErase();
 80027c0:	f7ff ffc4 	bl	800274c <FLASH_MassErase>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80027c4:	4816      	ldr	r0, [pc, #88]	@ (8002820 <HAL_FLASHEx_Erase+0x8c>)
 80027c6:	f7ff ff51 	bl	800266c <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 80027ca:	2104      	movs	r1, #4
 80027cc:	4a15      	ldr	r2, [pc, #84]	@ (8002824 <HAL_FLASHEx_Erase+0x90>)
 80027ce:	6913      	ldr	r3, [r2, #16]
 80027d0:	438b      	bics	r3, r1
 80027d2:	6113      	str	r3, [r2, #16]
 80027d4:	e7f1      	b.n	80027ba <HAL_FLASHEx_Erase+0x26>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80027d6:	f7ff ff49 	bl	800266c <FLASH_WaitForLastOperation>
 80027da:	2800      	cmp	r0, #0
 80027dc:	d1ec      	bne.n	80027b8 <HAL_FLASHEx_Erase+0x24>
        *PageError = 0xFFFFFFFFU;
 80027de:	2301      	movs	r3, #1
 80027e0:	425b      	negs	r3, r3
 80027e2:	6033      	str	r3, [r6, #0]
        for(address = pEraseInit->PageAddress;
 80027e4:	6865      	ldr	r5, [r4, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80027e6:	3001      	adds	r0, #1
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80027e8:	68a3      	ldr	r3, [r4, #8]
 80027ea:	6862      	ldr	r2, [r4, #4]
 80027ec:	029b      	lsls	r3, r3, #10
 80027ee:	189b      	adds	r3, r3, r2
 80027f0:	42ab      	cmp	r3, r5
 80027f2:	d9e2      	bls.n	80027ba <HAL_FLASHEx_Erase+0x26>
          FLASH_PageErase(address);
 80027f4:	0028      	movs	r0, r5
 80027f6:	f7ff ffbb 	bl	8002770 <FLASH_PageErase>
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80027fa:	4809      	ldr	r0, [pc, #36]	@ (8002820 <HAL_FLASHEx_Erase+0x8c>)
 80027fc:	f7ff ff36 	bl	800266c <FLASH_WaitForLastOperation>
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8002800:	2102      	movs	r1, #2
 8002802:	4a08      	ldr	r2, [pc, #32]	@ (8002824 <HAL_FLASHEx_Erase+0x90>)
 8002804:	6913      	ldr	r3, [r2, #16]
 8002806:	438b      	bics	r3, r1
 8002808:	6113      	str	r3, [r2, #16]
          if (status != HAL_OK)
 800280a:	2800      	cmp	r0, #0
 800280c:	d001      	beq.n	8002812 <HAL_FLASHEx_Erase+0x7e>
            *PageError = address;
 800280e:	6035      	str	r5, [r6, #0]
            break;
 8002810:	e7d3      	b.n	80027ba <HAL_FLASHEx_Erase+0x26>
            address += FLASH_PAGE_SIZE)
 8002812:	2380      	movs	r3, #128	@ 0x80
 8002814:	00db      	lsls	r3, r3, #3
 8002816:	18ed      	adds	r5, r5, r3
 8002818:	e7e6      	b.n	80027e8 <HAL_FLASHEx_Erase+0x54>
 800281a:	46c0      	nop			@ (mov r8, r8)
 800281c:	200009c0 	.word	0x200009c0
 8002820:	0000c350 	.word	0x0000c350
 8002824:	40022000 	.word	0x40022000

08002828 <HAL_GPIO_Init>:
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
  uint32_t position = 0x00u;
 8002828:	2300      	movs	r3, #0
{
 800282a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800282c:	b087      	sub	sp, #28
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800282e:	680a      	ldr	r2, [r1, #0]
 8002830:	0014      	movs	r4, r2
 8002832:	40dc      	lsrs	r4, r3
 8002834:	d101      	bne.n	800283a <HAL_GPIO_Init+0x12>
      }
    }

    position++;
  } 
}
 8002836:	b007      	add	sp, #28
 8002838:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800283a:	2501      	movs	r5, #1
 800283c:	0014      	movs	r4, r2
 800283e:	409d      	lsls	r5, r3
 8002840:	402c      	ands	r4, r5
 8002842:	9400      	str	r4, [sp, #0]
    if (iocurrent != 0x00u)
 8002844:	422a      	tst	r2, r5
 8002846:	d100      	bne.n	800284a <HAL_GPIO_Init+0x22>
 8002848:	e098      	b.n	800297c <HAL_GPIO_Init+0x154>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800284a:	684a      	ldr	r2, [r1, #4]
 800284c:	005f      	lsls	r7, r3, #1
 800284e:	4694      	mov	ip, r2
 8002850:	2203      	movs	r2, #3
 8002852:	4664      	mov	r4, ip
 8002854:	4022      	ands	r2, r4
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002856:	2403      	movs	r4, #3
 8002858:	40bc      	lsls	r4, r7
 800285a:	43e4      	mvns	r4, r4
 800285c:	9401      	str	r4, [sp, #4]
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800285e:	1e54      	subs	r4, r2, #1
 8002860:	2c01      	cmp	r4, #1
 8002862:	d82e      	bhi.n	80028c2 <HAL_GPIO_Init+0x9a>
        temp = GPIOx->OSPEEDR;
 8002864:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002866:	9c01      	ldr	r4, [sp, #4]
 8002868:	4026      	ands	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 800286a:	68cc      	ldr	r4, [r1, #12]
 800286c:	40bc      	lsls	r4, r7
 800286e:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 8002870:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8002872:	6844      	ldr	r4, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002874:	2601      	movs	r6, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002876:	43ac      	bics	r4, r5
 8002878:	0025      	movs	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800287a:	4664      	mov	r4, ip
 800287c:	0924      	lsrs	r4, r4, #4
 800287e:	4034      	ands	r4, r6
 8002880:	409c      	lsls	r4, r3
 8002882:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8002884:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 8002886:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002888:	9c01      	ldr	r4, [sp, #4]
 800288a:	4025      	ands	r5, r4
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800288c:	688c      	ldr	r4, [r1, #8]
 800288e:	40bc      	lsls	r4, r7
 8002890:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 8002892:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002894:	2a02      	cmp	r2, #2
 8002896:	d116      	bne.n	80028c6 <HAL_GPIO_Init+0x9e>
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002898:	2507      	movs	r5, #7
 800289a:	260f      	movs	r6, #15
 800289c:	401d      	ands	r5, r3
 800289e:	00ad      	lsls	r5, r5, #2
 80028a0:	40ae      	lsls	r6, r5
        temp = GPIOx->AFR[position >> 3u];
 80028a2:	08dc      	lsrs	r4, r3, #3
 80028a4:	00a4      	lsls	r4, r4, #2
 80028a6:	1904      	adds	r4, r0, r4
 80028a8:	9402      	str	r4, [sp, #8]
 80028aa:	6a24      	ldr	r4, [r4, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80028ac:	9603      	str	r6, [sp, #12]
 80028ae:	0026      	movs	r6, r4
 80028b0:	9c03      	ldr	r4, [sp, #12]
 80028b2:	43a6      	bics	r6, r4
 80028b4:	0034      	movs	r4, r6
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80028b6:	690e      	ldr	r6, [r1, #16]
 80028b8:	40ae      	lsls	r6, r5
 80028ba:	4326      	orrs	r6, r4
        GPIOx->AFR[position >> 3u] = temp;
 80028bc:	9c02      	ldr	r4, [sp, #8]
 80028be:	6226      	str	r6, [r4, #32]
 80028c0:	e001      	b.n	80028c6 <HAL_GPIO_Init+0x9e>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80028c2:	2a03      	cmp	r2, #3
 80028c4:	d1df      	bne.n	8002886 <HAL_GPIO_Init+0x5e>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80028c6:	40ba      	lsls	r2, r7
      temp = GPIOx->MODER;
 80028c8:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80028ca:	9d01      	ldr	r5, [sp, #4]
 80028cc:	4025      	ands	r5, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80028ce:	432a      	orrs	r2, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80028d0:	24c0      	movs	r4, #192	@ 0xc0
      GPIOx->MODER = temp;
 80028d2:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80028d4:	4662      	mov	r2, ip
 80028d6:	02a4      	lsls	r4, r4, #10
 80028d8:	4222      	tst	r2, r4
 80028da:	d04f      	beq.n	800297c <HAL_GPIO_Init+0x154>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028dc:	2501      	movs	r5, #1
 80028de:	4a28      	ldr	r2, [pc, #160]	@ (8002980 <HAL_GPIO_Init+0x158>)
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80028e0:	2790      	movs	r7, #144	@ 0x90
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028e2:	6994      	ldr	r4, [r2, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80028e4:	05ff      	lsls	r7, r7, #23
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028e6:	432c      	orrs	r4, r5
 80028e8:	6194      	str	r4, [r2, #24]
 80028ea:	6992      	ldr	r2, [r2, #24]
        temp = SYSCFG->EXTICR[position >> 2u];
 80028ec:	089c      	lsrs	r4, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028ee:	402a      	ands	r2, r5
 80028f0:	9205      	str	r2, [sp, #20]
 80028f2:	9a05      	ldr	r2, [sp, #20]
        temp = SYSCFG->EXTICR[position >> 2u];
 80028f4:	4a23      	ldr	r2, [pc, #140]	@ (8002984 <HAL_GPIO_Init+0x15c>)
 80028f6:	00a4      	lsls	r4, r4, #2
 80028f8:	18a4      	adds	r4, r4, r2
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80028fa:	220f      	movs	r2, #15
 80028fc:	3502      	adds	r5, #2
 80028fe:	401d      	ands	r5, r3
 8002900:	00ad      	lsls	r5, r5, #2
 8002902:	40aa      	lsls	r2, r5
        temp = SYSCFG->EXTICR[position >> 2u];
 8002904:	68a6      	ldr	r6, [r4, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002906:	4396      	bics	r6, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002908:	2200      	movs	r2, #0
 800290a:	42b8      	cmp	r0, r7
 800290c:	d00c      	beq.n	8002928 <HAL_GPIO_Init+0x100>
 800290e:	4f1e      	ldr	r7, [pc, #120]	@ (8002988 <HAL_GPIO_Init+0x160>)
 8002910:	3201      	adds	r2, #1
 8002912:	42b8      	cmp	r0, r7
 8002914:	d008      	beq.n	8002928 <HAL_GPIO_Init+0x100>
 8002916:	4f1d      	ldr	r7, [pc, #116]	@ (800298c <HAL_GPIO_Init+0x164>)
 8002918:	3201      	adds	r2, #1
 800291a:	42b8      	cmp	r0, r7
 800291c:	d004      	beq.n	8002928 <HAL_GPIO_Init+0x100>
 800291e:	4f1c      	ldr	r7, [pc, #112]	@ (8002990 <HAL_GPIO_Init+0x168>)
 8002920:	3203      	adds	r2, #3
 8002922:	42b8      	cmp	r0, r7
 8002924:	d100      	bne.n	8002928 <HAL_GPIO_Init+0x100>
 8002926:	3a02      	subs	r2, #2
 8002928:	40aa      	lsls	r2, r5
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800292a:	4667      	mov	r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800292c:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2u] = temp;
 800292e:	60a2      	str	r2, [r4, #8]
        temp = EXTI->RTSR;
 8002930:	4a18      	ldr	r2, [pc, #96]	@ (8002994 <HAL_GPIO_Init+0x16c>)
        temp &= ~(iocurrent);
 8002932:	9c00      	ldr	r4, [sp, #0]
        temp = EXTI->RTSR;
 8002934:	6896      	ldr	r6, [r2, #8]
          temp |= iocurrent;
 8002936:	9d00      	ldr	r5, [sp, #0]
        temp &= ~(iocurrent);
 8002938:	43e4      	mvns	r4, r4
          temp |= iocurrent;
 800293a:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800293c:	02ff      	lsls	r7, r7, #11
 800293e:	d401      	bmi.n	8002944 <HAL_GPIO_Init+0x11c>
        temp &= ~(iocurrent);
 8002940:	0035      	movs	r5, r6
 8002942:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002944:	4667      	mov	r7, ip
        EXTI->RTSR = temp;
 8002946:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8002948:	68d6      	ldr	r6, [r2, #12]
          temp |= iocurrent;
 800294a:	9d00      	ldr	r5, [sp, #0]
 800294c:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800294e:	02bf      	lsls	r7, r7, #10
 8002950:	d401      	bmi.n	8002956 <HAL_GPIO_Init+0x12e>
        temp &= ~(iocurrent);
 8002952:	0035      	movs	r5, r6
 8002954:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002956:	4667      	mov	r7, ip
        EXTI->FTSR = temp;
 8002958:	60d5      	str	r5, [r2, #12]
        temp = EXTI->EMR;
 800295a:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 800295c:	9d00      	ldr	r5, [sp, #0]
 800295e:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002960:	03bf      	lsls	r7, r7, #14
 8002962:	d401      	bmi.n	8002968 <HAL_GPIO_Init+0x140>
        temp &= ~(iocurrent);
 8002964:	0035      	movs	r5, r6
 8002966:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002968:	4667      	mov	r7, ip
        EXTI->EMR = temp;
 800296a:	6055      	str	r5, [r2, #4]
        temp = EXTI->IMR;
 800296c:	6815      	ldr	r5, [r2, #0]
          temp |= iocurrent;
 800296e:	9e00      	ldr	r6, [sp, #0]
 8002970:	432e      	orrs	r6, r5
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002972:	03ff      	lsls	r7, r7, #15
 8002974:	d401      	bmi.n	800297a <HAL_GPIO_Init+0x152>
        temp &= ~(iocurrent);
 8002976:	4025      	ands	r5, r4
 8002978:	002e      	movs	r6, r5
        EXTI->IMR = temp;
 800297a:	6016      	str	r6, [r2, #0]
    position++;
 800297c:	3301      	adds	r3, #1
 800297e:	e756      	b.n	800282e <HAL_GPIO_Init+0x6>
 8002980:	40021000 	.word	0x40021000
 8002984:	40010000 	.word	0x40010000
 8002988:	48000400 	.word	0x48000400
 800298c:	48000800 	.word	0x48000800
 8002990:	48000c00 	.word	0x48000c00
 8002994:	40010400 	.word	0x40010400

08002998 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002998:	6900      	ldr	r0, [r0, #16]
 800299a:	4008      	ands	r0, r1
 800299c:	1e43      	subs	r3, r0, #1
 800299e:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 80029a0:	b2c0      	uxtb	r0, r0
  }
 80029a2:	4770      	bx	lr

080029a4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80029a6:	0004      	movs	r4, r0
 80029a8:	b085      	sub	sp, #20
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80029aa:	2800      	cmp	r0, #0
 80029ac:	d045      	beq.n	8002a3a <HAL_RCC_OscConfig+0x96>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029ae:	6803      	ldr	r3, [r0, #0]
 80029b0:	07db      	lsls	r3, r3, #31
 80029b2:	d42f      	bmi.n	8002a14 <HAL_RCC_OscConfig+0x70>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029b4:	6823      	ldr	r3, [r4, #0]
 80029b6:	079b      	lsls	r3, r3, #30
 80029b8:	d500      	bpl.n	80029bc <HAL_RCC_OscConfig+0x18>
 80029ba:	e081      	b.n	8002ac0 <HAL_RCC_OscConfig+0x11c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029bc:	6823      	ldr	r3, [r4, #0]
 80029be:	071b      	lsls	r3, r3, #28
 80029c0:	d500      	bpl.n	80029c4 <HAL_RCC_OscConfig+0x20>
 80029c2:	e0bc      	b.n	8002b3e <HAL_RCC_OscConfig+0x19a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029c4:	6823      	ldr	r3, [r4, #0]
 80029c6:	075b      	lsls	r3, r3, #29
 80029c8:	d500      	bpl.n	80029cc <HAL_RCC_OscConfig+0x28>
 80029ca:	e0df      	b.n	8002b8c <HAL_RCC_OscConfig+0x1e8>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80029cc:	6823      	ldr	r3, [r4, #0]
 80029ce:	06db      	lsls	r3, r3, #27
 80029d0:	d51a      	bpl.n	8002a08 <HAL_RCC_OscConfig+0x64>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80029d2:	6962      	ldr	r2, [r4, #20]
 80029d4:	2304      	movs	r3, #4
 80029d6:	4db4      	ldr	r5, [pc, #720]	@ (8002ca8 <HAL_RCC_OscConfig+0x304>)
 80029d8:	2a01      	cmp	r2, #1
 80029da:	d000      	beq.n	80029de <HAL_RCC_OscConfig+0x3a>
 80029dc:	e148      	b.n	8002c70 <HAL_RCC_OscConfig+0x2cc>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80029de:	6b69      	ldr	r1, [r5, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80029e0:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 80029e2:	430b      	orrs	r3, r1
 80029e4:	636b      	str	r3, [r5, #52]	@ 0x34
      __HAL_RCC_HSI14_ENABLE();
 80029e6:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 80029e8:	431a      	orrs	r2, r3
 80029ea:	636a      	str	r2, [r5, #52]	@ 0x34
      tickstart = HAL_GetTick();
 80029ec:	f7ff fcc2 	bl	8002374 <HAL_GetTick>
 80029f0:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80029f2:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 80029f4:	423b      	tst	r3, r7
 80029f6:	d100      	bne.n	80029fa <HAL_RCC_OscConfig+0x56>
 80029f8:	e133      	b.n	8002c62 <HAL_RCC_OscConfig+0x2be>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80029fa:	21f8      	movs	r1, #248	@ 0xf8
 80029fc:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 80029fe:	69a3      	ldr	r3, [r4, #24]
 8002a00:	438a      	bics	r2, r1
 8002a02:	00db      	lsls	r3, r3, #3
 8002a04:	4313      	orrs	r3, r2
 8002a06:	636b      	str	r3, [r5, #52]	@ 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a08:	6a23      	ldr	r3, [r4, #32]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d000      	beq.n	8002a10 <HAL_RCC_OscConfig+0x6c>
 8002a0e:	e157      	b.n	8002cc0 <HAL_RCC_OscConfig+0x31c>
        }
      }
    }
  }

  return HAL_OK;
 8002a10:	2000      	movs	r0, #0
 8002a12:	e02a      	b.n	8002a6a <HAL_RCC_OscConfig+0xc6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002a14:	220c      	movs	r2, #12
 8002a16:	4da4      	ldr	r5, [pc, #656]	@ (8002ca8 <HAL_RCC_OscConfig+0x304>)
 8002a18:	686b      	ldr	r3, [r5, #4]
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	2b04      	cmp	r3, #4
 8002a1e:	d006      	beq.n	8002a2e <HAL_RCC_OscConfig+0x8a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002a20:	686b      	ldr	r3, [r5, #4]
 8002a22:	4013      	ands	r3, r2
 8002a24:	2b08      	cmp	r3, #8
 8002a26:	d10a      	bne.n	8002a3e <HAL_RCC_OscConfig+0x9a>
 8002a28:	686b      	ldr	r3, [r5, #4]
 8002a2a:	03db      	lsls	r3, r3, #15
 8002a2c:	d507      	bpl.n	8002a3e <HAL_RCC_OscConfig+0x9a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a2e:	682b      	ldr	r3, [r5, #0]
 8002a30:	039b      	lsls	r3, r3, #14
 8002a32:	d5bf      	bpl.n	80029b4 <HAL_RCC_OscConfig+0x10>
 8002a34:	6863      	ldr	r3, [r4, #4]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d1bc      	bne.n	80029b4 <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 8002a3a:	2001      	movs	r0, #1
 8002a3c:	e015      	b.n	8002a6a <HAL_RCC_OscConfig+0xc6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a3e:	6863      	ldr	r3, [r4, #4]
 8002a40:	2b01      	cmp	r3, #1
 8002a42:	d114      	bne.n	8002a6e <HAL_RCC_OscConfig+0xca>
 8002a44:	2380      	movs	r3, #128	@ 0x80
 8002a46:	682a      	ldr	r2, [r5, #0]
 8002a48:	025b      	lsls	r3, r3, #9
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002a4e:	f7ff fc91 	bl	8002374 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a52:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8002a54:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a56:	02bf      	lsls	r7, r7, #10
 8002a58:	682b      	ldr	r3, [r5, #0]
 8002a5a:	423b      	tst	r3, r7
 8002a5c:	d1aa      	bne.n	80029b4 <HAL_RCC_OscConfig+0x10>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a5e:	f7ff fc89 	bl	8002374 <HAL_GetTick>
 8002a62:	1b80      	subs	r0, r0, r6
 8002a64:	2864      	cmp	r0, #100	@ 0x64
 8002a66:	d9f7      	bls.n	8002a58 <HAL_RCC_OscConfig+0xb4>
            return HAL_TIMEOUT;
 8002a68:	2003      	movs	r0, #3
}
 8002a6a:	b005      	add	sp, #20
 8002a6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d116      	bne.n	8002aa0 <HAL_RCC_OscConfig+0xfc>
 8002a72:	682b      	ldr	r3, [r5, #0]
 8002a74:	4a8d      	ldr	r2, [pc, #564]	@ (8002cac <HAL_RCC_OscConfig+0x308>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a76:	2780      	movs	r7, #128	@ 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a78:	4013      	ands	r3, r2
 8002a7a:	602b      	str	r3, [r5, #0]
 8002a7c:	682b      	ldr	r3, [r5, #0]
 8002a7e:	4a8c      	ldr	r2, [pc, #560]	@ (8002cb0 <HAL_RCC_OscConfig+0x30c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a80:	02bf      	lsls	r7, r7, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a82:	4013      	ands	r3, r2
 8002a84:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002a86:	f7ff fc75 	bl	8002374 <HAL_GetTick>
 8002a8a:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a8c:	682b      	ldr	r3, [r5, #0]
 8002a8e:	423b      	tst	r3, r7
 8002a90:	d100      	bne.n	8002a94 <HAL_RCC_OscConfig+0xf0>
 8002a92:	e78f      	b.n	80029b4 <HAL_RCC_OscConfig+0x10>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a94:	f7ff fc6e 	bl	8002374 <HAL_GetTick>
 8002a98:	1b80      	subs	r0, r0, r6
 8002a9a:	2864      	cmp	r0, #100	@ 0x64
 8002a9c:	d9f6      	bls.n	8002a8c <HAL_RCC_OscConfig+0xe8>
 8002a9e:	e7e3      	b.n	8002a68 <HAL_RCC_OscConfig+0xc4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002aa0:	2b05      	cmp	r3, #5
 8002aa2:	d105      	bne.n	8002ab0 <HAL_RCC_OscConfig+0x10c>
 8002aa4:	2380      	movs	r3, #128	@ 0x80
 8002aa6:	682a      	ldr	r2, [r5, #0]
 8002aa8:	02db      	lsls	r3, r3, #11
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	602b      	str	r3, [r5, #0]
 8002aae:	e7c9      	b.n	8002a44 <HAL_RCC_OscConfig+0xa0>
 8002ab0:	682b      	ldr	r3, [r5, #0]
 8002ab2:	4a7e      	ldr	r2, [pc, #504]	@ (8002cac <HAL_RCC_OscConfig+0x308>)
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	602b      	str	r3, [r5, #0]
 8002ab8:	682b      	ldr	r3, [r5, #0]
 8002aba:	4a7d      	ldr	r2, [pc, #500]	@ (8002cb0 <HAL_RCC_OscConfig+0x30c>)
 8002abc:	4013      	ands	r3, r2
 8002abe:	e7c5      	b.n	8002a4c <HAL_RCC_OscConfig+0xa8>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002ac0:	220c      	movs	r2, #12
 8002ac2:	4d79      	ldr	r5, [pc, #484]	@ (8002ca8 <HAL_RCC_OscConfig+0x304>)
 8002ac4:	686b      	ldr	r3, [r5, #4]
 8002ac6:	4213      	tst	r3, r2
 8002ac8:	d006      	beq.n	8002ad8 <HAL_RCC_OscConfig+0x134>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002aca:	686b      	ldr	r3, [r5, #4]
 8002acc:	4013      	ands	r3, r2
 8002ace:	2b08      	cmp	r3, #8
 8002ad0:	d110      	bne.n	8002af4 <HAL_RCC_OscConfig+0x150>
 8002ad2:	686b      	ldr	r3, [r5, #4]
 8002ad4:	03db      	lsls	r3, r3, #15
 8002ad6:	d40d      	bmi.n	8002af4 <HAL_RCC_OscConfig+0x150>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ad8:	682b      	ldr	r3, [r5, #0]
 8002ada:	079b      	lsls	r3, r3, #30
 8002adc:	d502      	bpl.n	8002ae4 <HAL_RCC_OscConfig+0x140>
 8002ade:	68e3      	ldr	r3, [r4, #12]
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d1aa      	bne.n	8002a3a <HAL_RCC_OscConfig+0x96>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ae4:	21f8      	movs	r1, #248	@ 0xf8
 8002ae6:	682a      	ldr	r2, [r5, #0]
 8002ae8:	6923      	ldr	r3, [r4, #16]
 8002aea:	438a      	bics	r2, r1
 8002aec:	00db      	lsls	r3, r3, #3
 8002aee:	4313      	orrs	r3, r2
 8002af0:	602b      	str	r3, [r5, #0]
 8002af2:	e763      	b.n	80029bc <HAL_RCC_OscConfig+0x18>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002af4:	68e2      	ldr	r2, [r4, #12]
 8002af6:	2301      	movs	r3, #1
 8002af8:	2a00      	cmp	r2, #0
 8002afa:	d00f      	beq.n	8002b1c <HAL_RCC_OscConfig+0x178>
        __HAL_RCC_HSI_ENABLE();
 8002afc:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002afe:	2702      	movs	r7, #2
        __HAL_RCC_HSI_ENABLE();
 8002b00:	4313      	orrs	r3, r2
 8002b02:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002b04:	f7ff fc36 	bl	8002374 <HAL_GetTick>
 8002b08:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b0a:	682b      	ldr	r3, [r5, #0]
 8002b0c:	423b      	tst	r3, r7
 8002b0e:	d1e9      	bne.n	8002ae4 <HAL_RCC_OscConfig+0x140>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b10:	f7ff fc30 	bl	8002374 <HAL_GetTick>
 8002b14:	1b80      	subs	r0, r0, r6
 8002b16:	2802      	cmp	r0, #2
 8002b18:	d9f7      	bls.n	8002b0a <HAL_RCC_OscConfig+0x166>
 8002b1a:	e7a5      	b.n	8002a68 <HAL_RCC_OscConfig+0xc4>
        __HAL_RCC_HSI_DISABLE();
 8002b1c:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b1e:	2702      	movs	r7, #2
        __HAL_RCC_HSI_DISABLE();
 8002b20:	439a      	bics	r2, r3
 8002b22:	602a      	str	r2, [r5, #0]
        tickstart = HAL_GetTick();
 8002b24:	f7ff fc26 	bl	8002374 <HAL_GetTick>
 8002b28:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b2a:	682b      	ldr	r3, [r5, #0]
 8002b2c:	423b      	tst	r3, r7
 8002b2e:	d100      	bne.n	8002b32 <HAL_RCC_OscConfig+0x18e>
 8002b30:	e744      	b.n	80029bc <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b32:	f7ff fc1f 	bl	8002374 <HAL_GetTick>
 8002b36:	1b80      	subs	r0, r0, r6
 8002b38:	2802      	cmp	r0, #2
 8002b3a:	d9f6      	bls.n	8002b2a <HAL_RCC_OscConfig+0x186>
 8002b3c:	e794      	b.n	8002a68 <HAL_RCC_OscConfig+0xc4>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b3e:	69e2      	ldr	r2, [r4, #28]
 8002b40:	2301      	movs	r3, #1
 8002b42:	4d59      	ldr	r5, [pc, #356]	@ (8002ca8 <HAL_RCC_OscConfig+0x304>)
 8002b44:	2a00      	cmp	r2, #0
 8002b46:	d010      	beq.n	8002b6a <HAL_RCC_OscConfig+0x1c6>
      __HAL_RCC_LSI_ENABLE();
 8002b48:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b4a:	2702      	movs	r7, #2
      __HAL_RCC_LSI_ENABLE();
 8002b4c:	4313      	orrs	r3, r2
 8002b4e:	626b      	str	r3, [r5, #36]	@ 0x24
      tickstart = HAL_GetTick();
 8002b50:	f7ff fc10 	bl	8002374 <HAL_GetTick>
 8002b54:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b56:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8002b58:	423b      	tst	r3, r7
 8002b5a:	d000      	beq.n	8002b5e <HAL_RCC_OscConfig+0x1ba>
 8002b5c:	e732      	b.n	80029c4 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b5e:	f7ff fc09 	bl	8002374 <HAL_GetTick>
 8002b62:	1b80      	subs	r0, r0, r6
 8002b64:	2802      	cmp	r0, #2
 8002b66:	d9f6      	bls.n	8002b56 <HAL_RCC_OscConfig+0x1b2>
 8002b68:	e77e      	b.n	8002a68 <HAL_RCC_OscConfig+0xc4>
      __HAL_RCC_LSI_DISABLE();
 8002b6a:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b6c:	2702      	movs	r7, #2
      __HAL_RCC_LSI_DISABLE();
 8002b6e:	439a      	bics	r2, r3
 8002b70:	626a      	str	r2, [r5, #36]	@ 0x24
      tickstart = HAL_GetTick();
 8002b72:	f7ff fbff 	bl	8002374 <HAL_GetTick>
 8002b76:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b78:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8002b7a:	423b      	tst	r3, r7
 8002b7c:	d100      	bne.n	8002b80 <HAL_RCC_OscConfig+0x1dc>
 8002b7e:	e721      	b.n	80029c4 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b80:	f7ff fbf8 	bl	8002374 <HAL_GetTick>
 8002b84:	1b80      	subs	r0, r0, r6
 8002b86:	2802      	cmp	r0, #2
 8002b88:	d9f6      	bls.n	8002b78 <HAL_RCC_OscConfig+0x1d4>
 8002b8a:	e76d      	b.n	8002a68 <HAL_RCC_OscConfig+0xc4>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b8c:	2280      	movs	r2, #128	@ 0x80
    FlagStatus       pwrclkchanged = RESET;
 8002b8e:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b90:	4d45      	ldr	r5, [pc, #276]	@ (8002ca8 <HAL_RCC_OscConfig+0x304>)
 8002b92:	0552      	lsls	r2, r2, #21
 8002b94:	69eb      	ldr	r3, [r5, #28]
    FlagStatus       pwrclkchanged = RESET;
 8002b96:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b98:	4213      	tst	r3, r2
 8002b9a:	d108      	bne.n	8002bae <HAL_RCC_OscConfig+0x20a>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b9c:	69eb      	ldr	r3, [r5, #28]
 8002b9e:	4313      	orrs	r3, r2
 8002ba0:	61eb      	str	r3, [r5, #28]
 8002ba2:	69eb      	ldr	r3, [r5, #28]
 8002ba4:	4013      	ands	r3, r2
 8002ba6:	9303      	str	r3, [sp, #12]
 8002ba8:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8002baa:	2301      	movs	r3, #1
 8002bac:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bae:	2780      	movs	r7, #128	@ 0x80
 8002bb0:	4e40      	ldr	r6, [pc, #256]	@ (8002cb4 <HAL_RCC_OscConfig+0x310>)
 8002bb2:	007f      	lsls	r7, r7, #1
 8002bb4:	6833      	ldr	r3, [r6, #0]
 8002bb6:	423b      	tst	r3, r7
 8002bb8:	d015      	beq.n	8002be6 <HAL_RCC_OscConfig+0x242>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002bba:	68a3      	ldr	r3, [r4, #8]
 8002bbc:	2b01      	cmp	r3, #1
 8002bbe:	d122      	bne.n	8002c06 <HAL_RCC_OscConfig+0x262>
 8002bc0:	6a2a      	ldr	r2, [r5, #32]
 8002bc2:	4313      	orrs	r3, r2
 8002bc4:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 8002bc6:	f7ff fbd5 	bl	8002374 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bca:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 8002bcc:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bce:	6a2b      	ldr	r3, [r5, #32]
 8002bd0:	423b      	tst	r3, r7
 8002bd2:	d03f      	beq.n	8002c54 <HAL_RCC_OscConfig+0x2b0>
    if(pwrclkchanged == SET)
 8002bd4:	9b00      	ldr	r3, [sp, #0]
 8002bd6:	2b01      	cmp	r3, #1
 8002bd8:	d000      	beq.n	8002bdc <HAL_RCC_OscConfig+0x238>
 8002bda:	e6f7      	b.n	80029cc <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bdc:	69eb      	ldr	r3, [r5, #28]
 8002bde:	4a36      	ldr	r2, [pc, #216]	@ (8002cb8 <HAL_RCC_OscConfig+0x314>)
 8002be0:	4013      	ands	r3, r2
 8002be2:	61eb      	str	r3, [r5, #28]
 8002be4:	e6f2      	b.n	80029cc <HAL_RCC_OscConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002be6:	6833      	ldr	r3, [r6, #0]
 8002be8:	433b      	orrs	r3, r7
 8002bea:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8002bec:	f7ff fbc2 	bl	8002374 <HAL_GetTick>
 8002bf0:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bf2:	6833      	ldr	r3, [r6, #0]
 8002bf4:	423b      	tst	r3, r7
 8002bf6:	d1e0      	bne.n	8002bba <HAL_RCC_OscConfig+0x216>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bf8:	f7ff fbbc 	bl	8002374 <HAL_GetTick>
 8002bfc:	9b01      	ldr	r3, [sp, #4]
 8002bfe:	1ac0      	subs	r0, r0, r3
 8002c00:	2864      	cmp	r0, #100	@ 0x64
 8002c02:	d9f6      	bls.n	8002bf2 <HAL_RCC_OscConfig+0x24e>
 8002c04:	e730      	b.n	8002a68 <HAL_RCC_OscConfig+0xc4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c06:	2201      	movs	r2, #1
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d114      	bne.n	8002c36 <HAL_RCC_OscConfig+0x292>
 8002c0c:	6a2b      	ldr	r3, [r5, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c0e:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c10:	4393      	bics	r3, r2
 8002c12:	622b      	str	r3, [r5, #32]
 8002c14:	6a2b      	ldr	r3, [r5, #32]
 8002c16:	3203      	adds	r2, #3
 8002c18:	4393      	bics	r3, r2
 8002c1a:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 8002c1c:	f7ff fbaa 	bl	8002374 <HAL_GetTick>
 8002c20:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c22:	6a2b      	ldr	r3, [r5, #32]
 8002c24:	423b      	tst	r3, r7
 8002c26:	d0d5      	beq.n	8002bd4 <HAL_RCC_OscConfig+0x230>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c28:	f7ff fba4 	bl	8002374 <HAL_GetTick>
 8002c2c:	4b23      	ldr	r3, [pc, #140]	@ (8002cbc <HAL_RCC_OscConfig+0x318>)
 8002c2e:	1b80      	subs	r0, r0, r6
 8002c30:	4298      	cmp	r0, r3
 8002c32:	d9f6      	bls.n	8002c22 <HAL_RCC_OscConfig+0x27e>
 8002c34:	e718      	b.n	8002a68 <HAL_RCC_OscConfig+0xc4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c36:	2b05      	cmp	r3, #5
 8002c38:	d105      	bne.n	8002c46 <HAL_RCC_OscConfig+0x2a2>
 8002c3a:	6a29      	ldr	r1, [r5, #32]
 8002c3c:	3b01      	subs	r3, #1
 8002c3e:	430b      	orrs	r3, r1
 8002c40:	622b      	str	r3, [r5, #32]
 8002c42:	6a2b      	ldr	r3, [r5, #32]
 8002c44:	e7bd      	b.n	8002bc2 <HAL_RCC_OscConfig+0x21e>
 8002c46:	6a2b      	ldr	r3, [r5, #32]
 8002c48:	4393      	bics	r3, r2
 8002c4a:	2204      	movs	r2, #4
 8002c4c:	622b      	str	r3, [r5, #32]
 8002c4e:	6a2b      	ldr	r3, [r5, #32]
 8002c50:	4393      	bics	r3, r2
 8002c52:	e7b7      	b.n	8002bc4 <HAL_RCC_OscConfig+0x220>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c54:	f7ff fb8e 	bl	8002374 <HAL_GetTick>
 8002c58:	4b18      	ldr	r3, [pc, #96]	@ (8002cbc <HAL_RCC_OscConfig+0x318>)
 8002c5a:	1b80      	subs	r0, r0, r6
 8002c5c:	4298      	cmp	r0, r3
 8002c5e:	d9b6      	bls.n	8002bce <HAL_RCC_OscConfig+0x22a>
 8002c60:	e702      	b.n	8002a68 <HAL_RCC_OscConfig+0xc4>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002c62:	f7ff fb87 	bl	8002374 <HAL_GetTick>
 8002c66:	1b80      	subs	r0, r0, r6
 8002c68:	2802      	cmp	r0, #2
 8002c6a:	d800      	bhi.n	8002c6e <HAL_RCC_OscConfig+0x2ca>
 8002c6c:	e6c1      	b.n	80029f2 <HAL_RCC_OscConfig+0x4e>
 8002c6e:	e6fb      	b.n	8002a68 <HAL_RCC_OscConfig+0xc4>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002c70:	3205      	adds	r2, #5
 8002c72:	d103      	bne.n	8002c7c <HAL_RCC_OscConfig+0x2d8>
      __HAL_RCC_HSI14ADC_ENABLE();
 8002c74:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 8002c76:	439a      	bics	r2, r3
 8002c78:	636a      	str	r2, [r5, #52]	@ 0x34
 8002c7a:	e6be      	b.n	80029fa <HAL_RCC_OscConfig+0x56>
      __HAL_RCC_HSI14ADC_DISABLE();
 8002c7c:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002c7e:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8002c80:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 8002c82:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 8002c84:	636b      	str	r3, [r5, #52]	@ 0x34
      __HAL_RCC_HSI14_DISABLE();
 8002c86:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8002c88:	4393      	bics	r3, r2
 8002c8a:	636b      	str	r3, [r5, #52]	@ 0x34
      tickstart = HAL_GetTick();
 8002c8c:	f7ff fb72 	bl	8002374 <HAL_GetTick>
 8002c90:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002c92:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8002c94:	423b      	tst	r3, r7
 8002c96:	d100      	bne.n	8002c9a <HAL_RCC_OscConfig+0x2f6>
 8002c98:	e6b6      	b.n	8002a08 <HAL_RCC_OscConfig+0x64>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002c9a:	f7ff fb6b 	bl	8002374 <HAL_GetTick>
 8002c9e:	1b80      	subs	r0, r0, r6
 8002ca0:	2802      	cmp	r0, #2
 8002ca2:	d9f6      	bls.n	8002c92 <HAL_RCC_OscConfig+0x2ee>
 8002ca4:	e6e0      	b.n	8002a68 <HAL_RCC_OscConfig+0xc4>
 8002ca6:	46c0      	nop			@ (mov r8, r8)
 8002ca8:	40021000 	.word	0x40021000
 8002cac:	fffeffff 	.word	0xfffeffff
 8002cb0:	fffbffff 	.word	0xfffbffff
 8002cb4:	40007000 	.word	0x40007000
 8002cb8:	efffffff 	.word	0xefffffff
 8002cbc:	00001388 	.word	0x00001388
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002cc0:	210c      	movs	r1, #12
 8002cc2:	4d34      	ldr	r5, [pc, #208]	@ (8002d94 <HAL_RCC_OscConfig+0x3f0>)
 8002cc4:	686a      	ldr	r2, [r5, #4]
 8002cc6:	400a      	ands	r2, r1
 8002cc8:	2a08      	cmp	r2, #8
 8002cca:	d047      	beq.n	8002d5c <HAL_RCC_OscConfig+0x3b8>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ccc:	4a32      	ldr	r2, [pc, #200]	@ (8002d98 <HAL_RCC_OscConfig+0x3f4>)
 8002cce:	2b02      	cmp	r3, #2
 8002cd0:	d132      	bne.n	8002d38 <HAL_RCC_OscConfig+0x394>
        __HAL_RCC_PLL_DISABLE();
 8002cd2:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002cd4:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 8002cd6:	4013      	ands	r3, r2
 8002cd8:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002cda:	f7ff fb4b 	bl	8002374 <HAL_GetTick>
 8002cde:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ce0:	04bf      	lsls	r7, r7, #18
 8002ce2:	682b      	ldr	r3, [r5, #0]
 8002ce4:	423b      	tst	r3, r7
 8002ce6:	d121      	bne.n	8002d2c <HAL_RCC_OscConfig+0x388>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ce8:	220f      	movs	r2, #15
 8002cea:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002cec:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002cee:	4393      	bics	r3, r2
 8002cf0:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002cf2:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002cf4:	4313      	orrs	r3, r2
 8002cf6:	62eb      	str	r3, [r5, #44]	@ 0x2c
 8002cf8:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8002cfa:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002cfc:	686a      	ldr	r2, [r5, #4]
 8002cfe:	430b      	orrs	r3, r1
 8002d00:	4926      	ldr	r1, [pc, #152]	@ (8002d9c <HAL_RCC_OscConfig+0x3f8>)
 8002d02:	400a      	ands	r2, r1
 8002d04:	4313      	orrs	r3, r2
 8002d06:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8002d08:	2380      	movs	r3, #128	@ 0x80
 8002d0a:	682a      	ldr	r2, [r5, #0]
 8002d0c:	045b      	lsls	r3, r3, #17
 8002d0e:	4313      	orrs	r3, r2
 8002d10:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002d12:	f7ff fb2f 	bl	8002374 <HAL_GetTick>
 8002d16:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002d18:	682b      	ldr	r3, [r5, #0]
 8002d1a:	4233      	tst	r3, r6
 8002d1c:	d000      	beq.n	8002d20 <HAL_RCC_OscConfig+0x37c>
 8002d1e:	e677      	b.n	8002a10 <HAL_RCC_OscConfig+0x6c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d20:	f7ff fb28 	bl	8002374 <HAL_GetTick>
 8002d24:	1b00      	subs	r0, r0, r4
 8002d26:	2802      	cmp	r0, #2
 8002d28:	d9f6      	bls.n	8002d18 <HAL_RCC_OscConfig+0x374>
 8002d2a:	e69d      	b.n	8002a68 <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d2c:	f7ff fb22 	bl	8002374 <HAL_GetTick>
 8002d30:	1b80      	subs	r0, r0, r6
 8002d32:	2802      	cmp	r0, #2
 8002d34:	d9d5      	bls.n	8002ce2 <HAL_RCC_OscConfig+0x33e>
 8002d36:	e697      	b.n	8002a68 <HAL_RCC_OscConfig+0xc4>
        __HAL_RCC_PLL_DISABLE();
 8002d38:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d3a:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 8002d3c:	4013      	ands	r3, r2
 8002d3e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002d40:	f7ff fb18 	bl	8002374 <HAL_GetTick>
 8002d44:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d46:	04b6      	lsls	r6, r6, #18
 8002d48:	682b      	ldr	r3, [r5, #0]
 8002d4a:	4233      	tst	r3, r6
 8002d4c:	d100      	bne.n	8002d50 <HAL_RCC_OscConfig+0x3ac>
 8002d4e:	e65f      	b.n	8002a10 <HAL_RCC_OscConfig+0x6c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d50:	f7ff fb10 	bl	8002374 <HAL_GetTick>
 8002d54:	1b00      	subs	r0, r0, r4
 8002d56:	2802      	cmp	r0, #2
 8002d58:	d9f6      	bls.n	8002d48 <HAL_RCC_OscConfig+0x3a4>
 8002d5a:	e685      	b.n	8002a68 <HAL_RCC_OscConfig+0xc4>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d5c:	2b01      	cmp	r3, #1
 8002d5e:	d100      	bne.n	8002d62 <HAL_RCC_OscConfig+0x3be>
 8002d60:	e66b      	b.n	8002a3a <HAL_RCC_OscConfig+0x96>
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d62:	2280      	movs	r2, #128	@ 0x80
        pll_config  = RCC->CFGR;
 8002d64:	6868      	ldr	r0, [r5, #4]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d66:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8002d68:	0252      	lsls	r2, r2, #9
        pll_config2 = RCC->CFGR2;
 8002d6a:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d6c:	4002      	ands	r2, r0
 8002d6e:	428a      	cmp	r2, r1
 8002d70:	d000      	beq.n	8002d74 <HAL_RCC_OscConfig+0x3d0>
 8002d72:	e662      	b.n	8002a3a <HAL_RCC_OscConfig+0x96>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002d74:	220f      	movs	r2, #15
 8002d76:	4013      	ands	r3, r2
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d78:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d000      	beq.n	8002d80 <HAL_RCC_OscConfig+0x3dc>
 8002d7e:	e65c      	b.n	8002a3a <HAL_RCC_OscConfig+0x96>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002d80:	23f0      	movs	r3, #240	@ 0xf0
 8002d82:	039b      	lsls	r3, r3, #14
 8002d84:	4018      	ands	r0, r3
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002d86:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002d88:	1ac0      	subs	r0, r0, r3
 8002d8a:	1e43      	subs	r3, r0, #1
 8002d8c:	4198      	sbcs	r0, r3
 8002d8e:	b2c0      	uxtb	r0, r0
 8002d90:	e66b      	b.n	8002a6a <HAL_RCC_OscConfig+0xc6>
 8002d92:	46c0      	nop			@ (mov r8, r8)
 8002d94:	40021000 	.word	0x40021000
 8002d98:	feffffff 	.word	0xfeffffff
 8002d9c:	ffc2ffff 	.word	0xffc2ffff

08002da0 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002da0:	220c      	movs	r2, #12
{
 8002da2:	b570      	push	{r4, r5, r6, lr}
  tmpreg = RCC->CFGR;
 8002da4:	4d0c      	ldr	r5, [pc, #48]	@ (8002dd8 <HAL_RCC_GetSysClockFreq+0x38>)
 8002da6:	686b      	ldr	r3, [r5, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8002da8:	401a      	ands	r2, r3
 8002daa:	2a08      	cmp	r2, #8
 8002dac:	d111      	bne.n	8002dd2 <HAL_RCC_GetSysClockFreq+0x32>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002dae:	200f      	movs	r0, #15
 8002db0:	490a      	ldr	r1, [pc, #40]	@ (8002ddc <HAL_RCC_GetSysClockFreq+0x3c>)
 8002db2:	0c9a      	lsrs	r2, r3, #18
 8002db4:	4002      	ands	r2, r0
 8002db6:	5c8c      	ldrb	r4, [r1, r2]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002db8:	6aea      	ldr	r2, [r5, #44]	@ 0x2c
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002dba:	03db      	lsls	r3, r3, #15
 8002dbc:	d507      	bpl.n	8002dce <HAL_RCC_GetSysClockFreq+0x2e>
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002dbe:	4908      	ldr	r1, [pc, #32]	@ (8002de0 <HAL_RCC_GetSysClockFreq+0x40>)
 8002dc0:	4002      	ands	r2, r0
 8002dc2:	5c89      	ldrb	r1, [r1, r2]
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002dc4:	4807      	ldr	r0, [pc, #28]	@ (8002de4 <HAL_RCC_GetSysClockFreq+0x44>)
 8002dc6:	f7fd f9a9 	bl	800011c <__udivsi3>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002dca:	4360      	muls	r0, r4
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002dcc:	bd70      	pop	{r4, r5, r6, pc}
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002dce:	4806      	ldr	r0, [pc, #24]	@ (8002de8 <HAL_RCC_GetSysClockFreq+0x48>)
 8002dd0:	e7fb      	b.n	8002dca <HAL_RCC_GetSysClockFreq+0x2a>
      sysclockfreq = HSE_VALUE;
 8002dd2:	4804      	ldr	r0, [pc, #16]	@ (8002de4 <HAL_RCC_GetSysClockFreq+0x44>)
  return sysclockfreq;
 8002dd4:	e7fa      	b.n	8002dcc <HAL_RCC_GetSysClockFreq+0x2c>
 8002dd6:	46c0      	nop			@ (mov r8, r8)
 8002dd8:	40021000 	.word	0x40021000
 8002ddc:	080039d5 	.word	0x080039d5
 8002de0:	080039c5 	.word	0x080039c5
 8002de4:	007a1200 	.word	0x007a1200
 8002de8:	003d0900 	.word	0x003d0900

08002dec <HAL_RCC_ClockConfig>:
{
 8002dec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002dee:	0004      	movs	r4, r0
 8002df0:	000e      	movs	r6, r1
  if(RCC_ClkInitStruct == NULL)
 8002df2:	2800      	cmp	r0, #0
 8002df4:	d101      	bne.n	8002dfa <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 8002df6:	2001      	movs	r0, #1
}
 8002df8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	4d37      	ldr	r5, [pc, #220]	@ (8002edc <HAL_RCC_ClockConfig+0xf0>)
 8002dfe:	682b      	ldr	r3, [r5, #0]
 8002e00:	4013      	ands	r3, r2
 8002e02:	428b      	cmp	r3, r1
 8002e04:	d31c      	bcc.n	8002e40 <HAL_RCC_ClockConfig+0x54>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e06:	6822      	ldr	r2, [r4, #0]
 8002e08:	0793      	lsls	r3, r2, #30
 8002e0a:	d422      	bmi.n	8002e52 <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e0c:	07d2      	lsls	r2, r2, #31
 8002e0e:	d42f      	bmi.n	8002e70 <HAL_RCC_ClockConfig+0x84>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002e10:	2301      	movs	r3, #1
 8002e12:	682a      	ldr	r2, [r5, #0]
 8002e14:	401a      	ands	r2, r3
 8002e16:	42b2      	cmp	r2, r6
 8002e18:	d851      	bhi.n	8002ebe <HAL_RCC_ClockConfig+0xd2>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e1a:	6823      	ldr	r3, [r4, #0]
 8002e1c:	4d30      	ldr	r5, [pc, #192]	@ (8002ee0 <HAL_RCC_ClockConfig+0xf4>)
 8002e1e:	075b      	lsls	r3, r3, #29
 8002e20:	d454      	bmi.n	8002ecc <HAL_RCC_ClockConfig+0xe0>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002e22:	f7ff ffbd 	bl	8002da0 <HAL_RCC_GetSysClockFreq>
 8002e26:	686b      	ldr	r3, [r5, #4]
 8002e28:	4a2e      	ldr	r2, [pc, #184]	@ (8002ee4 <HAL_RCC_ClockConfig+0xf8>)
 8002e2a:	061b      	lsls	r3, r3, #24
 8002e2c:	0f1b      	lsrs	r3, r3, #28
 8002e2e:	5cd3      	ldrb	r3, [r2, r3]
 8002e30:	492d      	ldr	r1, [pc, #180]	@ (8002ee8 <HAL_RCC_ClockConfig+0xfc>)
 8002e32:	40d8      	lsrs	r0, r3
 8002e34:	6008      	str	r0, [r1, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8002e36:	2003      	movs	r0, #3
 8002e38:	f7ff fa5c 	bl	80022f4 <HAL_InitTick>
  return HAL_OK;
 8002e3c:	2000      	movs	r0, #0
 8002e3e:	e7db      	b.n	8002df8 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e40:	682b      	ldr	r3, [r5, #0]
 8002e42:	4393      	bics	r3, r2
 8002e44:	430b      	orrs	r3, r1
 8002e46:	602b      	str	r3, [r5, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e48:	682b      	ldr	r3, [r5, #0]
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	428b      	cmp	r3, r1
 8002e4e:	d1d2      	bne.n	8002df6 <HAL_RCC_ClockConfig+0xa>
 8002e50:	e7d9      	b.n	8002e06 <HAL_RCC_ClockConfig+0x1a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e52:	4923      	ldr	r1, [pc, #140]	@ (8002ee0 <HAL_RCC_ClockConfig+0xf4>)
 8002e54:	0753      	lsls	r3, r2, #29
 8002e56:	d504      	bpl.n	8002e62 <HAL_RCC_ClockConfig+0x76>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002e58:	23e0      	movs	r3, #224	@ 0xe0
 8002e5a:	6848      	ldr	r0, [r1, #4]
 8002e5c:	00db      	lsls	r3, r3, #3
 8002e5e:	4303      	orrs	r3, r0
 8002e60:	604b      	str	r3, [r1, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e62:	20f0      	movs	r0, #240	@ 0xf0
 8002e64:	684b      	ldr	r3, [r1, #4]
 8002e66:	4383      	bics	r3, r0
 8002e68:	68a0      	ldr	r0, [r4, #8]
 8002e6a:	4303      	orrs	r3, r0
 8002e6c:	604b      	str	r3, [r1, #4]
 8002e6e:	e7cd      	b.n	8002e0c <HAL_RCC_ClockConfig+0x20>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e70:	4f1b      	ldr	r7, [pc, #108]	@ (8002ee0 <HAL_RCC_ClockConfig+0xf4>)
 8002e72:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e74:	683b      	ldr	r3, [r7, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e76:	2a01      	cmp	r2, #1
 8002e78:	d119      	bne.n	8002eae <HAL_RCC_ClockConfig+0xc2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e7a:	039b      	lsls	r3, r3, #14
 8002e7c:	d5bb      	bpl.n	8002df6 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e7e:	2103      	movs	r1, #3
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	438b      	bics	r3, r1
 8002e84:	4313      	orrs	r3, r2
 8002e86:	607b      	str	r3, [r7, #4]
    tickstart = HAL_GetTick();
 8002e88:	f7ff fa74 	bl	8002374 <HAL_GetTick>
 8002e8c:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e8e:	230c      	movs	r3, #12
 8002e90:	687a      	ldr	r2, [r7, #4]
 8002e92:	401a      	ands	r2, r3
 8002e94:	6863      	ldr	r3, [r4, #4]
 8002e96:	009b      	lsls	r3, r3, #2
 8002e98:	429a      	cmp	r2, r3
 8002e9a:	d0b9      	beq.n	8002e10 <HAL_RCC_ClockConfig+0x24>
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e9c:	f7ff fa6a 	bl	8002374 <HAL_GetTick>
 8002ea0:	9b01      	ldr	r3, [sp, #4]
 8002ea2:	1ac0      	subs	r0, r0, r3
 8002ea4:	4b11      	ldr	r3, [pc, #68]	@ (8002eec <HAL_RCC_ClockConfig+0x100>)
 8002ea6:	4298      	cmp	r0, r3
 8002ea8:	d9f1      	bls.n	8002e8e <HAL_RCC_ClockConfig+0xa2>
        return HAL_TIMEOUT;
 8002eaa:	2003      	movs	r0, #3
 8002eac:	e7a4      	b.n	8002df8 <HAL_RCC_ClockConfig+0xc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002eae:	2a02      	cmp	r2, #2
 8002eb0:	d102      	bne.n	8002eb8 <HAL_RCC_ClockConfig+0xcc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002eb2:	019b      	lsls	r3, r3, #6
 8002eb4:	d4e3      	bmi.n	8002e7e <HAL_RCC_ClockConfig+0x92>
 8002eb6:	e79e      	b.n	8002df6 <HAL_RCC_ClockConfig+0xa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002eb8:	079b      	lsls	r3, r3, #30
 8002eba:	d4e0      	bmi.n	8002e7e <HAL_RCC_ClockConfig+0x92>
 8002ebc:	e79b      	b.n	8002df6 <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ebe:	682a      	ldr	r2, [r5, #0]
 8002ec0:	439a      	bics	r2, r3
 8002ec2:	602a      	str	r2, [r5, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ec4:	682a      	ldr	r2, [r5, #0]
 8002ec6:	421a      	tst	r2, r3
 8002ec8:	d0a7      	beq.n	8002e1a <HAL_RCC_ClockConfig+0x2e>
 8002eca:	e794      	b.n	8002df6 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002ecc:	686b      	ldr	r3, [r5, #4]
 8002ece:	4a08      	ldr	r2, [pc, #32]	@ (8002ef0 <HAL_RCC_ClockConfig+0x104>)
 8002ed0:	4013      	ands	r3, r2
 8002ed2:	68e2      	ldr	r2, [r4, #12]
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	606b      	str	r3, [r5, #4]
 8002ed8:	e7a3      	b.n	8002e22 <HAL_RCC_ClockConfig+0x36>
 8002eda:	46c0      	nop			@ (mov r8, r8)
 8002edc:	40022000 	.word	0x40022000
 8002ee0:	40021000 	.word	0x40021000
 8002ee4:	080039b5 	.word	0x080039b5
 8002ee8:	20000004 	.word	0x20000004
 8002eec:	00001388 	.word	0x00001388
 8002ef0:	fffff8ff 	.word	0xfffff8ff

08002ef4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002ef4:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ef6:	2401      	movs	r4, #1
  tmpccer = TIMx->CCER;
 8002ef8:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002efa:	6a02      	ldr	r2, [r0, #32]
 8002efc:	43a2      	bics	r2, r4
 8002efe:	6202      	str	r2, [r0, #32]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002f00:	2273      	movs	r2, #115	@ 0x73
  tmpcr2 =  TIMx->CR2;
 8002f02:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8002f04:	6985      	ldr	r5, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002f06:	4395      	bics	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002f08:	680a      	ldr	r2, [r1, #0]
 8002f0a:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002f0c:	2202      	movs	r2, #2
 8002f0e:	4393      	bics	r3, r2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002f10:	688a      	ldr	r2, [r1, #8]
 8002f12:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002f14:	4a11      	ldr	r2, [pc, #68]	@ (8002f5c <TIM_OC1_SetConfig+0x68>)
 8002f16:	4290      	cmp	r0, r2
 8002f18:	d005      	beq.n	8002f26 <TIM_OC1_SetConfig+0x32>
 8002f1a:	4e11      	ldr	r6, [pc, #68]	@ (8002f60 <TIM_OC1_SetConfig+0x6c>)
 8002f1c:	42b0      	cmp	r0, r6
 8002f1e:	d002      	beq.n	8002f26 <TIM_OC1_SetConfig+0x32>
 8002f20:	4e10      	ldr	r6, [pc, #64]	@ (8002f64 <TIM_OC1_SetConfig+0x70>)
 8002f22:	42b0      	cmp	r0, r6
 8002f24:	d113      	bne.n	8002f4e <TIM_OC1_SetConfig+0x5a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002f26:	2608      	movs	r6, #8
 8002f28:	43b3      	bics	r3, r6
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002f2a:	68ce      	ldr	r6, [r1, #12]
 8002f2c:	4333      	orrs	r3, r6
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002f2e:	2604      	movs	r6, #4
 8002f30:	43b3      	bics	r3, r6
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002f32:	4290      	cmp	r0, r2
 8002f34:	d005      	beq.n	8002f42 <TIM_OC1_SetConfig+0x4e>
 8002f36:	4a0a      	ldr	r2, [pc, #40]	@ (8002f60 <TIM_OC1_SetConfig+0x6c>)
 8002f38:	4290      	cmp	r0, r2
 8002f3a:	d002      	beq.n	8002f42 <TIM_OC1_SetConfig+0x4e>
 8002f3c:	4a09      	ldr	r2, [pc, #36]	@ (8002f64 <TIM_OC1_SetConfig+0x70>)
 8002f3e:	4290      	cmp	r0, r2
 8002f40:	d105      	bne.n	8002f4e <TIM_OC1_SetConfig+0x5a>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002f42:	4a09      	ldr	r2, [pc, #36]	@ (8002f68 <TIM_OC1_SetConfig+0x74>)
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002f44:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002f46:	4022      	ands	r2, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 8002f48:	694c      	ldr	r4, [r1, #20]
 8002f4a:	4334      	orrs	r4, r6
 8002f4c:	4314      	orrs	r4, r2

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002f4e:	684a      	ldr	r2, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8002f50:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002f52:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8002f54:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f56:	6203      	str	r3, [r0, #32]
}
 8002f58:	bd70      	pop	{r4, r5, r6, pc}
 8002f5a:	46c0      	nop			@ (mov r8, r8)
 8002f5c:	40012c00 	.word	0x40012c00
 8002f60:	40014400 	.word	0x40014400
 8002f64:	40014800 	.word	0x40014800
 8002f68:	fffffcff 	.word	0xfffffcff

08002f6c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002f6c:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002f6e:	4a17      	ldr	r2, [pc, #92]	@ (8002fcc <TIM_OC3_SetConfig+0x60>)
  tmpccer = TIMx->CCER;
 8002f70:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002f72:	6a03      	ldr	r3, [r0, #32]
 8002f74:	4013      	ands	r3, r2
 8002f76:	6203      	str	r3, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002f78:	2373      	movs	r3, #115	@ 0x73
  tmpcr2 =  TIMx->CR2;
 8002f7a:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8002f7c:	69c4      	ldr	r4, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002f7e:	439c      	bics	r4, r3
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002f80:	680b      	ldr	r3, [r1, #0]
 8002f82:	431c      	orrs	r4, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002f84:	4b12      	ldr	r3, [pc, #72]	@ (8002fd0 <TIM_OC3_SetConfig+0x64>)
 8002f86:	401d      	ands	r5, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002f88:	688b      	ldr	r3, [r1, #8]
 8002f8a:	021b      	lsls	r3, r3, #8
 8002f8c:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002f8e:	4d11      	ldr	r5, [pc, #68]	@ (8002fd4 <TIM_OC3_SetConfig+0x68>)
 8002f90:	42a8      	cmp	r0, r5
 8002f92:	d10e      	bne.n	8002fb2 <TIM_OC3_SetConfig+0x46>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002f94:	4d10      	ldr	r5, [pc, #64]	@ (8002fd8 <TIM_OC3_SetConfig+0x6c>)
 8002f96:	401d      	ands	r5, r3
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002f98:	68cb      	ldr	r3, [r1, #12]
 8002f9a:	021b      	lsls	r3, r3, #8
 8002f9c:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002f9e:	4d0f      	ldr	r5, [pc, #60]	@ (8002fdc <TIM_OC3_SetConfig+0x70>)
 8002fa0:	402b      	ands	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002fa2:	4d0f      	ldr	r5, [pc, #60]	@ (8002fe0 <TIM_OC3_SetConfig+0x74>)
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002fa4:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002fa6:	4015      	ands	r5, r2
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002fa8:	698a      	ldr	r2, [r1, #24]
 8002faa:	4332      	orrs	r2, r6
 8002fac:	0112      	lsls	r2, r2, #4
 8002fae:	432a      	orrs	r2, r5
 8002fb0:	e005      	b.n	8002fbe <TIM_OC3_SetConfig+0x52>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002fb2:	4d0c      	ldr	r5, [pc, #48]	@ (8002fe4 <TIM_OC3_SetConfig+0x78>)
 8002fb4:	42a8      	cmp	r0, r5
 8002fb6:	d0f4      	beq.n	8002fa2 <TIM_OC3_SetConfig+0x36>
 8002fb8:	4d0b      	ldr	r5, [pc, #44]	@ (8002fe8 <TIM_OC3_SetConfig+0x7c>)
 8002fba:	42a8      	cmp	r0, r5
 8002fbc:	d0f1      	beq.n	8002fa2 <TIM_OC3_SetConfig+0x36>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002fbe:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002fc0:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8002fc2:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8002fc4:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002fc6:	6203      	str	r3, [r0, #32]
}
 8002fc8:	bd70      	pop	{r4, r5, r6, pc}
 8002fca:	46c0      	nop			@ (mov r8, r8)
 8002fcc:	fffffeff 	.word	0xfffffeff
 8002fd0:	fffffdff 	.word	0xfffffdff
 8002fd4:	40012c00 	.word	0x40012c00
 8002fd8:	fffff7ff 	.word	0xfffff7ff
 8002fdc:	fffffbff 	.word	0xfffffbff
 8002fe0:	ffffcfff 	.word	0xffffcfff
 8002fe4:	40014400 	.word	0x40014400
 8002fe8:	40014800 	.word	0x40014800

08002fec <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002fec:	b530      	push	{r4, r5, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002fee:	4a12      	ldr	r2, [pc, #72]	@ (8003038 <TIM_OC4_SetConfig+0x4c>)
  tmpccer = TIMx->CCER;
 8002ff0:	6a04      	ldr	r4, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002ff2:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002ff4:	4d11      	ldr	r5, [pc, #68]	@ (800303c <TIM_OC4_SetConfig+0x50>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002ff6:	4013      	ands	r3, r2
 8002ff8:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8002ffa:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8002ffc:	69c2      	ldr	r2, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002ffe:	402a      	ands	r2, r5

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003000:	680d      	ldr	r5, [r1, #0]
 8003002:	022d      	lsls	r5, r5, #8
 8003004:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003006:	4a0e      	ldr	r2, [pc, #56]	@ (8003040 <TIM_OC4_SetConfig+0x54>)
 8003008:	4014      	ands	r4, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800300a:	688a      	ldr	r2, [r1, #8]
 800300c:	0312      	lsls	r2, r2, #12
 800300e:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003010:	4c0c      	ldr	r4, [pc, #48]	@ (8003044 <TIM_OC4_SetConfig+0x58>)
 8003012:	42a0      	cmp	r0, r4
 8003014:	d005      	beq.n	8003022 <TIM_OC4_SetConfig+0x36>
 8003016:	4c0c      	ldr	r4, [pc, #48]	@ (8003048 <TIM_OC4_SetConfig+0x5c>)
 8003018:	42a0      	cmp	r0, r4
 800301a:	d002      	beq.n	8003022 <TIM_OC4_SetConfig+0x36>
 800301c:	4c0b      	ldr	r4, [pc, #44]	@ (800304c <TIM_OC4_SetConfig+0x60>)
 800301e:	42a0      	cmp	r0, r4
 8003020:	d104      	bne.n	800302c <TIM_OC4_SetConfig+0x40>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003022:	4c0b      	ldr	r4, [pc, #44]	@ (8003050 <TIM_OC4_SetConfig+0x64>)
 8003024:	401c      	ands	r4, r3

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003026:	694b      	ldr	r3, [r1, #20]
 8003028:	019b      	lsls	r3, r3, #6
 800302a:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800302c:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800302e:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8003030:	61c5      	str	r5, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8003032:	6403      	str	r3, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003034:	6202      	str	r2, [r0, #32]
}
 8003036:	bd30      	pop	{r4, r5, pc}
 8003038:	ffffefff 	.word	0xffffefff
 800303c:	ffff8cff 	.word	0xffff8cff
 8003040:	ffffdfff 	.word	0xffffdfff
 8003044:	40012c00 	.word	0x40012c00
 8003048:	40014400 	.word	0x40014400
 800304c:	40014800 	.word	0x40014800
 8003050:	ffffbfff 	.word	0xffffbfff

08003054 <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 8003054:	4770      	bx	lr

08003056 <HAL_TIM_PeriodElapsedCallback>:
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 8003056:	4770      	bx	lr

08003058 <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 8003058:	4770      	bx	lr

0800305a <HAL_TIM_IC_CaptureCallback>:
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 800305a:	4770      	bx	lr

0800305c <TIM_DMADelayPulseCplt>:
{
 800305c:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800305e:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8003060:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8003062:	4282      	cmp	r2, r0
 8003064:	d10d      	bne.n	8003082 <TIM_DMADelayPulseCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003066:	2301      	movs	r3, #1
 8003068:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800306a:	6992      	ldr	r2, [r2, #24]
 800306c:	2a00      	cmp	r2, #0
 800306e:	d102      	bne.n	8003076 <TIM_DMADelayPulseCplt+0x1a>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003070:	0022      	movs	r2, r4
 8003072:	323e      	adds	r2, #62	@ 0x3e
 8003074:	7013      	strb	r3, [r2, #0]
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003076:	0020      	movs	r0, r4
 8003078:	f7fe fc5a 	bl	8001930 <HAL_TIM_PWM_PulseFinishedCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800307c:	2300      	movs	r3, #0
 800307e:	7723      	strb	r3, [r4, #28]
}
 8003080:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8003082:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003084:	4283      	cmp	r3, r0
 8003086:	d109      	bne.n	800309c <TIM_DMADelayPulseCplt+0x40>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003088:	2202      	movs	r2, #2
 800308a:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800308c:	699b      	ldr	r3, [r3, #24]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d1f1      	bne.n	8003076 <TIM_DMADelayPulseCplt+0x1a>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003092:	0023      	movs	r3, r4
 8003094:	3a01      	subs	r2, #1
 8003096:	333f      	adds	r3, #63	@ 0x3f
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8003098:	701a      	strb	r2, [r3, #0]
 800309a:	e7ec      	b.n	8003076 <TIM_DMADelayPulseCplt+0x1a>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800309c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800309e:	4283      	cmp	r3, r0
 80030a0:	d108      	bne.n	80030b4 <TIM_DMADelayPulseCplt+0x58>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80030a2:	2204      	movs	r2, #4
 80030a4:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 80030a6:	699b      	ldr	r3, [r3, #24]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d1e4      	bne.n	8003076 <TIM_DMADelayPulseCplt+0x1a>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80030ac:	0023      	movs	r3, r4
 80030ae:	3a03      	subs	r2, #3
 80030b0:	3340      	adds	r3, #64	@ 0x40
 80030b2:	e7f1      	b.n	8003098 <TIM_DMADelayPulseCplt+0x3c>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80030b4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80030b6:	4283      	cmp	r3, r0
 80030b8:	d1dd      	bne.n	8003076 <TIM_DMADelayPulseCplt+0x1a>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80030ba:	2208      	movs	r2, #8
 80030bc:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 80030be:	699b      	ldr	r3, [r3, #24]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d1d8      	bne.n	8003076 <TIM_DMADelayPulseCplt+0x1a>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80030c4:	0023      	movs	r3, r4
 80030c6:	3a07      	subs	r2, #7
 80030c8:	3341      	adds	r3, #65	@ 0x41
 80030ca:	e7e5      	b.n	8003098 <TIM_DMADelayPulseCplt+0x3c>

080030cc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
 80030cc:	4770      	bx	lr

080030ce <TIM_DMADelayPulseHalfCplt>:
{
 80030ce:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80030d0:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80030d2:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80030d4:	4283      	cmp	r3, r0
 80030d6:	d107      	bne.n	80030e8 <TIM_DMADelayPulseHalfCplt+0x1a>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80030d8:	2301      	movs	r3, #1
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80030da:	7723      	strb	r3, [r4, #28]
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 80030dc:	0020      	movs	r0, r4
 80030de:	f7ff fff5 	bl	80030cc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030e2:	2300      	movs	r3, #0
 80030e4:	7723      	strb	r3, [r4, #28]
}
 80030e6:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80030e8:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80030ea:	4283      	cmp	r3, r0
 80030ec:	d101      	bne.n	80030f2 <TIM_DMADelayPulseHalfCplt+0x24>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80030ee:	2302      	movs	r3, #2
 80030f0:	e7f3      	b.n	80030da <TIM_DMADelayPulseHalfCplt+0xc>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80030f2:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80030f4:	4283      	cmp	r3, r0
 80030f6:	d101      	bne.n	80030fc <TIM_DMADelayPulseHalfCplt+0x2e>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80030f8:	2304      	movs	r3, #4
 80030fa:	e7ee      	b.n	80030da <TIM_DMADelayPulseHalfCplt+0xc>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80030fc:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80030fe:	4283      	cmp	r3, r0
 8003100:	d1ec      	bne.n	80030dc <TIM_DMADelayPulseHalfCplt+0xe>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003102:	2308      	movs	r3, #8
 8003104:	e7e9      	b.n	80030da <TIM_DMADelayPulseHalfCplt+0xc>

08003106 <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 8003106:	4770      	bx	lr

08003108 <HAL_TIM_IRQHandler>:
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003108:	2202      	movs	r2, #2
  uint32_t itsource = htim->Instance->DIER;
 800310a:	6803      	ldr	r3, [r0, #0]
{
 800310c:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 800310e:	68dd      	ldr	r5, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003110:	691e      	ldr	r6, [r3, #16]
{
 8003112:	0004      	movs	r4, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003114:	4216      	tst	r6, r2
 8003116:	d00d      	beq.n	8003134 <HAL_TIM_IRQHandler+0x2c>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003118:	4215      	tst	r5, r2
 800311a:	d00b      	beq.n	8003134 <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800311c:	3a05      	subs	r2, #5
 800311e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003120:	3204      	adds	r2, #4
 8003122:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003124:	699b      	ldr	r3, [r3, #24]
 8003126:	079b      	lsls	r3, r3, #30
 8003128:	d100      	bne.n	800312c <HAL_TIM_IRQHandler+0x24>
 800312a:	e071      	b.n	8003210 <HAL_TIM_IRQHandler+0x108>
          HAL_TIM_IC_CaptureCallback(htim);
 800312c:	f7ff ff95 	bl	800305a <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003130:	2300      	movs	r3, #0
 8003132:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003134:	2304      	movs	r3, #4
 8003136:	421e      	tst	r6, r3
 8003138:	d011      	beq.n	800315e <HAL_TIM_IRQHandler+0x56>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800313a:	421d      	tst	r5, r3
 800313c:	d00f      	beq.n	800315e <HAL_TIM_IRQHandler+0x56>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800313e:	2205      	movs	r2, #5
 8003140:	6823      	ldr	r3, [r4, #0]
 8003142:	4252      	negs	r2, r2
 8003144:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003146:	3207      	adds	r2, #7
 8003148:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800314a:	699a      	ldr	r2, [r3, #24]
 800314c:	23c0      	movs	r3, #192	@ 0xc0
 800314e:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8003150:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003152:	421a      	tst	r2, r3
 8003154:	d062      	beq.n	800321c <HAL_TIM_IRQHandler+0x114>
        HAL_TIM_IC_CaptureCallback(htim);
 8003156:	f7ff ff80 	bl	800305a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800315a:	2300      	movs	r3, #0
 800315c:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800315e:	2308      	movs	r3, #8
 8003160:	421e      	tst	r6, r3
 8003162:	d00f      	beq.n	8003184 <HAL_TIM_IRQHandler+0x7c>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003164:	421d      	tst	r5, r3
 8003166:	d00d      	beq.n	8003184 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003168:	2209      	movs	r2, #9
 800316a:	6823      	ldr	r3, [r4, #0]
 800316c:	4252      	negs	r2, r2
 800316e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003170:	320d      	adds	r2, #13
 8003172:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003174:	69db      	ldr	r3, [r3, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8003176:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003178:	079b      	lsls	r3, r3, #30
 800317a:	d055      	beq.n	8003228 <HAL_TIM_IRQHandler+0x120>
        HAL_TIM_IC_CaptureCallback(htim);
 800317c:	f7ff ff6d 	bl	800305a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003180:	2300      	movs	r3, #0
 8003182:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003184:	2310      	movs	r3, #16
 8003186:	421e      	tst	r6, r3
 8003188:	d011      	beq.n	80031ae <HAL_TIM_IRQHandler+0xa6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800318a:	421d      	tst	r5, r3
 800318c:	d00f      	beq.n	80031ae <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800318e:	2211      	movs	r2, #17
 8003190:	6823      	ldr	r3, [r4, #0]
 8003192:	4252      	negs	r2, r2
 8003194:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003196:	3219      	adds	r2, #25
 8003198:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800319a:	69da      	ldr	r2, [r3, #28]
 800319c:	23c0      	movs	r3, #192	@ 0xc0
 800319e:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 80031a0:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80031a2:	421a      	tst	r2, r3
 80031a4:	d046      	beq.n	8003234 <HAL_TIM_IRQHandler+0x12c>
        HAL_TIM_IC_CaptureCallback(htim);
 80031a6:	f7ff ff58 	bl	800305a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031aa:	2300      	movs	r3, #0
 80031ac:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80031ae:	2301      	movs	r3, #1
 80031b0:	421e      	tst	r6, r3
 80031b2:	d008      	beq.n	80031c6 <HAL_TIM_IRQHandler+0xbe>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80031b4:	421d      	tst	r5, r3
 80031b6:	d006      	beq.n	80031c6 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80031b8:	2202      	movs	r2, #2
 80031ba:	6823      	ldr	r3, [r4, #0]
 80031bc:	4252      	negs	r2, r2
      HAL_TIM_PeriodElapsedCallback(htim);
 80031be:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80031c0:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80031c2:	f7ff ff48 	bl	8003056 <HAL_TIM_PeriodElapsedCallback>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80031c6:	2380      	movs	r3, #128	@ 0x80
 80031c8:	421e      	tst	r6, r3
 80031ca:	d008      	beq.n	80031de <HAL_TIM_IRQHandler+0xd6>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80031cc:	421d      	tst	r5, r3
 80031ce:	d006      	beq.n	80031de <HAL_TIM_IRQHandler+0xd6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80031d0:	2281      	movs	r2, #129	@ 0x81
 80031d2:	6823      	ldr	r3, [r4, #0]
 80031d4:	4252      	negs	r2, r2
      HAL_TIMEx_BreakCallback(htim);
 80031d6:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80031d8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80031da:	f000 fbb0 	bl	800393e <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80031de:	2340      	movs	r3, #64	@ 0x40
 80031e0:	421e      	tst	r6, r3
 80031e2:	d008      	beq.n	80031f6 <HAL_TIM_IRQHandler+0xee>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80031e4:	421d      	tst	r5, r3
 80031e6:	d006      	beq.n	80031f6 <HAL_TIM_IRQHandler+0xee>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80031e8:	2241      	movs	r2, #65	@ 0x41
 80031ea:	6823      	ldr	r3, [r4, #0]
 80031ec:	4252      	negs	r2, r2
      HAL_TIM_TriggerCallback(htim);
 80031ee:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80031f0:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80031f2:	f7ff ff88 	bl	8003106 <HAL_TIM_TriggerCallback>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80031f6:	2320      	movs	r3, #32
 80031f8:	421e      	tst	r6, r3
 80031fa:	d008      	beq.n	800320e <HAL_TIM_IRQHandler+0x106>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80031fc:	421d      	tst	r5, r3
 80031fe:	d006      	beq.n	800320e <HAL_TIM_IRQHandler+0x106>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003200:	2221      	movs	r2, #33	@ 0x21
 8003202:	6823      	ldr	r3, [r4, #0]
 8003204:	4252      	negs	r2, r2
      HAL_TIMEx_CommutCallback(htim);
 8003206:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003208:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 800320a:	f000 fb97 	bl	800393c <HAL_TIMEx_CommutCallback>
}
 800320e:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003210:	f7ff ff22 	bl	8003058 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003214:	0020      	movs	r0, r4
 8003216:	f7fe fb8b 	bl	8001930 <HAL_TIM_PWM_PulseFinishedCallback>
 800321a:	e789      	b.n	8003130 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800321c:	f7ff ff1c 	bl	8003058 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003220:	0020      	movs	r0, r4
 8003222:	f7fe fb85 	bl	8001930 <HAL_TIM_PWM_PulseFinishedCallback>
 8003226:	e798      	b.n	800315a <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003228:	f7ff ff16 	bl	8003058 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800322c:	0020      	movs	r0, r4
 800322e:	f7fe fb7f 	bl	8001930 <HAL_TIM_PWM_PulseFinishedCallback>
 8003232:	e7a5      	b.n	8003180 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003234:	f7ff ff10 	bl	8003058 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003238:	0020      	movs	r0, r4
 800323a:	f7fe fb79 	bl	8001930 <HAL_TIM_PWM_PulseFinishedCallback>
 800323e:	e7b4      	b.n	80031aa <HAL_TIM_IRQHandler+0xa2>

08003240 <HAL_TIM_ErrorCallback>:
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
 8003240:	4770      	bx	lr

08003242 <TIM_DMAError>:
{
 8003242:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003244:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8003246:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8003248:	4283      	cmp	r3, r0
 800324a:	d105      	bne.n	8003258 <TIM_DMAError+0x16>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800324c:	2301      	movs	r3, #1
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800324e:	0022      	movs	r2, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003250:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003252:	323e      	adds	r2, #62	@ 0x3e
    htim->State = HAL_TIM_STATE_READY;
 8003254:	7013      	strb	r3, [r2, #0]
 8003256:	e008      	b.n	800326a <TIM_DMAError+0x28>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8003258:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800325a:	4283      	cmp	r3, r0
 800325c:	d10b      	bne.n	8003276 <TIM_DMAError+0x34>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800325e:	2302      	movs	r3, #2
 8003260:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003262:	0023      	movs	r3, r4
 8003264:	2201      	movs	r2, #1
 8003266:	333f      	adds	r3, #63	@ 0x3f
 8003268:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ErrorCallback(htim);
 800326a:	0020      	movs	r0, r4
 800326c:	f7ff ffe8 	bl	8003240 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003270:	2300      	movs	r3, #0
 8003272:	7723      	strb	r3, [r4, #28]
}
 8003274:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8003276:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8003278:	2301      	movs	r3, #1
 800327a:	4282      	cmp	r2, r0
 800327c:	d104      	bne.n	8003288 <TIM_DMAError+0x46>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800327e:	2204      	movs	r2, #4
 8003280:	7722      	strb	r2, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8003282:	0022      	movs	r2, r4
 8003284:	3240      	adds	r2, #64	@ 0x40
 8003286:	e7e5      	b.n	8003254 <TIM_DMAError+0x12>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8003288:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800328a:	4282      	cmp	r2, r0
 800328c:	d104      	bne.n	8003298 <TIM_DMAError+0x56>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800328e:	2208      	movs	r2, #8
 8003290:	7722      	strb	r2, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8003292:	0022      	movs	r2, r4
 8003294:	3241      	adds	r2, #65	@ 0x41
 8003296:	e7dd      	b.n	8003254 <TIM_DMAError+0x12>
    htim->State = HAL_TIM_STATE_READY;
 8003298:	0022      	movs	r2, r4
 800329a:	323d      	adds	r2, #61	@ 0x3d
 800329c:	e7da      	b.n	8003254 <TIM_DMAError+0x12>
	...

080032a0 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80032a0:	4a1c      	ldr	r2, [pc, #112]	@ (8003314 <TIM_Base_SetConfig+0x74>)
{
 80032a2:	b510      	push	{r4, lr}
  tmpcr1 = TIMx->CR1;
 80032a4:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80032a6:	4290      	cmp	r0, r2
 80032a8:	d002      	beq.n	80032b0 <TIM_Base_SetConfig+0x10>
 80032aa:	4c1b      	ldr	r4, [pc, #108]	@ (8003318 <TIM_Base_SetConfig+0x78>)
 80032ac:	42a0      	cmp	r0, r4
 80032ae:	d108      	bne.n	80032c2 <TIM_Base_SetConfig+0x22>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80032b0:	2470      	movs	r4, #112	@ 0x70
 80032b2:	43a3      	bics	r3, r4
    tmpcr1 |= Structure->CounterMode;
 80032b4:	684c      	ldr	r4, [r1, #4]
 80032b6:	4323      	orrs	r3, r4
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80032b8:	4290      	cmp	r0, r2
 80032ba:	d00b      	beq.n	80032d4 <TIM_Base_SetConfig+0x34>
 80032bc:	4c16      	ldr	r4, [pc, #88]	@ (8003318 <TIM_Base_SetConfig+0x78>)
 80032be:	42a0      	cmp	r0, r4
 80032c0:	d008      	beq.n	80032d4 <TIM_Base_SetConfig+0x34>
 80032c2:	4c16      	ldr	r4, [pc, #88]	@ (800331c <TIM_Base_SetConfig+0x7c>)
 80032c4:	42a0      	cmp	r0, r4
 80032c6:	d005      	beq.n	80032d4 <TIM_Base_SetConfig+0x34>
 80032c8:	4c15      	ldr	r4, [pc, #84]	@ (8003320 <TIM_Base_SetConfig+0x80>)
 80032ca:	42a0      	cmp	r0, r4
 80032cc:	d002      	beq.n	80032d4 <TIM_Base_SetConfig+0x34>
 80032ce:	4c15      	ldr	r4, [pc, #84]	@ (8003324 <TIM_Base_SetConfig+0x84>)
 80032d0:	42a0      	cmp	r0, r4
 80032d2:	d103      	bne.n	80032dc <TIM_Base_SetConfig+0x3c>
    tmpcr1 &= ~TIM_CR1_CKD;
 80032d4:	4c14      	ldr	r4, [pc, #80]	@ (8003328 <TIM_Base_SetConfig+0x88>)
 80032d6:	401c      	ands	r4, r3
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80032d8:	68cb      	ldr	r3, [r1, #12]
 80032da:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80032dc:	2480      	movs	r4, #128	@ 0x80
 80032de:	43a3      	bics	r3, r4
 80032e0:	694c      	ldr	r4, [r1, #20]
 80032e2:	4323      	orrs	r3, r4
  TIMx->CR1 = tmpcr1;
 80032e4:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80032e6:	688b      	ldr	r3, [r1, #8]
 80032e8:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80032ea:	680b      	ldr	r3, [r1, #0]
 80032ec:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80032ee:	4290      	cmp	r0, r2
 80032f0:	d005      	beq.n	80032fe <TIM_Base_SetConfig+0x5e>
 80032f2:	4b0b      	ldr	r3, [pc, #44]	@ (8003320 <TIM_Base_SetConfig+0x80>)
 80032f4:	4298      	cmp	r0, r3
 80032f6:	d002      	beq.n	80032fe <TIM_Base_SetConfig+0x5e>
 80032f8:	4b0a      	ldr	r3, [pc, #40]	@ (8003324 <TIM_Base_SetConfig+0x84>)
 80032fa:	4298      	cmp	r0, r3
 80032fc:	d101      	bne.n	8003302 <TIM_Base_SetConfig+0x62>
    TIMx->RCR = Structure->RepetitionCounter;
 80032fe:	690b      	ldr	r3, [r1, #16]
 8003300:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 8003302:	2201      	movs	r2, #1
 8003304:	6142      	str	r2, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003306:	6903      	ldr	r3, [r0, #16]
 8003308:	4213      	tst	r3, r2
 800330a:	d002      	beq.n	8003312 <TIM_Base_SetConfig+0x72>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800330c:	6903      	ldr	r3, [r0, #16]
 800330e:	4393      	bics	r3, r2
 8003310:	6103      	str	r3, [r0, #16]
}
 8003312:	bd10      	pop	{r4, pc}
 8003314:	40012c00 	.word	0x40012c00
 8003318:	40000400 	.word	0x40000400
 800331c:	40002000 	.word	0x40002000
 8003320:	40014400 	.word	0x40014400
 8003324:	40014800 	.word	0x40014800
 8003328:	fffffcff 	.word	0xfffffcff

0800332c <HAL_TIM_Base_Init>:
{
 800332c:	b570      	push	{r4, r5, r6, lr}
 800332e:	0004      	movs	r4, r0
    return HAL_ERROR;
 8003330:	2001      	movs	r0, #1
  if (htim == NULL)
 8003332:	2c00      	cmp	r4, #0
 8003334:	d021      	beq.n	800337a <HAL_TIM_Base_Init+0x4e>
  if (htim->State == HAL_TIM_STATE_RESET)
 8003336:	0025      	movs	r5, r4
 8003338:	353d      	adds	r5, #61	@ 0x3d
 800333a:	782b      	ldrb	r3, [r5, #0]
 800333c:	b2da      	uxtb	r2, r3
 800333e:	2b00      	cmp	r3, #0
 8003340:	d105      	bne.n	800334e <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8003342:	0023      	movs	r3, r4
 8003344:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8003346:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8003348:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_MspInit(htim);
 800334a:	f7fe fb15 	bl	8001978 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 800334e:	2302      	movs	r3, #2
 8003350:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003352:	6820      	ldr	r0, [r4, #0]
 8003354:	1d21      	adds	r1, r4, #4
 8003356:	f7ff ffa3 	bl	80032a0 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800335a:	0022      	movs	r2, r4
 800335c:	2301      	movs	r3, #1
  return HAL_OK;
 800335e:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003360:	3246      	adds	r2, #70	@ 0x46
 8003362:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003364:	3445      	adds	r4, #69	@ 0x45
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003366:	3a08      	subs	r2, #8
 8003368:	7013      	strb	r3, [r2, #0]
 800336a:	7053      	strb	r3, [r2, #1]
 800336c:	7093      	strb	r3, [r2, #2]
 800336e:	70d3      	strb	r3, [r2, #3]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003370:	7113      	strb	r3, [r2, #4]
 8003372:	7153      	strb	r3, [r2, #5]
 8003374:	7193      	strb	r3, [r2, #6]
 8003376:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8003378:	702b      	strb	r3, [r5, #0]
}
 800337a:	bd70      	pop	{r4, r5, r6, pc}

0800337c <HAL_TIM_PWM_Init>:
{
 800337c:	b570      	push	{r4, r5, r6, lr}
 800337e:	0004      	movs	r4, r0
    return HAL_ERROR;
 8003380:	2001      	movs	r0, #1
  if (htim == NULL)
 8003382:	2c00      	cmp	r4, #0
 8003384:	d021      	beq.n	80033ca <HAL_TIM_PWM_Init+0x4e>
  if (htim->State == HAL_TIM_STATE_RESET)
 8003386:	0025      	movs	r5, r4
 8003388:	353d      	adds	r5, #61	@ 0x3d
 800338a:	782b      	ldrb	r3, [r5, #0]
 800338c:	b2da      	uxtb	r2, r3
 800338e:	2b00      	cmp	r3, #0
 8003390:	d105      	bne.n	800339e <HAL_TIM_PWM_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8003392:	0023      	movs	r3, r4
 8003394:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8003396:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8003398:	701a      	strb	r2, [r3, #0]
    HAL_TIM_PWM_MspInit(htim);
 800339a:	f7ff fe5b 	bl	8003054 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 800339e:	2302      	movs	r3, #2
 80033a0:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80033a2:	6820      	ldr	r0, [r4, #0]
 80033a4:	1d21      	adds	r1, r4, #4
 80033a6:	f7ff ff7b 	bl	80032a0 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80033aa:	0022      	movs	r2, r4
 80033ac:	2301      	movs	r3, #1
  return HAL_OK;
 80033ae:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80033b0:	3246      	adds	r2, #70	@ 0x46
 80033b2:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033b4:	3445      	adds	r4, #69	@ 0x45
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033b6:	3a08      	subs	r2, #8
 80033b8:	7013      	strb	r3, [r2, #0]
 80033ba:	7053      	strb	r3, [r2, #1]
 80033bc:	7093      	strb	r3, [r2, #2]
 80033be:	70d3      	strb	r3, [r2, #3]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033c0:	7113      	strb	r3, [r2, #4]
 80033c2:	7153      	strb	r3, [r2, #5]
 80033c4:	7193      	strb	r3, [r2, #6]
 80033c6:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 80033c8:	702b      	strb	r3, [r5, #0]
}
 80033ca:	bd70      	pop	{r4, r5, r6, pc}

080033cc <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80033cc:	2210      	movs	r2, #16
{
 80033ce:	b570      	push	{r4, r5, r6, lr}
  tmpccer = TIMx->CCER;
 80033d0:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80033d2:	6a03      	ldr	r3, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80033d4:	4c16      	ldr	r4, [pc, #88]	@ (8003430 <TIM_OC2_SetConfig+0x64>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80033d6:	4393      	bics	r3, r2
 80033d8:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80033da:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80033dc:	6983      	ldr	r3, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80033de:	4023      	ands	r3, r4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80033e0:	680c      	ldr	r4, [r1, #0]
 80033e2:	0224      	lsls	r4, r4, #8
 80033e4:	431c      	orrs	r4, r3
  tmpccer &= ~TIM_CCER_CC2P;
 80033e6:	2320      	movs	r3, #32
 80033e8:	439d      	bics	r5, r3
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80033ea:	688b      	ldr	r3, [r1, #8]
 80033ec:	011b      	lsls	r3, r3, #4
 80033ee:	432b      	orrs	r3, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80033f0:	4d10      	ldr	r5, [pc, #64]	@ (8003434 <TIM_OC2_SetConfig+0x68>)
 80033f2:	42a8      	cmp	r0, r5
 80033f4:	d10f      	bne.n	8003416 <TIM_OC2_SetConfig+0x4a>
    tmpccer &= ~TIM_CCER_CC2NP;
 80033f6:	2580      	movs	r5, #128	@ 0x80
 80033f8:	43ab      	bics	r3, r5
 80033fa:	001e      	movs	r6, r3
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80033fc:	68cb      	ldr	r3, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NE;
 80033fe:	3d40      	subs	r5, #64	@ 0x40
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003400:	011b      	lsls	r3, r3, #4
 8003402:	4333      	orrs	r3, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8003404:	43ab      	bics	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003406:	4d0c      	ldr	r5, [pc, #48]	@ (8003438 <TIM_OC2_SetConfig+0x6c>)
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003408:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800340a:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800340c:	698a      	ldr	r2, [r1, #24]
 800340e:	4332      	orrs	r2, r6
 8003410:	0092      	lsls	r2, r2, #2
 8003412:	432a      	orrs	r2, r5
 8003414:	e005      	b.n	8003422 <TIM_OC2_SetConfig+0x56>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003416:	4d09      	ldr	r5, [pc, #36]	@ (800343c <TIM_OC2_SetConfig+0x70>)
 8003418:	42a8      	cmp	r0, r5
 800341a:	d0f4      	beq.n	8003406 <TIM_OC2_SetConfig+0x3a>
 800341c:	4d08      	ldr	r5, [pc, #32]	@ (8003440 <TIM_OC2_SetConfig+0x74>)
 800341e:	42a8      	cmp	r0, r5
 8003420:	d0f1      	beq.n	8003406 <TIM_OC2_SetConfig+0x3a>
  TIMx->CR2 = tmpcr2;
 8003422:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8003424:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003426:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8003428:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 800342a:	6203      	str	r3, [r0, #32]
}
 800342c:	bd70      	pop	{r4, r5, r6, pc}
 800342e:	46c0      	nop			@ (mov r8, r8)
 8003430:	ffff8cff 	.word	0xffff8cff
 8003434:	40012c00 	.word	0x40012c00
 8003438:	fffff3ff 	.word	0xfffff3ff
 800343c:	40014400 	.word	0x40014400
 8003440:	40014800 	.word	0x40014800

08003444 <HAL_TIM_PWM_ConfigChannel>:
{
 8003444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8003446:	0006      	movs	r6, r0
 8003448:	363c      	adds	r6, #60	@ 0x3c
{
 800344a:	0015      	movs	r5, r2
  __HAL_LOCK(htim);
 800344c:	7832      	ldrb	r2, [r6, #0]
{
 800344e:	0003      	movs	r3, r0
 8003450:	000c      	movs	r4, r1
  __HAL_LOCK(htim);
 8003452:	2002      	movs	r0, #2
 8003454:	2a01      	cmp	r2, #1
 8003456:	d00a      	beq.n	800346e <HAL_TIM_PWM_ConfigChannel+0x2a>
 8003458:	3801      	subs	r0, #1
 800345a:	7030      	strb	r0, [r6, #0]
  switch (Channel)
 800345c:	2d08      	cmp	r5, #8
 800345e:	d03f      	beq.n	80034e0 <HAL_TIM_PWM_ConfigChannel+0x9c>
 8003460:	d806      	bhi.n	8003470 <HAL_TIM_PWM_ConfigChannel+0x2c>
 8003462:	2d00      	cmp	r5, #0
 8003464:	d019      	beq.n	800349a <HAL_TIM_PWM_ConfigChannel+0x56>
 8003466:	2d04      	cmp	r5, #4
 8003468:	d029      	beq.n	80034be <HAL_TIM_PWM_ConfigChannel+0x7a>
  __HAL_UNLOCK(htim);
 800346a:	2300      	movs	r3, #0
 800346c:	7033      	strb	r3, [r6, #0]
}
 800346e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (Channel)
 8003470:	2d0c      	cmp	r5, #12
 8003472:	d1fa      	bne.n	800346a <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003474:	681d      	ldr	r5, [r3, #0]
 8003476:	0028      	movs	r0, r5
 8003478:	f7ff fdb8 	bl	8002fec <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800347c:	2380      	movs	r3, #128	@ 0x80
 800347e:	69ea      	ldr	r2, [r5, #28]
 8003480:	011b      	lsls	r3, r3, #4
 8003482:	4313      	orrs	r3, r2
 8003484:	61eb      	str	r3, [r5, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003486:	69eb      	ldr	r3, [r5, #28]
 8003488:	4a1d      	ldr	r2, [pc, #116]	@ (8003500 <HAL_TIM_PWM_ConfigChannel+0xbc>)
 800348a:	4013      	ands	r3, r2
 800348c:	61eb      	str	r3, [r5, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800348e:	6923      	ldr	r3, [r4, #16]
 8003490:	69ea      	ldr	r2, [r5, #28]
 8003492:	021b      	lsls	r3, r3, #8
 8003494:	4313      	orrs	r3, r2
 8003496:	61eb      	str	r3, [r5, #28]
      break;
 8003498:	e00f      	b.n	80034ba <HAL_TIM_PWM_ConfigChannel+0x76>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800349a:	681d      	ldr	r5, [r3, #0]
 800349c:	0028      	movs	r0, r5
 800349e:	f7ff fd29 	bl	8002ef4 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80034a2:	2308      	movs	r3, #8
 80034a4:	69aa      	ldr	r2, [r5, #24]
 80034a6:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80034a8:	2204      	movs	r2, #4
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80034aa:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80034ac:	69ab      	ldr	r3, [r5, #24]
 80034ae:	4393      	bics	r3, r2
 80034b0:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80034b2:	69ab      	ldr	r3, [r5, #24]
 80034b4:	6922      	ldr	r2, [r4, #16]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80034b6:	4313      	orrs	r3, r2
 80034b8:	61ab      	str	r3, [r5, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80034ba:	2000      	movs	r0, #0
 80034bc:	e7d5      	b.n	800346a <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80034be:	681d      	ldr	r5, [r3, #0]
 80034c0:	0028      	movs	r0, r5
 80034c2:	f7ff ff83 	bl	80033cc <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80034c6:	2380      	movs	r3, #128	@ 0x80
 80034c8:	69aa      	ldr	r2, [r5, #24]
 80034ca:	011b      	lsls	r3, r3, #4
 80034cc:	4313      	orrs	r3, r2
 80034ce:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80034d0:	69ab      	ldr	r3, [r5, #24]
 80034d2:	4a0b      	ldr	r2, [pc, #44]	@ (8003500 <HAL_TIM_PWM_ConfigChannel+0xbc>)
 80034d4:	4013      	ands	r3, r2
 80034d6:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80034d8:	6923      	ldr	r3, [r4, #16]
 80034da:	69aa      	ldr	r2, [r5, #24]
 80034dc:	021b      	lsls	r3, r3, #8
 80034de:	e7ea      	b.n	80034b6 <HAL_TIM_PWM_ConfigChannel+0x72>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80034e0:	681f      	ldr	r7, [r3, #0]
 80034e2:	0038      	movs	r0, r7
 80034e4:	f7ff fd42 	bl	8002f6c <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80034e8:	2204      	movs	r2, #4
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80034ea:	69fb      	ldr	r3, [r7, #28]
 80034ec:	431d      	orrs	r5, r3
 80034ee:	61fd      	str	r5, [r7, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80034f0:	69fb      	ldr	r3, [r7, #28]
 80034f2:	4393      	bics	r3, r2
 80034f4:	61fb      	str	r3, [r7, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80034f6:	69fb      	ldr	r3, [r7, #28]
 80034f8:	6922      	ldr	r2, [r4, #16]
 80034fa:	4313      	orrs	r3, r2
 80034fc:	61fb      	str	r3, [r7, #28]
      break;
 80034fe:	e7dc      	b.n	80034ba <HAL_TIM_PWM_ConfigChannel+0x76>
 8003500:	fffffbff 	.word	0xfffffbff

08003504 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003504:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003506:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003508:	4d03      	ldr	r5, [pc, #12]	@ (8003518 <TIM_ETR_SetConfig+0x14>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800350a:	430a      	orrs	r2, r1
 800350c:	021b      	lsls	r3, r3, #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800350e:	402c      	ands	r4, r5
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003510:	4313      	orrs	r3, r2
 8003512:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003514:	6083      	str	r3, [r0, #8]
}
 8003516:	bd30      	pop	{r4, r5, pc}
 8003518:	ffff00ff 	.word	0xffff00ff

0800351c <HAL_TIM_ConfigClockSource>:
{
 800351c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 800351e:	0005      	movs	r5, r0
 8003520:	2202      	movs	r2, #2
 8003522:	353c      	adds	r5, #60	@ 0x3c
 8003524:	782c      	ldrb	r4, [r5, #0]
{
 8003526:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8003528:	0010      	movs	r0, r2
 800352a:	2c01      	cmp	r4, #1
 800352c:	d01b      	beq.n	8003566 <HAL_TIM_ConfigClockSource+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 800352e:	001e      	movs	r6, r3
  __HAL_LOCK(htim);
 8003530:	3801      	subs	r0, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8003532:	363d      	adds	r6, #61	@ 0x3d
  __HAL_LOCK(htim);
 8003534:	7028      	strb	r0, [r5, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8003536:	7032      	strb	r2, [r6, #0]
  tmpsmcr = htim->Instance->SMCR;
 8003538:	681c      	ldr	r4, [r3, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800353a:	4a41      	ldr	r2, [pc, #260]	@ (8003640 <HAL_TIM_ConfigClockSource+0x124>)
  tmpsmcr = htim->Instance->SMCR;
 800353c:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800353e:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 8003540:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 8003542:	680b      	ldr	r3, [r1, #0]
 8003544:	2b60      	cmp	r3, #96	@ 0x60
 8003546:	d04e      	beq.n	80035e6 <HAL_TIM_ConfigClockSource+0xca>
 8003548:	d82d      	bhi.n	80035a6 <HAL_TIM_ConfigClockSource+0x8a>
 800354a:	2b40      	cmp	r3, #64	@ 0x40
 800354c:	d062      	beq.n	8003614 <HAL_TIM_ConfigClockSource+0xf8>
 800354e:	d813      	bhi.n	8003578 <HAL_TIM_ConfigClockSource+0x5c>
 8003550:	2b20      	cmp	r3, #32
 8003552:	d00b      	beq.n	800356c <HAL_TIM_ConfigClockSource+0x50>
 8003554:	d808      	bhi.n	8003568 <HAL_TIM_ConfigClockSource+0x4c>
 8003556:	2210      	movs	r2, #16
 8003558:	0019      	movs	r1, r3
 800355a:	4391      	bics	r1, r2
 800355c:	d006      	beq.n	800356c <HAL_TIM_ConfigClockSource+0x50>
  htim->State = HAL_TIM_STATE_READY;
 800355e:	2301      	movs	r3, #1
 8003560:	7033      	strb	r3, [r6, #0]
  __HAL_UNLOCK(htim);
 8003562:	2300      	movs	r3, #0
 8003564:	702b      	strb	r3, [r5, #0]
}
 8003566:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 8003568:	2b30      	cmp	r3, #48	@ 0x30
 800356a:	d1f8      	bne.n	800355e <HAL_TIM_ConfigClockSource+0x42>
  tmpsmcr &= ~TIM_SMCR_TS;
 800356c:	2170      	movs	r1, #112	@ 0x70
  tmpsmcr = TIMx->SMCR;
 800356e:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003570:	438a      	bics	r2, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003572:	4313      	orrs	r3, r2
 8003574:	2207      	movs	r2, #7
 8003576:	e028      	b.n	80035ca <HAL_TIM_ConfigClockSource+0xae>
  switch (sClockSourceConfig->ClockSource)
 8003578:	2b50      	cmp	r3, #80	@ 0x50
 800357a:	d1f0      	bne.n	800355e <HAL_TIM_ConfigClockSource+0x42>
                               sClockSourceConfig->ClockPolarity,
 800357c:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800357e:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8003580:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003582:	6a27      	ldr	r7, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003584:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003586:	4387      	bics	r7, r0
 8003588:	6227      	str	r7, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800358a:	27f0      	movs	r7, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 800358c:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800358e:	43b8      	bics	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003590:	4303      	orrs	r3, r0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003592:	200a      	movs	r0, #10
  TIMx->CCMR1 = tmpccmr1;
 8003594:	61a3      	str	r3, [r4, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003596:	2370      	movs	r3, #112	@ 0x70
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003598:	4381      	bics	r1, r0
  tmpccer |= TIM_ICPolarity;
 800359a:	430a      	orrs	r2, r1
  TIMx->CCER = tmpccer;
 800359c:	6222      	str	r2, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 800359e:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80035a0:	439a      	bics	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80035a2:	3b19      	subs	r3, #25
 80035a4:	e011      	b.n	80035ca <HAL_TIM_ConfigClockSource+0xae>
  switch (sClockSourceConfig->ClockSource)
 80035a6:	2280      	movs	r2, #128	@ 0x80
 80035a8:	0152      	lsls	r2, r2, #5
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d00f      	beq.n	80035ce <HAL_TIM_ConfigClockSource+0xb2>
 80035ae:	2280      	movs	r2, #128	@ 0x80
 80035b0:	0192      	lsls	r2, r2, #6
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d00d      	beq.n	80035d2 <HAL_TIM_ConfigClockSource+0xb6>
 80035b6:	2b70      	cmp	r3, #112	@ 0x70
 80035b8:	d1d1      	bne.n	800355e <HAL_TIM_ConfigClockSource+0x42>
      TIM_ETR_SetConfig(htim->Instance,
 80035ba:	68cb      	ldr	r3, [r1, #12]
 80035bc:	684a      	ldr	r2, [r1, #4]
 80035be:	0020      	movs	r0, r4
 80035c0:	6889      	ldr	r1, [r1, #8]
 80035c2:	f7ff ff9f 	bl	8003504 <TIM_ETR_SetConfig>
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80035c6:	2377      	movs	r3, #119	@ 0x77
      tmpsmcr = htim->Instance->SMCR;
 80035c8:	68a2      	ldr	r2, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80035ca:	4313      	orrs	r3, r2
      htim->Instance->SMCR = tmpsmcr;
 80035cc:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80035ce:	2000      	movs	r0, #0
 80035d0:	e7c5      	b.n	800355e <HAL_TIM_ConfigClockSource+0x42>
      TIM_ETR_SetConfig(htim->Instance,
 80035d2:	68cb      	ldr	r3, [r1, #12]
 80035d4:	684a      	ldr	r2, [r1, #4]
 80035d6:	0020      	movs	r0, r4
 80035d8:	6889      	ldr	r1, [r1, #8]
 80035da:	f7ff ff93 	bl	8003504 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80035de:	2380      	movs	r3, #128	@ 0x80
 80035e0:	68a2      	ldr	r2, [r4, #8]
 80035e2:	01db      	lsls	r3, r3, #7
 80035e4:	e7f1      	b.n	80035ca <HAL_TIM_ConfigClockSource+0xae>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80035e6:	2710      	movs	r7, #16
                               sClockSourceConfig->ClockPolarity,
 80035e8:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80035ea:	68ca      	ldr	r2, [r1, #12]
  tmpccer = TIMx->CCER;
 80035ec:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80035ee:	6a20      	ldr	r0, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80035f0:	0312      	lsls	r2, r2, #12
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80035f2:	43b8      	bics	r0, r7
 80035f4:	6220      	str	r0, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 80035f6:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80035f8:	4f12      	ldr	r7, [pc, #72]	@ (8003644 <HAL_TIM_ConfigClockSource+0x128>)
  tmpccer |= (TIM_ICPolarity << 4U);
 80035fa:	011b      	lsls	r3, r3, #4
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80035fc:	4038      	ands	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80035fe:	4302      	orrs	r2, r0
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003600:	20a0      	movs	r0, #160	@ 0xa0
 8003602:	4381      	bics	r1, r0
  tmpccer |= (TIM_ICPolarity << 4U);
 8003604:	430b      	orrs	r3, r1
  TIMx->CCMR1 = tmpccmr1 ;
 8003606:	61a2      	str	r2, [r4, #24]
  TIMx->CCER = tmpccer;
 8003608:	6223      	str	r3, [r4, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 800360a:	2370      	movs	r3, #112	@ 0x70
  tmpsmcr = TIMx->SMCR;
 800360c:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800360e:	439a      	bics	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003610:	3b09      	subs	r3, #9
 8003612:	e7da      	b.n	80035ca <HAL_TIM_ConfigClockSource+0xae>
                               sClockSourceConfig->ClockPolarity,
 8003614:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8003616:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8003618:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800361a:	6a27      	ldr	r7, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800361c:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800361e:	4387      	bics	r7, r0
 8003620:	6227      	str	r7, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003622:	27f0      	movs	r7, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8003624:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003626:	43b8      	bics	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003628:	4303      	orrs	r3, r0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800362a:	200a      	movs	r0, #10
  TIMx->CCMR1 = tmpccmr1;
 800362c:	61a3      	str	r3, [r4, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 800362e:	2370      	movs	r3, #112	@ 0x70
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003630:	4381      	bics	r1, r0
  tmpccer |= TIM_ICPolarity;
 8003632:	430a      	orrs	r2, r1
  TIMx->CCER = tmpccer;
 8003634:	6222      	str	r2, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8003636:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003638:	439a      	bics	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800363a:	3b29      	subs	r3, #41	@ 0x29
 800363c:	e7c5      	b.n	80035ca <HAL_TIM_ConfigClockSource+0xae>
 800363e:	46c0      	nop			@ (mov r8, r8)
 8003640:	ffff0088 	.word	0xffff0088
 8003644:	ffff0fff 	.word	0xffff0fff

08003648 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003648:	231f      	movs	r3, #31
{
 800364a:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800364c:	2401      	movs	r4, #1
 800364e:	4019      	ands	r1, r3
 8003650:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003652:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 8003654:	6a03      	ldr	r3, [r0, #32]
 8003656:	43a3      	bics	r3, r4
 8003658:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800365a:	6a03      	ldr	r3, [r0, #32]
 800365c:	431a      	orrs	r2, r3
 800365e:	6202      	str	r2, [r0, #32]
}
 8003660:	bd10      	pop	{r4, pc}
	...

08003664 <HAL_TIM_OC_Start_DMA>:
{
 8003664:	b570      	push	{r4, r5, r6, lr}
 8003666:	000e      	movs	r6, r1
 8003668:	0005      	movs	r5, r0
 800366a:	0011      	movs	r1, r2
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800366c:	0002      	movs	r2, r0
 800366e:	2e00      	cmp	r6, #0
 8003670:	d109      	bne.n	8003686 <HAL_TIM_OC_Start_DMA+0x22>
 8003672:	323e      	adds	r2, #62	@ 0x3e
 8003674:	7814      	ldrb	r4, [r2, #0]
    return HAL_BUSY;
 8003676:	2002      	movs	r0, #2
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8003678:	3c02      	subs	r4, #2
 800367a:	4262      	negs	r2, r4
 800367c:	4154      	adcs	r4, r2
 800367e:	b2e4      	uxtb	r4, r4
 8003680:	2c00      	cmp	r4, #0
 8003682:	d00a      	beq.n	800369a <HAL_TIM_OC_Start_DMA+0x36>
}
 8003684:	bd70      	pop	{r4, r5, r6, pc}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8003686:	2e04      	cmp	r6, #4
 8003688:	d101      	bne.n	800368e <HAL_TIM_OC_Start_DMA+0x2a>
 800368a:	323f      	adds	r2, #63	@ 0x3f
 800368c:	e7f2      	b.n	8003674 <HAL_TIM_OC_Start_DMA+0x10>
 800368e:	2e08      	cmp	r6, #8
 8003690:	d101      	bne.n	8003696 <HAL_TIM_OC_Start_DMA+0x32>
 8003692:	3240      	adds	r2, #64	@ 0x40
 8003694:	e7ee      	b.n	8003674 <HAL_TIM_OC_Start_DMA+0x10>
 8003696:	3241      	adds	r2, #65	@ 0x41
 8003698:	e7ec      	b.n	8003674 <HAL_TIM_OC_Start_DMA+0x10>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800369a:	002a      	movs	r2, r5
 800369c:	2e00      	cmp	r6, #0
 800369e:	d109      	bne.n	80036b4 <HAL_TIM_OC_Start_DMA+0x50>
 80036a0:	323e      	adds	r2, #62	@ 0x3e
 80036a2:	7812      	ldrb	r2, [r2, #0]
 80036a4:	3a01      	subs	r2, #1
 80036a6:	4250      	negs	r0, r2
 80036a8:	4142      	adcs	r2, r0
 80036aa:	b2d2      	uxtb	r2, r2
 80036ac:	2a00      	cmp	r2, #0
 80036ae:	d10b      	bne.n	80036c8 <HAL_TIM_OC_Start_DMA+0x64>
      return HAL_ERROR;
 80036b0:	2001      	movs	r0, #1
 80036b2:	e7e7      	b.n	8003684 <HAL_TIM_OC_Start_DMA+0x20>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 80036b4:	2e04      	cmp	r6, #4
 80036b6:	d101      	bne.n	80036bc <HAL_TIM_OC_Start_DMA+0x58>
 80036b8:	323f      	adds	r2, #63	@ 0x3f
 80036ba:	e7f2      	b.n	80036a2 <HAL_TIM_OC_Start_DMA+0x3e>
 80036bc:	2e08      	cmp	r6, #8
 80036be:	d101      	bne.n	80036c4 <HAL_TIM_OC_Start_DMA+0x60>
 80036c0:	3240      	adds	r2, #64	@ 0x40
 80036c2:	e7ee      	b.n	80036a2 <HAL_TIM_OC_Start_DMA+0x3e>
 80036c4:	3241      	adds	r2, #65	@ 0x41
 80036c6:	e7ec      	b.n	80036a2 <HAL_TIM_OC_Start_DMA+0x3e>
    if ((pData == NULL) || (Length == 0U))
 80036c8:	2900      	cmp	r1, #0
 80036ca:	d0f1      	beq.n	80036b0 <HAL_TIM_OC_Start_DMA+0x4c>
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d0ef      	beq.n	80036b0 <HAL_TIM_OC_Start_DMA+0x4c>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80036d0:	2202      	movs	r2, #2
 80036d2:	0028      	movs	r0, r5
 80036d4:	2e00      	cmp	r6, #0
 80036d6:	d131      	bne.n	800373c <HAL_TIM_OC_Start_DMA+0xd8>
 80036d8:	303e      	adds	r0, #62	@ 0x3e
 80036da:	7002      	strb	r2, [r0, #0]
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80036dc:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 80036de:	4a3d      	ldr	r2, [pc, #244]	@ (80037d4 <HAL_TIM_OC_Start_DMA+0x170>)
 80036e0:	6282      	str	r2, [r0, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80036e2:	4a3d      	ldr	r2, [pc, #244]	@ (80037d8 <HAL_TIM_OC_Start_DMA+0x174>)
 80036e4:	62c2      	str	r2, [r0, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80036e6:	4a3d      	ldr	r2, [pc, #244]	@ (80037dc <HAL_TIM_OC_Start_DMA+0x178>)
 80036e8:	6302      	str	r2, [r0, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 80036ea:	682a      	ldr	r2, [r5, #0]
 80036ec:	3234      	adds	r2, #52	@ 0x34
 80036ee:	f7fe fedb 	bl	80024a8 <HAL_DMA_Start_IT>
 80036f2:	2800      	cmp	r0, #0
 80036f4:	d1dc      	bne.n	80036b0 <HAL_TIM_OC_Start_DMA+0x4c>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80036f6:	2380      	movs	r3, #128	@ 0x80
 80036f8:	682a      	ldr	r2, [r5, #0]
 80036fa:	009b      	lsls	r3, r3, #2
 80036fc:	68d1      	ldr	r1, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80036fe:	682c      	ldr	r4, [r5, #0]
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8003700:	430b      	orrs	r3, r1
 8003702:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003704:	0031      	movs	r1, r6
 8003706:	2201      	movs	r2, #1
 8003708:	0020      	movs	r0, r4
 800370a:	f7ff ff9d 	bl	8003648 <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800370e:	4a34      	ldr	r2, [pc, #208]	@ (80037e0 <HAL_TIM_OC_Start_DMA+0x17c>)
 8003710:	4294      	cmp	r4, r2
 8003712:	d056      	beq.n	80037c2 <HAL_TIM_OC_Start_DMA+0x15e>
 8003714:	4b33      	ldr	r3, [pc, #204]	@ (80037e4 <HAL_TIM_OC_Start_DMA+0x180>)
 8003716:	429c      	cmp	r4, r3
 8003718:	d053      	beq.n	80037c2 <HAL_TIM_OC_Start_DMA+0x15e>
 800371a:	4b33      	ldr	r3, [pc, #204]	@ (80037e8 <HAL_TIM_OC_Start_DMA+0x184>)
 800371c:	429c      	cmp	r4, r3
 800371e:	d050      	beq.n	80037c2 <HAL_TIM_OC_Start_DMA+0x15e>
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003720:	4b32      	ldr	r3, [pc, #200]	@ (80037ec <HAL_TIM_OC_Start_DMA+0x188>)
 8003722:	429c      	cmp	r4, r3
 8003724:	d104      	bne.n	8003730 <HAL_TIM_OC_Start_DMA+0xcc>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003726:	2207      	movs	r2, #7
 8003728:	68a3      	ldr	r3, [r4, #8]
 800372a:	4013      	ands	r3, r2
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800372c:	2b06      	cmp	r3, #6
 800372e:	d003      	beq.n	8003738 <HAL_TIM_OC_Start_DMA+0xd4>
        __HAL_TIM_ENABLE(htim);
 8003730:	2301      	movs	r3, #1
 8003732:	6822      	ldr	r2, [r4, #0]
 8003734:	4313      	orrs	r3, r2
 8003736:	6023      	str	r3, [r4, #0]
    return HAL_BUSY;
 8003738:	2000      	movs	r0, #0
 800373a:	e7a3      	b.n	8003684 <HAL_TIM_OC_Start_DMA+0x20>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800373c:	2e04      	cmp	r6, #4
 800373e:	d113      	bne.n	8003768 <HAL_TIM_OC_Start_DMA+0x104>
 8003740:	303f      	adds	r0, #63	@ 0x3f
 8003742:	7002      	strb	r2, [r0, #0]
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003744:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 8003746:	4a23      	ldr	r2, [pc, #140]	@ (80037d4 <HAL_TIM_OC_Start_DMA+0x170>)
 8003748:	6282      	str	r2, [r0, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800374a:	4a23      	ldr	r2, [pc, #140]	@ (80037d8 <HAL_TIM_OC_Start_DMA+0x174>)
 800374c:	62c2      	str	r2, [r0, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800374e:	4a23      	ldr	r2, [pc, #140]	@ (80037dc <HAL_TIM_OC_Start_DMA+0x178>)
 8003750:	6302      	str	r2, [r0, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8003752:	682a      	ldr	r2, [r5, #0]
 8003754:	3238      	adds	r2, #56	@ 0x38
 8003756:	f7fe fea7 	bl	80024a8 <HAL_DMA_Start_IT>
 800375a:	2800      	cmp	r0, #0
 800375c:	d1a8      	bne.n	80036b0 <HAL_TIM_OC_Start_DMA+0x4c>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800375e:	2380      	movs	r3, #128	@ 0x80
 8003760:	682a      	ldr	r2, [r5, #0]
 8003762:	00db      	lsls	r3, r3, #3
 8003764:	68d1      	ldr	r1, [r2, #12]
 8003766:	e7ca      	b.n	80036fe <HAL_TIM_OC_Start_DMA+0x9a>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003768:	2e08      	cmp	r6, #8
 800376a:	d113      	bne.n	8003794 <HAL_TIM_OC_Start_DMA+0x130>
 800376c:	3040      	adds	r0, #64	@ 0x40
 800376e:	7002      	strb	r2, [r0, #0]
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003770:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8003772:	4a18      	ldr	r2, [pc, #96]	@ (80037d4 <HAL_TIM_OC_Start_DMA+0x170>)
 8003774:	6282      	str	r2, [r0, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003776:	4a18      	ldr	r2, [pc, #96]	@ (80037d8 <HAL_TIM_OC_Start_DMA+0x174>)
 8003778:	62c2      	str	r2, [r0, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800377a:	4a18      	ldr	r2, [pc, #96]	@ (80037dc <HAL_TIM_OC_Start_DMA+0x178>)
 800377c:	6302      	str	r2, [r0, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800377e:	682a      	ldr	r2, [r5, #0]
 8003780:	323c      	adds	r2, #60	@ 0x3c
 8003782:	f7fe fe91 	bl	80024a8 <HAL_DMA_Start_IT>
 8003786:	2800      	cmp	r0, #0
 8003788:	d192      	bne.n	80036b0 <HAL_TIM_OC_Start_DMA+0x4c>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800378a:	2380      	movs	r3, #128	@ 0x80
 800378c:	682a      	ldr	r2, [r5, #0]
 800378e:	011b      	lsls	r3, r3, #4
 8003790:	68d1      	ldr	r1, [r2, #12]
 8003792:	e7b4      	b.n	80036fe <HAL_TIM_OC_Start_DMA+0x9a>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003794:	3041      	adds	r0, #65	@ 0x41
 8003796:	7002      	strb	r2, [r0, #0]
  switch (Channel)
 8003798:	2e0c      	cmp	r6, #12
 800379a:	d189      	bne.n	80036b0 <HAL_TIM_OC_Start_DMA+0x4c>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800379c:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 800379e:	4a0d      	ldr	r2, [pc, #52]	@ (80037d4 <HAL_TIM_OC_Start_DMA+0x170>)
 80037a0:	6282      	str	r2, [r0, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80037a2:	4a0d      	ldr	r2, [pc, #52]	@ (80037d8 <HAL_TIM_OC_Start_DMA+0x174>)
 80037a4:	62c2      	str	r2, [r0, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80037a6:	4a0d      	ldr	r2, [pc, #52]	@ (80037dc <HAL_TIM_OC_Start_DMA+0x178>)
 80037a8:	6302      	str	r2, [r0, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 80037aa:	682a      	ldr	r2, [r5, #0]
 80037ac:	3240      	adds	r2, #64	@ 0x40
 80037ae:	f7fe fe7b 	bl	80024a8 <HAL_DMA_Start_IT>
 80037b2:	2800      	cmp	r0, #0
 80037b4:	d000      	beq.n	80037b8 <HAL_TIM_OC_Start_DMA+0x154>
 80037b6:	e77b      	b.n	80036b0 <HAL_TIM_OC_Start_DMA+0x4c>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80037b8:	2380      	movs	r3, #128	@ 0x80
 80037ba:	682a      	ldr	r2, [r5, #0]
 80037bc:	015b      	lsls	r3, r3, #5
 80037be:	68d1      	ldr	r1, [r2, #12]
 80037c0:	e79d      	b.n	80036fe <HAL_TIM_OC_Start_DMA+0x9a>
      __HAL_TIM_MOE_ENABLE(htim);
 80037c2:	2380      	movs	r3, #128	@ 0x80
 80037c4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80037c6:	021b      	lsls	r3, r3, #8
 80037c8:	430b      	orrs	r3, r1
 80037ca:	6463      	str	r3, [r4, #68]	@ 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037cc:	4294      	cmp	r4, r2
 80037ce:	d0aa      	beq.n	8003726 <HAL_TIM_OC_Start_DMA+0xc2>
 80037d0:	e7a6      	b.n	8003720 <HAL_TIM_OC_Start_DMA+0xbc>
 80037d2:	46c0      	nop			@ (mov r8, r8)
 80037d4:	0800305d 	.word	0x0800305d
 80037d8:	080030cf 	.word	0x080030cf
 80037dc:	08003243 	.word	0x08003243
 80037e0:	40012c00 	.word	0x40012c00
 80037e4:	40014400 	.word	0x40014400
 80037e8:	40014800 	.word	0x40014800
 80037ec:	40000400 	.word	0x40000400

080037f0 <HAL_TIM_PWM_Start_DMA>:
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
 80037f0:	b510      	push	{r4, lr}
 80037f2:	f7ff ff37 	bl	8003664 <HAL_TIM_OC_Start_DMA>
 80037f6:	bd10      	pop	{r4, pc}

080037f8 <HAL_TIM_OC_Stop_DMA>:
{
 80037f8:	b570      	push	{r4, r5, r6, lr}
 80037fa:	0004      	movs	r4, r0
 80037fc:	000e      	movs	r6, r1
  switch (Channel)
 80037fe:	2908      	cmp	r1, #8
 8003800:	d04b      	beq.n	800389a <HAL_TIM_OC_Stop_DMA+0xa2>
 8003802:	d805      	bhi.n	8003810 <HAL_TIM_OC_Stop_DMA+0x18>
 8003804:	2900      	cmp	r1, #0
 8003806:	d00c      	beq.n	8003822 <HAL_TIM_OC_Stop_DMA+0x2a>
 8003808:	2904      	cmp	r1, #4
 800380a:	d03f      	beq.n	800388c <HAL_TIM_OC_Stop_DMA+0x94>
 800380c:	2001      	movs	r0, #1
}
 800380e:	bd70      	pop	{r4, r5, r6, pc}
  switch (Channel)
 8003810:	290c      	cmp	r1, #12
 8003812:	d1fb      	bne.n	800380c <HAL_TIM_OC_Stop_DMA+0x14>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8003814:	6802      	ldr	r2, [r0, #0]
 8003816:	4929      	ldr	r1, [pc, #164]	@ (80038bc <HAL_TIM_OC_Stop_DMA+0xc4>)
 8003818:	68d3      	ldr	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800381a:	6b00      	ldr	r0, [r0, #48]	@ 0x30
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800381c:	400b      	ands	r3, r1
 800381e:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8003820:	e005      	b.n	800382e <HAL_TIM_OC_Stop_DMA+0x36>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8003822:	6802      	ldr	r2, [r0, #0]
 8003824:	4926      	ldr	r1, [pc, #152]	@ (80038c0 <HAL_TIM_OC_Stop_DMA+0xc8>)
 8003826:	68d3      	ldr	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8003828:	6a40      	ldr	r0, [r0, #36]	@ 0x24
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800382a:	400b      	ands	r3, r1
 800382c:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800382e:	f7fe fe77 	bl	8002520 <HAL_DMA_Abort_IT>
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003832:	6825      	ldr	r5, [r4, #0]
 8003834:	2200      	movs	r2, #0
 8003836:	0031      	movs	r1, r6
 8003838:	0028      	movs	r0, r5
 800383a:	f7ff ff05 	bl	8003648 <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800383e:	4b21      	ldr	r3, [pc, #132]	@ (80038c4 <HAL_TIM_OC_Stop_DMA+0xcc>)
 8003840:	4a21      	ldr	r2, [pc, #132]	@ (80038c8 <HAL_TIM_OC_Stop_DMA+0xd0>)
 8003842:	429d      	cmp	r5, r3
 8003844:	d005      	beq.n	8003852 <HAL_TIM_OC_Stop_DMA+0x5a>
 8003846:	4b21      	ldr	r3, [pc, #132]	@ (80038cc <HAL_TIM_OC_Stop_DMA+0xd4>)
 8003848:	429d      	cmp	r5, r3
 800384a:	d002      	beq.n	8003852 <HAL_TIM_OC_Stop_DMA+0x5a>
 800384c:	4b20      	ldr	r3, [pc, #128]	@ (80038d0 <HAL_TIM_OC_Stop_DMA+0xd8>)
 800384e:	429d      	cmp	r5, r3
 8003850:	d10a      	bne.n	8003868 <HAL_TIM_OC_Stop_DMA+0x70>
      __HAL_TIM_MOE_DISABLE(htim);
 8003852:	6a2b      	ldr	r3, [r5, #32]
 8003854:	4213      	tst	r3, r2
 8003856:	d107      	bne.n	8003868 <HAL_TIM_OC_Stop_DMA+0x70>
 8003858:	6a29      	ldr	r1, [r5, #32]
 800385a:	4b1e      	ldr	r3, [pc, #120]	@ (80038d4 <HAL_TIM_OC_Stop_DMA+0xdc>)
 800385c:	4219      	tst	r1, r3
 800385e:	d103      	bne.n	8003868 <HAL_TIM_OC_Stop_DMA+0x70>
 8003860:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 8003862:	491d      	ldr	r1, [pc, #116]	@ (80038d8 <HAL_TIM_OC_Stop_DMA+0xe0>)
 8003864:	400b      	ands	r3, r1
 8003866:	646b      	str	r3, [r5, #68]	@ 0x44
    __HAL_TIM_DISABLE(htim);
 8003868:	6a2b      	ldr	r3, [r5, #32]
 800386a:	4213      	tst	r3, r2
 800386c:	d107      	bne.n	800387e <HAL_TIM_OC_Stop_DMA+0x86>
 800386e:	6a2a      	ldr	r2, [r5, #32]
 8003870:	4b18      	ldr	r3, [pc, #96]	@ (80038d4 <HAL_TIM_OC_Stop_DMA+0xdc>)
 8003872:	421a      	tst	r2, r3
 8003874:	d103      	bne.n	800387e <HAL_TIM_OC_Stop_DMA+0x86>
 8003876:	2201      	movs	r2, #1
 8003878:	682b      	ldr	r3, [r5, #0]
 800387a:	4393      	bics	r3, r2
 800387c:	602b      	str	r3, [r5, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800387e:	2301      	movs	r3, #1
 8003880:	2e00      	cmp	r6, #0
 8003882:	d111      	bne.n	80038a8 <HAL_TIM_OC_Stop_DMA+0xb0>
 8003884:	343e      	adds	r4, #62	@ 0x3e
  switch (Channel)
 8003886:	2000      	movs	r0, #0
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003888:	7023      	strb	r3, [r4, #0]
 800388a:	e7c0      	b.n	800380e <HAL_TIM_OC_Stop_DMA+0x16>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800388c:	6802      	ldr	r2, [r0, #0]
 800388e:	4913      	ldr	r1, [pc, #76]	@ (80038dc <HAL_TIM_OC_Stop_DMA+0xe4>)
 8003890:	68d3      	ldr	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8003892:	6a80      	ldr	r0, [r0, #40]	@ 0x28
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8003894:	400b      	ands	r3, r1
 8003896:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8003898:	e7c9      	b.n	800382e <HAL_TIM_OC_Stop_DMA+0x36>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800389a:	6802      	ldr	r2, [r0, #0]
 800389c:	4910      	ldr	r1, [pc, #64]	@ (80038e0 <HAL_TIM_OC_Stop_DMA+0xe8>)
 800389e:	68d3      	ldr	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 80038a0:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 80038a2:	400b      	ands	r3, r1
 80038a4:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 80038a6:	e7c2      	b.n	800382e <HAL_TIM_OC_Stop_DMA+0x36>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80038a8:	2e04      	cmp	r6, #4
 80038aa:	d101      	bne.n	80038b0 <HAL_TIM_OC_Stop_DMA+0xb8>
 80038ac:	343f      	adds	r4, #63	@ 0x3f
 80038ae:	e7ea      	b.n	8003886 <HAL_TIM_OC_Stop_DMA+0x8e>
 80038b0:	2e08      	cmp	r6, #8
 80038b2:	d101      	bne.n	80038b8 <HAL_TIM_OC_Stop_DMA+0xc0>
 80038b4:	3440      	adds	r4, #64	@ 0x40
 80038b6:	e7e6      	b.n	8003886 <HAL_TIM_OC_Stop_DMA+0x8e>
 80038b8:	3441      	adds	r4, #65	@ 0x41
 80038ba:	e7e4      	b.n	8003886 <HAL_TIM_OC_Stop_DMA+0x8e>
 80038bc:	ffffefff 	.word	0xffffefff
 80038c0:	fffffdff 	.word	0xfffffdff
 80038c4:	40012c00 	.word	0x40012c00
 80038c8:	00001111 	.word	0x00001111
 80038cc:	40014400 	.word	0x40014400
 80038d0:	40014800 	.word	0x40014800
 80038d4:	00000444 	.word	0x00000444
 80038d8:	ffff7fff 	.word	0xffff7fff
 80038dc:	fffffbff 	.word	0xfffffbff
 80038e0:	fffff7ff 	.word	0xfffff7ff

080038e4 <HAL_TIM_PWM_Stop_DMA>:
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
 80038e4:	b510      	push	{r4, lr}
 80038e6:	f7ff ff87 	bl	80037f8 <HAL_TIM_OC_Stop_DMA>
 80038ea:	bd10      	pop	{r4, pc}

080038ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80038ec:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80038ee:	0004      	movs	r4, r0
 80038f0:	2202      	movs	r2, #2
 80038f2:	343c      	adds	r4, #60	@ 0x3c
 80038f4:	7825      	ldrb	r5, [r4, #0]
{
 80038f6:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 80038f8:	0010      	movs	r0, r2
 80038fa:	2d01      	cmp	r5, #1
 80038fc:	d019      	beq.n	8003932 <HAL_TIMEx_MasterConfigSynchronization+0x46>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038fe:	001d      	movs	r5, r3

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003900:	2670      	movs	r6, #112	@ 0x70
  htim->State = HAL_TIM_STATE_BUSY;
 8003902:	353d      	adds	r5, #61	@ 0x3d
 8003904:	702a      	strb	r2, [r5, #0]
  tmpcr2 = htim->Instance->CR2;
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 800390a:	689a      	ldr	r2, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 800390c:	43b0      	bics	r0, r6
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800390e:	680e      	ldr	r6, [r1, #0]
 8003910:	4330      	orrs	r0, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003912:	6058      	str	r0, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003914:	4807      	ldr	r0, [pc, #28]	@ (8003934 <HAL_TIMEx_MasterConfigSynchronization+0x48>)
 8003916:	4283      	cmp	r3, r0
 8003918:	d002      	beq.n	8003920 <HAL_TIMEx_MasterConfigSynchronization+0x34>
 800391a:	4807      	ldr	r0, [pc, #28]	@ (8003938 <HAL_TIMEx_MasterConfigSynchronization+0x4c>)
 800391c:	4283      	cmp	r3, r0
 800391e:	d104      	bne.n	800392a <HAL_TIMEx_MasterConfigSynchronization+0x3e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003920:	2080      	movs	r0, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003922:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003924:	4382      	bics	r2, r0
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003926:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003928:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800392a:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 800392c:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800392e:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 8003930:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8003932:	bd70      	pop	{r4, r5, r6, pc}
 8003934:	40012c00 	.word	0x40012c00
 8003938:	40000400 	.word	0x40000400

0800393c <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 800393c:	4770      	bx	lr

0800393e <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 800393e:	4770      	bx	lr

08003940 <memset>:
 8003940:	0003      	movs	r3, r0
 8003942:	1882      	adds	r2, r0, r2
 8003944:	4293      	cmp	r3, r2
 8003946:	d100      	bne.n	800394a <memset+0xa>
 8003948:	4770      	bx	lr
 800394a:	7019      	strb	r1, [r3, #0]
 800394c:	3301      	adds	r3, #1
 800394e:	e7f9      	b.n	8003944 <memset+0x4>

08003950 <__libc_init_array>:
 8003950:	b570      	push	{r4, r5, r6, lr}
 8003952:	2600      	movs	r6, #0
 8003954:	4c0c      	ldr	r4, [pc, #48]	@ (8003988 <__libc_init_array+0x38>)
 8003956:	4d0d      	ldr	r5, [pc, #52]	@ (800398c <__libc_init_array+0x3c>)
 8003958:	1b64      	subs	r4, r4, r5
 800395a:	10a4      	asrs	r4, r4, #2
 800395c:	42a6      	cmp	r6, r4
 800395e:	d109      	bne.n	8003974 <__libc_init_array+0x24>
 8003960:	2600      	movs	r6, #0
 8003962:	f000 f819 	bl	8003998 <_init>
 8003966:	4c0a      	ldr	r4, [pc, #40]	@ (8003990 <__libc_init_array+0x40>)
 8003968:	4d0a      	ldr	r5, [pc, #40]	@ (8003994 <__libc_init_array+0x44>)
 800396a:	1b64      	subs	r4, r4, r5
 800396c:	10a4      	asrs	r4, r4, #2
 800396e:	42a6      	cmp	r6, r4
 8003970:	d105      	bne.n	800397e <__libc_init_array+0x2e>
 8003972:	bd70      	pop	{r4, r5, r6, pc}
 8003974:	00b3      	lsls	r3, r6, #2
 8003976:	58eb      	ldr	r3, [r5, r3]
 8003978:	4798      	blx	r3
 800397a:	3601      	adds	r6, #1
 800397c:	e7ee      	b.n	800395c <__libc_init_array+0xc>
 800397e:	00b3      	lsls	r3, r6, #2
 8003980:	58eb      	ldr	r3, [r5, r3]
 8003982:	4798      	blx	r3
 8003984:	3601      	adds	r6, #1
 8003986:	e7f2      	b.n	800396e <__libc_init_array+0x1e>
 8003988:	080039e8 	.word	0x080039e8
 800398c:	080039e8 	.word	0x080039e8
 8003990:	080039ec 	.word	0x080039ec
 8003994:	080039e8 	.word	0x080039e8

08003998 <_init>:
 8003998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800399a:	46c0      	nop			@ (mov r8, r8)
 800399c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800399e:	bc08      	pop	{r3}
 80039a0:	469e      	mov	lr, r3
 80039a2:	4770      	bx	lr

080039a4 <_fini>:
 80039a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039a6:	46c0      	nop			@ (mov r8, r8)
 80039a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039aa:	bc08      	pop	{r3}
 80039ac:	469e      	mov	lr, r3
 80039ae:	4770      	bx	lr
