\hypertarget{group___i2_s___m_c_l_k___output}{}\doxysection{I2\+S\+\_\+\+MCLK\+\_\+\+Output}
\label{group___i2_s___m_c_l_k___output}\index{I2S\_MCLK\_Output@{I2S\_MCLK\_Output}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___i2_s___m_c_l_k___output_gad02b0b79e2a7b8786228bbd902db6266}\label{group___i2_s___m_c_l_k___output_gad02b0b79e2a7b8786228bbd902db6266}} 
\#define {\bfseries I2\+S\+\_\+\+MCLKOUTPUT\+\_\+\+ENABLE}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25669c3686c0c577d2d371ac09200ff0}{SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE}})
\item 
\mbox{\Hypertarget{group___i2_s___m_c_l_k___output_gad751d9da31ef7b7b63b5a4028331f36d}\label{group___i2_s___m_c_l_k___output_gad751d9da31ef7b7b63b5a4028331f36d}} 
\#define {\bfseries I2\+S\+\_\+\+MCLKOUTPUT\+\_\+\+DISABLE}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___i2_s___m_c_l_k___output_ga829ae526d1d11f14592e881f800fbb8a}{IS\+\_\+\+I2\+S\+\_\+\+MCLK\+\_\+\+OUTPUT}}(OUTPUT)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___i2_s___m_c_l_k___output_ga829ae526d1d11f14592e881f800fbb8a}\label{group___i2_s___m_c_l_k___output_ga829ae526d1d11f14592e881f800fbb8a}} 
\index{I2S\_MCLK\_Output@{I2S\_MCLK\_Output}!IS\_I2S\_MCLK\_OUTPUT@{IS\_I2S\_MCLK\_OUTPUT}}
\index{IS\_I2S\_MCLK\_OUTPUT@{IS\_I2S\_MCLK\_OUTPUT}!I2S\_MCLK\_Output@{I2S\_MCLK\_Output}}
\doxysubsubsection{\texorpdfstring{IS\_I2S\_MCLK\_OUTPUT}{IS\_I2S\_MCLK\_OUTPUT}}
{\footnotesize\ttfamily \#define IS\+\_\+\+I2\+S\+\_\+\+MCLK\+\_\+\+OUTPUT(\begin{DoxyParamCaption}\item[{}]{OUTPUT }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                    (((OUTPUT) == I2S\_MCLKOUTPUT\_ENABLE) || \(\backslash\)}
\DoxyCodeLine{                                    ((OUTPUT) == I2S\_MCLKOUTPUT\_DISABLE))}

\end{DoxyCode}
