Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Nov  1 12:23:08 2023
| Host         : JASONPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hexcount_timing_summary_routed.rpt -pb hexcount_timing_summary_routed.pb -rpx hexcount_timing_summary_routed.rpx -warn_on_violation
| Design       : hexcount
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  45          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (45)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (45)
5. checking no_input_delay (0)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (45)
-------------------------
 There are 45 register/latch pins with no clock driven by root clock pin: clk_100MHz (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (45)
-------------------------------------------------
 There are 45 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   56          inf        0.000                      0                   56           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C1/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.313ns  (logic 4.611ns (44.714%)  route 5.702ns (55.286%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE                         0.000     0.000 r  C1/cnt_reg[31]/C
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[31]/Q
                         net (fo=48, routed)          1.065     1.521    C1/S[5]
    SLICE_X0Y91          LUT6 (Prop_lut6_I0_O)        0.124     1.645 r  C1/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.661     2.306    C1/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X0Y91          LUT3 (Prop_lut3_I1_O)        0.150     2.456 r  C1/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.857     3.313    C1/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.326     3.639 r  C1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.119     6.758    seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    10.313 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.313    seg[5]
    R10                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.280ns  (logic 4.633ns (45.070%)  route 5.647ns (54.930%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE                         0.000     0.000 r  C1/cnt_reg[31]/C
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[31]/Q
                         net (fo=48, routed)          1.065     1.521    C1/S[5]
    SLICE_X0Y91          LUT6 (Prop_lut6_I0_O)        0.124     1.645 r  C1/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.661     2.306    C1/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X0Y91          LUT3 (Prop_lut3_I1_O)        0.150     2.456 r  C1/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.851     3.307    C1/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.326     3.633 r  C1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.069     6.703    seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    10.280 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.280    seg[6]
    T10                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.612ns  (logic 4.606ns (47.922%)  route 5.006ns (52.078%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE                         0.000     0.000 r  C1/cnt_reg[31]/C
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[31]/Q
                         net (fo=48, routed)          1.065     1.521    C1/S[5]
    SLICE_X0Y91          LUT6 (Prop_lut6_I0_O)        0.124     1.645 r  C1/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.661     2.306    C1/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X0Y91          LUT3 (Prop_lut3_I1_O)        0.150     2.456 r  C1/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.839     3.295    C1/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y92          LUT6 (Prop_lut6_I5_O)        0.326     3.621 r  C1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.441     6.062    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     9.612 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.612    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.528ns  (logic 4.590ns (48.171%)  route 4.938ns (51.829%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE                         0.000     0.000 r  C1/cnt_reg[31]/C
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  C1/cnt_reg[31]/Q
                         net (fo=48, routed)          1.065     1.521    C1/S[5]
    SLICE_X0Y91          LUT6 (Prop_lut6_I0_O)        0.124     1.645 f  C1/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.661     2.306    C1/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X0Y91          LUT3 (Prop_lut3_I1_O)        0.150     2.456 f  C1/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.053     3.509    C1/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I3_O)        0.326     3.835 r  C1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.159     5.994    seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     9.528 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.528    seg[2]
    P15                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.471ns  (logic 4.617ns (48.744%)  route 4.855ns (51.256%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE                         0.000     0.000 r  C1/cnt_reg[31]/C
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[31]/Q
                         net (fo=48, routed)          1.065     1.521    C1/S[5]
    SLICE_X0Y91          LUT6 (Prop_lut6_I0_O)        0.124     1.645 r  C1/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.661     2.306    C1/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X0Y91          LUT3 (Prop_lut3_I1_O)        0.150     2.456 r  C1/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.556     3.012    C1/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.326     3.338 r  C1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.573     5.911    seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     9.471 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.471    seg[1]
    T11                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.985ns  (logic 4.549ns (50.629%)  route 4.436ns (49.371%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE                         0.000     0.000 r  C1/cnt_reg[31]/C
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[31]/Q
                         net (fo=48, routed)          1.065     1.521    C1/S[5]
    SLICE_X0Y91          LUT6 (Prop_lut6_I0_O)        0.124     1.645 r  C1/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.661     2.306    C1/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X0Y91          LUT3 (Prop_lut3_I1_O)        0.150     2.456 r  C1/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.842     3.298    C1/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y92          LUT6 (Prop_lut6_I4_O)        0.326     3.624 r  C1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.868     5.492    seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493     8.985 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.985    seg[4]
    K16                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[38]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.265ns  (logic 4.593ns (55.578%)  route 3.671ns (44.422%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE                         0.000     0.000 r  C1/cnt_reg[38]/C
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[38]/Q
                         net (fo=4, routed)           0.886     1.342    C1/S[12]
    SLICE_X0Y90          LUT6 (Prop_lut6_I2_O)        0.124     1.466 r  C1/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.444     1.910    C1/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y90          LUT3 (Prop_lut3_I1_O)        0.150     2.060 r  C1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.667     2.728    C1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I3_O)        0.326     3.054 r  C1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.674     4.727    seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537     8.265 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.265    seg[0]
    L18                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.109ns  (logic 4.154ns (51.232%)  route 3.955ns (48.768%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE                         0.000     0.000 r  C1/cnt_reg[19]/C
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[19]/Q
                         net (fo=16, routed)          1.024     1.480    C1/md[2]
    SLICE_X0Y90          LUT3 (Prop_lut3_I2_O)        0.124     1.604 r  C1/anode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.930     4.535    anode_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     8.109 r  anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.109    anode[2]
    T9                                                                r  anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.079ns  (logic 4.346ns (53.785%)  route 3.734ns (46.215%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE                         0.000     0.000 r  C1/cnt_reg[19]/C
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[19]/Q
                         net (fo=16, routed)          1.805     2.261    C1/md[2]
    SLICE_X0Y95          LUT3 (Prop_lut3_I2_O)        0.152     2.413 r  C1/anode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.928     4.342    anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738     8.079 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.079    anode[0]
    J17                                                               r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.790ns  (logic 4.116ns (52.833%)  route 3.674ns (47.167%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE                         0.000     0.000 r  C1/cnt_reg[19]/C
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[19]/Q
                         net (fo=16, routed)          1.805     2.261    C1/md[2]
    SLICE_X0Y95          LUT3 (Prop_lut3_I1_O)        0.124     2.385 r  C1/anode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.869     4.254    anode_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     7.790 r  anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.790    anode[1]
    J18                                                               r  anode[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C1/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE                         0.000     0.000 r  C1/cnt_reg[12]/C
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/cnt_reg[12]/Q
                         net (fo=2, routed)           0.067     0.208    C1/cnt_reg_n_0_[12]
    SLICE_X1Y87          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.332 r  C1/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.332    C1/cnt_reg[12]_i_1_n_6
    SLICE_X1Y87          FDRE                                         r  C1/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE                         0.000     0.000 r  C1/cnt_reg[16]/C
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/cnt_reg[16]/Q
                         net (fo=2, routed)           0.067     0.208    C1/cnt_reg_n_0_[16]
    SLICE_X1Y88          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.332 r  C1/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.332    C1/cnt_reg[16]_i_1_n_6
    SLICE_X1Y88          FDRE                                         r  C1/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE                         0.000     0.000 r  C1/cnt_reg[20]/C
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/cnt_reg[20]/Q
                         net (fo=2, routed)           0.067     0.208    C1/cnt_reg_n_0_[20]
    SLICE_X1Y89          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.332 r  C1/cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.332    C1/cnt_reg[20]_i_1_n_6
    SLICE_X1Y89          FDRE                                         r  C1/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE                         0.000     0.000 r  C1/cnt_reg[24]/C
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/cnt_reg[24]/Q
                         net (fo=2, routed)           0.067     0.208    C1/cnt_reg_n_0_[24]
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.332 r  C1/cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.332    C1/cnt_reg[24]_i_1_n_6
    SLICE_X1Y90          FDRE                                         r  C1/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE                         0.000     0.000 r  C1/cnt_reg[4]/C
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/cnt_reg[4]/Q
                         net (fo=2, routed)           0.067     0.208    C1/cnt_reg_n_0_[4]
    SLICE_X1Y85          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.332 r  C1/cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.332    C1/cnt_reg[4]_i_1_n_6
    SLICE_X1Y85          FDRE                                         r  C1/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE                         0.000     0.000 r  C1/cnt_reg[8]/C
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/cnt_reg[8]/Q
                         net (fo=2, routed)           0.067     0.208    C1/cnt_reg_n_0_[8]
    SLICE_X1Y86          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.332 r  C1/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.332    C1/cnt_reg[8]_i_1_n_6
    SLICE_X1Y86          FDRE                                         r  C1/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.268ns (80.000%)  route 0.067ns (20.000%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE                         0.000     0.000 r  C1/cnt_reg[10]/C
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/cnt_reg[10]/Q
                         net (fo=2, routed)           0.067     0.208    C1/cnt_reg_n_0_[10]
    SLICE_X1Y86          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.335 r  C1/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.335    C1/cnt_reg[8]_i_1_n_4
    SLICE_X1Y86          FDRE                                         r  C1/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.268ns (80.000%)  route 0.067ns (20.000%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE                         0.000     0.000 r  C1/cnt_reg[14]/C
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/cnt_reg[14]/Q
                         net (fo=2, routed)           0.067     0.208    C1/cnt_reg_n_0_[14]
    SLICE_X1Y87          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.335 r  C1/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.335    C1/cnt_reg[12]_i_1_n_4
    SLICE_X1Y87          FDRE                                         r  C1/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.268ns (80.000%)  route 0.067ns (20.000%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE                         0.000     0.000 r  C1/cnt_reg[22]/C
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/cnt_reg[22]/Q
                         net (fo=2, routed)           0.067     0.208    C1/cnt_reg_n_0_[22]
    SLICE_X1Y89          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.335 r  C1/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.335    C1/cnt_reg[20]_i_1_n_4
    SLICE_X1Y89          FDRE                                         r  C1/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.268ns (80.000%)  route 0.067ns (20.000%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE                         0.000     0.000 r  C1/cnt_reg[2]/C
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/cnt_reg[2]/Q
                         net (fo=2, routed)           0.067     0.208    C1/cnt_reg_n_0_[2]
    SLICE_X1Y84          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.335 r  C1/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.335    C1/cnt_reg[0]_i_1_n_4
    SLICE_X1Y84          FDRE                                         r  C1/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------





