# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Actividades.srcs/sources_1/new/rr_shifter.v"
verilog xil_defaultlib  "../../../Actividades.srcs/sources_1/new/fpa.v"
verilog xil_defaultlib  "../../../Actividades.srcs/sources_1/new/two_stage_referee.v"
verilog xil_defaultlib  "../../../Actividades.srcs/sim_1/new/two_stage_referee_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
