Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Fri Dec 18 04:49:00 2020
| Host         : DESKTOP-Q361VVH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.309        0.000                      0                  452        0.224        0.000                      0                  452        4.500        0.000                       0                   195  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.309        0.000                      0                  452        0.224        0.000                      0                  452        4.500        0.000                       0                   195  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.309ns  (required time - arrival time)
  Source:                 led1/buttonCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1/gameCounterMax_reg[24]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.190ns  (logic 1.014ns (19.539%)  route 4.176ns (80.461%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.634     5.155    led1/clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  led1/buttonCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518     5.673 r  led1/buttonCounter_reg[8]/Q
                         net (fo=2, routed)           0.702     6.375    led1/buttonCounter_reg[8]
    SLICE_X7Y6           LUT3 (Prop_lut3_I0_O)        0.124     6.499 f  led1/digitOne[3]_i_5/O
                         net (fo=1, routed)           0.893     7.392    led1/digitOne[3]_i_5_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I4_O)        0.124     7.516 r  led1/digitOne[3]_i_3/O
                         net (fo=1, routed)           0.465     7.981    led1/digitOne[3]_i_3_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I2_O)        0.124     8.105 r  led1/digitOne[3]_i_1/O
                         net (fo=42, routed)          1.263     9.368    led1/digitOne[3]_i_1_n_0
    SLICE_X4Y4           LUT5 (Prop_lut5_I4_O)        0.124     9.492 r  led1/score[5]_i_1/O
                         net (fo=38, routed)          0.853    10.345    led1/score[5]_i_1_n_0
    SLICE_X3Y9           FDSE                                         r  led1/gameCounterMax_reg[24]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.517    14.858    led1/clk_IBUF_BUFG
    SLICE_X3Y9           FDSE                                         r  led1/gameCounterMax_reg[24]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X3Y9           FDSE (Setup_fdse_C_S)       -0.429    14.654    led1/gameCounterMax_reg[24]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                         -10.345    
  -------------------------------------------------------------------
                         slack                                  4.309    

Slack (MET) :             4.309ns  (required time - arrival time)
  Source:                 led1/buttonCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1/gameCounterMax_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.190ns  (logic 1.014ns (19.539%)  route 4.176ns (80.461%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.634     5.155    led1/clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  led1/buttonCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518     5.673 r  led1/buttonCounter_reg[8]/Q
                         net (fo=2, routed)           0.702     6.375    led1/buttonCounter_reg[8]
    SLICE_X7Y6           LUT3 (Prop_lut3_I0_O)        0.124     6.499 f  led1/digitOne[3]_i_5/O
                         net (fo=1, routed)           0.893     7.392    led1/digitOne[3]_i_5_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I4_O)        0.124     7.516 r  led1/digitOne[3]_i_3/O
                         net (fo=1, routed)           0.465     7.981    led1/digitOne[3]_i_3_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I2_O)        0.124     8.105 r  led1/digitOne[3]_i_1/O
                         net (fo=42, routed)          1.263     9.368    led1/digitOne[3]_i_1_n_0
    SLICE_X4Y4           LUT5 (Prop_lut5_I4_O)        0.124     9.492 r  led1/score[5]_i_1/O
                         net (fo=38, routed)          0.853    10.345    led1/score[5]_i_1_n_0
    SLICE_X3Y9           FDRE                                         r  led1/gameCounterMax_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.517    14.858    led1/clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  led1/gameCounterMax_reg[25]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X3Y9           FDRE (Setup_fdre_C_R)       -0.429    14.654    led1/gameCounterMax_reg[25]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                         -10.345    
  -------------------------------------------------------------------
                         slack                                  4.309    

Slack (MET) :             4.309ns  (required time - arrival time)
  Source:                 led1/buttonCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1/gameCounterMax_reg[26]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.190ns  (logic 1.014ns (19.539%)  route 4.176ns (80.461%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.634     5.155    led1/clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  led1/buttonCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518     5.673 r  led1/buttonCounter_reg[8]/Q
                         net (fo=2, routed)           0.702     6.375    led1/buttonCounter_reg[8]
    SLICE_X7Y6           LUT3 (Prop_lut3_I0_O)        0.124     6.499 f  led1/digitOne[3]_i_5/O
                         net (fo=1, routed)           0.893     7.392    led1/digitOne[3]_i_5_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I4_O)        0.124     7.516 r  led1/digitOne[3]_i_3/O
                         net (fo=1, routed)           0.465     7.981    led1/digitOne[3]_i_3_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I2_O)        0.124     8.105 r  led1/digitOne[3]_i_1/O
                         net (fo=42, routed)          1.263     9.368    led1/digitOne[3]_i_1_n_0
    SLICE_X4Y4           LUT5 (Prop_lut5_I4_O)        0.124     9.492 r  led1/score[5]_i_1/O
                         net (fo=38, routed)          0.853    10.345    led1/score[5]_i_1_n_0
    SLICE_X3Y9           FDSE                                         r  led1/gameCounterMax_reg[26]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.517    14.858    led1/clk_IBUF_BUFG
    SLICE_X3Y9           FDSE                                         r  led1/gameCounterMax_reg[26]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X3Y9           FDSE (Setup_fdse_C_S)       -0.429    14.654    led1/gameCounterMax_reg[26]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                         -10.345    
  -------------------------------------------------------------------
                         slack                                  4.309    

Slack (MET) :             4.309ns  (required time - arrival time)
  Source:                 led1/buttonCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1/gameCounterMax_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.190ns  (logic 1.014ns (19.539%)  route 4.176ns (80.461%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.634     5.155    led1/clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  led1/buttonCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518     5.673 r  led1/buttonCounter_reg[8]/Q
                         net (fo=2, routed)           0.702     6.375    led1/buttonCounter_reg[8]
    SLICE_X7Y6           LUT3 (Prop_lut3_I0_O)        0.124     6.499 f  led1/digitOne[3]_i_5/O
                         net (fo=1, routed)           0.893     7.392    led1/digitOne[3]_i_5_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I4_O)        0.124     7.516 r  led1/digitOne[3]_i_3/O
                         net (fo=1, routed)           0.465     7.981    led1/digitOne[3]_i_3_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I2_O)        0.124     8.105 r  led1/digitOne[3]_i_1/O
                         net (fo=42, routed)          1.263     9.368    led1/digitOne[3]_i_1_n_0
    SLICE_X4Y4           LUT5 (Prop_lut5_I4_O)        0.124     9.492 r  led1/score[5]_i_1/O
                         net (fo=38, routed)          0.853    10.345    led1/score[5]_i_1_n_0
    SLICE_X3Y9           FDRE                                         r  led1/gameCounterMax_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.517    14.858    led1/clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  led1/gameCounterMax_reg[27]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X3Y9           FDRE (Setup_fdre_C_R)       -0.429    14.654    led1/gameCounterMax_reg[27]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                         -10.345    
  -------------------------------------------------------------------
                         slack                                  4.309    

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 led1/buttonCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1/gameCounterMax_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 1.014ns (19.625%)  route 4.153ns (80.375%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.634     5.155    led1/clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  led1/buttonCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518     5.673 r  led1/buttonCounter_reg[8]/Q
                         net (fo=2, routed)           0.702     6.375    led1/buttonCounter_reg[8]
    SLICE_X7Y6           LUT3 (Prop_lut3_I0_O)        0.124     6.499 f  led1/digitOne[3]_i_5/O
                         net (fo=1, routed)           0.893     7.392    led1/digitOne[3]_i_5_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I4_O)        0.124     7.516 r  led1/digitOne[3]_i_3/O
                         net (fo=1, routed)           0.465     7.981    led1/digitOne[3]_i_3_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I2_O)        0.124     8.105 r  led1/digitOne[3]_i_1/O
                         net (fo=42, routed)          1.263     9.368    led1/digitOne[3]_i_1_n_0
    SLICE_X4Y4           LUT5 (Prop_lut5_I4_O)        0.124     9.492 r  led1/score[5]_i_1/O
                         net (fo=38, routed)          0.830    10.322    led1/score[5]_i_1_n_0
    SLICE_X3Y8           FDSE                                         r  led1/gameCounterMax_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.518    14.859    led1/clk_IBUF_BUFG
    SLICE_X3Y8           FDSE                                         r  led1/gameCounterMax_reg[20]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y8           FDSE (Setup_fdse_C_S)       -0.429    14.655    led1/gameCounterMax_reg[20]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.322    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 led1/buttonCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1/gameCounterMax_reg[21]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 1.014ns (19.625%)  route 4.153ns (80.375%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.634     5.155    led1/clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  led1/buttonCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518     5.673 r  led1/buttonCounter_reg[8]/Q
                         net (fo=2, routed)           0.702     6.375    led1/buttonCounter_reg[8]
    SLICE_X7Y6           LUT3 (Prop_lut3_I0_O)        0.124     6.499 f  led1/digitOne[3]_i_5/O
                         net (fo=1, routed)           0.893     7.392    led1/digitOne[3]_i_5_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I4_O)        0.124     7.516 r  led1/digitOne[3]_i_3/O
                         net (fo=1, routed)           0.465     7.981    led1/digitOne[3]_i_3_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I2_O)        0.124     8.105 r  led1/digitOne[3]_i_1/O
                         net (fo=42, routed)          1.263     9.368    led1/digitOne[3]_i_1_n_0
    SLICE_X4Y4           LUT5 (Prop_lut5_I4_O)        0.124     9.492 r  led1/score[5]_i_1/O
                         net (fo=38, routed)          0.830    10.322    led1/score[5]_i_1_n_0
    SLICE_X3Y8           FDSE                                         r  led1/gameCounterMax_reg[21]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.518    14.859    led1/clk_IBUF_BUFG
    SLICE_X3Y8           FDSE                                         r  led1/gameCounterMax_reg[21]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y8           FDSE (Setup_fdse_C_S)       -0.429    14.655    led1/gameCounterMax_reg[21]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.322    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 led1/buttonCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1/gameCounterMax_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 1.014ns (19.625%)  route 4.153ns (80.375%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.634     5.155    led1/clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  led1/buttonCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518     5.673 r  led1/buttonCounter_reg[8]/Q
                         net (fo=2, routed)           0.702     6.375    led1/buttonCounter_reg[8]
    SLICE_X7Y6           LUT3 (Prop_lut3_I0_O)        0.124     6.499 f  led1/digitOne[3]_i_5/O
                         net (fo=1, routed)           0.893     7.392    led1/digitOne[3]_i_5_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I4_O)        0.124     7.516 r  led1/digitOne[3]_i_3/O
                         net (fo=1, routed)           0.465     7.981    led1/digitOne[3]_i_3_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I2_O)        0.124     8.105 r  led1/digitOne[3]_i_1/O
                         net (fo=42, routed)          1.263     9.368    led1/digitOne[3]_i_1_n_0
    SLICE_X4Y4           LUT5 (Prop_lut5_I4_O)        0.124     9.492 r  led1/score[5]_i_1/O
                         net (fo=38, routed)          0.830    10.322    led1/score[5]_i_1_n_0
    SLICE_X3Y8           FDSE                                         r  led1/gameCounterMax_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.518    14.859    led1/clk_IBUF_BUFG
    SLICE_X3Y8           FDSE                                         r  led1/gameCounterMax_reg[22]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y8           FDSE (Setup_fdse_C_S)       -0.429    14.655    led1/gameCounterMax_reg[22]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.322    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 led1/buttonCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1/gameCounterMax_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 1.014ns (19.625%)  route 4.153ns (80.375%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.634     5.155    led1/clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  led1/buttonCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518     5.673 r  led1/buttonCounter_reg[8]/Q
                         net (fo=2, routed)           0.702     6.375    led1/buttonCounter_reg[8]
    SLICE_X7Y6           LUT3 (Prop_lut3_I0_O)        0.124     6.499 f  led1/digitOne[3]_i_5/O
                         net (fo=1, routed)           0.893     7.392    led1/digitOne[3]_i_5_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I4_O)        0.124     7.516 r  led1/digitOne[3]_i_3/O
                         net (fo=1, routed)           0.465     7.981    led1/digitOne[3]_i_3_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I2_O)        0.124     8.105 r  led1/digitOne[3]_i_1/O
                         net (fo=42, routed)          1.263     9.368    led1/digitOne[3]_i_1_n_0
    SLICE_X4Y4           LUT5 (Prop_lut5_I4_O)        0.124     9.492 r  led1/score[5]_i_1/O
                         net (fo=38, routed)          0.830    10.322    led1/score[5]_i_1_n_0
    SLICE_X3Y8           FDSE                                         r  led1/gameCounterMax_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.518    14.859    led1/clk_IBUF_BUFG
    SLICE_X3Y8           FDSE                                         r  led1/gameCounterMax_reg[23]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y8           FDSE (Setup_fdse_C_S)       -0.429    14.655    led1/gameCounterMax_reg[23]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.322    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.411ns  (required time - arrival time)
  Source:                 led1/buttonCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1/highScore_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 1.043ns (21.296%)  route 3.855ns (78.704%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.634     5.155    led1/clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  led1/buttonCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518     5.673 r  led1/buttonCounter_reg[8]/Q
                         net (fo=2, routed)           0.702     6.375    led1/buttonCounter_reg[8]
    SLICE_X7Y6           LUT3 (Prop_lut3_I0_O)        0.124     6.499 f  led1/digitOne[3]_i_5/O
                         net (fo=1, routed)           0.893     7.392    led1/digitOne[3]_i_5_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I4_O)        0.124     7.516 r  led1/digitOne[3]_i_3/O
                         net (fo=1, routed)           0.465     7.981    led1/digitOne[3]_i_3_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I2_O)        0.124     8.105 r  led1/digitOne[3]_i_1/O
                         net (fo=42, routed)          1.263     9.368    led1/digitOne[3]_i_1_n_0
    SLICE_X4Y4           LUT2 (Prop_lut2_I1_O)        0.153     9.521 r  led1/highScore[5]_i_1/O
                         net (fo=6, routed)           0.532    10.053    led1/highScore[5]_i_1_n_0
    SLICE_X5Y4           FDRE                                         r  led1/highScore_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.517    14.858    led1/clk_IBUF_BUFG
    SLICE_X5Y4           FDRE                                         r  led1/highScore_reg[0]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X5Y4           FDRE (Setup_fdre_C_R)       -0.632    14.464    led1/highScore_reg[0]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                         -10.053    
  -------------------------------------------------------------------
                         slack                                  4.411    

Slack (MET) :             4.411ns  (required time - arrival time)
  Source:                 led1/buttonCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1/highScore_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 1.043ns (21.296%)  route 3.855ns (78.704%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.634     5.155    led1/clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  led1/buttonCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518     5.673 r  led1/buttonCounter_reg[8]/Q
                         net (fo=2, routed)           0.702     6.375    led1/buttonCounter_reg[8]
    SLICE_X7Y6           LUT3 (Prop_lut3_I0_O)        0.124     6.499 f  led1/digitOne[3]_i_5/O
                         net (fo=1, routed)           0.893     7.392    led1/digitOne[3]_i_5_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I4_O)        0.124     7.516 r  led1/digitOne[3]_i_3/O
                         net (fo=1, routed)           0.465     7.981    led1/digitOne[3]_i_3_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I2_O)        0.124     8.105 r  led1/digitOne[3]_i_1/O
                         net (fo=42, routed)          1.263     9.368    led1/digitOne[3]_i_1_n_0
    SLICE_X4Y4           LUT2 (Prop_lut2_I1_O)        0.153     9.521 r  led1/highScore[5]_i_1/O
                         net (fo=6, routed)           0.532    10.053    led1/highScore[5]_i_1_n_0
    SLICE_X5Y4           FDRE                                         r  led1/highScore_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.517    14.858    led1/clk_IBUF_BUFG
    SLICE_X5Y4           FDRE                                         r  led1/highScore_reg[1]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X5Y4           FDRE (Setup_fdre_C_R)       -0.632    14.464    led1/highScore_reg[1]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                         -10.053    
  -------------------------------------------------------------------
                         slack                                  4.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 led1/currentLED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1/led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.140%)  route 0.164ns (46.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.594     1.477    led1/clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  led1/currentLED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  led1/currentLED_reg[3]/Q
                         net (fo=38, routed)          0.164     1.782    led1/currentLED[3]
    SLICE_X4Y8           LUT6 (Prop_lut6_I4_O)        0.045     1.827 r  led1/led[1]_i_2/O
                         net (fo=1, routed)           0.000     1.827    led1/led[1]_i_2_n_0
    SLICE_X4Y8           FDRE                                         r  led1/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.863     1.990    led1/clk_IBUF_BUFG
    SLICE_X4Y8           FDRE                                         r  led1/led_reg[1]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X4Y8           FDRE (Hold_fdre_C_D)         0.091     1.603    led1/led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 led1/score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1/score_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.136%)  route 0.145ns (43.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.593     1.476    led1/clk_IBUF_BUFG
    SLICE_X4Y5           FDRE                                         r  led1/score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  led1/score_reg[0]/Q
                         net (fo=9, routed)           0.145     1.762    led1/score_reg[0]
    SLICE_X5Y3           LUT6 (Prop_lut6_I2_O)        0.045     1.807 r  led1/score[5]_i_3/O
                         net (fo=1, routed)           0.000     1.807    led1/p_0_in[5]
    SLICE_X5Y3           FDRE                                         r  led1/score_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.864     1.991    led1/clk_IBUF_BUFG
    SLICE_X5Y3           FDRE                                         r  led1/score_reg[5]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X5Y3           FDRE (Hold_fdre_C_D)         0.091     1.583    led1/score_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 led1/gameCounterMax_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1/gameCounterMax_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.190ns (53.923%)  route 0.162ns (46.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.595     1.478    led1/clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  led1/gameCounterMax_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  led1/gameCounterMax_reg[4]/Q
                         net (fo=4, routed)           0.162     1.781    led1/gameCounterMax_reg[4]
    SLICE_X0Y5           LUT3 (Prop_lut3_I0_O)        0.049     1.830 r  led1/gameCounterMax[3]_i_1/O
                         net (fo=1, routed)           0.000     1.830    led1/gameCounterMax[3]_i_1_n_0
    SLICE_X0Y5           FDRE                                         r  led1/gameCounterMax_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.866     1.993    led1/clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  led1/gameCounterMax_reg[3]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.107     1.601    led1/gameCounterMax_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 led1/highScore_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1/digitThree_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.463%)  route 0.183ns (56.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.593     1.476    led1/clk_IBUF_BUFG
    SLICE_X5Y4           FDRE                                         r  led1/highScore_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  led1/highScore_reg[0]/Q
                         net (fo=2, routed)           0.183     1.801    led1/highScore_reg_n_0_[0]
    SLICE_X5Y5           FDRE                                         r  led1/digitThree_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.864     1.991    led1/clk_IBUF_BUFG
    SLICE_X5Y5           FDRE                                         r  led1/digitThree_reg[0]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X5Y5           FDRE (Hold_fdre_C_D)         0.072     1.564    led1/digitThree_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 led1/score_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1/highScore_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.607%)  route 0.162ns (53.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.593     1.476    led1/clk_IBUF_BUFG
    SLICE_X4Y5           FDRE                                         r  led1/score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  led1/score_reg[1]/Q
                         net (fo=11, routed)          0.162     1.779    led1/score_reg[1]
    SLICE_X5Y4           FDRE                                         r  led1/highScore_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.864     1.991    led1/clk_IBUF_BUFG
    SLICE_X5Y4           FDRE                                         r  led1/highScore_reg[1]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X5Y4           FDRE (Hold_fdre_C_D)         0.047     1.539    led1/highScore_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 led1/score_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1/highScore_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.972%)  route 0.187ns (57.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.593     1.476    led1/clk_IBUF_BUFG
    SLICE_X5Y3           FDRE                                         r  led1/score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  led1/score_reg[5]/Q
                         net (fo=9, routed)           0.187     1.804    led1/score_reg[5]
    SLICE_X5Y4           FDRE                                         r  led1/highScore_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.864     1.991    led1/clk_IBUF_BUFG
    SLICE_X5Y4           FDRE                                         r  led1/highScore_reg[5]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X5Y4           FDRE (Hold_fdre_C_D)         0.071     1.563    led1/highScore_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 led1/score_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1/highScore_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.128ns (45.626%)  route 0.153ns (54.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.593     1.476    led1/clk_IBUF_BUFG
    SLICE_X4Y5           FDRE                                         r  led1/score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.128     1.604 r  led1/score_reg[2]/Q
                         net (fo=12, routed)          0.153     1.757    led1/score_reg[2]
    SLICE_X5Y4           FDRE                                         r  led1/highScore_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.864     1.991    led1/clk_IBUF_BUFG
    SLICE_X5Y4           FDRE                                         r  led1/highScore_reg[2]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X5Y4           FDRE (Hold_fdre_C_D)         0.016     1.508    led1/highScore_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 b1/digitCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1/digitCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.592     1.475    b1/clk_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  b1/digitCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  b1/digitCounter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.724    b1/digitCounter_reg_n_0_[3]
    SLICE_X7Y8           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  b1/digitCounter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.832    b1/digitCounter_reg[0]_i_2_n_4
    SLICE_X7Y8           FDRE                                         r  b1/digitCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.863     1.990    b1/clk_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  b1/digitCounter_reg[3]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X7Y8           FDRE (Hold_fdre_C_D)         0.105     1.580    b1/digitCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 led1/buttonCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1/buttonCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.593     1.476    led1/clk_IBUF_BUFG
    SLICE_X6Y5           FDRE                                         r  led1/buttonCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDRE (Prop_fdre_C_Q)         0.164     1.640 r  led1/buttonCounter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.755    led1/buttonCounter_reg_n_0_[2]
    SLICE_X6Y5           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.865 r  led1/buttonCounter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.865    led1/buttonCounter_reg[0]_i_1_n_5
    SLICE_X6Y5           FDRE                                         r  led1/buttonCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.864     1.991    led1/clk_IBUF_BUFG
    SLICE_X6Y5           FDRE                                         r  led1/buttonCounter_reg[2]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X6Y5           FDRE (Hold_fdre_C_D)         0.134     1.610    led1/buttonCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 led1/currentLED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1/led_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.134%)  route 0.178ns (48.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.594     1.477    led1/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  led1/currentLED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 f  led1/currentLED_reg[0]/Q
                         net (fo=28, routed)          0.178     1.796    led1/currentLED[0]
    SLICE_X0Y6           LUT6 (Prop_lut6_I0_O)        0.045     1.841 r  led1/led[9]_i_2/O
                         net (fo=1, routed)           0.000     1.841    led1/led[9]_i_2_n_0
    SLICE_X0Y6           FDRE                                         r  led1/led_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.866     1.993    led1/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  led1/led_reg[9]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.091     1.585    led1/led_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X5Y12    b1/an_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X5Y12    b1/an_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X4Y12    b1/an_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X4Y12    b1/an_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y9     b1/currentDigit_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y9     b1/currentDigit_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y8     b1/digitCounter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y10    b1/digitCounter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y12    b1/digitCounter_reg[17]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X5Y12    b1/an_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X5Y12    b1/an_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    b1/an_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    b1/an_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y9     b1/currentDigit_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y9     b1/currentDigit_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y8     b1/digitCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y10    b1/digitCounter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y12    b1/digitCounter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y12    b1/digitCounter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    led1/currentLED_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    led1/currentLED_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    led1/currentLED_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     led1/gameCounterMax_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     led1/gameCounterMax_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y4     led1/gameCounterMax_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y4     led1/gameCounterMax_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y4     led1/gameCounterMax_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y4     led1/gameCounterMax_reg[7]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y5     led1/gameCounterMax_reg[8]/C



