// Seed: 1230428609
module module_0 (
    input supply0 id_0,
    input wire id_1,
    output wand id_2
    , id_4
);
  bit id_5;
  ;
  assign id_2 = id_4;
  always @(posedge 1) begin : LABEL_0
    id_5 = 1;
    @(id_0 or posedge id_4 & id_0 & id_1 & 1)
    for (id_2 = id_0 ==? id_0 * id_0 - 1 | -1; -1; id_5 = -1) begin : LABEL_1
      id_4 <= id_0;
      force id_4 = -1;
      id_4 <= #id_5 id_4;
      id_5 = id_5;
    end
  end
  assign id_5 = 1;
  assign module_1.id_12 = 0;
  assign id_5 = id_5;
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    input supply0 id_2,
    output supply0 id_3,
    input tri0 id_4,
    output supply0 id_5,
    input wor id_6,
    input uwire id_7,
    output tri1 id_8,
    input tri1 id_9,
    output logic id_10,
    input wor id_11,
    input supply1 id_12,
    input wor id_13
);
  assign id_3 = id_2;
  always_comb @(id_11 or posedge id_13) id_10 <= id_7;
  assign id_3 = id_11;
  module_0 modCall_1 (
      id_6,
      id_4,
      id_5
  );
endmodule
