vendor_name = ModelSim
source_file = 1, C:/Users/WyKKe/Documentos/Unifei/2018.1/Eletrônica Digital II/Trabalhos/Trabalho 2/Turma2_2017020700_2017001212_2017005113/ROM/ROM.v
source_file = 1, C:/Users/WyKKe/Documentos/Unifei/2018.1/Eletrônica Digital II/Trabalhos/Trabalho 2/Turma2_2017020700_2017001212_2017005113/regC/regC.v
source_file = 1, C:/Users/WyKKe/Documentos/Unifei/2018.1/Eletrônica Digital II/Trabalhos/Trabalho 2/Turma2_2017020700_2017001212_2017005113/regA/regA.v
source_file = 1, C:/Users/WyKKe/Documentos/Unifei/2018.1/Eletrônica Digital II/Trabalhos/Trabalho 2/Turma2_2017020700_2017001212_2017005113/Controle/Controle.v
source_file = 1, C:/Users/WyKKe/Documentos/Unifei/2018.1/Eletrônica Digital II/Trabalhos/Trabalho 2/Turma2_2017020700_2017001212_2017005113/AntiLoop/AntiLoop.v
source_file = 1, C:/Users/WyKKe/Documentos/Unifei/2018.1/Eletrônica Digital II/Trabalhos/Trabalho 2/Turma2_2017020700_2017001212_2017005113/ALU/ALU.v
source_file = 1, C:/Users/WyKKe/Documentos/Unifei/2018.1/Eletrônica Digital II/Trabalhos/Trabalho 2/Turma2_2017020700_2017001212_2017005113/SISTEMA_FINAL/SISTEMA_FINAL.v
source_file = 1, C:/Users/WyKKe/Documentos/Unifei/2018.1/Eletrônica Digital II/Trabalhos/Trabalho 2/Turma2_2017020700_2017001212_2017005113/SISTEMA_FINAL/SISTEMA_FINALWaveform.vwf
source_file = 1, C:/Users/WyKKe/Documentos/Unifei/2018.1/Eletrônica Digital II/Trabalhos/Trabalho 2/Turma2_2017020700_2017001212_2017005113/SISTEMA_FINAL/db/SISTEMA_FINAL.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/WyKKe/Documentos/Unifei/2018.1/Eletrônica Digital II/Trabalhos/Trabalho 2/Turma2_2017020700_2017001212_2017005113/SISTEMA_FINAL/db/altsyncram_2q61.tdf
source_file = 1, C:/Users/WyKKe/Documentos/Unifei/2018.1/Eletrônica Digital II/Trabalhos/Trabalho 2/Turma2_2017020700_2017001212_2017005113/SISTEMA_FINAL/db/sistema_final.ram0_rom_16bd8.hdl.mif
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, C:/Users/WyKKe/Documentos/Unifei/2018.1/Eletrônica Digital II/Trabalhos/Trabalho 2/Turma2_2017020700_2017001212_2017005113/SISTEMA_FINAL/db/add_sub_npi.tdf
design_name = SISTEMA_FINAL
instance = comp, \alu|alu2|Add2~6 , alu|alu2|Add2~6, SISTEMA_FINAL, 1
instance = comp, \alu|alu2|Add0~6 , alu|alu2|Add0~6, SISTEMA_FINAL, 1
instance = comp, \alu|alu2|Add2~8 , alu|alu2|Add2~8, SISTEMA_FINAL, 1
instance = comp, \alu|alu2|Add0~8 , alu|alu2|Add0~8, SISTEMA_FINAL, 1
instance = comp, \alu|alu2|Add0~10 , alu|alu2|Add0~10, SISTEMA_FINAL, 1
instance = comp, \alu|alu2|Add2~10 , alu|alu2|Add2~10, SISTEMA_FINAL, 1
instance = comp, \alu|alu3|Add2~0 , alu|alu3|Add2~0, SISTEMA_FINAL, 1
instance = comp, \controle|contador[3] , controle|contador[3], SISTEMA_FINAL, 1
instance = comp, \controle|contador[6] , controle|contador[6], SISTEMA_FINAL, 1
instance = comp, \controle|contador[3]~16 , controle|contador[3]~16, SISTEMA_FINAL, 1
instance = comp, \controle|contador[6]~22 , controle|contador[6]~22, SISTEMA_FINAL, 1
instance = comp, \alu|alu1|Add0|auto_generated|_~0 , alu|alu1|Add0|auto_generated|_~0, SISTEMA_FINAL, 1
instance = comp, \rega|saidaA[1] , rega|saidaA[1], SISTEMA_FINAL, 1
instance = comp, \alu|alu1|Add0|auto_generated|_~2 , alu|alu1|Add0|auto_generated|_~2, SISTEMA_FINAL, 1
instance = comp, \rega|saidaA[3] , rega|saidaA[3], SISTEMA_FINAL, 1
instance = comp, \rega|saidaA[4] , rega|saidaA[4], SISTEMA_FINAL, 1
instance = comp, \rega|saidaA[7] , rega|saidaA[7], SISTEMA_FINAL, 1
instance = comp, \alu|alu2|Add2~12 , alu|alu2|Add2~12, SISTEMA_FINAL, 1
instance = comp, \antiloop|saidaA[12] , antiloop|saidaA[12], SISTEMA_FINAL, 1
instance = comp, \antiloop|saidaA[13] , antiloop|saidaA[13], SISTEMA_FINAL, 1
instance = comp, \alu|alu4|Add1~3 , alu|alu4|Add1~3, SISTEMA_FINAL, 1
instance = comp, \resultado[15]~10 , resultado[15]~10, SISTEMA_FINAL, 1
instance = comp, \controle|EnC~2 , controle|EnC~2, SISTEMA_FINAL, 1
instance = comp, \antiloop|saidaA~32 , antiloop|saidaA~32, SISTEMA_FINAL, 1
instance = comp, \antiloop|saidaA~33 , antiloop|saidaA~33, SISTEMA_FINAL, 1
instance = comp, \controle|EnB~0 , controle|EnB~0, SISTEMA_FINAL, 1
instance = comp, \antiloop|saidaA~48 , antiloop|saidaA~48, SISTEMA_FINAL, 1
instance = comp, \clk~I , clk, SISTEMA_FINAL, 1
instance = comp, \clk~clkctrl , clk~clkctrl, SISTEMA_FINAL, 1
instance = comp, \controle|contador[0]~8 , controle|contador[0]~8, SISTEMA_FINAL, 1
instance = comp, \rega|FimA , rega|FimA, SISTEMA_FINAL, 1
instance = comp, \controle|EnB~1 , controle|EnB~1, SISTEMA_FINAL, 1
instance = comp, \controle|EnB , controle|EnB, SISTEMA_FINAL, 1
instance = comp, \regb|FimA~feeder , regb|FimA~feeder, SISTEMA_FINAL, 1
instance = comp, \regb|FimA , regb|FimA, SISTEMA_FINAL, 1
instance = comp, \controle|always1~0 , controle|always1~0, SISTEMA_FINAL, 1
instance = comp, \controle|EnA~0 , controle|EnA~0, SISTEMA_FINAL, 1
instance = comp, \controle|EnA , controle|EnA, SISTEMA_FINAL, 1
instance = comp, \controle|contador[2]~14 , controle|contador[2]~14, SISTEMA_FINAL, 1
instance = comp, \controle|contador[4]~18 , controle|contador[4]~18, SISTEMA_FINAL, 1
instance = comp, \controle|state~11 , controle|state~11, SISTEMA_FINAL, 1
instance = comp, \controle|SEL~1 , controle|SEL~1, SISTEMA_FINAL, 1
instance = comp, \controle|state.s3 , controle|state.s3, SISTEMA_FINAL, 1
instance = comp, \controle|state~10 , controle|state~10, SISTEMA_FINAL, 1
instance = comp, \controle|state.s4 , controle|state.s4, SISTEMA_FINAL, 1
instance = comp, \controle|Endereco~2 , controle|Endereco~2, SISTEMA_FINAL, 1
instance = comp, \controle|Endereco[1]~1 , controle|Endereco[1]~1, SISTEMA_FINAL, 1
instance = comp, \controle|Endereco[2] , controle|Endereco[2], SISTEMA_FINAL, 1
instance = comp, \controle|state~14 , controle|state~14, SISTEMA_FINAL, 1
instance = comp, \controle|state.s5 , controle|state.s5, SISTEMA_FINAL, 1
instance = comp, \controle|Endereco[3]~feeder , controle|Endereco[3]~feeder, SISTEMA_FINAL, 1
instance = comp, \controle|Endereco[3] , controle|Endereco[3], SISTEMA_FINAL, 1
instance = comp, \rom|temp_rtl_0|auto_generated|ram_block1a0 , rom|temp_rtl_0|auto_generated|ram_block1a0, SISTEMA_FINAL, 1
instance = comp, \regb|saidaA[4] , regb|saidaA[4], SISTEMA_FINAL, 1
instance = comp, \regb|saidaA[1] , regb|saidaA[1], SISTEMA_FINAL, 1
instance = comp, \regb|saidaA[2]~feeder , regb|saidaA[2]~feeder, SISTEMA_FINAL, 1
instance = comp, \regb|saidaA[2] , regb|saidaA[2], SISTEMA_FINAL, 1
instance = comp, \controle|Equal0~0 , controle|Equal0~0, SISTEMA_FINAL, 1
instance = comp, \regb|saidaA[7] , regb|saidaA[7], SISTEMA_FINAL, 1
instance = comp, \regb|saidaA[6]~feeder , regb|saidaA[6]~feeder, SISTEMA_FINAL, 1
instance = comp, \regb|saidaA[6] , regb|saidaA[6], SISTEMA_FINAL, 1
instance = comp, \controle|Equal0~1 , controle|Equal0~1, SISTEMA_FINAL, 1
instance = comp, \controle|multp~0 , controle|multp~0, SISTEMA_FINAL, 1
instance = comp, \controle|multp~1 , controle|multp~1, SISTEMA_FINAL, 1
instance = comp, \controle|multp~2 , controle|multp~2, SISTEMA_FINAL, 1
instance = comp, \controle|multp , controle|multp, SISTEMA_FINAL, 1
instance = comp, \controle|SEL~0 , controle|SEL~0, SISTEMA_FINAL, 1
instance = comp, \controle|SEL , controle|SEL, SISTEMA_FINAL, 1
instance = comp, \controle|contador[7]~12 , controle|contador[7]~12, SISTEMA_FINAL, 1
instance = comp, \controle|contador[7]~13 , controle|contador[7]~13, SISTEMA_FINAL, 1
instance = comp, \controle|contador[4] , controle|contador[4], SISTEMA_FINAL, 1
instance = comp, \controle|contador[5]~20 , controle|contador[5]~20, SISTEMA_FINAL, 1
instance = comp, \controle|contador[7]~24 , controle|contador[7]~24, SISTEMA_FINAL, 1
instance = comp, \controle|contador[7] , controle|contador[7], SISTEMA_FINAL, 1
instance = comp, \regb|saidaA[5] , regb|saidaA[5], SISTEMA_FINAL, 1
instance = comp, \controle|contador[5] , controle|contador[5], SISTEMA_FINAL, 1
instance = comp, \antiloop|Equal0~1 , antiloop|Equal0~1, SISTEMA_FINAL, 1
instance = comp, \controle|EnC~0 , controle|EnC~0, SISTEMA_FINAL, 1
instance = comp, \controle|EnC~1 , controle|EnC~1, SISTEMA_FINAL, 1
instance = comp, \controle|EnC~3 , controle|EnC~3, SISTEMA_FINAL, 1
instance = comp, \controle|EnC , controle|EnC, SISTEMA_FINAL, 1
instance = comp, \regc|FimC~feeder , regc|FimC~feeder, SISTEMA_FINAL, 1
instance = comp, \regc|FimC , regc|FimC, SISTEMA_FINAL, 1
instance = comp, \controle|state~13 , controle|state~13, SISTEMA_FINAL, 1
instance = comp, \controle|state.s2 , controle|state.s2, SISTEMA_FINAL, 1
instance = comp, \controle|Endereco~0 , controle|Endereco~0, SISTEMA_FINAL, 1
instance = comp, \controle|Endereco[1] , controle|Endereco[1], SISTEMA_FINAL, 1
instance = comp, \regb|saidaA[0] , regb|saidaA[0], SISTEMA_FINAL, 1
instance = comp, \controle|contador[0] , controle|contador[0], SISTEMA_FINAL, 1
instance = comp, \controle|contador[1]~10 , controle|contador[1]~10, SISTEMA_FINAL, 1
instance = comp, \controle|contador[1] , controle|contador[1], SISTEMA_FINAL, 1
instance = comp, \controle|contador[2] , controle|contador[2], SISTEMA_FINAL, 1
instance = comp, \antiloop|Equal0~0 , antiloop|Equal0~0, SISTEMA_FINAL, 1
instance = comp, \rega|saidaA[0] , rega|saidaA[0], SISTEMA_FINAL, 1
instance = comp, \controle|state~12 , controle|state~12, SISTEMA_FINAL, 1
instance = comp, \controle|state.s1 , controle|state.s1, SISTEMA_FINAL, 1
instance = comp, \controle|Op~0 , controle|Op~0, SISTEMA_FINAL, 1
instance = comp, \controle|Op , controle|Op, SISTEMA_FINAL, 1
instance = comp, \alu|alu1|Add0|auto_generated|result_int[0]~1 , alu|alu1|Add0|auto_generated|result_int[0]~1, SISTEMA_FINAL, 1
instance = comp, \alu|alu1|Add0|auto_generated|result_int[1]~2 , alu|alu1|Add0|auto_generated|result_int[1]~2, SISTEMA_FINAL, 1
instance = comp, \antiloop|saidaA~36 , antiloop|saidaA~36, SISTEMA_FINAL, 1
instance = comp, \antiloop|saidaA[0] , antiloop|saidaA[0], SISTEMA_FINAL, 1
instance = comp, \resultado[0]~4 , resultado[0]~4, SISTEMA_FINAL, 1
instance = comp, \regc|saidaC[0] , regc|saidaC[0], SISTEMA_FINAL, 1
instance = comp, \alu|alu1|Add0|auto_generated|_~1 , alu|alu1|Add0|auto_generated|_~1, SISTEMA_FINAL, 1
instance = comp, \alu|alu1|Add0|auto_generated|result_int[2]~4 , alu|alu1|Add0|auto_generated|result_int[2]~4, SISTEMA_FINAL, 1
instance = comp, \antiloop|saidaA~37 , antiloop|saidaA~37, SISTEMA_FINAL, 1
instance = comp, \antiloop|saidaA[1] , antiloop|saidaA[1], SISTEMA_FINAL, 1
instance = comp, \resultado[1]~5 , resultado[1]~5, SISTEMA_FINAL, 1
instance = comp, \regc|saidaC[1] , regc|saidaC[1], SISTEMA_FINAL, 1
instance = comp, \rega|saidaA[2] , rega|saidaA[2], SISTEMA_FINAL, 1
instance = comp, \alu|alu1|Add0|auto_generated|result_int[3]~6 , alu|alu1|Add0|auto_generated|result_int[3]~6, SISTEMA_FINAL, 1
instance = comp, \antiloop|saidaA~38 , antiloop|saidaA~38, SISTEMA_FINAL, 1
instance = comp, \antiloop|saidaA[2] , antiloop|saidaA[2], SISTEMA_FINAL, 1
instance = comp, \resultado[2]~6 , resultado[2]~6, SISTEMA_FINAL, 1
instance = comp, \regc|saidaC[2] , regc|saidaC[2], SISTEMA_FINAL, 1
instance = comp, \regb|saidaA[3] , regb|saidaA[3], SISTEMA_FINAL, 1
instance = comp, \alu|alu1|Add0|auto_generated|_~3 , alu|alu1|Add0|auto_generated|_~3, SISTEMA_FINAL, 1
instance = comp, \alu|alu1|Add0|auto_generated|result_int[4]~8 , alu|alu1|Add0|auto_generated|result_int[4]~8, SISTEMA_FINAL, 1
instance = comp, \antiloop|saidaA~39 , antiloop|saidaA~39, SISTEMA_FINAL, 1
instance = comp, \antiloop|saidaA[3] , antiloop|saidaA[3], SISTEMA_FINAL, 1
instance = comp, \resultado[3]~7 , resultado[3]~7, SISTEMA_FINAL, 1
instance = comp, \regc|saidaC[3] , regc|saidaC[3], SISTEMA_FINAL, 1
instance = comp, \SaidaMux[4]~0 , SaidaMux[4]~0, SISTEMA_FINAL, 1
instance = comp, \alu|alu2|Add0~1 , alu|alu2|Add0~1, SISTEMA_FINAL, 1
instance = comp, \alu|alu2|Add0~2 , alu|alu2|Add0~2, SISTEMA_FINAL, 1
instance = comp, \alu|alu1|Add0|auto_generated|result_int[5]~10 , alu|alu1|Add0|auto_generated|result_int[5]~10, SISTEMA_FINAL, 1
instance = comp, \alu|alu2|Add2~1 , alu|alu2|Add2~1, SISTEMA_FINAL, 1
instance = comp, \alu|alu2|Add2~2 , alu|alu2|Add2~2, SISTEMA_FINAL, 1
instance = comp, \regc|saidaC[4]~0 , regc|saidaC[4]~0, SISTEMA_FINAL, 1
instance = comp, \antiloop|saidaA~40 , antiloop|saidaA~40, SISTEMA_FINAL, 1
instance = comp, \antiloop|saidaA[4] , antiloop|saidaA[4], SISTEMA_FINAL, 1
instance = comp, \regc|saidaC[4] , regc|saidaC[4], SISTEMA_FINAL, 1
instance = comp, \SaidaMux[5]~1 , SaidaMux[5]~1, SISTEMA_FINAL, 1
instance = comp, \alu|alu2|Add2~4 , alu|alu2|Add2~4, SISTEMA_FINAL, 1
instance = comp, \rega|saidaA[5] , rega|saidaA[5], SISTEMA_FINAL, 1
instance = comp, \alu|alu2|Add0~4 , alu|alu2|Add0~4, SISTEMA_FINAL, 1
instance = comp, \regc|saidaC[5]~1 , regc|saidaC[5]~1, SISTEMA_FINAL, 1
instance = comp, \antiloop|saidaA~41 , antiloop|saidaA~41, SISTEMA_FINAL, 1
instance = comp, \antiloop|saidaA[5] , antiloop|saidaA[5], SISTEMA_FINAL, 1
instance = comp, \regc|saidaC[5] , regc|saidaC[5], SISTEMA_FINAL, 1
instance = comp, \antiloop|saidaA~42 , antiloop|saidaA~42, SISTEMA_FINAL, 1
instance = comp, \antiloop|saidaA[6] , antiloop|saidaA[6], SISTEMA_FINAL, 1
instance = comp, \SaidaMux[6]~2 , SaidaMux[6]~2, SISTEMA_FINAL, 1
instance = comp, \regc|saidaC[6]~2 , regc|saidaC[6]~2, SISTEMA_FINAL, 1
instance = comp, \regc|saidaC[6] , regc|saidaC[6], SISTEMA_FINAL, 1
instance = comp, \SaidaMux[7]~3 , SaidaMux[7]~3, SISTEMA_FINAL, 1
instance = comp, \rega|saidaA[6]~feeder , rega|saidaA[6]~feeder, SISTEMA_FINAL, 1
instance = comp, \rega|saidaA[6] , rega|saidaA[6], SISTEMA_FINAL, 1
instance = comp, \regc|saidaC[7]~3 , regc|saidaC[7]~3, SISTEMA_FINAL, 1
instance = comp, \antiloop|saidaA~43 , antiloop|saidaA~43, SISTEMA_FINAL, 1
instance = comp, \antiloop|saidaA[7] , antiloop|saidaA[7], SISTEMA_FINAL, 1
instance = comp, \regc|saidaC[7] , regc|saidaC[7], SISTEMA_FINAL, 1
instance = comp, \antiloop|saidaA~44 , antiloop|saidaA~44, SISTEMA_FINAL, 1
instance = comp, \antiloop|saidaA[8] , antiloop|saidaA[8], SISTEMA_FINAL, 1
instance = comp, \SaidaMux[8]~4 , SaidaMux[8]~4, SISTEMA_FINAL, 1
instance = comp, \alu|alu3|Add1~0 , alu|alu3|Add1~0, SISTEMA_FINAL, 1
instance = comp, \regc|saidaC[8]~4 , regc|saidaC[8]~4, SISTEMA_FINAL, 1
instance = comp, \regc|saidaC[8] , regc|saidaC[8], SISTEMA_FINAL, 1
instance = comp, \alu|alu3|Add2~2 , alu|alu3|Add2~2, SISTEMA_FINAL, 1
instance = comp, \alu|alu3|Add1~2 , alu|alu3|Add1~2, SISTEMA_FINAL, 1
instance = comp, \regc|saidaC[9]~5 , regc|saidaC[9]~5, SISTEMA_FINAL, 1
instance = comp, \antiloop|saidaA~45 , antiloop|saidaA~45, SISTEMA_FINAL, 1
instance = comp, \antiloop|saidaA[9] , antiloop|saidaA[9], SISTEMA_FINAL, 1
instance = comp, \regc|saidaC[9] , regc|saidaC[9], SISTEMA_FINAL, 1
instance = comp, \alu|alu3|Add1~4 , alu|alu3|Add1~4, SISTEMA_FINAL, 1
instance = comp, \alu|alu3|Add2~4 , alu|alu3|Add2~4, SISTEMA_FINAL, 1
instance = comp, \regc|saidaC[10]~6 , regc|saidaC[10]~6, SISTEMA_FINAL, 1
instance = comp, \antiloop|saidaA~46 , antiloop|saidaA~46, SISTEMA_FINAL, 1
instance = comp, \antiloop|saidaA[10] , antiloop|saidaA[10], SISTEMA_FINAL, 1
instance = comp, \regc|saidaC[10] , regc|saidaC[10], SISTEMA_FINAL, 1
instance = comp, \alu|alu3|Add2~6 , alu|alu3|Add2~6, SISTEMA_FINAL, 1
instance = comp, \alu|alu3|Add1~6 , alu|alu3|Add1~6, SISTEMA_FINAL, 1
instance = comp, \regc|saidaC[11]~7 , regc|saidaC[11]~7, SISTEMA_FINAL, 1
instance = comp, \antiloop|saidaA~47 , antiloop|saidaA~47, SISTEMA_FINAL, 1
instance = comp, \antiloop|saidaA[11] , antiloop|saidaA[11], SISTEMA_FINAL, 1
instance = comp, \regc|saidaC[11] , regc|saidaC[11], SISTEMA_FINAL, 1
instance = comp, \alu|alu3|Add1~8 , alu|alu3|Add1~8, SISTEMA_FINAL, 1
instance = comp, \alu|alu3|Add2~8 , alu|alu3|Add2~8, SISTEMA_FINAL, 1
instance = comp, \alu|alu3|Add2~10 , alu|alu3|Add2~10, SISTEMA_FINAL, 1
instance = comp, \resultado[12]~12 , resultado[12]~12, SISTEMA_FINAL, 1
instance = comp, \regc|saidaC[12] , regc|saidaC[12], SISTEMA_FINAL, 1
instance = comp, \alu|alu4|Add1~0 , alu|alu4|Add1~0, SISTEMA_FINAL, 1
instance = comp, \alu|alu4|Add1~1 , alu|alu4|Add1~1, SISTEMA_FINAL, 1
instance = comp, \resultado[13]~13 , resultado[13]~13, SISTEMA_FINAL, 1
instance = comp, \regc|saidaC[13] , regc|saidaC[13], SISTEMA_FINAL, 1
instance = comp, \alu|alu4|Add1~2 , alu|alu4|Add1~2, SISTEMA_FINAL, 1
instance = comp, \antiloop|Equal0~2 , antiloop|Equal0~2, SISTEMA_FINAL, 1
instance = comp, \antiloop|saidaA~34 , antiloop|saidaA~34, SISTEMA_FINAL, 1
instance = comp, \antiloop|saidaA[14] , antiloop|saidaA[14], SISTEMA_FINAL, 1
instance = comp, \resultado[14]~8 , resultado[14]~8, SISTEMA_FINAL, 1
instance = comp, \resultado[14]~9 , resultado[14]~9, SISTEMA_FINAL, 1
instance = comp, \regc|saidaC[14] , regc|saidaC[14], SISTEMA_FINAL, 1
instance = comp, \antiloop|saidaA~35 , antiloop|saidaA~35, SISTEMA_FINAL, 1
instance = comp, \antiloop|saidaA[15] , antiloop|saidaA[15], SISTEMA_FINAL, 1
instance = comp, \alu|alu4|Add1~4 , alu|alu4|Add1~4, SISTEMA_FINAL, 1
instance = comp, \resultado[15]~11 , resultado[15]~11, SISTEMA_FINAL, 1
instance = comp, \regc|saidaC[15] , regc|saidaC[15], SISTEMA_FINAL, 1
instance = comp, \saida[0]~I , saida[0], SISTEMA_FINAL, 1
instance = comp, \saida[1]~I , saida[1], SISTEMA_FINAL, 1
instance = comp, \saida[2]~I , saida[2], SISTEMA_FINAL, 1
instance = comp, \saida[3]~I , saida[3], SISTEMA_FINAL, 1
instance = comp, \saida[4]~I , saida[4], SISTEMA_FINAL, 1
instance = comp, \saida[5]~I , saida[5], SISTEMA_FINAL, 1
instance = comp, \saida[6]~I , saida[6], SISTEMA_FINAL, 1
instance = comp, \saida[7]~I , saida[7], SISTEMA_FINAL, 1
instance = comp, \saida[8]~I , saida[8], SISTEMA_FINAL, 1
instance = comp, \saida[9]~I , saida[9], SISTEMA_FINAL, 1
instance = comp, \saida[10]~I , saida[10], SISTEMA_FINAL, 1
instance = comp, \saida[11]~I , saida[11], SISTEMA_FINAL, 1
instance = comp, \saida[12]~I , saida[12], SISTEMA_FINAL, 1
instance = comp, \saida[13]~I , saida[13], SISTEMA_FINAL, 1
instance = comp, \saida[14]~I , saida[14], SISTEMA_FINAL, 1
instance = comp, \saida[15]~I , saida[15], SISTEMA_FINAL, 1
