# System Verilog Examples

This repository contains examples of System Verilog projects implemented. Each example is designed to demonstrate various features and best practices in System Verilog design.

## Getting Started

### Prerequisites

To work with these examples, you need to have the Vivado or Quartus installed:

- [Vivado Design Suite](https://www.xilinx.com/products/design-tools/vivado.html)
- [Quartus prime](https://www.intel.com/content/www/us/en/software-kit/660907/intel-quartus-prime-lite-edition-design-software-version-20-1-1-for-windows.html)

### Installation

1. Clone this repository to your local machine:
    ```sh
    git clone https://github.com/PrabathBK/RTL_Vivado.git
    ```

2. Open Vivado or Quartus and create a new project.

3. Import the relevant files from the cloned repository into your Vivado or Quartus project.
