
.//main.elf:     file format elf32-sparc


Disassembly of section .text:

40000000 <_start>:
40000000:	40 00 00 b4 	call  400002d0 <clear_stack_pointers>
40000004:	01 00 00 00 	nop 

40000008 <CORTOS_SET_PSR>:
40000008:	21 00 00 04 	sethi  %hi(0x1000), %l0
4000000c:	a0 14 20 e0 	or  %l0, 0xe0, %l0	! 10e0 <__DYNAMIC+0x10e0>
40000010:	81 88 00 10 	mov  %l0, %psr

40000014 <COROTS_WIMSET>:
40000014:	a0 10 20 01 	mov  1, %l0
40000018:	81 94 20 00 	mov  %l0, %wim
4000001c:	21 10 00 3c 	sethi  %hi(0x4000f000), %l0
40000020:	a0 14 20 00 	mov  %l0, %l0	! 4000f000 <trap_table_base>
40000024:	81 9c 20 00 	mov  %l0, %tbr

40000028 <CORTOS_READ_CORE_THREAD_ID>:
40000028:	a3 47 40 00 	rd  %asr29, %l1

4000002c <CORTOS_SETUP_THREADS>:
4000002c:	25 14 14 80 	sethi  %hi(0x50520000), %l2
40000030:	80 a4 40 12 	cmp  %l1, %l2
40000034:	12 80 00 32 	bne  400000fc <SETUP_THREAD_0_1>
40000038:	01 00 00 00 	nop 
4000003c:	1d 10 00 73 	sethi  %hi(0x4001cc00), %sp
40000040:	9c 13 a3 a0 	or  %sp, 0x3a0, %sp	! 4001cfa0 <ajit_global_sw_trap_handlers+0x6d30>
40000044:	bc 10 00 00 	mov  %g0, %fp
40000048:	05 10 00 55 	sethi  %hi(0x40015400), %g2
4000004c:	84 10 a3 b8 	or  %g2, 0x3b8, %g2	! 400157b8 <INIT_BY_00_DONE>
40000050:	c4 00 80 00 	ld  [ %g2 ], %g2
40000054:	86 10 20 00 	clr  %g3
40000058:	c6 20 80 00 	st  %g3, [ %g2 ]
4000005c:	05 10 00 55 	sethi  %hi(0x40015400), %g2
40000060:	84 10 a3 b4 	or  %g2, 0x3b4, %g2	! 400157b4 <PT_FLAG>
40000064:	c4 00 80 00 	ld  [ %g2 ], %g2
40000068:	86 10 20 00 	clr  %g3
4000006c:	c6 20 80 00 	st  %g3, [ %g2 ]
40000070:	40 00 00 6d 	call  40000224 <__cortos_init_region_to_zero>
40000074:	01 00 00 00 	nop 
40000078:	40 00 32 e2 	call  4000cc00 <page_table_setup>
4000007c:	01 00 00 00 	nop 
40000080:	2d 10 00 55 	sethi  %hi(0x40015400), %l6
40000084:	ac 15 a3 b4 	or  %l6, 0x3b4, %l6	! 400157b4 <PT_FLAG>
40000088:	ec 05 80 00 	ld  [ %l6 ], %l6
4000008c:	ae 10 20 01 	mov  1, %l7
40000090:	ee 25 80 00 	st  %l7, [ %l6 ]
40000094:	40 00 33 f7 	call  4000d070 <set_context_table_pointer>
40000098:	01 00 00 00 	nop 
4000009c:	90 10 20 01 	mov  1, %o0	! 1 <__DYNAMIC+0x1>
400000a0:	d0 a0 00 80 	sta  %o0, [ %g0 ] #ASI_N
400000a4:	40 00 1d 89 	call  400076c8 <cortos_init_locks>
400000a8:	01 00 00 00 	nop 
400000ac:	40 00 22 69 	call  40008a50 <__cortos_bpool>
400000b0:	01 00 00 00 	nop 
400000b4:	40 00 00 ba 	call  4000039c <cortos_init_hw_traps>
400000b8:	01 00 00 00 	nop 
400000bc:	40 00 00 be 	call  400003b4 <cortos_init_sw_traps>
400000c0:	01 00 00 00 	nop 
400000c4:	40 00 23 ee 	call  4000907c <cortos_init_printing>
400000c8:	01 00 00 00 	nop 
400000cc:	40 00 21 f0 	call  4000888c <cortos_init_logging>
400000d0:	01 00 00 00 	nop 
400000d4:	40 00 02 4f 	call  40000a10 <setup>
400000d8:	01 00 00 00 	nop 
400000dc:	05 10 00 55 	sethi  %hi(0x40015400), %g2
400000e0:	84 10 a3 b8 	or  %g2, 0x3b8, %g2	! 400157b8 <INIT_BY_00_DONE>
400000e4:	c4 00 80 00 	ld  [ %g2 ], %g2
400000e8:	86 10 20 01 	mov  1, %g3
400000ec:	c6 20 80 00 	st  %g3, [ %g2 ]
400000f0:	a3 47 40 00 	rd  %asr29, %l1
400000f4:	10 80 00 28 	b  40000194 <CORTOS_START_THREADS>
400000f8:	01 00 00 00 	nop 

400000fc <SETUP_THREAD_0_1>:
400000fc:	25 14 14 80 	sethi  %hi(0x50520000), %l2
40000100:	a4 14 a0 01 	or  %l2, 1, %l2	! 50520001 <ajit_global_sw_trap_handlers+0x10509d91>
40000104:	80 a4 40 12 	cmp  %l1, %l2
40000108:	12 80 00 6e 	bne  400002c0 <CORTOS_HALT_ERROR>
4000010c:	01 00 00 00 	nop 
40000110:	1d 10 00 7f 	sethi  %hi(0x4001fc00), %sp
40000114:	9c 13 a3 a0 	or  %sp, 0x3a0, %sp	! 4001ffa0 <ajit_global_sw_trap_handlers+0x9d30>
40000118:	bc 10 00 00 	mov  %g0, %fp
4000011c:	40 00 00 5f 	call  40000298 <__cortos_wait_for_init_by_00>
40000120:	01 00 00 00 	nop 
40000124:	10 80 00 10 	b  40000164 <ODD_THREAD_WAIT_ON_PTABLE_SETUP>
40000128:	01 00 00 00 	nop 

4000012c <AFTER_PTABLE_SETUP>:
4000012c:	2d 10 00 55 	sethi  %hi(0x40015400), %l6
40000130:	ac 15 a3 b4 	or  %l6, 0x3b4, %l6	! 400157b4 <PT_FLAG>
40000134:	ec 05 80 00 	ld  [ %l6 ], %l6
40000138:	ee 05 80 00 	ld  [ %l6 ], %l7
4000013c:	b0 10 20 01 	mov  1, %i0
40000140:	80 a6 00 17 	cmp  %i0, %l7
40000144:	12 bf ff fa 	bne  4000012c <AFTER_PTABLE_SETUP>
40000148:	01 00 00 00 	nop 
4000014c:	40 00 33 c9 	call  4000d070 <set_context_table_pointer>
40000150:	01 00 00 00 	nop 
40000154:	90 10 20 01 	mov  1, %o0	! 1 <__DYNAMIC+0x1>
40000158:	d0 a0 00 80 	sta  %o0, [ %g0 ] #ASI_N
4000015c:	10 80 00 0e 	b  40000194 <CORTOS_START_THREADS>
40000160:	01 00 00 00 	nop 

40000164 <ODD_THREAD_WAIT_ON_PTABLE_SETUP>:
40000164:	2d 10 00 55 	sethi  %hi(0x40015400), %l6
40000168:	ac 15 a3 b4 	or  %l6, 0x3b4, %l6	! 400157b4 <PT_FLAG>
4000016c:	ec 05 80 00 	ld  [ %l6 ], %l6
40000170:	ee 05 80 00 	ld  [ %l6 ], %l7
40000174:	b0 10 20 01 	mov  1, %i0
40000178:	80 a6 00 17 	cmp  %i0, %l7
4000017c:	12 bf ff fa 	bne  40000164 <ODD_THREAD_WAIT_ON_PTABLE_SETUP>
40000180:	01 00 00 00 	nop 
40000184:	40 00 33 bb 	call  4000d070 <set_context_table_pointer>
40000188:	01 00 00 00 	nop 
4000018c:	90 10 20 01 	mov  1, %o0	! 1 <__DYNAMIC+0x1>
40000190:	d0 a0 00 80 	sta  %o0, [ %g0 ] #ASI_N

40000194 <CORTOS_START_THREADS>:
40000194:	25 14 14 80 	sethi  %hi(0x50520000), %l2
40000198:	80 a4 40 12 	cmp  %l1, %l2
4000019c:	12 80 00 06 	bne  400001b4 <EXECUTE_THREAD_0_1>
400001a0:	01 00 00 00 	nop 
400001a4:	40 00 02 41 	call  40000aa8 <main_00>
400001a8:	01 00 00 00 	nop 

400001ac <START_THREAD_0_0_LOOP>:
400001ac:	10 80 00 47 	b  400002c8 <CORTOS_HALT_OKAY>
400001b0:	01 00 00 00 	nop 

400001b4 <EXECUTE_THREAD_0_1>:
400001b4:	25 14 14 80 	sethi  %hi(0x50520000), %l2
400001b8:	a4 14 a0 01 	or  %l2, 1, %l2	! 50520001 <ajit_global_sw_trap_handlers+0x10509d91>
400001bc:	80 a4 40 12 	cmp  %l1, %l2
400001c0:	12 80 00 40 	bne  400002c0 <CORTOS_HALT_ERROR>
400001c4:	01 00 00 00 	nop 
400001c8:	40 00 03 aa 	call  40001070 <main_01>
400001cc:	01 00 00 00 	nop 

400001d0 <START_THREAD_0_1_LOOP>:
400001d0:	10 80 00 3e 	b  400002c8 <CORTOS_HALT_OKAY>
400001d4:	01 00 00 00 	nop 

400001d8 <__cortos_clear_stack_pointers>:
400001d8:	81 90 00 00 	mov  %g0, %wim
400001dc:	9c 10 00 00 	mov  %g0, %sp
400001e0:	81 e0 00 00 	save 
400001e4:	9c 10 00 00 	mov  %g0, %sp
400001e8:	81 e0 00 00 	save 
400001ec:	9c 10 00 00 	mov  %g0, %sp
400001f0:	81 e0 00 00 	save 
400001f4:	9c 10 00 00 	mov  %g0, %sp
400001f8:	81 e0 00 00 	save 
400001fc:	9c 10 00 00 	mov  %g0, %sp
40000200:	81 e0 00 00 	save 
40000204:	9c 10 00 00 	mov  %g0, %sp
40000208:	81 e0 00 00 	save 
4000020c:	9c 10 00 00 	mov  %g0, %sp
40000210:	81 e0 00 00 	save 
40000214:	9c 10 00 00 	mov  %g0, %sp
40000218:	81 e0 00 00 	save 
4000021c:	81 c3 e0 08 	retl 
40000220:	01 00 00 00 	nop 

40000224 <__cortos_init_region_to_zero>:
40000224:	21 10 00 58 	sethi  %hi(0x40016000), %l0
40000228:	a0 14 20 00 	mov  %l0, %l0	! 40016000 <loggingLockAddr>
4000022c:	25 10 00 5c 	sethi  %hi(0x40017000), %l2
40000230:	a4 14 a0 00 	mov  %l2, %l2	! 40017000 <ajit_global_sw_trap_handlers+0xd90>
40000234:	a4 24 a0 04 	sub  %l2, 4, %l2

40000238 <_cortos_zero_init_area_BssSection>:
40000238:	c0 2c 00 00 	clrb  [ %l0 ]
4000023c:	80 a4 00 12 	cmp  %l0, %l2
40000240:	12 bf ff fe 	bne  40000238 <_cortos_zero_init_area_BssSection>
40000244:	a0 04 20 01 	inc  %l0
40000248:	21 10 00 5c 	sethi  %hi(0x40017000), %l0
4000024c:	a0 14 20 00 	mov  %l0, %l0	! 40017000 <ajit_global_sw_trap_handlers+0xd90>
40000250:	25 10 00 60 	sethi  %hi(0x40018000), %l2
40000254:	a4 14 a0 00 	mov  %l2, %l2	! 40018000 <ajit_global_sw_trap_handlers+0x1d90>
40000258:	a4 24 a0 04 	sub  %l2, 4, %l2

4000025c <_cortos_zero_init_area_CacheableLocks>:
4000025c:	c0 2c 00 00 	clrb  [ %l0 ]
40000260:	80 a4 00 12 	cmp  %l0, %l2
40000264:	12 bf ff fe 	bne  4000025c <_cortos_zero_init_area_CacheableLocks>
40000268:	a0 04 20 01 	inc  %l0
4000026c:	21 10 00 60 	sethi  %hi(0x40018000), %l0
40000270:	a0 14 20 00 	mov  %l0, %l0	! 40018000 <ajit_global_sw_trap_handlers+0x1d90>
40000274:	25 10 00 64 	sethi  %hi(0x40019000), %l2
40000278:	a4 14 a0 00 	mov  %l2, %l2	! 40019000 <ajit_global_sw_trap_handlers+0x2d90>
4000027c:	a4 24 a0 04 	sub  %l2, 4, %l2

40000280 <_cortos_zero_init_area_NonCacheableLocks>:
40000280:	c0 2c 00 00 	clrb  [ %l0 ]
40000284:	80 a4 00 12 	cmp  %l0, %l2
40000288:	12 bf ff fe 	bne  40000280 <_cortos_zero_init_area_NonCacheableLocks>
4000028c:	a0 04 20 01 	inc  %l0
40000290:	81 c3 e0 08 	retl 
40000294:	01 00 00 00 	nop 

40000298 <__cortos_wait_for_init_by_00>:
40000298:	2d 10 00 55 	sethi  %hi(0x40015400), %l6
4000029c:	ac 15 a3 b8 	or  %l6, 0x3b8, %l6	! 400157b8 <INIT_BY_00_DONE>
400002a0:	ec 05 80 00 	ld  [ %l6 ], %l6

400002a4 <_CORTOS_WAIT_FOR_INIT_BY_00>:
400002a4:	ee 05 80 00 	ld  [ %l6 ], %l7
400002a8:	b0 10 20 01 	mov  1, %i0
400002ac:	80 a6 00 17 	cmp  %i0, %l7
400002b0:	12 bf ff fd 	bne  400002a4 <_CORTOS_WAIT_FOR_INIT_BY_00>
400002b4:	01 00 00 00 	nop 
400002b8:	81 c3 e0 08 	retl 
400002bc:	01 00 00 00 	nop 

400002c0 <CORTOS_HALT_ERROR>:
400002c0:	a1 80 20 01 	mov  1, %asr16
400002c4:	91 d0 20 00 	ta  0

400002c8 <CORTOS_HALT_OKAY>:
400002c8:	a1 80 20 00 	mov  %g0, %asr16
400002cc:	91 d0 20 00 	ta  0

400002d0 <clear_stack_pointers>:
400002d0:	81 90 00 00 	mov  %g0, %wim
400002d4:	9c 10 00 00 	mov  %g0, %sp
400002d8:	81 e0 00 00 	save 
400002dc:	9c 10 00 00 	mov  %g0, %sp
400002e0:	81 e0 00 00 	save 
400002e4:	9c 10 00 00 	mov  %g0, %sp
400002e8:	81 e0 00 00 	save 
400002ec:	9c 10 00 00 	mov  %g0, %sp
400002f0:	81 e0 00 00 	save 
400002f4:	9c 10 00 00 	mov  %g0, %sp
400002f8:	81 e0 00 00 	save 
400002fc:	9c 10 00 00 	mov  %g0, %sp
40000300:	81 e0 00 00 	save 
40000304:	9c 10 00 00 	mov  %g0, %sp
40000308:	81 e0 00 00 	save 
4000030c:	9c 10 00 00 	mov  %g0, %sp
40000310:	81 e0 00 00 	save 
40000314:	81 c3 e0 08 	retl 
40000318:	01 00 00 00 	nop 

4000031c <cortos_lock_acquire_buzy>:
4000031c:	9d e3 bf a0 	save  %sp, -96, %sp

40000320 <wait_for_lock>:
40000320:	e2 0e 00 00 	ldub  [ %i0 ], %l1
40000324:	80 94 40 00 	tst  %l1
40000328:	12 bf ff fe 	bne  40000320 <wait_for_lock>
4000032c:	01 00 00 00 	nop 

40000330 <try_to_lock>:
40000330:	e2 6e 00 00 	ldstub  [ %i0 ], %l1
40000334:	80 94 40 00 	tst  %l1
40000338:	02 80 00 03 	be  40000344 <out>
4000033c:	01 00 00 00 	nop 
40000340:	30 bf ff f8 	b,a   40000320 <wait_for_lock>

40000344 <out>:
40000344:	b0 10 20 01 	mov  1, %i0	! 1 <__DYNAMIC+0x1>
40000348:	81 e8 00 00 	restore 
4000034c:	81 c3 e0 08 	retl 
40000350:	01 00 00 00 	nop 

40000354 <cortos_lock_acquire>:
40000354:	9d e3 bf a0 	save  %sp, -96, %sp

40000358 <try_to_lock_once>:
40000358:	e2 6e 00 00 	ldstub  [ %i0 ], %l1
4000035c:	80 94 40 00 	tst  %l1
40000360:	02 80 00 03 	be  4000036c <lock_acquired>
40000364:	01 00 00 00 	nop 
40000368:	30 80 00 03 	b,a   40000374 <lock_not_acquired>

4000036c <lock_acquired>:
4000036c:	10 80 00 03 	b  40000378 <exit_cortos_lock_acquire>
40000370:	b0 10 20 01 	mov  1, %i0

40000374 <lock_not_acquired>:
40000374:	b0 10 00 00 	mov  %g0, %i0

40000378 <exit_cortos_lock_acquire>:
40000378:	81 e8 00 00 	restore 
4000037c:	81 c3 e0 08 	retl 
40000380:	01 00 00 00 	nop 

40000384 <cortos_lock_release>:
40000384:	9d e3 bf a0 	save  %sp, -96, %sp
40000388:	81 43 c0 00 	stbar 
4000038c:	c0 2e 00 00 	clrb  [ %i0 ]
40000390:	81 e8 00 00 	restore 
40000394:	81 c3 e0 08 	retl 
40000398:	01 00 00 00 	nop 

4000039c <cortos_init_hw_traps>:
4000039c:	9d e3 bf a0 	save  %sp, -96, %sp
400003a0:	40 00 00 0b 	call  400003cc <ajit_initialize_interrupt_handlers_to_null>
400003a4:	01 00 00 00 	nop 
400003a8:	81 e8 00 00 	restore 
400003ac:	81 c3 e0 08 	retl 
400003b0:	01 00 00 00 	nop 

400003b4 <cortos_init_sw_traps>:
400003b4:	9d e3 bf a0 	save  %sp, -96, %sp
400003b8:	40 00 1e 22 	call  40007c40 <ajit_initialize_sw_trap_handlers_to_null>
400003bc:	01 00 00 00 	nop 
400003c0:	81 e8 00 00 	restore 
400003c4:	81 c3 e0 08 	retl 
400003c8:	01 00 00 00 	nop 

400003cc <ajit_initialize_interrupt_handlers_to_null>:
400003cc:	9d e3 bf 98 	save  %sp, -104, %sp
400003d0:	c0 27 bf fc 	clr  [ %fp + -4 ]
400003d4:	10 80 00 0a 	b  400003fc <ajit_initialize_interrupt_handlers_to_null+0x30>
400003d8:	01 00 00 00 	nop 
400003dc:	03 10 00 58 	sethi  %hi(0x40016000), %g1
400003e0:	84 10 60 10 	or  %g1, 0x10, %g2	! 40016010 <ajit_global_interrupt_handlers>
400003e4:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400003e8:	83 28 60 02 	sll  %g1, 2, %g1
400003ec:	c0 20 80 01 	clr  [ %g2 + %g1 ]
400003f0:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400003f4:	82 00 60 01 	inc  %g1
400003f8:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400003fc:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40000400:	80 a0 60 0f 	cmp  %g1, 0xf
40000404:	04 bf ff f6 	ble  400003dc <ajit_initialize_interrupt_handlers_to_null+0x10>
40000408:	01 00 00 00 	nop 
4000040c:	81 e8 00 00 	restore 
40000410:	81 c3 e0 08 	retl 
40000414:	01 00 00 00 	nop 

40000418 <ajit_set_interrupt_handler>:
40000418:	9d e3 bf a0 	save  %sp, -96, %sp
4000041c:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40000420:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40000424:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40000428:	80 a0 60 0f 	cmp  %g1, 0xf
4000042c:	18 80 00 08 	bgu  4000044c <ajit_set_interrupt_handler+0x34>
40000430:	01 00 00 00 	nop 
40000434:	03 10 00 58 	sethi  %hi(0x40016000), %g1
40000438:	84 10 60 10 	or  %g1, 0x10, %g2	! 40016010 <ajit_global_interrupt_handlers>
4000043c:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40000440:	83 28 60 02 	sll  %g1, 2, %g1
40000444:	c6 07 a0 48 	ld  [ %fp + 0x48 ], %g3
40000448:	c6 20 80 01 	st  %g3, [ %g2 + %g1 ]
4000044c:	81 e8 00 00 	restore 
40000450:	81 c3 e0 08 	retl 
40000454:	01 00 00 00 	nop 

40000458 <ajit_generic_interrupt_handler>:
40000458:	9d e3 bf 88 	save  %sp, -120, %sp
4000045c:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40000460:	84 07 bf ef 	add  %fp, -17, %g2
40000464:	82 07 bf ee 	add  %fp, -18, %g1
40000468:	90 10 00 02 	mov  %g2, %o0
4000046c:	92 10 00 01 	mov  %g1, %o1
40000470:	40 00 14 54 	call  400055c0 <ajit_get_core_and_thread_id>
40000474:	01 00 00 00 	nop 
40000478:	c2 0f bf ef 	ldub  [ %fp + -17 ], %g1
4000047c:	84 08 60 ff 	and  %g1, 0xff, %g2
40000480:	c2 0f bf ee 	ldub  [ %fp + -18 ], %g1
40000484:	82 08 60 ff 	and  %g1, 0xff, %g1
40000488:	90 10 00 02 	mov  %g2, %o0
4000048c:	92 10 00 01 	mov  %g1, %o1
40000490:	40 00 00 73 	call  4000065c <disableInterruptController>
40000494:	01 00 00 00 	nop 
40000498:	c0 27 bf fc 	clr  [ %fp + -4 ]
4000049c:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400004a0:	83 30 60 04 	srl  %g1, 4, %g1
400004a4:	82 08 60 ff 	and  %g1, 0xff, %g1
400004a8:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
400004ac:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
400004b0:	80 a0 60 10 	cmp  %g1, 0x10
400004b4:	08 80 00 1c 	bleu  40000524 <ajit_generic_interrupt_handler+0xcc>
400004b8:	01 00 00 00 	nop 
400004bc:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
400004c0:	80 a0 60 1f 	cmp  %g1, 0x1f
400004c4:	18 80 00 18 	bgu  40000524 <ajit_generic_interrupt_handler+0xcc>
400004c8:	01 00 00 00 	nop 
400004cc:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
400004d0:	82 00 7f f0 	add  %g1, -16, %g1
400004d4:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
400004d8:	03 10 00 58 	sethi  %hi(0x40016000), %g1
400004dc:	84 10 60 10 	or  %g1, 0x10, %g2	! 40016010 <ajit_global_interrupt_handlers>
400004e0:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
400004e4:	83 28 60 02 	sll  %g1, 2, %g1
400004e8:	c2 00 80 01 	ld  [ %g2 + %g1 ], %g1
400004ec:	c2 27 bf f0 	st  %g1, [ %fp + -16 ]
400004f0:	c2 07 bf f0 	ld  [ %fp + -16 ], %g1
400004f4:	80 a0 60 00 	cmp  %g1, 0
400004f8:	02 80 00 07 	be  40000514 <ajit_generic_interrupt_handler+0xbc>
400004fc:	01 00 00 00 	nop 
40000500:	c2 07 bf f0 	ld  [ %fp + -16 ], %g1
40000504:	9f c0 40 00 	call  %g1
40000508:	01 00 00 00 	nop 
4000050c:	10 80 00 08 	b  4000052c <ajit_generic_interrupt_handler+0xd4>
40000510:	01 00 00 00 	nop 
40000514:	82 10 20 01 	mov  1, %g1	! 1 <__DYNAMIC+0x1>
40000518:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4000051c:	10 80 00 04 	b  4000052c <ajit_generic_interrupt_handler+0xd4>
40000520:	01 00 00 00 	nop 
40000524:	82 10 20 01 	mov  1, %g1	! 1 <__DYNAMIC+0x1>
40000528:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4000052c:	c2 0f bf ef 	ldub  [ %fp + -17 ], %g1
40000530:	84 08 60 ff 	and  %g1, 0xff, %g2
40000534:	c2 0f bf ee 	ldub  [ %fp + -18 ], %g1
40000538:	82 08 60 ff 	and  %g1, 0xff, %g1
4000053c:	90 10 00 02 	mov  %g2, %o0
40000540:	92 10 00 01 	mov  %g1, %o1
40000544:	40 00 00 33 	call  40000610 <enableInterruptController>
40000548:	01 00 00 00 	nop 
4000054c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40000550:	80 a0 60 00 	cmp  %g1, 0
40000554:	02 80 00 03 	be  40000560 <ajit_generic_interrupt_handler+0x108>
40000558:	01 00 00 00 	nop 
4000055c:	91 d0 20 00 	ta  0
40000560:	81 e8 00 00 	restore 
40000564:	81 c3 e0 08 	retl 
40000568:	01 00 00 00 	nop 

4000056c <readInterruptControlRegister>:
4000056c:	9d e3 bf 98 	save  %sp, -104, %sp
40000570:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40000574:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40000578:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
4000057c:	82 00 40 01 	add  %g1, %g1, %g1
40000580:	84 10 00 01 	mov  %g1, %g2
40000584:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40000588:	82 00 80 01 	add  %g2, %g1, %g1
4000058c:	83 28 60 02 	sll  %g1, 2, %g1
40000590:	84 10 00 01 	mov  %g1, %g2
40000594:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40000598:	82 00 80 01 	add  %g2, %g1, %g1
4000059c:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400005a0:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400005a4:	c2 00 40 00 	ld  [ %g1 ], %g1
400005a8:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
400005ac:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
400005b0:	b0 10 00 01 	mov  %g1, %i0
400005b4:	81 e8 00 00 	restore 
400005b8:	81 c3 e0 08 	retl 
400005bc:	01 00 00 00 	nop 

400005c0 <writeInterruptControlRegister>:
400005c0:	9d e3 bf 98 	save  %sp, -104, %sp
400005c4:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
400005c8:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
400005cc:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
400005d0:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400005d4:	82 00 40 01 	add  %g1, %g1, %g1
400005d8:	84 10 00 01 	mov  %g1, %g2
400005dc:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
400005e0:	82 00 80 01 	add  %g2, %g1, %g1
400005e4:	83 28 60 02 	sll  %g1, 2, %g1
400005e8:	84 10 00 01 	mov  %g1, %g2
400005ec:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400005f0:	82 00 80 01 	add  %g2, %g1, %g1
400005f4:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400005f8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400005fc:	c4 07 a0 4c 	ld  [ %fp + 0x4c ], %g2
40000600:	c4 20 40 00 	st  %g2, [ %g1 ]
40000604:	81 e8 00 00 	restore 
40000608:	81 c3 e0 08 	retl 
4000060c:	01 00 00 00 	nop 

40000610 <enableInterruptController>:
40000610:	9d e3 bf 98 	save  %sp, -104, %sp
40000614:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40000618:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
4000061c:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40000620:	d2 07 a0 48 	ld  [ %fp + 0x48 ], %o1
40000624:	7f ff ff d2 	call  4000056c <readInterruptControlRegister>
40000628:	01 00 00 00 	nop 
4000062c:	d0 27 bf fc 	st  %o0, [ %fp + -4 ]
40000630:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40000634:	82 10 60 01 	or  %g1, 1, %g1
40000638:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4000063c:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40000640:	d2 07 a0 48 	ld  [ %fp + 0x48 ], %o1
40000644:	d4 07 bf fc 	ld  [ %fp + -4 ], %o2
40000648:	7f ff ff de 	call  400005c0 <writeInterruptControlRegister>
4000064c:	01 00 00 00 	nop 
40000650:	81 e8 00 00 	restore 
40000654:	81 c3 e0 08 	retl 
40000658:	01 00 00 00 	nop 

4000065c <disableInterruptController>:
4000065c:	9d e3 bf 98 	save  %sp, -104, %sp
40000660:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40000664:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40000668:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
4000066c:	d2 07 a0 48 	ld  [ %fp + 0x48 ], %o1
40000670:	7f ff ff bf 	call  4000056c <readInterruptControlRegister>
40000674:	01 00 00 00 	nop 
40000678:	d0 27 bf fc 	st  %o0, [ %fp + -4 ]
4000067c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40000680:	82 08 7f fe 	and  %g1, -2, %g1
40000684:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40000688:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
4000068c:	d2 07 a0 48 	ld  [ %fp + 0x48 ], %o1
40000690:	d4 07 bf fc 	ld  [ %fp + -4 ], %o2
40000694:	7f ff ff cb 	call  400005c0 <writeInterruptControlRegister>
40000698:	01 00 00 00 	nop 
4000069c:	81 e8 00 00 	restore 
400006a0:	81 c3 e0 08 	retl 
400006a4:	01 00 00 00 	nop 

400006a8 <enableInterrupt>:
400006a8:	9d e3 bf 98 	save  %sp, -104, %sp
400006ac:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
400006b0:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
400006b4:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
400006b8:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
400006bc:	d2 07 a0 48 	ld  [ %fp + 0x48 ], %o1
400006c0:	7f ff ff ab 	call  4000056c <readInterruptControlRegister>
400006c4:	01 00 00 00 	nop 
400006c8:	d0 27 bf fc 	st  %o0, [ %fp + -4 ]
400006cc:	84 10 20 01 	mov  1, %g2
400006d0:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
400006d4:	83 28 80 01 	sll  %g2, %g1, %g1
400006d8:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
400006dc:	82 10 80 01 	or  %g2, %g1, %g1
400006e0:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400006e4:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
400006e8:	d2 07 a0 48 	ld  [ %fp + 0x48 ], %o1
400006ec:	d4 07 bf fc 	ld  [ %fp + -4 ], %o2
400006f0:	7f ff ff b4 	call  400005c0 <writeInterruptControlRegister>
400006f4:	01 00 00 00 	nop 
400006f8:	81 e8 00 00 	restore 
400006fc:	81 c3 e0 08 	retl 
40000700:	01 00 00 00 	nop 

40000704 <enableAllInterrupts>:
40000704:	9d e3 bf 98 	save  %sp, -104, %sp
40000708:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
4000070c:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40000710:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40000714:	d2 07 a0 48 	ld  [ %fp + 0x48 ], %o1
40000718:	7f ff ff 95 	call  4000056c <readInterruptControlRegister>
4000071c:	01 00 00 00 	nop 
40000720:	d0 27 bf fc 	st  %o0, [ %fp + -4 ]
40000724:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40000728:	03 00 00 3f 	sethi  %hi(0xfc00), %g1
4000072c:	82 10 63 fe 	or  %g1, 0x3fe, %g1	! fffe <__DYNAMIC+0xfffe>
40000730:	82 10 80 01 	or  %g2, %g1, %g1
40000734:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40000738:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
4000073c:	d2 07 a0 48 	ld  [ %fp + 0x48 ], %o1
40000740:	d4 07 bf fc 	ld  [ %fp + -4 ], %o2
40000744:	7f ff ff 9f 	call  400005c0 <writeInterruptControlRegister>
40000748:	01 00 00 00 	nop 
4000074c:	81 e8 00 00 	restore 
40000750:	81 c3 e0 08 	retl 
40000754:	01 00 00 00 	nop 

40000758 <enableInterruptControllerAndAllInterrupts>:
40000758:	9d e3 bf a0 	save  %sp, -96, %sp
4000075c:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40000760:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40000764:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40000768:	d2 07 a0 48 	ld  [ %fp + 0x48 ], %o1
4000076c:	03 00 00 3f 	sethi  %hi(0xfc00), %g1
40000770:	94 10 63 ff 	or  %g1, 0x3ff, %o2	! ffff <__DYNAMIC+0xffff>
40000774:	7f ff ff 93 	call  400005c0 <writeInterruptControlRegister>
40000778:	01 00 00 00 	nop 
4000077c:	81 e8 00 00 	restore 
40000780:	81 c3 e0 08 	retl 
40000784:	01 00 00 00 	nop 

40000788 <setInterruptMask>:
40000788:	9d e3 bf 98 	save  %sp, -104, %sp
4000078c:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40000790:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40000794:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
40000798:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
4000079c:	d2 07 a0 48 	ld  [ %fp + 0x48 ], %o1
400007a0:	7f ff ff 73 	call  4000056c <readInterruptControlRegister>
400007a4:	01 00 00 00 	nop 
400007a8:	d0 27 bf fc 	st  %o0, [ %fp + -4 ]
400007ac:	03 00 00 3f 	sethi  %hi(0xfc00), %g1
400007b0:	82 10 63 fe 	or  %g1, 0x3fe, %g1	! fffe <__DYNAMIC+0xfffe>
400007b4:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
400007b8:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
400007bc:	84 38 00 01 	xnor  %g0, %g1, %g2
400007c0:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400007c4:	84 08 80 01 	and  %g2, %g1, %g2
400007c8:	c6 07 bf f8 	ld  [ %fp + -8 ], %g3
400007cc:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
400007d0:	82 08 c0 01 	and  %g3, %g1, %g1
400007d4:	82 10 80 01 	or  %g2, %g1, %g1
400007d8:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400007dc:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
400007e0:	d2 07 a0 48 	ld  [ %fp + 0x48 ], %o1
400007e4:	d4 07 bf fc 	ld  [ %fp + -4 ], %o2
400007e8:	7f ff ff 76 	call  400005c0 <writeInterruptControlRegister>
400007ec:	01 00 00 00 	nop 
400007f0:	81 e8 00 00 	restore 
400007f4:	81 c3 e0 08 	retl 
400007f8:	01 00 00 00 	nop 

400007fc <disableInterrupt>:
400007fc:	9d e3 bf 98 	save  %sp, -104, %sp
40000800:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40000804:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40000808:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
4000080c:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40000810:	d2 07 a0 48 	ld  [ %fp + 0x48 ], %o1
40000814:	7f ff ff 56 	call  4000056c <readInterruptControlRegister>
40000818:	01 00 00 00 	nop 
4000081c:	d0 27 bf fc 	st  %o0, [ %fp + -4 ]
40000820:	84 10 20 01 	mov  1, %g2
40000824:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40000828:	83 28 80 01 	sll  %g2, %g1, %g1
4000082c:	82 38 00 01 	xnor  %g0, %g1, %g1
40000830:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40000834:	82 08 80 01 	and  %g2, %g1, %g1
40000838:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4000083c:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40000840:	d2 07 a0 48 	ld  [ %fp + 0x48 ], %o1
40000844:	d4 07 bf fc 	ld  [ %fp + -4 ], %o2
40000848:	7f ff ff 5e 	call  400005c0 <writeInterruptControlRegister>
4000084c:	01 00 00 00 	nop 
40000850:	81 e8 00 00 	restore 
40000854:	81 c3 e0 08 	retl 
40000858:	01 00 00 00 	nop 

4000085c <set_NTT_Args>:
4000085c:	9d e3 bf a0 	save  %sp, -96, %sp
40000860:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40000864:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40000868:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
4000086c:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40000870:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
40000874:	c4 20 40 00 	st  %g2, [ %g1 ]
40000878:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
4000087c:	c4 07 a0 4c 	ld  [ %fp + 0x4c ], %g2
40000880:	c4 20 60 04 	st  %g2, [ %g1 + 4 ]
40000884:	81 e8 00 00 	restore 
40000888:	81 c3 e0 08 	retl 
4000088c:	01 00 00 00 	nop 

40000890 <ntt_thread>:
40000890:	9d e3 bf 98 	save  %sp, -104, %sp
40000894:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40000898:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
4000089c:	c2 00 40 00 	ld  [ %g1 ], %g1
400008a0:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400008a4:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400008a8:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
400008ac:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
400008b0:	d0 07 bf fc 	ld  [ %fp + -4 ], %o0
400008b4:	d2 07 bf f8 	ld  [ %fp + -8 ], %o1
400008b8:	40 00 1e 66 	call  40008250 <ct_ntt>
400008bc:	01 00 00 00 	nop 
400008c0:	81 e8 00 00 	restore 
400008c4:	81 c3 e0 08 	retl 
400008c8:	01 00 00 00 	nop 

400008cc <ntt_top>:
400008cc:	9d e3 bd 88 	save  %sp, -632, %sp
400008d0:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
400008d4:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
400008d8:	03 10 00 58 	sethi  %hi(0x40016000), %g1
400008dc:	82 10 60 50 	or  %g1, 0x50, %g1	! 40016050 <tc>
400008e0:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
400008e4:	c0 2f bf ff 	clrb  [ %fp + -1 ]
400008e8:	10 80 00 1c 	b  40000958 <ntt_top+0x8c>
400008ec:	01 00 00 00 	nop 
400008f0:	c2 0f bf ff 	ldub  [ %fp + -1 ], %g1
400008f4:	82 08 60 ff 	and  %g1, 0xff, %g1
400008f8:	c4 0f bf ff 	ldub  [ %fp + -1 ], %g2
400008fc:	84 08 a0 ff 	and  %g2, 0xff, %g2
40000900:	85 28 a0 02 	sll  %g2, 2, %g2
40000904:	c6 07 a0 44 	ld  [ %fp + 0x44 ], %g3
40000908:	84 00 c0 02 	add  %g3, %g2, %g2
4000090c:	c4 10 80 00 	lduh  [ %g2 ], %g2
40000910:	82 00 40 01 	add  %g1, %g1, %g1
40000914:	82 07 80 01 	add  %fp, %g1, %g1
40000918:	c4 30 7e f0 	sth  %g2, [ %g1 + -272 ]
4000091c:	c2 0f bf ff 	ldub  [ %fp + -1 ], %g1
40000920:	82 08 60 ff 	and  %g1, 0xff, %g1
40000924:	c4 0f bf ff 	ldub  [ %fp + -1 ], %g2
40000928:	84 08 a0 ff 	and  %g2, 0xff, %g2
4000092c:	85 28 a0 02 	sll  %g2, 2, %g2
40000930:	84 00 a0 02 	add  %g2, 2, %g2
40000934:	c6 07 a0 44 	ld  [ %fp + 0x44 ], %g3
40000938:	84 00 c0 02 	add  %g3, %g2, %g2
4000093c:	c4 10 80 00 	lduh  [ %g2 ], %g2
40000940:	82 00 40 01 	add  %g1, %g1, %g1
40000944:	82 07 80 01 	add  %fp, %g1, %g1
40000948:	c4 30 7d f0 	sth  %g2, [ %g1 + -528 ]
4000094c:	c2 0f bf ff 	ldub  [ %fp + -1 ], %g1
40000950:	82 00 60 01 	inc  %g1
40000954:	c2 2f bf ff 	stb  %g1, [ %fp + -1 ]
40000958:	c2 0f bf ff 	ldub  [ %fp + -1 ], %g1
4000095c:	83 28 60 18 	sll  %g1, 0x18, %g1
40000960:	83 38 60 18 	sra  %g1, 0x18, %g1
40000964:	80 a0 60 00 	cmp  %g1, 0
40000968:	16 bf ff e2 	bge  400008f0 <ntt_top+0x24>
4000096c:	01 00 00 00 	nop 
40000970:	84 07 bf f0 	add  %fp, -16, %g2
40000974:	82 07 be f0 	add  %fp, -272, %g1
40000978:	90 10 00 02 	mov  %g2, %o0
4000097c:	92 10 00 01 	mov  %g1, %o1
40000980:	d4 07 a0 48 	ld  [ %fp + 0x48 ], %o2
40000984:	7f ff ff b6 	call  4000085c <set_NTT_Args>
40000988:	01 00 00 00 	nop 
4000098c:	01 00 00 00 	nop 
40000990:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
40000994:	82 07 bf f0 	add  %fp, -16, %g1
40000998:	90 10 00 02 	mov  %g2, %o0
4000099c:	05 10 00 02 	sethi  %hi(0x40000800), %g2
400009a0:	92 10 a0 90 	or  %g2, 0x90, %o1	! 40000890 <ntt_thread>
400009a4:	94 10 00 01 	mov  %g1, %o2
400009a8:	40 00 1b f1 	call  4000796c <scheduleChannelJob>
400009ac:	01 00 00 00 	nop 
400009b0:	82 10 00 08 	mov  %o0, %g1
400009b4:	80 a0 60 00 	cmp  %g1, 0
400009b8:	12 bf ff f6 	bne  40000990 <ntt_top+0xc4>
400009bc:	01 00 00 00 	nop 
400009c0:	82 07 bd f0 	add  %fp, -528, %g1
400009c4:	90 10 00 01 	mov  %g1, %o0
400009c8:	d2 07 a0 48 	ld  [ %fp + 0x48 ], %o1
400009cc:	40 00 1e 21 	call  40008250 <ct_ntt>
400009d0:	01 00 00 00 	nop 
400009d4:	c0 27 bd ec 	clr  [ %fp + -532 ]
400009d8:	01 00 00 00 	nop 
400009dc:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
400009e0:	82 07 bd ec 	add  %fp, -532, %g1
400009e4:	90 10 00 02 	mov  %g2, %o0
400009e8:	92 10 00 01 	mov  %g1, %o1
400009ec:	40 00 1c 3c 	call  40007adc <getChannelResponse>
400009f0:	01 00 00 00 	nop 
400009f4:	82 10 00 08 	mov  %o0, %g1
400009f8:	80 a0 60 00 	cmp  %g1, 0
400009fc:	12 bf ff f8 	bne  400009dc <ntt_top+0x110>
40000a00:	01 00 00 00 	nop 
40000a04:	81 e8 00 00 	restore 
40000a08:	81 c3 e0 08 	retl 
40000a0c:	01 00 00 00 	nop 

40000a10 <setup>:
40000a10:	9d e3 bf a0 	save  %sp, -96, %sp
40000a14:	90 10 20 01 	mov  1, %o0
40000a18:	92 10 20 00 	clr  %o1
40000a1c:	94 10 20 00 	clr  %o2
40000a20:	40 00 15 db 	call  4000618c <__ajit_serial_configure_via_vmap__>
40000a24:	01 00 00 00 	nop 
40000a28:	03 00 00 70 	sethi  %hi(0x1c000), %g1
40000a2c:	90 10 62 00 	or  %g1, 0x200, %o0	! 1c200 <__DYNAMIC+0x1c200>
40000a30:	13 01 31 2d 	sethi  %hi(0x4c4b400), %o1
40000a34:	40 00 15 fa 	call  4000621c <__ajit_serial_set_baudrate_via_vmap__>
40000a38:	01 00 00 00 	nop 
40000a3c:	90 10 20 00 	clr  %o0	! 0 <__DYNAMIC>
40000a40:	40 00 15 ea 	call  400061e8 <__ajit_serial_set_uart_reset_via_vmap__>
40000a44:	01 00 00 00 	nop 
40000a48:	03 10 00 54 	sethi  %hi(0x40015000), %g1
40000a4c:	90 10 60 00 	mov  %g1, %o0	! 40015000 <__sparc_get_pc_thunk.l7+0x5000>
40000a50:	40 00 21 c8 	call  40009170 <cortos_printf>
40000a54:	01 00 00 00 	nop 
40000a58:	03 10 00 58 	sethi  %hi(0x40016000), %g1
40000a5c:	90 10 60 50 	or  %g1, 0x50, %o0	! 40016050 <tc>
40000a60:	92 10 20 01 	mov  1, %o1
40000a64:	40 00 1b ae 	call  4000791c <initChannel>
40000a68:	01 00 00 00 	nop 
40000a6c:	03 10 00 58 	sethi  %hi(0x40016000), %g1
40000a70:	82 10 60 50 	or  %g1, 0x50, %g1	! 40016050 <tc>
40000a74:	c4 00 40 00 	ld  [ %g1 ], %g2
40000a78:	03 10 00 58 	sethi  %hi(0x40016000), %g1
40000a7c:	82 10 60 50 	or  %g1, 0x50, %g1	! 40016050 <tc>
40000a80:	c2 00 60 14 	ld  [ %g1 + 0x14 ], %g1
40000a84:	07 10 00 54 	sethi  %hi(0x40015000), %g3
40000a88:	90 10 e0 10 	or  %g3, 0x10, %o0	! 40015010 <__sparc_get_pc_thunk.l7+0x5010>
40000a8c:	92 10 00 02 	mov  %g2, %o1
40000a90:	94 10 00 01 	mov  %g1, %o2
40000a94:	40 00 21 b7 	call  40009170 <cortos_printf>
40000a98:	01 00 00 00 	nop 
40000a9c:	81 e8 00 00 	restore 
40000aa0:	81 c3 e0 08 	retl 
40000aa4:	01 00 00 00 	nop 

40000aa8 <main_00>:
40000aa8:	9d e3 bb 78 	save  %sp, -1160, %sp
40000aac:	84 07 bd e0 	add  %fp, -544, %g2
40000ab0:	82 10 22 00 	mov  0x200, %g1
40000ab4:	90 10 00 02 	mov  %g2, %o0
40000ab8:	92 10 20 00 	clr  %o1
40000abc:	94 10 00 01 	mov  %g1, %o2
40000ac0:	40 00 23 b0 	call  40009980 <__GI_memset>
40000ac4:	01 00 00 00 	nop 
40000ac8:	82 10 20 01 	mov  1, %g1	! 1 <__DYNAMIC+0x1>
40000acc:	c2 37 bd e0 	sth  %g1, [ %fp + -544 ]
40000ad0:	82 10 26 c1 	mov  0x6c1, %g1
40000ad4:	c2 37 bd e2 	sth  %g1, [ %fp + -542 ]
40000ad8:	82 10 2a 14 	mov  0xa14, %g1
40000adc:	c2 37 bd e4 	sth  %g1, [ %fp + -540 ]
40000ae0:	82 10 2c d9 	mov  0xcd9, %g1
40000ae4:	c2 37 bd e6 	sth  %g1, [ %fp + -538 ]
40000ae8:	82 10 2a 52 	mov  0xa52, %g1
40000aec:	c2 37 bd e8 	sth  %g1, [ %fp + -536 ]
40000af0:	82 10 22 76 	mov  0x276, %g1
40000af4:	c2 37 bd ea 	sth  %g1, [ %fp + -534 ]
40000af8:	82 10 27 69 	mov  0x769, %g1
40000afc:	c2 37 bd ec 	sth  %g1, [ %fp + -532 ]
40000b00:	82 10 23 50 	mov  0x350, %g1
40000b04:	c2 37 bd ee 	sth  %g1, [ %fp + -530 ]
40000b08:	82 10 24 26 	mov  0x426, %g1
40000b0c:	c2 37 bd f0 	sth  %g1, [ %fp + -528 ]
40000b10:	82 10 27 7f 	mov  0x77f, %g1
40000b14:	c2 37 bd f2 	sth  %g1, [ %fp + -526 ]
40000b18:	82 10 20 c1 	mov  0xc1, %g1
40000b1c:	c2 37 bd f4 	sth  %g1, [ %fp + -524 ]
40000b20:	82 10 23 1d 	mov  0x31d, %g1
40000b24:	c2 37 bd f6 	sth  %g1, [ %fp + -522 ]
40000b28:	82 10 2a e2 	mov  0xae2, %g1
40000b2c:	c2 37 bd f8 	sth  %g1, [ %fp + -520 ]
40000b30:	82 10 2c bc 	mov  0xcbc, %g1
40000b34:	c2 37 bd fa 	sth  %g1, [ %fp + -518 ]
40000b38:	82 10 22 39 	mov  0x239, %g1
40000b3c:	c2 37 bd fc 	sth  %g1, [ %fp + -516 ]
40000b40:	82 10 26 d2 	mov  0x6d2, %g1
40000b44:	c2 37 bd fe 	sth  %g1, [ %fp + -514 ]
40000b48:	82 10 21 28 	mov  0x128, %g1
40000b4c:	c2 37 be 00 	sth  %g1, [ %fp + -512 ]
40000b50:	82 10 29 8f 	mov  0x98f, %g1
40000b54:	c2 37 be 02 	sth  %g1, [ %fp + -510 ]
40000b58:	82 10 25 3b 	mov  0x53b, %g1
40000b5c:	c2 37 be 04 	sth  %g1, [ %fp + -508 ]
40000b60:	82 10 25 c4 	mov  0x5c4, %g1
40000b64:	c2 37 be 06 	sth  %g1, [ %fp + -506 ]
40000b68:	82 10 2b e6 	mov  0xbe6, %g1
40000b6c:	c2 37 be 08 	sth  %g1, [ %fp + -504 ]
40000b70:	82 10 20 38 	mov  0x38, %g1
40000b74:	c2 37 be 0a 	sth  %g1, [ %fp + -502 ]
40000b78:	82 10 28 c0 	mov  0x8c0, %g1
40000b7c:	c2 37 be 0c 	sth  %g1, [ %fp + -500 ]
40000b80:	82 10 25 35 	mov  0x535, %g1
40000b84:	c2 37 be 0e 	sth  %g1, [ %fp + -498 ]
40000b88:	82 10 25 92 	mov  0x592, %g1
40000b8c:	c2 37 be 10 	sth  %g1, [ %fp + -496 ]
40000b90:	82 10 28 2e 	mov  0x82e, %g1
40000b94:	c2 37 be 12 	sth  %g1, [ %fp + -494 ]
40000b98:	82 10 22 17 	mov  0x217, %g1
40000b9c:	c2 37 be 14 	sth  %g1, [ %fp + -492 ]
40000ba0:	82 10 2b 42 	mov  0xb42, %g1
40000ba4:	c2 37 be 16 	sth  %g1, [ %fp + -490 ]
40000ba8:	82 10 29 59 	mov  0x959, %g1
40000bac:	c2 37 be 18 	sth  %g1, [ %fp + -488 ]
40000bb0:	82 10 2b 3f 	mov  0xb3f, %g1
40000bb4:	c2 37 be 1a 	sth  %g1, [ %fp + -486 ]
40000bb8:	82 10 27 b6 	mov  0x7b6, %g1
40000bbc:	c2 37 be 1c 	sth  %g1, [ %fp + -484 ]
40000bc0:	82 10 23 35 	mov  0x335, %g1
40000bc4:	c2 37 be 1e 	sth  %g1, [ %fp + -482 ]
40000bc8:	82 10 21 21 	mov  0x121, %g1
40000bcc:	c2 37 be 20 	sth  %g1, [ %fp + -480 ]
40000bd0:	82 10 21 4b 	mov  0x14b, %g1
40000bd4:	c2 37 be 22 	sth  %g1, [ %fp + -478 ]
40000bd8:	82 10 2c b5 	mov  0xcb5, %g1
40000bdc:	c2 37 be 24 	sth  %g1, [ %fp + -476 ]
40000be0:	82 10 26 dc 	mov  0x6dc, %g1
40000be4:	c2 37 be 26 	sth  %g1, [ %fp + -474 ]
40000be8:	82 10 24 ad 	mov  0x4ad, %g1
40000bec:	c2 37 be 28 	sth  %g1, [ %fp + -472 ]
40000bf0:	82 10 29 00 	mov  0x900, %g1
40000bf4:	c2 37 be 2a 	sth  %g1, [ %fp + -470 ]
40000bf8:	82 10 28 e5 	mov  0x8e5, %g1
40000bfc:	c2 37 be 2c 	sth  %g1, [ %fp + -468 ]
40000c00:	82 10 28 07 	mov  0x807, %g1
40000c04:	c2 37 be 2e 	sth  %g1, [ %fp + -466 ]
40000c08:	82 10 22 8a 	mov  0x28a, %g1
40000c0c:	c2 37 be 30 	sth  %g1, [ %fp + -464 ]
40000c10:	82 10 27 b9 	mov  0x7b9, %g1
40000c14:	c2 37 be 32 	sth  %g1, [ %fp + -462 ]
40000c18:	82 10 29 d1 	mov  0x9d1, %g1
40000c1c:	c2 37 be 34 	sth  %g1, [ %fp + -460 ]
40000c20:	82 10 22 78 	mov  0x278, %g1
40000c24:	c2 37 be 36 	sth  %g1, [ %fp + -458 ]
40000c28:	82 10 2b 31 	mov  0xb31, %g1
40000c2c:	c2 37 be 38 	sth  %g1, [ %fp + -456 ]
40000c30:	82 10 20 21 	mov  0x21, %g1
40000c34:	c2 37 be 3a 	sth  %g1, [ %fp + -454 ]
40000c38:	82 10 25 28 	mov  0x528, %g1
40000c3c:	c2 37 be 3c 	sth  %g1, [ %fp + -452 ]
40000c40:	82 10 27 7b 	mov  0x77b, %g1
40000c44:	c2 37 be 3e 	sth  %g1, [ %fp + -450 ]
40000c48:	82 10 29 0f 	mov  0x90f, %g1
40000c4c:	c2 37 be 40 	sth  %g1, [ %fp + -448 ]
40000c50:	82 10 25 9b 	mov  0x59b, %g1
40000c54:	c2 37 be 42 	sth  %g1, [ %fp + -446 ]
40000c58:	82 10 23 27 	mov  0x327, %g1
40000c5c:	c2 37 be 44 	sth  %g1, [ %fp + -444 ]
40000c60:	82 10 21 c4 	mov  0x1c4, %g1
40000c64:	c2 37 be 46 	sth  %g1, [ %fp + -442 ]
40000c68:	82 10 25 9e 	mov  0x59e, %g1
40000c6c:	c2 37 be 48 	sth  %g1, [ %fp + -440 ]
40000c70:	82 10 2b 34 	mov  0xb34, %g1
40000c74:	c2 37 be 4a 	sth  %g1, [ %fp + -438 ]
40000c78:	82 10 25 fe 	mov  0x5fe, %g1
40000c7c:	c2 37 be 4c 	sth  %g1, [ %fp + -436 ]
40000c80:	82 10 29 62 	mov  0x962, %g1
40000c84:	c2 37 be 4e 	sth  %g1, [ %fp + -434 ]
40000c88:	82 10 2a 57 	mov  0xa57, %g1
40000c8c:	c2 37 be 50 	sth  %g1, [ %fp + -432 ]
40000c90:	82 10 2a 39 	mov  0xa39, %g1
40000c94:	c2 37 be 52 	sth  %g1, [ %fp + -430 ]
40000c98:	82 10 25 c9 	mov  0x5c9, %g1
40000c9c:	c2 37 be 54 	sth  %g1, [ %fp + -428 ]
40000ca0:	82 10 22 88 	mov  0x288, %g1
40000ca4:	c2 37 be 56 	sth  %g1, [ %fp + -426 ]
40000ca8:	82 10 29 aa 	mov  0x9aa, %g1
40000cac:	c2 37 be 58 	sth  %g1, [ %fp + -424 ]
40000cb0:	82 10 2c 26 	mov  0xc26, %g1
40000cb4:	c2 37 be 5a 	sth  %g1, [ %fp + -422 ]
40000cb8:	82 10 24 cb 	mov  0x4cb, %g1
40000cbc:	c2 37 be 5c 	sth  %g1, [ %fp + -420 ]
40000cc0:	82 10 23 8e 	mov  0x38e, %g1
40000cc4:	c2 37 be 5e 	sth  %g1, [ %fp + -418 ]
40000cc8:	82 10 20 11 	mov  0x11, %g1
40000ccc:	c2 37 be 60 	sth  %g1, [ %fp + -416 ]
40000cd0:	82 10 2a c9 	mov  0xac9, %g1
40000cd4:	c2 37 be 62 	sth  %g1, [ %fp + -414 ]
40000cd8:	82 10 22 47 	mov  0x247, %g1
40000cdc:	c2 37 be 64 	sth  %g1, [ %fp + -412 ]
40000ce0:	82 10 2a 59 	mov  0xa59, %g1
40000ce4:	c2 37 be 66 	sth  %g1, [ %fp + -410 ]
40000ce8:	82 10 26 65 	mov  0x665, %g1
40000cec:	c2 37 be 68 	sth  %g1, [ %fp + -408 ]
40000cf0:	82 10 22 d3 	mov  0x2d3, %g1
40000cf4:	c2 37 be 6a 	sth  %g1, [ %fp + -406 ]
40000cf8:	82 10 28 f0 	mov  0x8f0, %g1
40000cfc:	c2 37 be 6c 	sth  %g1, [ %fp + -404 ]
40000d00:	82 10 24 4c 	mov  0x44c, %g1
40000d04:	c2 37 be 6e 	sth  %g1, [ %fp + -402 ]
40000d08:	82 10 25 81 	mov  0x581, %g1
40000d0c:	c2 37 be 70 	sth  %g1, [ %fp + -400 ]
40000d10:	82 10 2a 66 	mov  0xa66, %g1
40000d14:	c2 37 be 72 	sth  %g1, [ %fp + -398 ]
40000d18:	82 10 2c d1 	mov  0xcd1, %g1
40000d1c:	c2 37 be 74 	sth  %g1, [ %fp + -396 ]
40000d20:	82 10 20 e9 	mov  0xe9, %g1
40000d24:	c2 37 be 76 	sth  %g1, [ %fp + -394 ]
40000d28:	82 10 22 f4 	mov  0x2f4, %g1
40000d2c:	c2 37 be 78 	sth  %g1, [ %fp + -392 ]
40000d30:	82 10 28 6c 	mov  0x86c, %g1
40000d34:	c2 37 be 7a 	sth  %g1, [ %fp + -390 ]
40000d38:	82 10 2b c7 	mov  0xbc7, %g1
40000d3c:	c2 37 be 7c 	sth  %g1, [ %fp + -388 ]
40000d40:	82 10 2b ea 	mov  0xbea, %g1
40000d44:	c2 37 be 7e 	sth  %g1, [ %fp + -386 ]
40000d48:	82 10 26 a7 	mov  0x6a7, %g1
40000d4c:	c2 37 be 80 	sth  %g1, [ %fp + -384 ]
40000d50:	82 10 26 73 	mov  0x673, %g1
40000d54:	c2 37 be 82 	sth  %g1, [ %fp + -382 ]
40000d58:	82 10 2a e5 	mov  0xae5, %g1
40000d5c:	c2 37 be 84 	sth  %g1, [ %fp + -380 ]
40000d60:	82 10 26 fd 	mov  0x6fd, %g1
40000d64:	c2 37 be 86 	sth  %g1, [ %fp + -378 ]
40000d68:	82 10 27 37 	mov  0x737, %g1
40000d6c:	c2 37 be 88 	sth  %g1, [ %fp + -376 ]
40000d70:	82 10 23 b8 	mov  0x3b8, %g1
40000d74:	c2 37 be 8a 	sth  %g1, [ %fp + -374 ]
40000d78:	82 10 25 b5 	mov  0x5b5, %g1
40000d7c:	c2 37 be 8c 	sth  %g1, [ %fp + -372 ]
40000d80:	82 10 2a 7f 	mov  0xa7f, %g1
40000d84:	c2 37 be 8e 	sth  %g1, [ %fp + -370 ]
40000d88:	82 10 23 ab 	mov  0x3ab, %g1
40000d8c:	c2 37 be 90 	sth  %g1, [ %fp + -368 ]
40000d90:	82 10 29 04 	mov  0x904, %g1
40000d94:	c2 37 be 92 	sth  %g1, [ %fp + -366 ]
40000d98:	82 10 29 85 	mov  0x985, %g1
40000d9c:	c2 37 be 94 	sth  %g1, [ %fp + -364 ]
40000da0:	82 10 29 54 	mov  0x954, %g1
40000da4:	c2 37 be 96 	sth  %g1, [ %fp + -362 ]
40000da8:	82 10 22 dd 	mov  0x2dd, %g1
40000dac:	c2 37 be 98 	sth  %g1, [ %fp + -360 ]
40000db0:	82 10 29 21 	mov  0x921, %g1
40000db4:	c2 37 be 9a 	sth  %g1, [ %fp + -358 ]
40000db8:	82 10 21 0c 	mov  0x10c, %g1
40000dbc:	c2 37 be 9c 	sth  %g1, [ %fp + -356 ]
40000dc0:	82 10 22 81 	mov  0x281, %g1
40000dc4:	c2 37 be 9e 	sth  %g1, [ %fp + -354 ]
40000dc8:	82 10 26 30 	mov  0x630, %g1
40000dcc:	c2 37 be a0 	sth  %g1, [ %fp + -352 ]
40000dd0:	82 10 28 fa 	mov  0x8fa, %g1
40000dd4:	c2 37 be a2 	sth  %g1, [ %fp + -350 ]
40000dd8:	82 10 27 f5 	mov  0x7f5, %g1
40000ddc:	c2 37 be a4 	sth  %g1, [ %fp + -348 ]
40000de0:	82 10 2c 94 	mov  0xc94, %g1
40000de4:	c2 37 be a6 	sth  %g1, [ %fp + -346 ]
40000de8:	82 10 21 77 	mov  0x177, %g1
40000dec:	c2 37 be a8 	sth  %g1, [ %fp + -344 ]
40000df0:	82 10 29 f5 	mov  0x9f5, %g1
40000df4:	c2 37 be aa 	sth  %g1, [ %fp + -342 ]
40000df8:	82 10 28 2a 	mov  0x82a, %g1
40000dfc:	c2 37 be ac 	sth  %g1, [ %fp + -340 ]
40000e00:	82 10 26 6d 	mov  0x66d, %g1
40000e04:	c2 37 be ae 	sth  %g1, [ %fp + -338 ]
40000e08:	82 10 24 27 	mov  0x427, %g1
40000e0c:	c2 37 be b0 	sth  %g1, [ %fp + -336 ]
40000e10:	82 10 21 3f 	mov  0x13f, %g1
40000e14:	c2 37 be b2 	sth  %g1, [ %fp + -334 ]
40000e18:	82 10 2a d5 	mov  0xad5, %g1
40000e1c:	c2 37 be b4 	sth  %g1, [ %fp + -332 ]
40000e20:	82 10 22 f5 	mov  0x2f5, %g1
40000e24:	c2 37 be b6 	sth  %g1, [ %fp + -330 ]
40000e28:	82 10 28 33 	mov  0x833, %g1
40000e2c:	c2 37 be b8 	sth  %g1, [ %fp + -328 ]
40000e30:	82 10 22 31 	mov  0x231, %g1
40000e34:	c2 37 be ba 	sth  %g1, [ %fp + -326 ]
40000e38:	82 10 29 a2 	mov  0x9a2, %g1
40000e3c:	c2 37 be bc 	sth  %g1, [ %fp + -324 ]
40000e40:	82 10 2a 22 	mov  0xa22, %g1
40000e44:	c2 37 be be 	sth  %g1, [ %fp + -322 ]
40000e48:	82 10 2a f4 	mov  0xaf4, %g1
40000e4c:	c2 37 be c0 	sth  %g1, [ %fp + -320 ]
40000e50:	82 10 24 44 	mov  0x444, %g1
40000e54:	c2 37 be c2 	sth  %g1, [ %fp + -318 ]
40000e58:	82 10 21 93 	mov  0x193, %g1
40000e5c:	c2 37 be c4 	sth  %g1, [ %fp + -316 ]
40000e60:	82 10 24 02 	mov  0x402, %g1
40000e64:	c2 37 be c6 	sth  %g1, [ %fp + -314 ]
40000e68:	82 10 24 77 	mov  0x477, %g1
40000e6c:	c2 37 be c8 	sth  %g1, [ %fp + -312 ]
40000e70:	82 10 28 66 	mov  0x866, %g1
40000e74:	c2 37 be ca 	sth  %g1, [ %fp + -310 ]
40000e78:	82 10 2a d7 	mov  0xad7, %g1
40000e7c:	c2 37 be cc 	sth  %g1, [ %fp + -308 ]
40000e80:	82 10 23 76 	mov  0x376, %g1
40000e84:	c2 37 be ce 	sth  %g1, [ %fp + -306 ]
40000e88:	82 10 26 ba 	mov  0x6ba, %g1
40000e8c:	c2 37 be d0 	sth  %g1, [ %fp + -304 ]
40000e90:	82 10 24 bc 	mov  0x4bc, %g1
40000e94:	c2 37 be d2 	sth  %g1, [ %fp + -302 ]
40000e98:	82 10 27 52 	mov  0x752, %g1
40000e9c:	c2 37 be d4 	sth  %g1, [ %fp + -300 ]
40000ea0:	82 10 24 05 	mov  0x405, %g1
40000ea4:	c2 37 be d6 	sth  %g1, [ %fp + -298 ]
40000ea8:	82 10 28 3e 	mov  0x83e, %g1
40000eac:	c2 37 be d8 	sth  %g1, [ %fp + -296 ]
40000eb0:	82 10 2b 77 	mov  0xb77, %g1
40000eb4:	c2 37 be da 	sth  %g1, [ %fp + -294 ]
40000eb8:	82 10 23 75 	mov  0x375, %g1
40000ebc:	c2 37 be dc 	sth  %g1, [ %fp + -292 ]
40000ec0:	82 10 28 6a 	mov  0x86a, %g1
40000ec4:	c2 37 be de 	sth  %g1, [ %fp + -290 ]
40000ec8:	03 10 00 54 	sethi  %hi(0x40015000), %g1
40000ecc:	82 10 61 5a 	or  %g1, 0x15a, %g1	! 4001515a <__sparc_get_pc_thunk.l7+0x515a>
40000ed0:	86 07 bb e0 	add  %fp, -1056, %g3
40000ed4:	84 10 00 01 	mov  %g1, %g2
40000ed8:	82 10 22 00 	mov  0x200, %g1
40000edc:	90 10 00 03 	mov  %g3, %o0
40000ee0:	92 10 00 02 	mov  %g2, %o1
40000ee4:	94 10 00 01 	mov  %g1, %o2
40000ee8:	40 00 24 99 	call  4000a14c <__GI_memcpy>
40000eec:	01 00 00 00 	nop 
40000ef0:	03 10 00 54 	sethi  %hi(0x40015000), %g1
40000ef4:	90 10 60 30 	or  %g1, 0x30, %o0	! 40015030 <__sparc_get_pc_thunk.l7+0x5030>
40000ef8:	40 00 20 9e 	call  40009170 <cortos_printf>
40000efc:	01 00 00 00 	nop 
40000f00:	40 00 11 d2 	call  40005648 <__ajit_get_clock_time>
40000f04:	01 00 00 00 	nop 
40000f08:	d0 3f bf f8 	std  %o0, [ %fp + -8 ]
40000f0c:	84 07 bb e0 	add  %fp, -1056, %g2
40000f10:	82 07 bd e0 	add  %fp, -544, %g1
40000f14:	90 10 00 02 	mov  %g2, %o0
40000f18:	92 10 00 01 	mov  %g1, %o1
40000f1c:	40 00 1d fe 	call  40008714 <ntt_256>
40000f20:	01 00 00 00 	nop 
40000f24:	40 00 11 c9 	call  40005648 <__ajit_get_clock_time>
40000f28:	01 00 00 00 	nop 
40000f2c:	d0 3f bf f0 	std  %o0, [ %fp + -16 ]
40000f30:	03 10 00 54 	sethi  %hi(0x40015000), %g1
40000f34:	90 10 60 58 	or  %g1, 0x58, %o0	! 40015058 <__sparc_get_pc_thunk.l7+0x5058>
40000f38:	40 00 20 8e 	call  40009170 <cortos_printf>
40000f3c:	01 00 00 00 	nop 
40000f40:	f8 1f bf f0 	ldd  [ %fp + -16 ], %i4
40000f44:	c4 1f bf f8 	ldd  [ %fp + -8 ], %g2
40000f48:	86 a7 40 03 	subcc  %i5, %g3, %g3
40000f4c:	84 67 00 02 	subx  %i4, %g2, %g2
40000f50:	90 10 00 02 	mov  %g2, %o0
40000f54:	92 10 00 03 	mov  %g3, %o1
40000f58:	40 00 29 0d 	call  4000b38c <__floatundidf>
40000f5c:	01 00 00 00 	nop 
40000f60:	91 a0 00 20 	fmovs  %f0, %f8
40000f64:	93 a0 00 21 	fmovs  %f1, %f9
40000f68:	03 10 00 54 	sethi  %hi(0x40015000), %g1
40000f6c:	90 10 60 80 	or  %g1, 0x80, %o0	! 40015080 <__sparc_get_pc_thunk.l7+0x5080>
40000f70:	d1 3f bb d8 	std  %f8, [ %fp + -1064 ]
40000f74:	c4 1f bb d8 	ldd  [ %fp + -1064 ], %g2
40000f78:	92 10 00 02 	mov  %g2, %o1
40000f7c:	94 10 00 03 	mov  %g3, %o2
40000f80:	40 00 20 7c 	call  40009170 <cortos_printf>
40000f84:	01 00 00 00 	nop 
40000f88:	03 10 00 54 	sethi  %hi(0x40015000), %g1
40000f8c:	90 10 60 b0 	or  %g1, 0xb0, %o0	! 400150b0 <__sparc_get_pc_thunk.l7+0x50b0>
40000f90:	40 00 20 78 	call  40009170 <cortos_printf>
40000f94:	01 00 00 00 	nop 
40000f98:	40 00 11 ac 	call  40005648 <__ajit_get_clock_time>
40000f9c:	01 00 00 00 	nop 
40000fa0:	d0 3f bf e8 	std  %o0, [ %fp + -24 ]
40000fa4:	84 07 bb e0 	add  %fp, -1056, %g2
40000fa8:	82 07 bd e0 	add  %fp, -544, %g1
40000fac:	90 10 00 02 	mov  %g2, %o0
40000fb0:	92 10 00 01 	mov  %g1, %o1
40000fb4:	7f ff fe 46 	call  400008cc <ntt_top>
40000fb8:	01 00 00 00 	nop 
40000fbc:	40 00 11 a3 	call  40005648 <__ajit_get_clock_time>
40000fc0:	01 00 00 00 	nop 
40000fc4:	d0 3f bf e0 	std  %o0, [ %fp + -32 ]
40000fc8:	03 10 00 54 	sethi  %hi(0x40015000), %g1
40000fcc:	90 10 60 e8 	or  %g1, 0xe8, %o0	! 400150e8 <__sparc_get_pc_thunk.l7+0x50e8>
40000fd0:	40 00 20 68 	call  40009170 <cortos_printf>
40000fd4:	01 00 00 00 	nop 
40000fd8:	f8 1f bf e0 	ldd  [ %fp + -32 ], %i4
40000fdc:	c4 1f bf e8 	ldd  [ %fp + -24 ], %g2
40000fe0:	86 a7 40 03 	subcc  %i5, %g3, %g3
40000fe4:	84 67 00 02 	subx  %i4, %g2, %g2
40000fe8:	90 10 00 02 	mov  %g2, %o0
40000fec:	92 10 00 03 	mov  %g3, %o1
40000ff0:	40 00 28 e7 	call  4000b38c <__floatundidf>
40000ff4:	01 00 00 00 	nop 
40000ff8:	91 a0 00 20 	fmovs  %f0, %f8
40000ffc:	93 a0 00 21 	fmovs  %f1, %f9
40001000:	03 10 00 54 	sethi  %hi(0x40015000), %g1
40001004:	90 10 60 f0 	or  %g1, 0xf0, %o0	! 400150f0 <__sparc_get_pc_thunk.l7+0x50f0>
40001008:	d1 3f bb d8 	std  %f8, [ %fp + -1064 ]
4000100c:	c4 1f bb d8 	ldd  [ %fp + -1064 ], %g2
40001010:	92 10 00 02 	mov  %g2, %o1
40001014:	94 10 00 03 	mov  %g3, %o2
40001018:	40 00 20 56 	call  40009170 <cortos_printf>
4000101c:	01 00 00 00 	nop 
40001020:	03 10 00 54 	sethi  %hi(0x40015000), %g1
40001024:	90 10 61 18 	or  %g1, 0x118, %o0	! 40015118 <__sparc_get_pc_thunk.l7+0x5118>
40001028:	40 00 20 52 	call  40009170 <cortos_printf>
4000102c:	01 00 00 00 	nop 
40001030:	03 10 00 54 	sethi  %hi(0x40015000), %g1
40001034:	90 10 61 38 	or  %g1, 0x138, %o0	! 40015138 <__sparc_get_pc_thunk.l7+0x5138>
40001038:	40 00 20 4e 	call  40009170 <cortos_printf>
4000103c:	01 00 00 00 	nop 
40001040:	03 10 00 58 	sethi  %hi(0x40016000), %g1
40001044:	90 10 60 50 	or  %g1, 0x50, %o0	! 40016050 <tc>
40001048:	92 10 20 00 	clr  %o1
4000104c:	94 10 20 00 	clr  %o2
40001050:	40 00 1a 47 	call  4000796c <scheduleChannelJob>
40001054:	01 00 00 00 	nop 
40001058:	82 10 20 01 	mov  1, %g1	! 1 <__DYNAMIC+0x1>
4000105c:	82 08 60 ff 	and  %g1, 0xff, %g1
40001060:	b0 10 00 01 	mov  %g1, %i0
40001064:	81 e8 00 00 	restore 
40001068:	81 c3 e0 08 	retl 
4000106c:	01 00 00 00 	nop 

40001070 <main_01>:
40001070:	9d e3 bf 98 	save  %sp, -104, %sp
40001074:	03 10 00 54 	sethi  %hi(0x40015000), %g1
40001078:	90 10 63 60 	or  %g1, 0x360, %o0	! 40015360 <__sparc_get_pc_thunk.l7+0x5360>
4000107c:	40 00 20 3d 	call  40009170 <cortos_printf>
40001080:	01 00 00 00 	nop 
40001084:	01 00 00 00 	nop 
40001088:	84 07 bf fc 	add  %fp, -4, %g2
4000108c:	82 07 bf f8 	add  %fp, -8, %g1
40001090:	07 10 00 58 	sethi  %hi(0x40016000), %g3
40001094:	90 10 e0 50 	or  %g3, 0x50, %o0	! 40016050 <tc>
40001098:	92 10 00 02 	mov  %g2, %o1
4000109c:	94 10 00 01 	mov  %g1, %o2
400010a0:	40 00 1a bb 	call  40007b8c <getChannelJob>
400010a4:	01 00 00 00 	nop 
400010a8:	82 10 00 08 	mov  %o0, %g1
400010ac:	80 a0 60 00 	cmp  %g1, 0
400010b0:	12 bf ff f6 	bne  40001088 <main_01+0x18>
400010b4:	01 00 00 00 	nop 
400010b8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400010bc:	80 a0 60 00 	cmp  %g1, 0
400010c0:	02 80 00 10 	be  40001100 <main_01+0x90>
400010c4:	01 00 00 00 	nop 
400010c8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400010cc:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
400010d0:	90 10 00 02 	mov  %g2, %o0
400010d4:	9f c0 40 00 	call  %g1
400010d8:	01 00 00 00 	nop 
400010dc:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
400010e0:	05 10 00 58 	sethi  %hi(0x40016000), %g2
400010e4:	90 10 a0 50 	or  %g2, 0x50, %o0	! 40016050 <tc>
400010e8:	92 10 00 01 	mov  %g1, %o1
400010ec:	40 00 1a 50 	call  40007a2c <setChannelResponse>
400010f0:	01 00 00 00 	nop 
400010f4:	01 00 00 00 	nop 
400010f8:	10 bf ff e3 	b  40001084 <main_01+0x14>
400010fc:	01 00 00 00 	nop 
40001100:	01 00 00 00 	nop 
40001104:	82 10 20 01 	mov  1, %g1	! 1 <__DYNAMIC+0x1>
40001108:	82 08 60 ff 	and  %g1, 0xff, %g1
4000110c:	b0 10 00 01 	mov  %g1, %i0
40001110:	81 e8 00 00 	restore 
40001114:	81 c3 e0 08 	retl 
40001118:	01 00 00 00 	nop 
4000111c:	40 00 3b 88 	call  4000ff3c <SW_trap_0xf3+0xc>
40001120:	40 00 3b d8 	call  40010080 <__sparc_get_pc_thunk.l7+0x80>
40001124:	40 00 3b d8 	call  40010084 <__sparc_get_pc_thunk.l7+0x84>
40001128:	40 00 3b b0 	call  4000ffe8 <SW_trap_0xfe+0x8>
4000112c:	40 00 3b d8 	call  4001008c <__sparc_get_pc_thunk.l7+0x8c>
40001130:	40 00 3b d8 	call  40010090 <__sparc_get_pc_thunk.l7+0x90>
40001134:	40 00 3b d8 	call  40010094 <__sparc_get_pc_thunk.l7+0x94>
40001138:	40 00 3b d8 	call  40010098 <__sparc_get_pc_thunk.l7+0x98>
4000113c:	40 00 3b d8 	call  4001009c <__sparc_get_pc_thunk.l7+0x9c>
40001140:	40 00 3b d8 	call  400100a0 <__sparc_get_pc_thunk.l7+0xa0>
40001144:	40 00 3b d8 	call  400100a4 <__sparc_get_pc_thunk.l7+0xa4>
40001148:	40 00 3b 60 	call  4000fec8 <SW_trap_0xec+0x8>
4000114c:	40 00 3b d8 	call  400100ac <__sparc_get_pc_thunk.l7+0xac>
40001150:	40 00 3b 38 	call  4000fe30 <SW_trap_0xe3>
40001154:	40 00 3b d8 	call  400100b4 <__sparc_get_pc_thunk.l7+0xb4>
40001158:	40 00 3b d8 	call  400100b8 <__sparc_get_pc_thunk.l7+0xb8>
4000115c:	40 00 3b 10 	call  4000fd9c <SW_trap_0xd9+0xc>
40001160:	40 00 4a fc 	call  40013d50 <__sparc_get_pc_thunk.l7+0x3d50>
40001164:	40 00 4c 4c 	call  40014294 <__sparc_get_pc_thunk.l7+0x4294>
40001168:	40 00 4c 4c 	call  40014298 <__sparc_get_pc_thunk.l7+0x4298>
4000116c:	40 00 4c 4c 	call  4001429c <__sparc_get_pc_thunk.l7+0x429c>
40001170:	40 00 4c 4c 	call  400142a0 <__sparc_get_pc_thunk.l7+0x42a0>
40001174:	40 00 4c 4c 	call  400142a4 <__sparc_get_pc_thunk.l7+0x42a4>
40001178:	40 00 4c 4c 	call  400142a8 <__sparc_get_pc_thunk.l7+0x42a8>
4000117c:	40 00 4c 4c 	call  400142ac <__sparc_get_pc_thunk.l7+0x42ac>
40001180:	40 00 4c 4c 	call  400142b0 <__sparc_get_pc_thunk.l7+0x42b0>
40001184:	40 00 4c 4c 	call  400142b4 <__sparc_get_pc_thunk.l7+0x42b4>
40001188:	40 00 4c 4c 	call  400142b8 <__sparc_get_pc_thunk.l7+0x42b8>
4000118c:	40 00 4c 4c 	call  400142bc <__sparc_get_pc_thunk.l7+0x42bc>
40001190:	40 00 4c 4c 	call  400142c0 <__sparc_get_pc_thunk.l7+0x42c0>
40001194:	40 00 4c 4c 	call  400142c4 <__sparc_get_pc_thunk.l7+0x42c4>
40001198:	40 00 4c 4c 	call  400142c8 <__sparc_get_pc_thunk.l7+0x42c8>
4000119c:	40 00 4c 4c 	call  400142cc <__sparc_get_pc_thunk.l7+0x42cc>
400011a0:	40 00 4c 4c 	call  400142d0 <__sparc_get_pc_thunk.l7+0x42d0>
400011a4:	40 00 4c 4c 	call  400142d4 <__sparc_get_pc_thunk.l7+0x42d4>
400011a8:	40 00 4c 4c 	call  400142d8 <__sparc_get_pc_thunk.l7+0x42d8>
400011ac:	40 00 4c 4c 	call  400142dc <__sparc_get_pc_thunk.l7+0x42dc>
400011b0:	40 00 4c 4c 	call  400142e0 <__sparc_get_pc_thunk.l7+0x42e0>
400011b4:	40 00 4c 4c 	call  400142e4 <__sparc_get_pc_thunk.l7+0x42e4>
400011b8:	40 00 4c 4c 	call  400142e8 <__sparc_get_pc_thunk.l7+0x42e8>
400011bc:	40 00 4c 4c 	call  400142ec <__sparc_get_pc_thunk.l7+0x42ec>
400011c0:	40 00 4c 4c 	call  400142f0 <__sparc_get_pc_thunk.l7+0x42f0>
400011c4:	40 00 4c 4c 	call  400142f4 <__sparc_get_pc_thunk.l7+0x42f4>
400011c8:	40 00 4c 4c 	call  400142f8 <__sparc_get_pc_thunk.l7+0x42f8>
400011cc:	40 00 4c 4c 	call  400142fc <__sparc_get_pc_thunk.l7+0x42fc>
400011d0:	40 00 4c 4c 	call  40014300 <__sparc_get_pc_thunk.l7+0x4300>
400011d4:	40 00 4c 4c 	call  40014304 <__sparc_get_pc_thunk.l7+0x4304>
400011d8:	40 00 4c 4c 	call  40014308 <__sparc_get_pc_thunk.l7+0x4308>
400011dc:	40 00 4c 4c 	call  4001430c <__sparc_get_pc_thunk.l7+0x430c>
400011e0:	40 00 46 38 	call  40012ac0 <__sparc_get_pc_thunk.l7+0x2ac0>
400011e4:	40 00 45 98 	call  40012844 <__sparc_get_pc_thunk.l7+0x2844>
400011e8:	40 00 46 38 	call  40012ac8 <__sparc_get_pc_thunk.l7+0x2ac8>
400011ec:	40 00 4c 4c 	call  4001431c <__sparc_get_pc_thunk.l7+0x431c>
400011f0:	40 00 4c 4c 	call  40014320 <__sparc_get_pc_thunk.l7+0x4320>
400011f4:	40 00 4c 4c 	call  40014324 <__sparc_get_pc_thunk.l7+0x4324>
400011f8:	40 00 4c 4c 	call  40014328 <__sparc_get_pc_thunk.l7+0x4328>
400011fc:	40 00 4c 4c 	call  4001432c <__sparc_get_pc_thunk.l7+0x432c>
40001200:	40 00 4c 4c 	call  40014330 <__sparc_get_pc_thunk.l7+0x4330>
40001204:	40 00 4c 4c 	call  40014334 <__sparc_get_pc_thunk.l7+0x4334>
40001208:	40 00 4c 4c 	call  40014338 <__sparc_get_pc_thunk.l7+0x4338>
4000120c:	40 00 4c 4c 	call  4001433c <__sparc_get_pc_thunk.l7+0x433c>
40001210:	40 00 4c 4c 	call  40014340 <__sparc_get_pc_thunk.l7+0x4340>
40001214:	40 00 4c 4c 	call  40014344 <__sparc_get_pc_thunk.l7+0x4344>
40001218:	40 00 4c 4c 	call  40014348 <__sparc_get_pc_thunk.l7+0x4348>
4000121c:	40 00 4c 4c 	call  4001434c <__sparc_get_pc_thunk.l7+0x434c>
40001220:	40 00 4c 4c 	call  40014350 <__sparc_get_pc_thunk.l7+0x4350>
40001224:	40 00 4c 4c 	call  40014354 <__sparc_get_pc_thunk.l7+0x4354>
40001228:	40 00 4c 4c 	call  40014358 <__sparc_get_pc_thunk.l7+0x4358>
4000122c:	40 00 3f bc 	call  4001111c <__sparc_get_pc_thunk.l7+0x111c>
40001230:	40 00 4c 4c 	call  40014360 <__sparc_get_pc_thunk.l7+0x4360>
40001234:	40 00 4c 4c 	call  40014364 <__sparc_get_pc_thunk.l7+0x4364>
40001238:	40 00 4c 4c 	call  40014368 <__sparc_get_pc_thunk.l7+0x4368>
4000123c:	40 00 4c 4c 	call  4001436c <__sparc_get_pc_thunk.l7+0x436c>
40001240:	40 00 4c 4c 	call  40014370 <__sparc_get_pc_thunk.l7+0x4370>
40001244:	40 00 4c 4c 	call  40014374 <__sparc_get_pc_thunk.l7+0x4374>
40001248:	40 00 4c 4c 	call  40014378 <__sparc_get_pc_thunk.l7+0x4378>
4000124c:	40 00 4c 4c 	call  4001437c <__sparc_get_pc_thunk.l7+0x437c>
40001250:	40 00 4c 4c 	call  40014380 <__sparc_get_pc_thunk.l7+0x4380>
40001254:	40 00 3f bc 	call  40011144 <__sparc_get_pc_thunk.l7+0x1144>
40001258:	40 00 47 40 	call  40012f58 <__sparc_get_pc_thunk.l7+0x2f58>
4000125c:	40 00 3f bc 	call  4001114c <__sparc_get_pc_thunk.l7+0x114c>
40001260:	40 00 46 38 	call  40012b40 <__sparc_get_pc_thunk.l7+0x2b40>
40001264:	40 00 45 98 	call  400128c4 <__sparc_get_pc_thunk.l7+0x28c4>
40001268:	40 00 46 38 	call  40012b48 <__sparc_get_pc_thunk.l7+0x2b48>
4000126c:	40 00 4c 4c 	call  4001439c <__sparc_get_pc_thunk.l7+0x439c>
40001270:	40 00 3f bc 	call  40011160 <__sparc_get_pc_thunk.l7+0x1160>
40001274:	40 00 4c 4c 	call  400143a4 <__sparc_get_pc_thunk.l7+0x43a4>
40001278:	40 00 4c 4c 	call  400143a8 <__sparc_get_pc_thunk.l7+0x43a8>
4000127c:	40 00 4c 4c 	call  400143ac <__sparc_get_pc_thunk.l7+0x43ac>
40001280:	40 00 4c 4c 	call  400143b0 <__sparc_get_pc_thunk.l7+0x43b0>
40001284:	40 00 4b 20 	call  40013f04 <__sparc_get_pc_thunk.l7+0x3f04>
40001288:	40 00 3f bc 	call  40011178 <__sparc_get_pc_thunk.l7+0x1178>
4000128c:	40 00 4a 40 	call  40013b8c <__sparc_get_pc_thunk.l7+0x3b8c>
40001290:	40 00 4c 4c 	call  400143c0 <__sparc_get_pc_thunk.l7+0x43c0>
40001294:	40 00 4c 4c 	call  400143c4 <__sparc_get_pc_thunk.l7+0x43c4>
40001298:	40 00 48 38 	call  40013378 <__sparc_get_pc_thunk.l7+0x3378>
4000129c:	40 00 4c 4c 	call  400143cc <__sparc_get_pc_thunk.l7+0x43cc>
400012a0:	40 00 3f bc 	call  40011190 <__sparc_get_pc_thunk.l7+0x1190>
400012a4:	40 00 4c 4c 	call  400143d4 <__sparc_get_pc_thunk.l7+0x43d4>
400012a8:	40 00 4c 4c 	call  400143d8 <__sparc_get_pc_thunk.l7+0x43d8>
400012ac:	40 00 3f bc 	call  4001119c <__sparc_get_pc_thunk.l7+0x119c>
400012b0:	40 00 3e b4 	call  40010d80 <__sparc_get_pc_thunk.l7+0xd80>
400012b4:	40 00 3f 68 	call  40011054 <__sparc_get_pc_thunk.l7+0x1054>
400012b8:	40 00 3f 28 	call  40010f58 <__sparc_get_pc_thunk.l7+0xf58>
400012bc:	40 00 3f 68 	call  4001105c <__sparc_get_pc_thunk.l7+0x105c>
400012c0:	40 00 3e 60 	call  40010c40 <__sparc_get_pc_thunk.l7+0xc40>
400012c4:	40 00 3f 68 	call  40011064 <__sparc_get_pc_thunk.l7+0x1064>
400012c8:	40 00 3f 68 	call  40011068 <__sparc_get_pc_thunk.l7+0x1068>
400012cc:	40 00 3f 68 	call  4001106c <__sparc_get_pc_thunk.l7+0x106c>
400012d0:	40 00 3f 68 	call  40011070 <__sparc_get_pc_thunk.l7+0x1070>
400012d4:	40 00 3f 68 	call  40011074 <__sparc_get_pc_thunk.l7+0x1074>
400012d8:	40 00 3f 68 	call  40011078 <__sparc_get_pc_thunk.l7+0x1078>
400012dc:	40 00 3f 68 	call  4001107c <__sparc_get_pc_thunk.l7+0x107c>
400012e0:	40 00 3f 08 	call  40010f00 <__sparc_get_pc_thunk.l7+0xf00>
400012e4:	40 00 3f 68 	call  40011084 <__sparc_get_pc_thunk.l7+0x1084>
400012e8:	40 00 3f 68 	call  40011088 <__sparc_get_pc_thunk.l7+0x1088>
400012ec:	40 00 3f 68 	call  4001108c <__sparc_get_pc_thunk.l7+0x108c>
400012f0:	40 00 3f 68 	call  40011090 <__sparc_get_pc_thunk.l7+0x1090>
400012f4:	40 00 3f 68 	call  40011094 <__sparc_get_pc_thunk.l7+0x1094>
400012f8:	40 00 3f 48 	call  40011018 <__sparc_get_pc_thunk.l7+0x1018>

400012fc <get_bit_access>:
400012fc:	9d e3 bf 90 	save  %sp, -112, %sp
40001300:	c2 07 a0 40 	ld  [ %fp + 0x40 ], %g1
40001304:	f0 3f bf f0 	std  %i0, [ %fp + -16 ]
40001308:	d1 1f bf f0 	ldd  [ %fp + -16 ], %f8
4000130c:	d1 3f bf f8 	std  %f8, [ %fp + -8 ]
40001310:	c4 1f bf f8 	ldd  [ %fp + -8 ], %g2
40001314:	c4 38 40 00 	std  %g2, [ %g1 ]
40001318:	b0 10 00 01 	mov  %g1, %i0
4000131c:	81 e8 00 00 	restore 
40001320:	81 c3 e0 0c 	jmp  %o7 + 0xc
40001324:	01 00 00 00 	nop 

40001328 <get_sign_bit>:
40001328:	9d e3 bf 90 	save  %sp, -112, %sp
4000132c:	f0 3f bf f0 	std  %i0, [ %fp + -16 ]
40001330:	82 07 bf f8 	add  %fp, -8, %g1
40001334:	c2 23 a0 40 	st  %g1, [ %sp + 0x40 ]
40001338:	d0 1f bf f0 	ldd  [ %fp + -16 ], %o0
4000133c:	7f ff ff f0 	call  400012fc <get_bit_access>
40001340:	01 00 00 00 	nop 
40001344:	00 00 00 08 	unimp  0x8
40001348:	c4 1f bf f8 	ldd  [ %fp + -8 ], %g2
4000134c:	bb 30 a0 1f 	srl  %g2, 0x1f, %i5
40001350:	b8 10 20 00 	clr  %i4
40001354:	82 10 00 1d 	mov  %i5, %g1
40001358:	b0 10 00 01 	mov  %g1, %i0
4000135c:	81 e8 00 00 	restore 
40001360:	81 c3 e0 08 	retl 
40001364:	01 00 00 00 	nop 

40001368 <get_exp2>:
40001368:	9d e3 bf a0 	save  %sp, -96, %sp
4000136c:	82 10 00 18 	mov  %i0, %g1
40001370:	f8 18 40 00 	ldd  [ %g1 ], %i4
40001374:	87 37 20 14 	srl  %i4, 0x14, %g3
40001378:	84 10 20 00 	clr  %g2
4000137c:	82 10 00 03 	mov  %g3, %g1
40001380:	82 08 67 ff 	and  %g1, 0x7ff, %g1
40001384:	82 00 7c 01 	add  %g1, -1023, %g1
40001388:	b0 10 00 01 	mov  %g1, %i0
4000138c:	81 e8 00 00 	restore 
40001390:	81 c3 e0 08 	retl 
40001394:	01 00 00 00 	nop 

40001398 <putchar_via_gadget>:
40001398:	9d e3 bf 98 	save  %sp, -104, %sp
4000139c:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
400013a0:	82 10 00 19 	mov  %i1, %g1
400013a4:	c2 2f a0 48 	stb  %g1, [ %fp + 0x48 ]
400013a8:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400013ac:	c2 00 60 0c 	ld  [ %g1 + 0xc ], %g1
400013b0:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400013b4:	84 00 60 01 	add  %g1, 1, %g2
400013b8:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400013bc:	c4 20 60 0c 	st  %g2, [ %g1 + 0xc ]
400013c0:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400013c4:	c4 00 60 10 	ld  [ %g1 + 0x10 ], %g2
400013c8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400013cc:	80 a0 80 01 	cmp  %g2, %g1
400013d0:	08 80 00 1c 	bleu  40001440 <putchar_via_gadget+0xa8>
400013d4:	01 00 00 00 	nop 
400013d8:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400013dc:	c2 00 40 00 	ld  [ %g1 ], %g1
400013e0:	80 a0 60 00 	cmp  %g1, 0
400013e4:	02 80 00 0f 	be  40001420 <putchar_via_gadget+0x88>
400013e8:	01 00 00 00 	nop 
400013ec:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400013f0:	c2 00 40 00 	ld  [ %g1 ], %g1
400013f4:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
400013f8:	c4 00 a0 04 	ld  [ %g2 + 4 ], %g2
400013fc:	c6 0f a0 48 	ldub  [ %fp + 0x48 ], %g3
40001400:	87 28 e0 18 	sll  %g3, 0x18, %g3
40001404:	87 38 e0 18 	sra  %g3, 0x18, %g3
40001408:	90 10 00 03 	mov  %g3, %o0
4000140c:	92 10 00 02 	mov  %g2, %o1
40001410:	9f c0 40 00 	call  %g1
40001414:	01 00 00 00 	nop 
40001418:	10 80 00 0b 	b  40001444 <putchar_via_gadget+0xac>
4000141c:	01 00 00 00 	nop 
40001420:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40001424:	c4 00 60 08 	ld  [ %g1 + 8 ], %g2
40001428:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4000142c:	82 00 80 01 	add  %g2, %g1, %g1
40001430:	c4 0f a0 48 	ldub  [ %fp + 0x48 ], %g2
40001434:	c4 28 40 00 	stb  %g2, [ %g1 ]
40001438:	10 80 00 03 	b  40001444 <putchar_via_gadget+0xac>
4000143c:	01 00 00 00 	nop 
40001440:	01 00 00 00 	nop 
40001444:	81 e8 00 00 	restore 
40001448:	81 c3 e0 08 	retl 
4000144c:	01 00 00 00 	nop 

40001450 <append_termination_with_gadget>:
40001450:	9d e3 bf 98 	save  %sp, -104, %sp
40001454:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40001458:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
4000145c:	c2 00 40 00 	ld  [ %g1 ], %g1
40001460:	80 a0 60 00 	cmp  %g1, 0
40001464:	12 80 00 22 	bne  400014ec <append_termination_with_gadget+0x9c>
40001468:	01 00 00 00 	nop 
4000146c:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40001470:	c2 00 60 10 	ld  [ %g1 + 0x10 ], %g1
40001474:	80 a0 60 00 	cmp  %g1, 0
40001478:	02 80 00 1d 	be  400014ec <append_termination_with_gadget+0x9c>
4000147c:	01 00 00 00 	nop 
40001480:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40001484:	c2 00 60 08 	ld  [ %g1 + 8 ], %g1
40001488:	80 a0 60 00 	cmp  %g1, 0
4000148c:	02 80 00 1b 	be  400014f8 <append_termination_with_gadget+0xa8>
40001490:	01 00 00 00 	nop 
40001494:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40001498:	c4 00 60 0c 	ld  [ %g1 + 0xc ], %g2
4000149c:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400014a0:	c2 00 60 10 	ld  [ %g1 + 0x10 ], %g1
400014a4:	80 a0 80 01 	cmp  %g2, %g1
400014a8:	1a 80 00 06 	bcc  400014c0 <append_termination_with_gadget+0x70>
400014ac:	01 00 00 00 	nop 
400014b0:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400014b4:	c2 00 60 0c 	ld  [ %g1 + 0xc ], %g1
400014b8:	10 80 00 05 	b  400014cc <append_termination_with_gadget+0x7c>
400014bc:	01 00 00 00 	nop 
400014c0:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400014c4:	c2 00 60 10 	ld  [ %g1 + 0x10 ], %g1
400014c8:	82 00 7f ff 	add  %g1, -1, %g1
400014cc:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400014d0:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400014d4:	c4 00 60 08 	ld  [ %g1 + 8 ], %g2
400014d8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400014dc:	82 00 80 01 	add  %g2, %g1, %g1
400014e0:	c0 28 40 00 	clrb  [ %g1 ]
400014e4:	10 80 00 06 	b  400014fc <append_termination_with_gadget+0xac>
400014e8:	01 00 00 00 	nop 
400014ec:	01 00 00 00 	nop 
400014f0:	10 80 00 03 	b  400014fc <append_termination_with_gadget+0xac>
400014f4:	01 00 00 00 	nop 
400014f8:	01 00 00 00 	nop 
400014fc:	81 e8 00 00 	restore 
40001500:	81 c3 e0 08 	retl 
40001504:	01 00 00 00 	nop 

40001508 <putchar_wrapper>:
40001508:	9d e3 bf 98 	save  %sp, -104, %sp
4000150c:	82 10 00 18 	mov  %i0, %g1
40001510:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40001514:	c2 2f a0 44 	stb  %g1, [ %fp + 0x44 ]
40001518:	10 80 00 03 	b  40001524 <putchar_wrapper+0x1c>
4000151c:	01 00 00 00 	nop 
40001520:	01 00 00 00 	nop 
40001524:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
40001528:	83 28 60 18 	sll  %g1, 0x18, %g1
4000152c:	83 38 60 18 	sra  %g1, 0x18, %g1
40001530:	90 10 00 01 	mov  %g1, %o0
40001534:	40 00 12 d8 	call  40006094 <__ajit_serial_putchar_via_vmap__>
40001538:	01 00 00 00 	nop 
4000153c:	d0 27 bf fc 	st  %o0, [ %fp + -4 ]
40001540:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40001544:	80 a0 60 00 	cmp  %g1, 0
40001548:	02 bf ff f6 	be  40001520 <putchar_wrapper+0x18>
4000154c:	01 00 00 00 	nop 
40001550:	01 00 00 00 	nop 
40001554:	10 80 00 03 	b  40001560 <putchar_wrapper+0x58>
40001558:	01 00 00 00 	nop 
4000155c:	01 00 00 00 	nop 
40001560:	c0 27 bf f8 	clr  [ %fp + -8 ]
40001564:	40 00 12 a1 	call  40005fe8 <__ajit_read_serial_control_register_via_vmap__>
40001568:	01 00 00 00 	nop 
4000156c:	d0 27 bf f8 	st  %o0, [ %fp + -8 ]
40001570:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40001574:	82 08 60 08 	and  %g1, 8, %g1
40001578:	80 a0 60 00 	cmp  %g1, 0
4000157c:	02 80 00 07 	be  40001598 <putchar_wrapper+0x90>
40001580:	01 00 00 00 	nop 
40001584:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40001588:	82 08 60 01 	and  %g1, 1, %g1
4000158c:	80 a0 60 00 	cmp  %g1, 0
40001590:	12 bf ff f3 	bne  4000155c <putchar_wrapper+0x54>
40001594:	01 00 00 00 	nop 
40001598:	81 e8 00 00 	restore 
4000159c:	81 c3 e0 08 	retl 
400015a0:	01 00 00 00 	nop 

400015a4 <uart_send_char>:
400015a4:	9d e3 bf a0 	save  %sp, -96, %sp
400015a8:	82 10 00 18 	mov  %i0, %g1
400015ac:	c2 2f a0 44 	stb  %g1, [ %fp + 0x44 ]
400015b0:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
400015b4:	83 28 60 18 	sll  %g1, 0x18, %g1
400015b8:	83 38 60 18 	sra  %g1, 0x18, %g1
400015bc:	90 10 00 01 	mov  %g1, %o0
400015c0:	92 10 20 00 	clr  %o1
400015c4:	7f ff ff d1 	call  40001508 <putchar_wrapper>
400015c8:	01 00 00 00 	nop 
400015cc:	81 e8 00 00 	restore 
400015d0:	81 c3 e0 08 	retl 
400015d4:	01 00 00 00 	nop 

400015d8 <discarding_gadget>:
400015d8:	9d e3 bf 88 	save  %sp, -120, %sp
400015dc:	c2 07 a0 40 	ld  [ %fp + 0x40 ], %g1
400015e0:	c0 27 bf ec 	clr  [ %fp + -20 ]
400015e4:	c0 27 bf f0 	clr  [ %fp + -16 ]
400015e8:	c0 27 bf f4 	clr  [ %fp + -12 ]
400015ec:	c0 27 bf f8 	clr  [ %fp + -8 ]
400015f0:	c0 27 bf fc 	clr  [ %fp + -4 ]
400015f4:	c4 07 bf ec 	ld  [ %fp + -20 ], %g2
400015f8:	c4 20 40 00 	st  %g2, [ %g1 ]
400015fc:	c4 07 bf f0 	ld  [ %fp + -16 ], %g2
40001600:	c4 20 60 04 	st  %g2, [ %g1 + 4 ]
40001604:	c4 07 bf f4 	ld  [ %fp + -12 ], %g2
40001608:	c4 20 60 08 	st  %g2, [ %g1 + 8 ]
4000160c:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
40001610:	c4 20 60 0c 	st  %g2, [ %g1 + 0xc ]
40001614:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40001618:	c4 20 60 10 	st  %g2, [ %g1 + 0x10 ]
4000161c:	b0 10 00 01 	mov  %g1, %i0
40001620:	81 e8 00 00 	restore 
40001624:	81 c3 e0 0c 	jmp  %o7 + 0xc
40001628:	01 00 00 00 	nop 

4000162c <buffer_gadget>:
4000162c:	9d e3 bf 88 	save  %sp, -120, %sp
40001630:	fa 07 a0 40 	ld  [ %fp + 0x40 ], %i5
40001634:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40001638:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
4000163c:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40001640:	80 a0 60 00 	cmp  %g1, 0
40001644:	06 80 00 05 	bl  40001658 <buffer_gadget+0x2c>
40001648:	01 00 00 00 	nop 
4000164c:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40001650:	10 80 00 04 	b  40001660 <buffer_gadget+0x34>
40001654:	01 00 00 00 	nop 
40001658:	03 1f ff ff 	sethi  %hi(0x7ffffc00), %g1
4000165c:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! 7fffffff <ajit_global_sw_trap_handlers+0x3ffe9d8f>
40001660:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40001664:	82 07 bf e8 	add  %fp, -24, %g1
40001668:	c2 23 a0 40 	st  %g1, [ %sp + 0x40 ]
4000166c:	7f ff ff db 	call  400015d8 <discarding_gadget>
40001670:	01 00 00 00 	nop 
40001674:	00 00 00 14 	unimp  0x14
40001678:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
4000167c:	80 a0 60 00 	cmp  %g1, 0
40001680:	02 80 00 06 	be  40001698 <buffer_gadget+0x6c>
40001684:	01 00 00 00 	nop 
40001688:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
4000168c:	c2 27 bf f0 	st  %g1, [ %fp + -16 ]
40001690:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40001694:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
40001698:	c2 07 bf e8 	ld  [ %fp + -24 ], %g1
4000169c:	c2 27 40 00 	st  %g1, [ %i5 ]
400016a0:	c2 07 bf ec 	ld  [ %fp + -20 ], %g1
400016a4:	c2 27 60 04 	st  %g1, [ %i5 + 4 ]
400016a8:	c2 07 bf f0 	ld  [ %fp + -16 ], %g1
400016ac:	c2 27 60 08 	st  %g1, [ %i5 + 8 ]
400016b0:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
400016b4:	c2 27 60 0c 	st  %g1, [ %i5 + 0xc ]
400016b8:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
400016bc:	c2 27 60 10 	st  %g1, [ %i5 + 0x10 ]
400016c0:	b0 10 00 1d 	mov  %i5, %i0
400016c4:	81 e8 00 00 	restore 
400016c8:	81 c3 e0 0c 	jmp  %o7 + 0xc
400016cc:	01 00 00 00 	nop 

400016d0 <function_gadget>:
400016d0:	9d e3 bf 88 	save  %sp, -120, %sp
400016d4:	fa 07 a0 40 	ld  [ %fp + 0x40 ], %i5
400016d8:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
400016dc:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
400016e0:	82 07 bf ec 	add  %fp, -20, %g1
400016e4:	c2 23 a0 40 	st  %g1, [ %sp + 0x40 ]
400016e8:	7f ff ff bc 	call  400015d8 <discarding_gadget>
400016ec:	01 00 00 00 	nop 
400016f0:	00 00 00 14 	unimp  0x14
400016f4:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400016f8:	c2 27 bf ec 	st  %g1, [ %fp + -20 ]
400016fc:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40001700:	c2 27 bf f0 	st  %g1, [ %fp + -16 ]
40001704:	03 1f ff ff 	sethi  %hi(0x7ffffc00), %g1
40001708:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! 7fffffff <ajit_global_sw_trap_handlers+0x3ffe9d8f>
4000170c:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40001710:	c2 07 bf ec 	ld  [ %fp + -20 ], %g1
40001714:	c2 27 40 00 	st  %g1, [ %i5 ]
40001718:	c2 07 bf f0 	ld  [ %fp + -16 ], %g1
4000171c:	c2 27 60 04 	st  %g1, [ %i5 + 4 ]
40001720:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40001724:	c2 27 60 08 	st  %g1, [ %i5 + 8 ]
40001728:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4000172c:	c2 27 60 0c 	st  %g1, [ %i5 + 0xc ]
40001730:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40001734:	c2 27 60 10 	st  %g1, [ %i5 + 0x10 ]
40001738:	b0 10 00 1d 	mov  %i5, %i0
4000173c:	81 e8 00 00 	restore 
40001740:	81 c3 e0 0c 	jmp  %o7 + 0xc
40001744:	01 00 00 00 	nop 

40001748 <extern_putchar_gadget>:
40001748:	9d e3 bf a0 	save  %sp, -96, %sp
4000174c:	fa 07 a0 40 	ld  [ %fp + 0x40 ], %i5
40001750:	fa 23 a0 40 	st  %i5, [ %sp + 0x40 ]
40001754:	03 10 00 05 	sethi  %hi(0x40001400), %g1
40001758:	90 10 61 08 	or  %g1, 0x108, %o0	! 40001508 <putchar_wrapper>
4000175c:	92 10 20 00 	clr  %o1
40001760:	7f ff ff dc 	call  400016d0 <function_gadget>
40001764:	01 00 00 00 	nop 
40001768:	00 00 00 14 	unimp  0x14
4000176c:	b0 10 00 1d 	mov  %i5, %i0
40001770:	81 e8 00 00 	restore 
40001774:	81 c3 e0 0c 	jmp  %o7 + 0xc
40001778:	01 00 00 00 	nop 

4000177c <strnlen_s_>:
4000177c:	9d e3 bf 98 	save  %sp, -104, %sp
40001780:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40001784:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40001788:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
4000178c:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40001790:	10 80 00 05 	b  400017a4 <strnlen_s_+0x28>
40001794:	01 00 00 00 	nop 
40001798:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4000179c:	82 00 60 01 	inc  %g1
400017a0:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400017a4:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400017a8:	c2 08 40 00 	ldub  [ %g1 ], %g1
400017ac:	83 28 60 18 	sll  %g1, 0x18, %g1
400017b0:	83 38 60 18 	sra  %g1, 0x18, %g1
400017b4:	80 a0 60 00 	cmp  %g1, 0
400017b8:	02 80 00 0d 	be  400017ec <strnlen_s_+0x70>
400017bc:	01 00 00 00 	nop 
400017c0:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
400017c4:	82 18 60 00 	xor  %g1, 0, %g1
400017c8:	80 a0 00 01 	cmp  %g0, %g1
400017cc:	82 40 20 00 	addx  %g0, 0, %g1
400017d0:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
400017d4:	84 00 bf ff 	add  %g2, -1, %g2
400017d8:	c4 27 a0 48 	st  %g2, [ %fp + 0x48 ]
400017dc:	82 08 60 ff 	and  %g1, 0xff, %g1
400017e0:	80 a0 60 00 	cmp  %g1, 0
400017e4:	12 bf ff ed 	bne  40001798 <strnlen_s_+0x1c>
400017e8:	01 00 00 00 	nop 
400017ec:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
400017f0:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400017f4:	82 20 80 01 	sub  %g2, %g1, %g1
400017f8:	b0 10 00 01 	mov  %g1, %i0
400017fc:	81 e8 00 00 	restore 
40001800:	81 c3 e0 08 	retl 
40001804:	01 00 00 00 	nop 

40001808 <is_digit_>:
40001808:	9d e3 bf a0 	save  %sp, -96, %sp
4000180c:	82 10 00 18 	mov  %i0, %g1
40001810:	c2 2f a0 44 	stb  %g1, [ %fp + 0x44 ]
40001814:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
40001818:	83 28 60 18 	sll  %g1, 0x18, %g1
4000181c:	83 38 60 18 	sra  %g1, 0x18, %g1
40001820:	80 a0 60 2f 	cmp  %g1, 0x2f
40001824:	04 80 00 0b 	ble  40001850 <is_digit_+0x48>
40001828:	01 00 00 00 	nop 
4000182c:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
40001830:	83 28 60 18 	sll  %g1, 0x18, %g1
40001834:	83 38 60 18 	sra  %g1, 0x18, %g1
40001838:	80 a0 60 39 	cmp  %g1, 0x39
4000183c:	14 80 00 05 	bg  40001850 <is_digit_+0x48>
40001840:	01 00 00 00 	nop 
40001844:	82 10 20 01 	mov  1, %g1	! 1 <__DYNAMIC+0x1>
40001848:	10 80 00 03 	b  40001854 <is_digit_+0x4c>
4000184c:	01 00 00 00 	nop 
40001850:	82 10 20 00 	clr  %g1	! 0 <__DYNAMIC>
40001854:	82 08 60 01 	and  %g1, 1, %g1
40001858:	82 08 60 ff 	and  %g1, 0xff, %g1
4000185c:	b0 10 00 01 	mov  %g1, %i0
40001860:	81 e8 00 00 	restore 
40001864:	81 c3 e0 08 	retl 
40001868:	01 00 00 00 	nop 

4000186c <atou_>:
4000186c:	9d e3 bf 98 	save  %sp, -104, %sp
40001870:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40001874:	c0 27 bf fc 	clr  [ %fp + -4 ]
40001878:	10 80 00 11 	b  400018bc <atou_+0x50>
4000187c:	01 00 00 00 	nop 
40001880:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40001884:	82 00 40 01 	add  %g1, %g1, %g1
40001888:	85 28 60 02 	sll  %g1, 2, %g2
4000188c:	86 00 40 02 	add  %g1, %g2, %g3
40001890:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40001894:	c2 00 40 00 	ld  [ %g1 ], %g1
40001898:	c4 08 40 00 	ldub  [ %g1 ], %g2
4000189c:	85 28 a0 18 	sll  %g2, 0x18, %g2
400018a0:	85 38 a0 18 	sra  %g2, 0x18, %g2
400018a4:	84 00 c0 02 	add  %g3, %g2, %g2
400018a8:	84 00 bf d0 	add  %g2, -48, %g2
400018ac:	c4 27 bf fc 	st  %g2, [ %fp + -4 ]
400018b0:	84 00 60 01 	add  %g1, 1, %g2
400018b4:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400018b8:	c4 20 40 00 	st  %g2, [ %g1 ]
400018bc:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400018c0:	c2 00 40 00 	ld  [ %g1 ], %g1
400018c4:	c2 08 40 00 	ldub  [ %g1 ], %g1
400018c8:	83 28 60 18 	sll  %g1, 0x18, %g1
400018cc:	83 38 60 18 	sra  %g1, 0x18, %g1
400018d0:	90 10 00 01 	mov  %g1, %o0
400018d4:	7f ff ff cd 	call  40001808 <is_digit_>
400018d8:	01 00 00 00 	nop 
400018dc:	82 10 00 08 	mov  %o0, %g1
400018e0:	82 08 60 ff 	and  %g1, 0xff, %g1
400018e4:	80 a0 60 00 	cmp  %g1, 0
400018e8:	12 bf ff e6 	bne  40001880 <atou_+0x14>
400018ec:	01 00 00 00 	nop 
400018f0:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400018f4:	b0 10 00 01 	mov  %g1, %i0
400018f8:	81 e8 00 00 	restore 
400018fc:	81 c3 e0 08 	retl 
40001900:	01 00 00 00 	nop 

40001904 <out_rev_>:
40001904:	9d e3 bf 98 	save  %sp, -104, %sp
40001908:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
4000190c:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40001910:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
40001914:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
40001918:	f8 27 a0 54 	st  %i4, [ %fp + 0x54 ]
4000191c:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40001920:	c2 00 60 0c 	ld  [ %g1 + 0xc ], %g1
40001924:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
40001928:	c2 07 a0 54 	ld  [ %fp + 0x54 ], %g1
4000192c:	82 08 60 02 	and  %g1, 2, %g1
40001930:	80 a0 60 00 	cmp  %g1, 0
40001934:	12 80 00 26 	bne  400019cc <out_rev_+0xc8>
40001938:	01 00 00 00 	nop 
4000193c:	c2 07 a0 54 	ld  [ %fp + 0x54 ], %g1
40001940:	82 08 60 01 	and  %g1, 1, %g1
40001944:	80 a0 60 00 	cmp  %g1, 0
40001948:	12 80 00 21 	bne  400019cc <out_rev_+0xc8>
4000194c:	01 00 00 00 	nop 
40001950:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40001954:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40001958:	10 80 00 09 	b  4000197c <out_rev_+0x78>
4000195c:	01 00 00 00 	nop 
40001960:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40001964:	92 10 20 20 	mov  0x20, %o1
40001968:	7f ff fe 8c 	call  40001398 <putchar_via_gadget>
4000196c:	01 00 00 00 	nop 
40001970:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40001974:	82 00 60 01 	inc  %g1
40001978:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4000197c:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40001980:	c2 07 a0 50 	ld  [ %fp + 0x50 ], %g1
40001984:	80 a0 80 01 	cmp  %g2, %g1
40001988:	0a bf ff f6 	bcs  40001960 <out_rev_+0x5c>
4000198c:	01 00 00 00 	nop 
40001990:	10 80 00 0f 	b  400019cc <out_rev_+0xc8>
40001994:	01 00 00 00 	nop 
40001998:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
4000199c:	82 00 7f ff 	add  %g1, -1, %g1
400019a0:	c2 27 a0 4c 	st  %g1, [ %fp + 0x4c ]
400019a4:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
400019a8:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
400019ac:	82 00 80 01 	add  %g2, %g1, %g1
400019b0:	c2 08 40 00 	ldub  [ %g1 ], %g1
400019b4:	83 28 60 18 	sll  %g1, 0x18, %g1
400019b8:	83 38 60 18 	sra  %g1, 0x18, %g1
400019bc:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
400019c0:	92 10 00 01 	mov  %g1, %o1
400019c4:	7f ff fe 75 	call  40001398 <putchar_via_gadget>
400019c8:	01 00 00 00 	nop 
400019cc:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
400019d0:	80 a0 60 00 	cmp  %g1, 0
400019d4:	12 bf ff f1 	bne  40001998 <out_rev_+0x94>
400019d8:	01 00 00 00 	nop 
400019dc:	c2 07 a0 54 	ld  [ %fp + 0x54 ], %g1
400019e0:	82 08 60 02 	and  %g1, 2, %g1
400019e4:	80 a0 60 00 	cmp  %g1, 0
400019e8:	02 80 00 10 	be  40001a28 <out_rev_+0x124>
400019ec:	01 00 00 00 	nop 
400019f0:	10 80 00 06 	b  40001a08 <out_rev_+0x104>
400019f4:	01 00 00 00 	nop 
400019f8:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
400019fc:	92 10 20 20 	mov  0x20, %o1
40001a00:	7f ff fe 66 	call  40001398 <putchar_via_gadget>
40001a04:	01 00 00 00 	nop 
40001a08:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40001a0c:	c4 00 60 0c 	ld  [ %g1 + 0xc ], %g2
40001a10:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40001a14:	84 20 80 01 	sub  %g2, %g1, %g2
40001a18:	c2 07 a0 50 	ld  [ %fp + 0x50 ], %g1
40001a1c:	80 a0 80 01 	cmp  %g2, %g1
40001a20:	0a bf ff f6 	bcs  400019f8 <out_rev_+0xf4>
40001a24:	01 00 00 00 	nop 
40001a28:	81 e8 00 00 	restore 
40001a2c:	81 c3 e0 08 	retl 
40001a30:	01 00 00 00 	nop 

40001a34 <print_integer_finalization>:
40001a34:	9d e3 bf 98 	save  %sp, -104, %sp
40001a38:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40001a3c:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40001a40:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
40001a44:	84 10 00 1b 	mov  %i3, %g2
40001a48:	82 10 00 1c 	mov  %i4, %g1
40001a4c:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
40001a50:	c4 2f a0 50 	stb  %g2, [ %fp + 0x50 ]
40001a54:	c2 2f a0 54 	stb  %g1, [ %fp + 0x54 ]
40001a58:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40001a5c:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40001a60:	c2 07 a0 60 	ld  [ %fp + 0x60 ], %g1
40001a64:	82 08 60 02 	and  %g1, 2, %g1
40001a68:	80 a0 60 00 	cmp  %g1, 0
40001a6c:	12 80 00 3d 	bne  40001b60 <print_integer_finalization+0x12c>
40001a70:	01 00 00 00 	nop 
40001a74:	c2 07 a0 5c 	ld  [ %fp + 0x5c ], %g1
40001a78:	80 a0 60 00 	cmp  %g1, 0
40001a7c:	02 80 00 20 	be  40001afc <print_integer_finalization+0xc8>
40001a80:	01 00 00 00 	nop 
40001a84:	c2 07 a0 60 	ld  [ %fp + 0x60 ], %g1
40001a88:	82 08 60 01 	and  %g1, 1, %g1
40001a8c:	80 a0 60 00 	cmp  %g1, 0
40001a90:	02 80 00 1b 	be  40001afc <print_integer_finalization+0xc8>
40001a94:	01 00 00 00 	nop 
40001a98:	c2 0f a0 50 	ldub  [ %fp + 0x50 ], %g1
40001a9c:	82 08 60 ff 	and  %g1, 0xff, %g1
40001aa0:	80 a0 60 00 	cmp  %g1, 0
40001aa4:	12 80 00 07 	bne  40001ac0 <print_integer_finalization+0x8c>
40001aa8:	01 00 00 00 	nop 
40001aac:	c2 07 a0 60 	ld  [ %fp + 0x60 ], %g1
40001ab0:	82 08 60 0c 	and  %g1, 0xc, %g1
40001ab4:	80 a0 60 00 	cmp  %g1, 0
40001ab8:	02 80 00 11 	be  40001afc <print_integer_finalization+0xc8>
40001abc:	01 00 00 00 	nop 
40001ac0:	c2 07 a0 5c 	ld  [ %fp + 0x5c ], %g1
40001ac4:	82 00 7f ff 	add  %g1, -1, %g1
40001ac8:	c2 27 a0 5c 	st  %g1, [ %fp + 0x5c ]
40001acc:	10 80 00 0c 	b  40001afc <print_integer_finalization+0xc8>
40001ad0:	01 00 00 00 	nop 
40001ad4:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
40001ad8:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40001adc:	82 00 80 01 	add  %g2, %g1, %g1
40001ae0:	84 10 20 30 	mov  0x30, %g2
40001ae4:	c4 28 40 00 	stb  %g2, [ %g1 ]
40001ae8:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40001aec:	82 00 60 01 	inc  %g1
40001af0:	c2 27 a0 4c 	st  %g1, [ %fp + 0x4c ]
40001af4:	10 80 00 03 	b  40001b00 <print_integer_finalization+0xcc>
40001af8:	01 00 00 00 	nop 
40001afc:	01 00 00 00 	nop 
40001b00:	c2 07 a0 60 	ld  [ %fp + 0x60 ], %g1
40001b04:	82 08 60 01 	and  %g1, 1, %g1
40001b08:	80 a0 60 00 	cmp  %g1, 0
40001b0c:	02 80 00 15 	be  40001b60 <print_integer_finalization+0x12c>
40001b10:	01 00 00 00 	nop 
40001b14:	c4 07 a0 4c 	ld  [ %fp + 0x4c ], %g2
40001b18:	c2 07 a0 5c 	ld  [ %fp + 0x5c ], %g1
40001b1c:	80 a0 80 01 	cmp  %g2, %g1
40001b20:	1a 80 00 10 	bcc  40001b60 <print_integer_finalization+0x12c>
40001b24:	01 00 00 00 	nop 
40001b28:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40001b2c:	80 a0 60 1f 	cmp  %g1, 0x1f
40001b30:	08 bf ff e9 	bleu  40001ad4 <print_integer_finalization+0xa0>
40001b34:	01 00 00 00 	nop 
40001b38:	10 80 00 0a 	b  40001b60 <print_integer_finalization+0x12c>
40001b3c:	01 00 00 00 	nop 
40001b40:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
40001b44:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40001b48:	82 00 80 01 	add  %g2, %g1, %g1
40001b4c:	84 10 20 30 	mov  0x30, %g2
40001b50:	c4 28 40 00 	stb  %g2, [ %g1 ]
40001b54:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40001b58:	82 00 60 01 	inc  %g1
40001b5c:	c2 27 a0 4c 	st  %g1, [ %fp + 0x4c ]
40001b60:	c4 07 a0 4c 	ld  [ %fp + 0x4c ], %g2
40001b64:	c2 07 a0 58 	ld  [ %fp + 0x58 ], %g1
40001b68:	80 a0 80 01 	cmp  %g2, %g1
40001b6c:	1a 80 00 06 	bcc  40001b84 <print_integer_finalization+0x150>
40001b70:	01 00 00 00 	nop 
40001b74:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40001b78:	80 a0 60 1f 	cmp  %g1, 0x1f
40001b7c:	08 bf ff f1 	bleu  40001b40 <print_integer_finalization+0x10c>
40001b80:	01 00 00 00 	nop 
40001b84:	c2 0f a0 54 	ldub  [ %fp + 0x54 ], %g1
40001b88:	82 08 60 ff 	and  %g1, 0xff, %g1
40001b8c:	80 a0 60 08 	cmp  %g1, 8
40001b90:	12 80 00 0a 	bne  40001bb8 <print_integer_finalization+0x184>
40001b94:	01 00 00 00 	nop 
40001b98:	c4 07 a0 4c 	ld  [ %fp + 0x4c ], %g2
40001b9c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40001ba0:	80 a0 80 01 	cmp  %g2, %g1
40001ba4:	08 80 00 05 	bleu  40001bb8 <print_integer_finalization+0x184>
40001ba8:	01 00 00 00 	nop 
40001bac:	c2 07 a0 60 	ld  [ %fp + 0x60 ], %g1
40001bb0:	82 08 7f ef 	and  %g1, -17, %g1
40001bb4:	c2 27 a0 60 	st  %g1, [ %fp + 0x60 ]
40001bb8:	c4 07 a0 60 	ld  [ %fp + 0x60 ], %g2
40001bbc:	03 00 00 08 	sethi  %hi(0x2000), %g1
40001bc0:	82 10 60 10 	or  %g1, 0x10, %g1	! 2010 <__DYNAMIC+0x2010>
40001bc4:	82 08 80 01 	and  %g2, %g1, %g1
40001bc8:	80 a0 60 00 	cmp  %g1, 0
40001bcc:	02 80 00 80 	be  40001dcc <print_integer_finalization+0x398>
40001bd0:	01 00 00 00 	nop 
40001bd4:	c2 07 a0 60 	ld  [ %fp + 0x60 ], %g1
40001bd8:	82 08 68 00 	and  %g1, 0x800, %g1
40001bdc:	80 a0 60 00 	cmp  %g1, 0
40001be0:	12 80 00 2e 	bne  40001c98 <print_integer_finalization+0x264>
40001be4:	01 00 00 00 	nop 
40001be8:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40001bec:	80 a0 60 00 	cmp  %g1, 0
40001bf0:	02 80 00 2a 	be  40001c98 <print_integer_finalization+0x264>
40001bf4:	01 00 00 00 	nop 
40001bf8:	c4 07 a0 4c 	ld  [ %fp + 0x4c ], %g2
40001bfc:	c2 07 a0 58 	ld  [ %fp + 0x58 ], %g1
40001c00:	80 a0 80 01 	cmp  %g2, %g1
40001c04:	02 80 00 07 	be  40001c20 <print_integer_finalization+0x1ec>
40001c08:	01 00 00 00 	nop 
40001c0c:	c4 07 a0 4c 	ld  [ %fp + 0x4c ], %g2
40001c10:	c2 07 a0 5c 	ld  [ %fp + 0x5c ], %g1
40001c14:	80 a0 80 01 	cmp  %g2, %g1
40001c18:	12 80 00 20 	bne  40001c98 <print_integer_finalization+0x264>
40001c1c:	01 00 00 00 	nop 
40001c20:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40001c24:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40001c28:	80 a0 80 01 	cmp  %g2, %g1
40001c2c:	1a 80 00 05 	bcc  40001c40 <print_integer_finalization+0x20c>
40001c30:	01 00 00 00 	nop 
40001c34:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40001c38:	82 00 7f ff 	add  %g1, -1, %g1
40001c3c:	c2 27 a0 4c 	st  %g1, [ %fp + 0x4c ]
40001c40:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40001c44:	80 a0 60 00 	cmp  %g1, 0
40001c48:	02 80 00 14 	be  40001c98 <print_integer_finalization+0x264>
40001c4c:	01 00 00 00 	nop 
40001c50:	c2 0f a0 54 	ldub  [ %fp + 0x54 ], %g1
40001c54:	82 08 60 ff 	and  %g1, 0xff, %g1
40001c58:	80 a0 60 10 	cmp  %g1, 0x10
40001c5c:	02 80 00 07 	be  40001c78 <print_integer_finalization+0x244>
40001c60:	01 00 00 00 	nop 
40001c64:	c2 0f a0 54 	ldub  [ %fp + 0x54 ], %g1
40001c68:	82 08 60 ff 	and  %g1, 0xff, %g1
40001c6c:	80 a0 60 02 	cmp  %g1, 2
40001c70:	12 80 00 0a 	bne  40001c98 <print_integer_finalization+0x264>
40001c74:	01 00 00 00 	nop 
40001c78:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40001c7c:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40001c80:	80 a0 80 01 	cmp  %g2, %g1
40001c84:	1a 80 00 05 	bcc  40001c98 <print_integer_finalization+0x264>
40001c88:	01 00 00 00 	nop 
40001c8c:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40001c90:	82 00 7f ff 	add  %g1, -1, %g1
40001c94:	c2 27 a0 4c 	st  %g1, [ %fp + 0x4c ]
40001c98:	c2 0f a0 54 	ldub  [ %fp + 0x54 ], %g1
40001c9c:	82 08 60 ff 	and  %g1, 0xff, %g1
40001ca0:	80 a0 60 10 	cmp  %g1, 0x10
40001ca4:	12 80 00 15 	bne  40001cf8 <print_integer_finalization+0x2c4>
40001ca8:	01 00 00 00 	nop 
40001cac:	c2 07 a0 60 	ld  [ %fp + 0x60 ], %g1
40001cb0:	82 08 60 20 	and  %g1, 0x20, %g1
40001cb4:	80 a0 60 00 	cmp  %g1, 0
40001cb8:	12 80 00 10 	bne  40001cf8 <print_integer_finalization+0x2c4>
40001cbc:	01 00 00 00 	nop 
40001cc0:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40001cc4:	80 a0 60 1f 	cmp  %g1, 0x1f
40001cc8:	18 80 00 0c 	bgu  40001cf8 <print_integer_finalization+0x2c4>
40001ccc:	01 00 00 00 	nop 
40001cd0:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
40001cd4:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40001cd8:	82 00 80 01 	add  %g2, %g1, %g1
40001cdc:	84 10 20 78 	mov  0x78, %g2
40001ce0:	c4 28 40 00 	stb  %g2, [ %g1 ]
40001ce4:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40001ce8:	82 00 60 01 	inc  %g1
40001cec:	c2 27 a0 4c 	st  %g1, [ %fp + 0x4c ]
40001cf0:	10 80 00 2b 	b  40001d9c <print_integer_finalization+0x368>
40001cf4:	01 00 00 00 	nop 
40001cf8:	c2 0f a0 54 	ldub  [ %fp + 0x54 ], %g1
40001cfc:	82 08 60 ff 	and  %g1, 0xff, %g1
40001d00:	80 a0 60 10 	cmp  %g1, 0x10
40001d04:	12 80 00 15 	bne  40001d58 <print_integer_finalization+0x324>
40001d08:	01 00 00 00 	nop 
40001d0c:	c2 07 a0 60 	ld  [ %fp + 0x60 ], %g1
40001d10:	82 08 60 20 	and  %g1, 0x20, %g1
40001d14:	80 a0 60 00 	cmp  %g1, 0
40001d18:	02 80 00 10 	be  40001d58 <print_integer_finalization+0x324>
40001d1c:	01 00 00 00 	nop 
40001d20:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40001d24:	80 a0 60 1f 	cmp  %g1, 0x1f
40001d28:	18 80 00 0c 	bgu  40001d58 <print_integer_finalization+0x324>
40001d2c:	01 00 00 00 	nop 
40001d30:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
40001d34:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40001d38:	82 00 80 01 	add  %g2, %g1, %g1
40001d3c:	84 10 20 58 	mov  0x58, %g2
40001d40:	c4 28 40 00 	stb  %g2, [ %g1 ]
40001d44:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40001d48:	82 00 60 01 	inc  %g1
40001d4c:	c2 27 a0 4c 	st  %g1, [ %fp + 0x4c ]
40001d50:	10 80 00 13 	b  40001d9c <print_integer_finalization+0x368>
40001d54:	01 00 00 00 	nop 
40001d58:	c2 0f a0 54 	ldub  [ %fp + 0x54 ], %g1
40001d5c:	82 08 60 ff 	and  %g1, 0xff, %g1
40001d60:	80 a0 60 02 	cmp  %g1, 2
40001d64:	12 80 00 0e 	bne  40001d9c <print_integer_finalization+0x368>
40001d68:	01 00 00 00 	nop 
40001d6c:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40001d70:	80 a0 60 1f 	cmp  %g1, 0x1f
40001d74:	18 80 00 0a 	bgu  40001d9c <print_integer_finalization+0x368>
40001d78:	01 00 00 00 	nop 
40001d7c:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
40001d80:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40001d84:	82 00 80 01 	add  %g2, %g1, %g1
40001d88:	84 10 20 62 	mov  0x62, %g2
40001d8c:	c4 28 40 00 	stb  %g2, [ %g1 ]
40001d90:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40001d94:	82 00 60 01 	inc  %g1
40001d98:	c2 27 a0 4c 	st  %g1, [ %fp + 0x4c ]
40001d9c:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40001da0:	80 a0 60 1f 	cmp  %g1, 0x1f
40001da4:	18 80 00 0a 	bgu  40001dcc <print_integer_finalization+0x398>
40001da8:	01 00 00 00 	nop 
40001dac:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
40001db0:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40001db4:	82 00 80 01 	add  %g2, %g1, %g1
40001db8:	84 10 20 30 	mov  0x30, %g2
40001dbc:	c4 28 40 00 	stb  %g2, [ %g1 ]
40001dc0:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40001dc4:	82 00 60 01 	inc  %g1
40001dc8:	c2 27 a0 4c 	st  %g1, [ %fp + 0x4c ]
40001dcc:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40001dd0:	80 a0 60 1f 	cmp  %g1, 0x1f
40001dd4:	18 80 00 2d 	bgu  40001e88 <print_integer_finalization+0x454>
40001dd8:	01 00 00 00 	nop 
40001ddc:	c2 0f a0 50 	ldub  [ %fp + 0x50 ], %g1
40001de0:	82 08 60 ff 	and  %g1, 0xff, %g1
40001de4:	80 a0 60 00 	cmp  %g1, 0
40001de8:	02 80 00 0c 	be  40001e18 <print_integer_finalization+0x3e4>
40001dec:	01 00 00 00 	nop 
40001df0:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
40001df4:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40001df8:	82 00 80 01 	add  %g2, %g1, %g1
40001dfc:	84 10 20 2d 	mov  0x2d, %g2
40001e00:	c4 28 40 00 	stb  %g2, [ %g1 ]
40001e04:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40001e08:	82 00 60 01 	inc  %g1
40001e0c:	c2 27 a0 4c 	st  %g1, [ %fp + 0x4c ]
40001e10:	10 80 00 1e 	b  40001e88 <print_integer_finalization+0x454>
40001e14:	01 00 00 00 	nop 
40001e18:	c2 07 a0 60 	ld  [ %fp + 0x60 ], %g1
40001e1c:	82 08 60 04 	and  %g1, 4, %g1
40001e20:	80 a0 60 00 	cmp  %g1, 0
40001e24:	02 80 00 0c 	be  40001e54 <print_integer_finalization+0x420>
40001e28:	01 00 00 00 	nop 
40001e2c:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
40001e30:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40001e34:	82 00 80 01 	add  %g2, %g1, %g1
40001e38:	84 10 20 2b 	mov  0x2b, %g2
40001e3c:	c4 28 40 00 	stb  %g2, [ %g1 ]
40001e40:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40001e44:	82 00 60 01 	inc  %g1
40001e48:	c2 27 a0 4c 	st  %g1, [ %fp + 0x4c ]
40001e4c:	10 80 00 0f 	b  40001e88 <print_integer_finalization+0x454>
40001e50:	01 00 00 00 	nop 
40001e54:	c2 07 a0 60 	ld  [ %fp + 0x60 ], %g1
40001e58:	82 08 60 08 	and  %g1, 8, %g1
40001e5c:	80 a0 60 00 	cmp  %g1, 0
40001e60:	02 80 00 0a 	be  40001e88 <print_integer_finalization+0x454>
40001e64:	01 00 00 00 	nop 
40001e68:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
40001e6c:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40001e70:	82 00 80 01 	add  %g2, %g1, %g1
40001e74:	84 10 20 20 	mov  0x20, %g2
40001e78:	c4 28 40 00 	stb  %g2, [ %g1 ]
40001e7c:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40001e80:	82 00 60 01 	inc  %g1
40001e84:	c2 27 a0 4c 	st  %g1, [ %fp + 0x4c ]
40001e88:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40001e8c:	d2 07 a0 48 	ld  [ %fp + 0x48 ], %o1
40001e90:	d4 07 a0 4c 	ld  [ %fp + 0x4c ], %o2
40001e94:	d6 07 a0 5c 	ld  [ %fp + 0x5c ], %o3
40001e98:	d8 07 a0 60 	ld  [ %fp + 0x60 ], %o4
40001e9c:	7f ff fe 9a 	call  40001904 <out_rev_>
40001ea0:	01 00 00 00 	nop 
40001ea4:	81 e8 00 00 	restore 
40001ea8:	81 c3 e0 08 	retl 
40001eac:	01 00 00 00 	nop 

40001eb0 <print_integer>:
40001eb0:	9d e3 bf 68 	save  %sp, -152, %sp
40001eb4:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40001eb8:	f2 27 bf d0 	st  %i1, [ %fp + -48 ]
40001ebc:	f4 27 bf d4 	st  %i2, [ %fp + -44 ]
40001ec0:	84 10 00 1b 	mov  %i3, %g2
40001ec4:	82 10 00 1c 	mov  %i4, %g1
40001ec8:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
40001ecc:	c4 2f a0 50 	stb  %g2, [ %fp + 0x50 ]
40001ed0:	c2 2f a0 54 	stb  %g1, [ %fp + 0x54 ]
40001ed4:	c0 27 bf fc 	clr  [ %fp + -4 ]
40001ed8:	c2 07 bf d0 	ld  [ %fp + -48 ], %g1
40001edc:	c4 07 bf d4 	ld  [ %fp + -44 ], %g2
40001ee0:	82 10 40 02 	or  %g1, %g2, %g1
40001ee4:	80 a0 60 00 	cmp  %g1, 0
40001ee8:	12 80 00 1d 	bne  40001f5c <print_integer+0xac>
40001eec:	01 00 00 00 	nop 
40001ef0:	c2 07 a0 60 	ld  [ %fp + 0x60 ], %g1
40001ef4:	82 08 68 00 	and  %g1, 0x800, %g1
40001ef8:	80 a0 60 00 	cmp  %g1, 0
40001efc:	12 80 00 0e 	bne  40001f34 <print_integer+0x84>
40001f00:	01 00 00 00 	nop 
40001f04:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40001f08:	82 07 80 01 	add  %fp, %g1, %g1
40001f0c:	84 10 20 30 	mov  0x30, %g2
40001f10:	c4 28 7f d8 	stb  %g2, [ %g1 + -40 ]
40001f14:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40001f18:	82 00 60 01 	inc  %g1
40001f1c:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40001f20:	c2 07 a0 60 	ld  [ %fp + 0x60 ], %g1
40001f24:	82 08 7f ef 	and  %g1, -17, %g1
40001f28:	c2 27 a0 60 	st  %g1, [ %fp + 0x60 ]
40001f2c:	10 80 00 4c 	b  4000205c <print_integer+0x1ac>
40001f30:	01 00 00 00 	nop 
40001f34:	c2 0f a0 54 	ldub  [ %fp + 0x54 ], %g1
40001f38:	82 08 60 ff 	and  %g1, 0xff, %g1
40001f3c:	80 a0 60 10 	cmp  %g1, 0x10
40001f40:	12 80 00 47 	bne  4000205c <print_integer+0x1ac>
40001f44:	01 00 00 00 	nop 
40001f48:	c2 07 a0 60 	ld  [ %fp + 0x60 ], %g1
40001f4c:	82 08 7f ef 	and  %g1, -17, %g1
40001f50:	c2 27 a0 60 	st  %g1, [ %fp + 0x60 ]
40001f54:	10 80 00 42 	b  4000205c <print_integer+0x1ac>
40001f58:	01 00 00 00 	nop 
40001f5c:	c2 0f a0 54 	ldub  [ %fp + 0x54 ], %g1
40001f60:	82 08 60 ff 	and  %g1, 0xff, %g1
40001f64:	84 10 20 00 	clr  %g2
40001f68:	86 10 00 01 	mov  %g1, %g3
40001f6c:	f8 1f bf d0 	ldd  [ %fp + -48 ], %i4
40001f70:	90 10 00 1c 	mov  %i4, %o0
40001f74:	92 10 00 1d 	mov  %i5, %o1
40001f78:	94 10 00 02 	mov  %g2, %o2
40001f7c:	96 10 00 03 	mov  %g3, %o3
40001f80:	40 00 27 c5 	call  4000be94 <__umoddi3>
40001f84:	01 00 00 00 	nop 
40001f88:	84 10 00 08 	mov  %o0, %g2
40001f8c:	86 10 00 09 	mov  %o1, %g3
40001f90:	c6 2f bf fb 	stb  %g3, [ %fp + -5 ]
40001f94:	c2 0f bf fb 	ldub  [ %fp + -5 ], %g1
40001f98:	83 28 60 18 	sll  %g1, 0x18, %g1
40001f9c:	83 38 60 18 	sra  %g1, 0x18, %g1
40001fa0:	80 a0 60 09 	cmp  %g1, 9
40001fa4:	14 80 00 06 	bg  40001fbc <print_integer+0x10c>
40001fa8:	01 00 00 00 	nop 
40001fac:	c2 0f bf fb 	ldub  [ %fp + -5 ], %g1
40001fb0:	82 00 60 30 	add  %g1, 0x30, %g1
40001fb4:	10 80 00 0e 	b  40001fec <print_integer+0x13c>
40001fb8:	01 00 00 00 	nop 
40001fbc:	c2 07 a0 60 	ld  [ %fp + 0x60 ], %g1
40001fc0:	82 08 60 20 	and  %g1, 0x20, %g1
40001fc4:	80 a0 60 00 	cmp  %g1, 0
40001fc8:	02 80 00 05 	be  40001fdc <print_integer+0x12c>
40001fcc:	01 00 00 00 	nop 
40001fd0:	82 10 20 41 	mov  0x41, %g1	! 41 <__DYNAMIC+0x41>
40001fd4:	10 80 00 03 	b  40001fe0 <print_integer+0x130>
40001fd8:	01 00 00 00 	nop 
40001fdc:	82 10 20 61 	mov  0x61, %g1	! 61 <__DYNAMIC+0x61>
40001fe0:	c4 0f bf fb 	ldub  [ %fp + -5 ], %g2
40001fe4:	82 00 40 02 	add  %g1, %g2, %g1
40001fe8:	82 00 7f f6 	add  %g1, -10, %g1
40001fec:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40001ff0:	84 07 80 02 	add  %fp, %g2, %g2
40001ff4:	c2 28 bf d8 	stb  %g1, [ %g2 + -40 ]
40001ff8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40001ffc:	82 00 60 01 	inc  %g1
40002000:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40002004:	c2 0f a0 54 	ldub  [ %fp + 0x54 ], %g1
40002008:	82 08 60 ff 	and  %g1, 0xff, %g1
4000200c:	84 10 20 00 	clr  %g2
40002010:	86 10 00 01 	mov  %g1, %g3
40002014:	d0 1f bf d0 	ldd  [ %fp + -48 ], %o0
40002018:	94 10 00 02 	mov  %g2, %o2
4000201c:	96 10 00 03 	mov  %g3, %o3
40002020:	40 00 26 d0 	call  4000bb60 <__udivdi3>
40002024:	01 00 00 00 	nop 
40002028:	84 10 00 08 	mov  %o0, %g2
4000202c:	86 10 00 09 	mov  %o1, %g3
40002030:	c4 3f bf d0 	std  %g2, [ %fp + -48 ]
40002034:	c2 07 bf d0 	ld  [ %fp + -48 ], %g1
40002038:	c4 07 bf d4 	ld  [ %fp + -44 ], %g2
4000203c:	82 10 40 02 	or  %g1, %g2, %g1
40002040:	80 a0 60 00 	cmp  %g1, 0
40002044:	02 80 00 06 	be  4000205c <print_integer+0x1ac>
40002048:	01 00 00 00 	nop 
4000204c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40002050:	80 a0 60 1f 	cmp  %g1, 0x1f
40002054:	08 bf ff c2 	bleu  40001f5c <print_integer+0xac>
40002058:	01 00 00 00 	nop 
4000205c:	86 07 bf d8 	add  %fp, -40, %g3
40002060:	c2 0f a0 50 	ldub  [ %fp + 0x50 ], %g1
40002064:	84 08 60 ff 	and  %g1, 0xff, %g2
40002068:	c2 0f a0 54 	ldub  [ %fp + 0x54 ], %g1
4000206c:	82 08 60 ff 	and  %g1, 0xff, %g1
40002070:	c8 07 a0 5c 	ld  [ %fp + 0x5c ], %g4
40002074:	c8 23 a0 5c 	st  %g4, [ %sp + 0x5c ]
40002078:	c8 07 a0 60 	ld  [ %fp + 0x60 ], %g4
4000207c:	c8 23 a0 60 	st  %g4, [ %sp + 0x60 ]
40002080:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40002084:	92 10 00 03 	mov  %g3, %o1
40002088:	d4 07 bf fc 	ld  [ %fp + -4 ], %o2
4000208c:	96 10 00 02 	mov  %g2, %o3
40002090:	98 10 00 01 	mov  %g1, %o4
40002094:	da 07 a0 58 	ld  [ %fp + 0x58 ], %o5
40002098:	7f ff fe 67 	call  40001a34 <print_integer_finalization>
4000209c:	01 00 00 00 	nop 
400020a0:	81 e8 00 00 	restore 
400020a4:	81 c3 e0 08 	retl 
400020a8:	01 00 00 00 	nop 

400020ac <get_components>:
400020ac:	9d e3 bf 70 	save  %sp, -144, %sp
400020b0:	fa 07 a0 40 	ld  [ %fp + 0x40 ], %i5
400020b4:	f0 3f bf d0 	std  %i0, [ %fp + -48 ]
400020b8:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
400020bc:	d0 1f bf d0 	ldd  [ %fp + -48 ], %o0
400020c0:	7f ff fc 9a 	call  40001328 <get_sign_bit>
400020c4:	01 00 00 00 	nop 
400020c8:	82 10 00 08 	mov  %o0, %g1
400020cc:	82 18 60 00 	xor  %g1, 0, %g1
400020d0:	80 a0 00 01 	cmp  %g0, %g1
400020d4:	82 40 20 00 	addx  %g0, 0, %g1
400020d8:	c2 2f bf e8 	stb  %g1, [ %fp + -24 ]
400020dc:	c2 0f bf e8 	ldub  [ %fp + -24 ], %g1
400020e0:	82 08 60 ff 	and  %g1, 0xff, %g1
400020e4:	80 a0 60 00 	cmp  %g1, 0
400020e8:	02 80 00 06 	be  40002100 <get_components+0x54>
400020ec:	01 00 00 00 	nop 
400020f0:	d1 1f bf d0 	ldd  [ %fp + -48 ], %f8
400020f4:	91 a0 00 a8 	fnegs  %f8, %f8
400020f8:	10 80 00 03 	b  40002104 <get_components+0x58>
400020fc:	01 00 00 00 	nop 
40002100:	d1 1f bf d0 	ldd  [ %fp + -48 ], %f8
40002104:	d1 3f bf f8 	std  %f8, [ %fp + -8 ]
40002108:	d0 1f bf f8 	ldd  [ %fp + -8 ], %o0
4000210c:	40 00 24 2d 	call  4000b1c0 <__fixdfdi>
40002110:	01 00 00 00 	nop 
40002114:	84 10 00 08 	mov  %o0, %g2
40002118:	86 10 00 09 	mov  %o1, %g3
4000211c:	c4 3f bf d8 	std  %g2, [ %fp + -40 ]
40002120:	c4 1f bf d8 	ldd  [ %fp + -40 ], %g2
40002124:	90 10 00 02 	mov  %g2, %o0
40002128:	92 10 00 03 	mov  %g3, %o1
4000212c:	40 00 24 83 	call  4000b338 <__floatdidf>
40002130:	01 00 00 00 	nop 
40002134:	91 a0 00 20 	fmovs  %f0, %f8
40002138:	93 a0 00 21 	fmovs  %f1, %f9
4000213c:	d5 1f bf f8 	ldd  [ %fp + -8 ], %f10
40002140:	95 a2 88 c8 	fsubd  %f10, %f8, %f10
40002144:	03 10 00 54 	sethi  %hi(0x40015000), %g1
40002148:	84 10 63 78 	or  %g1, 0x378, %g2	! 40015378 <powers_of_10>
4000214c:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40002150:	83 28 60 03 	sll  %g1, 3, %g1
40002154:	82 00 80 01 	add  %g2, %g1, %g1
40002158:	d1 18 40 00 	ldd  [ %g1 ], %f8
4000215c:	91 a2 89 48 	fmuld  %f10, %f8, %f8
40002160:	d1 3f bf f0 	std  %f8, [ %fp + -16 ]
40002164:	d0 1f bf f0 	ldd  [ %fp + -16 ], %o0
40002168:	40 00 24 16 	call  4000b1c0 <__fixdfdi>
4000216c:	01 00 00 00 	nop 
40002170:	84 10 00 08 	mov  %o0, %g2
40002174:	86 10 00 09 	mov  %o1, %g3
40002178:	c4 3f bf e0 	std  %g2, [ %fp + -32 ]
4000217c:	c4 1f bf e0 	ldd  [ %fp + -32 ], %g2
40002180:	90 10 00 02 	mov  %g2, %o0
40002184:	92 10 00 03 	mov  %g3, %o1
40002188:	40 00 24 6c 	call  4000b338 <__floatdidf>
4000218c:	01 00 00 00 	nop 
40002190:	91 a0 00 20 	fmovs  %f0, %f8
40002194:	93 a0 00 21 	fmovs  %f1, %f9
40002198:	d5 1f bf f0 	ldd  [ %fp + -16 ], %f10
4000219c:	91 a2 88 c8 	fsubd  %f10, %f8, %f8
400021a0:	d1 3f bf f0 	std  %f8, [ %fp + -16 ]
400021a4:	d5 1f bf f0 	ldd  [ %fp + -16 ], %f10
400021a8:	03 10 00 55 	sethi  %hi(0x40015400), %g1
400021ac:	82 10 60 08 	or  %g1, 8, %g1	! 40015408 <powers_of_10+0x90>
400021b0:	d1 18 40 00 	ldd  [ %g1 ], %f8
400021b4:	81 aa 8a c8 	fcmped  %f10, %f8
400021b8:	01 00 00 00 	nop 
400021bc:	1d 80 00 1f 	fbule  40002238 <get_components+0x18c>
400021c0:	01 00 00 00 	nop 
400021c4:	f4 1f bf e0 	ldd  [ %fp + -32 ], %i2
400021c8:	86 86 e0 01 	addcc  %i3, 1, %g3
400021cc:	84 46 a0 00 	addx  %i2, 0, %g2
400021d0:	c4 3f bf e0 	std  %g2, [ %fp + -32 ]
400021d4:	c4 1f bf e0 	ldd  [ %fp + -32 ], %g2
400021d8:	90 10 00 02 	mov  %g2, %o0
400021dc:	92 10 00 03 	mov  %g3, %o1
400021e0:	40 00 24 56 	call  4000b338 <__floatdidf>
400021e4:	01 00 00 00 	nop 
400021e8:	95 a0 00 20 	fmovs  %f0, %f10
400021ec:	97 a0 00 21 	fmovs  %f1, %f11
400021f0:	03 10 00 54 	sethi  %hi(0x40015000), %g1
400021f4:	84 10 63 78 	or  %g1, 0x378, %g2	! 40015378 <powers_of_10>
400021f8:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
400021fc:	83 28 60 03 	sll  %g1, 3, %g1
40002200:	82 00 80 01 	add  %g2, %g1, %g1
40002204:	d1 18 40 00 	ldd  [ %g1 ], %f8
40002208:	81 aa 8a c8 	fcmped  %f10, %f8
4000220c:	01 00 00 00 	nop 
40002210:	07 80 00 24 	fbul  400022a0 <get_components+0x1f4>
40002214:	01 00 00 00 	nop 
40002218:	c0 27 bf e0 	clr  [ %fp + -32 ]
4000221c:	c0 27 bf e4 	clr  [ %fp + -28 ]
40002220:	f4 1f bf d8 	ldd  [ %fp + -40 ], %i2
40002224:	86 86 e0 01 	addcc  %i3, 1, %g3
40002228:	84 46 a0 00 	addx  %i2, 0, %g2
4000222c:	c4 3f bf d8 	std  %g2, [ %fp + -40 ]
40002230:	10 80 00 1c 	b  400022a0 <get_components+0x1f4>
40002234:	01 00 00 00 	nop 
40002238:	d5 1f bf f0 	ldd  [ %fp + -16 ], %f10
4000223c:	03 10 00 55 	sethi  %hi(0x40015400), %g1
40002240:	82 10 60 08 	or  %g1, 8, %g1	! 40015408 <powers_of_10+0x90>
40002244:	d1 18 40 00 	ldd  [ %g1 ], %f8
40002248:	81 aa 8a 48 	fcmpd  %f10, %f8
4000224c:	01 00 00 00 	nop 
40002250:	03 80 00 14 	fbne  400022a0 <get_components+0x1f4>
40002254:	01 00 00 00 	nop 
40002258:	c4 1f bf e0 	ldd  [ %fp + -32 ], %g2
4000225c:	82 10 00 02 	mov  %g2, %g1
40002260:	82 10 40 03 	or  %g1, %g3, %g1
40002264:	80 a0 60 00 	cmp  %g1, 0
40002268:	02 80 00 0a 	be  40002290 <get_components+0x1e4>
4000226c:	01 00 00 00 	nop 
40002270:	c4 1f bf e0 	ldd  [ %fp + -32 ], %g2
40002274:	84 08 a0 00 	and  %g2, 0, %g2
40002278:	86 08 e0 01 	and  %g3, 1, %g3
4000227c:	82 10 00 02 	mov  %g2, %g1
40002280:	82 10 40 03 	or  %g1, %g3, %g1
40002284:	80 a0 60 00 	cmp  %g1, 0
40002288:	02 80 00 06 	be  400022a0 <get_components+0x1f4>
4000228c:	01 00 00 00 	nop 
40002290:	f4 1f bf e0 	ldd  [ %fp + -32 ], %i2
40002294:	86 86 e0 01 	addcc  %i3, 1, %g3
40002298:	84 46 a0 00 	addx  %i2, 0, %g2
4000229c:	c4 3f bf e0 	std  %g2, [ %fp + -32 ]
400022a0:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
400022a4:	80 a0 60 00 	cmp  %g1, 0
400022a8:	12 80 00 2f 	bne  40002364 <get_components+0x2b8>
400022ac:	01 00 00 00 	nop 
400022b0:	c4 1f bf d8 	ldd  [ %fp + -40 ], %g2
400022b4:	90 10 00 02 	mov  %g2, %o0
400022b8:	92 10 00 03 	mov  %g3, %o1
400022bc:	40 00 24 1f 	call  4000b338 <__floatdidf>
400022c0:	01 00 00 00 	nop 
400022c4:	91 a0 00 20 	fmovs  %f0, %f8
400022c8:	93 a0 00 21 	fmovs  %f1, %f9
400022cc:	d5 1f bf f8 	ldd  [ %fp + -8 ], %f10
400022d0:	91 a2 88 c8 	fsubd  %f10, %f8, %f8
400022d4:	d1 3f bf f0 	std  %f8, [ %fp + -16 ]
400022d8:	82 10 20 01 	mov  1, %g1
400022dc:	d5 1f bf f0 	ldd  [ %fp + -16 ], %f10
400022e0:	05 10 00 55 	sethi  %hi(0x40015400), %g2
400022e4:	84 10 a0 08 	or  %g2, 8, %g2	! 40015408 <powers_of_10+0x90>
400022e8:	d1 18 80 00 	ldd  [ %g2 ], %f8
400022ec:	81 aa 8a c8 	fcmped  %f10, %f8
400022f0:	01 00 00 00 	nop 
400022f4:	09 80 00 03 	fbl  40002300 <get_components+0x254>
400022f8:	01 00 00 00 	nop 
400022fc:	82 10 20 00 	clr  %g1	! 0 <__DYNAMIC>
40002300:	82 18 60 01 	xor  %g1, 1, %g1
40002304:	82 08 60 ff 	and  %g1, 0xff, %g1
40002308:	80 a0 60 00 	cmp  %g1, 0
4000230c:	12 80 00 0a 	bne  40002334 <get_components+0x288>
40002310:	01 00 00 00 	nop 
40002314:	d5 1f bf f0 	ldd  [ %fp + -16 ], %f10
40002318:	03 10 00 55 	sethi  %hi(0x40015400), %g1
4000231c:	82 10 60 08 	or  %g1, 8, %g1	! 40015408 <powers_of_10+0x90>
40002320:	d1 18 40 00 	ldd  [ %g1 ], %f8
40002324:	81 aa 8a c8 	fcmped  %f10, %f8
40002328:	01 00 00 00 	nop 
4000232c:	1d 80 00 0e 	fbule  40002364 <get_components+0x2b8>
40002330:	01 00 00 00 	nop 
40002334:	c4 1f bf d8 	ldd  [ %fp + -40 ], %g2
40002338:	84 08 a0 00 	and  %g2, 0, %g2
4000233c:	86 08 e0 01 	and  %g3, 1, %g3
40002340:	82 10 00 02 	mov  %g2, %g1
40002344:	82 10 40 03 	or  %g1, %g3, %g1
40002348:	80 a0 60 00 	cmp  %g1, 0
4000234c:	02 80 00 06 	be  40002364 <get_components+0x2b8>
40002350:	01 00 00 00 	nop 
40002354:	f4 1f bf d8 	ldd  [ %fp + -40 ], %i2
40002358:	86 86 e0 01 	addcc  %i3, 1, %g3
4000235c:	84 46 a0 00 	addx  %i2, 0, %g2
40002360:	c4 3f bf d8 	std  %g2, [ %fp + -40 ]
40002364:	c4 1f bf d8 	ldd  [ %fp + -40 ], %g2
40002368:	c4 3f 40 00 	std  %g2, [ %i5 ]
4000236c:	c4 1f bf e0 	ldd  [ %fp + -32 ], %g2
40002370:	c4 3f 60 08 	std  %g2, [ %i5 + 8 ]
40002374:	c4 1f bf e8 	ldd  [ %fp + -24 ], %g2
40002378:	c4 3f 60 10 	std  %g2, [ %i5 + 0x10 ]
4000237c:	b0 10 00 1d 	mov  %i5, %i0
40002380:	81 e8 00 00 	restore 
40002384:	81 c3 e0 0c 	jmp  %o7 + 0xc
40002388:	01 00 00 00 	nop 

4000238c <apply_scaling>:
4000238c:	9d e3 bf 98 	save  %sp, -104, %sp
40002390:	f0 3f bf f8 	std  %i0, [ %fp + -8 ]
40002394:	82 10 00 1a 	mov  %i2, %g1
40002398:	c4 08 60 08 	ldub  [ %g1 + 8 ], %g2
4000239c:	84 08 a0 ff 	and  %g2, 0xff, %g2
400023a0:	80 a0 a0 00 	cmp  %g2, 0
400023a4:	02 80 00 07 	be  400023c0 <apply_scaling+0x34>
400023a8:	01 00 00 00 	nop 
400023ac:	d5 18 40 00 	ldd  [ %g1 ], %f10
400023b0:	d1 1f bf f8 	ldd  [ %fp + -8 ], %f8
400023b4:	91 a2 89 48 	fmuld  %f10, %f8, %f8
400023b8:	10 80 00 05 	b  400023cc <apply_scaling+0x40>
400023bc:	01 00 00 00 	nop 
400023c0:	d1 18 40 00 	ldd  [ %g1 ], %f8
400023c4:	d5 1f bf f8 	ldd  [ %fp + -8 ], %f10
400023c8:	91 a2 89 c8 	fdivd  %f10, %f8, %f8
400023cc:	81 a0 00 28 	fmovs  %f8, %f0
400023d0:	83 a0 00 29 	fmovs  %f9, %f1
400023d4:	81 e8 00 00 	restore 
400023d8:	81 c3 e0 08 	retl 
400023dc:	01 00 00 00 	nop 

400023e0 <unapply_scaling>:
400023e0:	9d e3 bf 98 	save  %sp, -104, %sp
400023e4:	f0 3f bf f8 	std  %i0, [ %fp + -8 ]
400023e8:	82 10 00 1a 	mov  %i2, %g1
400023ec:	c4 08 60 08 	ldub  [ %g1 + 8 ], %g2
400023f0:	84 08 a0 ff 	and  %g2, 0xff, %g2
400023f4:	80 a0 a0 00 	cmp  %g2, 0
400023f8:	02 80 00 07 	be  40002414 <unapply_scaling+0x34>
400023fc:	01 00 00 00 	nop 
40002400:	d1 18 40 00 	ldd  [ %g1 ], %f8
40002404:	d5 1f bf f8 	ldd  [ %fp + -8 ], %f10
40002408:	91 a2 89 c8 	fdivd  %f10, %f8, %f8
4000240c:	10 80 00 05 	b  40002420 <unapply_scaling+0x40>
40002410:	01 00 00 00 	nop 
40002414:	d5 18 40 00 	ldd  [ %g1 ], %f10
40002418:	d1 1f bf f8 	ldd  [ %fp + -8 ], %f8
4000241c:	91 a2 89 48 	fmuld  %f10, %f8, %f8
40002420:	81 a0 00 28 	fmovs  %f8, %f0
40002424:	83 a0 00 29 	fmovs  %f9, %f1
40002428:	81 e8 00 00 	restore 
4000242c:	81 c3 e0 08 	retl 
40002430:	01 00 00 00 	nop 

40002434 <update_normalization>:
40002434:	9d e3 bf 60 	save  %sp, -160, %sp
40002438:	f8 07 a0 40 	ld  [ %fp + 0x40 ], %i4
4000243c:	ba 10 00 18 	mov  %i0, %i5
40002440:	f2 27 bf d0 	st  %i1, [ %fp + -48 ]
40002444:	f4 27 bf d4 	st  %i2, [ %fp + -44 ]
40002448:	c2 0f 60 08 	ldub  [ %i5 + 8 ], %g1
4000244c:	82 08 60 ff 	and  %g1, 0xff, %g1
40002450:	80 a0 60 00 	cmp  %g1, 0
40002454:	02 80 00 0a 	be  4000247c <update_normalization+0x48>
40002458:	01 00 00 00 	nop 
4000245c:	82 10 20 01 	mov  1, %g1	! 1 <__DYNAMIC+0x1>
40002460:	c2 2f bf e0 	stb  %g1, [ %fp + -32 ]
40002464:	d5 1f 40 00 	ldd  [ %i5 ], %f10
40002468:	d1 1f bf d0 	ldd  [ %fp + -48 ], %f8
4000246c:	91 a2 89 48 	fmuld  %f10, %f8, %f8
40002470:	d1 3f bf d8 	std  %f8, [ %fp + -40 ]
40002474:	10 80 00 38 	b  40002554 <update_normalization+0x120>
40002478:	01 00 00 00 	nop 
4000247c:	d1 1f 40 00 	ldd  [ %i5 ], %f8
40002480:	82 07 bf e8 	add  %fp, -24, %g1
40002484:	c2 23 a0 40 	st  %g1, [ %sp + 0x40 ]
40002488:	d1 3f bf c0 	std  %f8, [ %fp + -64 ]
4000248c:	d0 1f bf c0 	ldd  [ %fp + -64 ], %o0
40002490:	7f ff fb 9b 	call  400012fc <get_bit_access>
40002494:	01 00 00 00 	nop 
40002498:	00 00 00 08 	unimp  0x8
4000249c:	c4 1f bf e8 	ldd  [ %fp + -24 ], %g2
400024a0:	c4 3f bf c8 	std  %g2, [ %fp + -56 ]
400024a4:	82 07 bf c8 	add  %fp, -56, %g1
400024a8:	90 10 00 01 	mov  %g1, %o0
400024ac:	7f ff fb af 	call  40001368 <get_exp2>
400024b0:	01 00 00 00 	nop 
400024b4:	d0 27 bf fc 	st  %o0, [ %fp + -4 ]
400024b8:	82 07 bf f0 	add  %fp, -16, %g1
400024bc:	c2 23 a0 40 	st  %g1, [ %sp + 0x40 ]
400024c0:	d0 1f bf d0 	ldd  [ %fp + -48 ], %o0
400024c4:	7f ff fb 8e 	call  400012fc <get_bit_access>
400024c8:	01 00 00 00 	nop 
400024cc:	00 00 00 08 	unimp  0x8
400024d0:	c4 1f bf f0 	ldd  [ %fp + -16 ], %g2
400024d4:	c4 3f bf c8 	std  %g2, [ %fp + -56 ]
400024d8:	82 07 bf c8 	add  %fp, -56, %g1
400024dc:	90 10 00 01 	mov  %g1, %o0
400024e0:	7f ff fb a2 	call  40001368 <get_exp2>
400024e4:	01 00 00 00 	nop 
400024e8:	d0 27 bf f8 	st  %o0, [ %fp + -8 ]
400024ec:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400024f0:	83 38 60 1f 	sra  %g1, 0x1f, %g1
400024f4:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
400024f8:	84 18 40 02 	xor  %g1, %g2, %g2
400024fc:	84 20 80 01 	sub  %g2, %g1, %g2
40002500:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40002504:	87 38 60 1f 	sra  %g1, 0x1f, %g3
40002508:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4000250c:	82 18 c0 01 	xor  %g3, %g1, %g1
40002510:	82 20 40 03 	sub  %g1, %g3, %g1
40002514:	80 a0 80 01 	cmp  %g2, %g1
40002518:	04 80 00 09 	ble  4000253c <update_normalization+0x108>
4000251c:	01 00 00 00 	nop 
40002520:	c0 2f bf e0 	clrb  [ %fp + -32 ]
40002524:	d5 1f 40 00 	ldd  [ %i5 ], %f10
40002528:	d1 1f bf d0 	ldd  [ %fp + -48 ], %f8
4000252c:	91 a2 89 c8 	fdivd  %f10, %f8, %f8
40002530:	d1 3f bf d8 	std  %f8, [ %fp + -40 ]
40002534:	10 80 00 08 	b  40002554 <update_normalization+0x120>
40002538:	01 00 00 00 	nop 
4000253c:	82 10 20 01 	mov  1, %g1	! 1 <__DYNAMIC+0x1>
40002540:	c2 2f bf e0 	stb  %g1, [ %fp + -32 ]
40002544:	d1 1f 40 00 	ldd  [ %i5 ], %f8
40002548:	d5 1f bf d0 	ldd  [ %fp + -48 ], %f10
4000254c:	91 a2 89 c8 	fdivd  %f10, %f8, %f8
40002550:	d1 3f bf d8 	std  %f8, [ %fp + -40 ]
40002554:	c4 1f bf d8 	ldd  [ %fp + -40 ], %g2
40002558:	c4 3f 00 00 	std  %g2, [ %i4 ]
4000255c:	c4 1f bf e0 	ldd  [ %fp + -32 ], %g2
40002560:	c4 3f 20 08 	std  %g2, [ %i4 + 8 ]
40002564:	b0 10 00 1c 	mov  %i4, %i0
40002568:	81 e8 00 00 	restore 
4000256c:	81 c3 e0 0c 	jmp  %o7 + 0xc
40002570:	01 00 00 00 	nop 

40002574 <get_normalized_components>:
40002574:	9d e3 bf 28 	save  %sp, -216, %sp
40002578:	e0 07 a0 40 	ld  [ %fp + 0x40 ], %l0
4000257c:	82 10 00 18 	mov  %i0, %g1
40002580:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40002584:	f4 3f bf a0 	std  %i2, [ %fp + -96 ]
40002588:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
4000258c:	c2 2f a0 44 	stb  %g1, [ %fp + 0x44 ]
40002590:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
40002594:	c2 2f bf c8 	stb  %g1, [ %fp + -56 ]
40002598:	c4 1f 00 00 	ldd  [ %i4 ], %g2
4000259c:	c4 3f bf 90 	std  %g2, [ %fp + -112 ]
400025a0:	c4 1f 20 08 	ldd  [ %i4 + 8 ], %g2
400025a4:	c4 3f bf 98 	std  %g2, [ %fp + -104 ]
400025a8:	82 07 bf 90 	add  %fp, -112, %g1
400025ac:	d0 1f bf a0 	ldd  [ %fp + -96 ], %o0
400025b0:	94 10 00 01 	mov  %g1, %o2
400025b4:	7f ff ff 76 	call  4000238c <apply_scaling>
400025b8:	01 00 00 00 	nop 
400025bc:	c1 3f bf f8 	std  %f0, [ %fp + -8 ]
400025c0:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
400025c4:	c2 07 a0 58 	ld  [ %fp + 0x58 ], %g1
400025c8:	84 20 80 01 	sub  %g2, %g1, %g2
400025cc:	82 10 20 01 	mov  1, %g1
400025d0:	80 a0 a1 32 	cmp  %g2, 0x132
400025d4:	14 80 00 03 	bg  400025e0 <get_normalized_components+0x6c>
400025d8:	01 00 00 00 	nop 
400025dc:	82 10 20 00 	clr  %g1	! 0 <__DYNAMIC>
400025e0:	c2 2f bf f7 	stb  %g1, [ %fp + -9 ]
400025e4:	c2 0f bf f7 	ldub  [ %fp + -9 ], %g1
400025e8:	82 08 60 ff 	and  %g1, 0xff, %g1
400025ec:	80 a0 60 00 	cmp  %g1, 0
400025f0:	02 80 00 15 	be  40002644 <get_normalized_components+0xd0>
400025f4:	01 00 00 00 	nop 
400025f8:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
400025fc:	82 08 60 ff 	and  %g1, 0xff, %g1
40002600:	80 a0 60 00 	cmp  %g1, 0
40002604:	02 80 00 06 	be  4000261c <get_normalized_components+0xa8>
40002608:	01 00 00 00 	nop 
4000260c:	d1 1f bf f8 	ldd  [ %fp + -8 ], %f8
40002610:	91 a0 00 a8 	fnegs  %f8, %f8
40002614:	10 80 00 03 	b  40002620 <get_normalized_components+0xac>
40002618:	01 00 00 00 	nop 
4000261c:	d1 1f bf f8 	ldd  [ %fp + -8 ], %f8
40002620:	e0 23 a0 40 	st  %l0, [ %sp + 0x40 ]
40002624:	d1 3f bf 88 	std  %f8, [ %fp + -120 ]
40002628:	d0 1f bf 88 	ldd  [ %fp + -120 ], %o0
4000262c:	d4 07 a0 48 	ld  [ %fp + 0x48 ], %o2
40002630:	7f ff fe 9f 	call  400020ac <get_components>
40002634:	01 00 00 00 	nop 
40002638:	00 00 00 18 	unimp  0x18
4000263c:	10 80 00 81 	b  40002840 <get_normalized_components+0x2cc>
40002640:	01 00 00 00 	nop 
40002644:	d0 1f bf f8 	ldd  [ %fp + -8 ], %o0
40002648:	40 00 22 de 	call  4000b1c0 <__fixdfdi>
4000264c:	01 00 00 00 	nop 
40002650:	84 10 00 08 	mov  %o0, %g2
40002654:	86 10 00 09 	mov  %o1, %g3
40002658:	c4 3f bf b8 	std  %g2, [ %fp + -72 ]
4000265c:	c4 1f bf b8 	ldd  [ %fp + -72 ], %g2
40002660:	90 10 00 02 	mov  %g2, %o0
40002664:	92 10 00 03 	mov  %g3, %o1
40002668:	40 00 23 34 	call  4000b338 <__floatdidf>
4000266c:	01 00 00 00 	nop 
40002670:	91 a0 00 20 	fmovs  %f0, %f8
40002674:	93 a0 00 21 	fmovs  %f1, %f9
40002678:	c4 1f 00 00 	ldd  [ %i4 ], %g2
4000267c:	c4 3f bf 90 	std  %g2, [ %fp + -112 ]
40002680:	c4 1f 20 08 	ldd  [ %i4 + 8 ], %g2
40002684:	c4 3f bf 98 	std  %g2, [ %fp + -104 ]
40002688:	82 07 bf 90 	add  %fp, -112, %g1
4000268c:	d1 3f bf 88 	std  %f8, [ %fp + -120 ]
40002690:	d0 1f bf 88 	ldd  [ %fp + -120 ], %o0
40002694:	94 10 00 01 	mov  %g1, %o2
40002698:	7f ff ff 52 	call  400023e0 <unapply_scaling>
4000269c:	01 00 00 00 	nop 
400026a0:	91 a0 00 20 	fmovs  %f0, %f8
400026a4:	93 a0 00 21 	fmovs  %f1, %f9
400026a8:	d5 1f bf a0 	ldd  [ %fp + -96 ], %f10
400026ac:	91 a2 88 c8 	fsubd  %f10, %f8, %f8
400026b0:	d1 3f bf e8 	std  %f8, [ %fp + -24 ]
400026b4:	03 10 00 54 	sethi  %hi(0x40015000), %g1
400026b8:	84 10 63 78 	or  %g1, 0x378, %g2	! 40015378 <powers_of_10>
400026bc:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
400026c0:	83 28 60 03 	sll  %g1, 3, %g1
400026c4:	82 00 80 01 	add  %g2, %g1, %g1
400026c8:	d1 18 40 00 	ldd  [ %g1 ], %f8
400026cc:	d1 3f bf e0 	std  %f8, [ %fp + -32 ]
400026d0:	c4 1f 00 00 	ldd  [ %i4 ], %g2
400026d4:	c4 3f bf 90 	std  %g2, [ %fp + -112 ]
400026d8:	c4 1f 20 08 	ldd  [ %i4 + 8 ], %g2
400026dc:	c4 3f bf 98 	std  %g2, [ %fp + -104 ]
400026e0:	82 07 bf 90 	add  %fp, -112, %g1
400026e4:	84 07 bf a8 	add  %fp, -88, %g2
400026e8:	c4 23 a0 40 	st  %g2, [ %sp + 0x40 ]
400026ec:	90 10 00 01 	mov  %g1, %o0
400026f0:	d2 07 bf e0 	ld  [ %fp + -32 ], %o1
400026f4:	d4 07 bf e4 	ld  [ %fp + -28 ], %o2
400026f8:	7f ff ff 4f 	call  40002434 <update_normalization>
400026fc:	01 00 00 00 	nop 
40002700:	00 00 00 10 	unimp  0x10
40002704:	c4 1f bf a8 	ldd  [ %fp + -88 ], %g2
40002708:	c4 3f bf 90 	std  %g2, [ %fp + -112 ]
4000270c:	c4 1f bf b0 	ldd  [ %fp + -80 ], %g2
40002710:	c4 3f bf 98 	std  %g2, [ %fp + -104 ]
40002714:	82 07 bf 90 	add  %fp, -112, %g1
40002718:	d0 1f bf e8 	ldd  [ %fp + -24 ], %o0
4000271c:	94 10 00 01 	mov  %g1, %o2
40002720:	7f ff ff 1b 	call  4000238c <apply_scaling>
40002724:	01 00 00 00 	nop 
40002728:	c1 3f bf d8 	std  %f0, [ %fp + -40 ]
4000272c:	03 10 00 55 	sethi  %hi(0x40015400), %g1
40002730:	82 10 60 10 	or  %g1, 0x10, %g1	! 40015410 <powers_of_10+0x98>
40002734:	d1 18 40 00 	ldd  [ %g1 ], %f8
40002738:	d1 3f bf d0 	std  %f8, [ %fp + -48 ]
4000273c:	d0 1f bf d8 	ldd  [ %fp + -40 ], %o0
40002740:	40 00 22 a0 	call  4000b1c0 <__fixdfdi>
40002744:	01 00 00 00 	nop 
40002748:	84 10 00 08 	mov  %o0, %g2
4000274c:	86 10 00 09 	mov  %o1, %g3
40002750:	c4 3f bf c0 	std  %g2, [ %fp + -64 ]
40002754:	c4 1f bf c0 	ldd  [ %fp + -64 ], %g2
40002758:	90 10 00 02 	mov  %g2, %o0
4000275c:	92 10 00 03 	mov  %g3, %o1
40002760:	40 00 22 f6 	call  4000b338 <__floatdidf>
40002764:	01 00 00 00 	nop 
40002768:	91 a0 00 20 	fmovs  %f0, %f8
4000276c:	93 a0 00 21 	fmovs  %f1, %f9
40002770:	d5 1f bf d8 	ldd  [ %fp + -40 ], %f10
40002774:	91 a2 88 c8 	fsubd  %f10, %f8, %f8
40002778:	d1 3f bf d8 	std  %f8, [ %fp + -40 ]
4000277c:	f4 1f bf c0 	ldd  [ %fp + -64 ], %i2
40002780:	82 10 20 01 	mov  1, %g1
40002784:	d5 1f bf d8 	ldd  [ %fp + -40 ], %f10
40002788:	d1 1f bf d0 	ldd  [ %fp + -48 ], %f8
4000278c:	81 aa 8a c8 	fcmped  %f10, %f8
40002790:	01 00 00 00 	nop 
40002794:	17 80 00 03 	fbge  400027a0 <get_normalized_components+0x22c>
40002798:	01 00 00 00 	nop 
4000279c:	82 10 20 00 	clr  %g1	! 0 <__DYNAMIC>
400027a0:	82 08 60 ff 	and  %g1, 0xff, %g1
400027a4:	b8 10 20 00 	clr  %i4
400027a8:	ba 10 00 01 	mov  %g1, %i5
400027ac:	86 86 c0 1d 	addcc  %i3, %i5, %g3
400027b0:	84 46 80 1c 	addx  %i2, %i4, %g2
400027b4:	c4 3f bf c0 	std  %g2, [ %fp + -64 ]
400027b8:	d5 1f bf d8 	ldd  [ %fp + -40 ], %f10
400027bc:	d1 1f bf d0 	ldd  [ %fp + -48 ], %f8
400027c0:	81 aa 8a 48 	fcmpd  %f10, %f8
400027c4:	01 00 00 00 	nop 
400027c8:	03 80 00 06 	fbne  400027e0 <get_normalized_components+0x26c>
400027cc:	01 00 00 00 	nop 
400027d0:	c4 1f bf c0 	ldd  [ %fp + -64 ], %g2
400027d4:	84 08 bf ff 	and  %g2, -1, %g2
400027d8:	86 08 ff fe 	and  %g3, -2, %g3
400027dc:	c4 3f bf c0 	std  %g2, [ %fp + -64 ]
400027e0:	c4 1f bf c0 	ldd  [ %fp + -64 ], %g2
400027e4:	90 10 00 02 	mov  %g2, %o0
400027e8:	92 10 00 03 	mov  %g3, %o1
400027ec:	40 00 22 d3 	call  4000b338 <__floatdidf>
400027f0:	01 00 00 00 	nop 
400027f4:	95 a0 00 20 	fmovs  %f0, %f10
400027f8:	97 a0 00 21 	fmovs  %f1, %f11
400027fc:	d1 1f bf e0 	ldd  [ %fp + -32 ], %f8
40002800:	81 aa 8a c8 	fcmped  %f10, %f8
40002804:	01 00 00 00 	nop 
40002808:	07 80 00 08 	fbul  40002828 <get_normalized_components+0x2b4>
4000280c:	01 00 00 00 	nop 
40002810:	c0 27 bf c0 	clr  [ %fp + -64 ]
40002814:	c0 27 bf c4 	clr  [ %fp + -60 ]
40002818:	f8 1f bf b8 	ldd  [ %fp + -72 ], %i4
4000281c:	86 87 60 01 	addcc  %i5, 1, %g3
40002820:	84 47 20 00 	addx  %i4, 0, %g2
40002824:	c4 3f bf b8 	std  %g2, [ %fp + -72 ]
40002828:	c4 1f bf b8 	ldd  [ %fp + -72 ], %g2
4000282c:	c4 3c 00 00 	std  %g2, [ %l0 ]
40002830:	c4 1f bf c0 	ldd  [ %fp + -64 ], %g2
40002834:	c4 3c 20 08 	std  %g2, [ %l0 + 8 ]
40002838:	c4 1f bf c8 	ldd  [ %fp + -56 ], %g2
4000283c:	c4 3c 20 10 	std  %g2, [ %l0 + 0x10 ]
40002840:	b0 10 00 10 	mov  %l0, %i0
40002844:	81 e8 00 00 	restore 
40002848:	81 c3 e0 0c 	jmp  %o7 + 0xc
4000284c:	01 00 00 00 	nop 

40002850 <print_broken_up_decimal>:
40002850:	9d e3 bf 90 	save  %sp, -112, %sp
40002854:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40002858:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
4000285c:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
40002860:	f8 27 a0 54 	st  %i4, [ %fp + 0x54 ]
40002864:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
40002868:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
4000286c:	80 a0 60 00 	cmp  %g1, 0
40002870:	02 80 00 a0 	be  40002af0 <print_broken_up_decimal+0x2a0>
40002874:	01 00 00 00 	nop 
40002878:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
4000287c:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40002880:	c4 07 a0 54 	ld  [ %fp + 0x54 ], %g2
40002884:	03 00 00 04 	sethi  %hi(0x1000), %g1
40002888:	82 08 80 01 	and  %g2, %g1, %g1
4000288c:	80 a0 60 00 	cmp  %g1, 0
40002890:	02 80 00 32 	be  40002958 <print_broken_up_decimal+0x108>
40002894:	01 00 00 00 	nop 
40002898:	c2 07 a0 54 	ld  [ %fp + 0x54 ], %g1
4000289c:	82 08 60 10 	and  %g1, 0x10, %g1
400028a0:	80 a0 60 00 	cmp  %g1, 0
400028a4:	12 80 00 2d 	bne  40002958 <print_broken_up_decimal+0x108>
400028a8:	01 00 00 00 	nop 
400028ac:	c4 1e 20 08 	ldd  [ %i0 + 8 ], %g2
400028b0:	80 a0 a0 00 	cmp  %g2, 0
400028b4:	14 80 00 08 	bg  400028d4 <print_broken_up_decimal+0x84>
400028b8:	01 00 00 00 	nop 
400028bc:	80 a0 a0 00 	cmp  %g2, 0
400028c0:	12 80 00 26 	bne  40002958 <print_broken_up_decimal+0x108>
400028c4:	01 00 00 00 	nop 
400028c8:	80 a0 e0 00 	cmp  %g3, 0
400028cc:	02 80 00 23 	be  40002958 <print_broken_up_decimal+0x108>
400028d0:	01 00 00 00 	nop 
400028d4:	c4 1e 20 08 	ldd  [ %i0 + 8 ], %g2
400028d8:	90 10 00 02 	mov  %g2, %o0
400028dc:	92 10 00 03 	mov  %g3, %o1
400028e0:	94 10 20 00 	clr  %o2
400028e4:	96 10 20 0a 	mov  0xa, %o3
400028e8:	40 00 23 ae 	call  4000b7a0 <__moddi3>
400028ec:	01 00 00 00 	nop 
400028f0:	84 10 00 08 	mov  %o0, %g2
400028f4:	86 10 00 09 	mov  %o1, %g3
400028f8:	c4 3f bf f0 	std  %g2, [ %fp + -16 ]
400028fc:	c2 07 bf f0 	ld  [ %fp + -16 ], %g1
40002900:	c4 07 bf f4 	ld  [ %fp + -12 ], %g2
40002904:	82 10 40 02 	or  %g1, %g2, %g1
40002908:	80 a0 60 00 	cmp  %g1, 0
4000290c:	02 80 00 04 	be  4000291c <print_broken_up_decimal+0xcc>
40002910:	01 00 00 00 	nop 
40002914:	10 80 00 11 	b  40002958 <print_broken_up_decimal+0x108>
40002918:	01 00 00 00 	nop 
4000291c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40002920:	82 00 7f ff 	add  %g1, -1, %g1
40002924:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40002928:	c4 1e 20 08 	ldd  [ %i0 + 8 ], %g2
4000292c:	90 10 00 02 	mov  %g2, %o0
40002930:	92 10 00 03 	mov  %g3, %o1
40002934:	94 10 20 00 	clr  %o2
40002938:	96 10 20 0a 	mov  0xa, %o3
4000293c:	40 00 22 b0 	call  4000b3fc <__divdi3>
40002940:	01 00 00 00 	nop 
40002944:	84 10 00 08 	mov  %o0, %g2
40002948:	86 10 00 09 	mov  %o1, %g3
4000294c:	c4 3e 20 08 	std  %g2, [ %i0 + 8 ]
40002950:	10 bf ff e1 	b  400028d4 <print_broken_up_decimal+0x84>
40002954:	01 00 00 00 	nop 
40002958:	c4 1e 20 08 	ldd  [ %i0 + 8 ], %g2
4000295c:	80 a0 a0 00 	cmp  %g2, 0
40002960:	14 80 00 3a 	bg  40002a48 <print_broken_up_decimal+0x1f8>
40002964:	01 00 00 00 	nop 
40002968:	80 a0 a0 00 	cmp  %g2, 0
4000296c:	12 80 00 05 	bne  40002980 <print_broken_up_decimal+0x130>
40002970:	01 00 00 00 	nop 
40002974:	80 a0 e0 00 	cmp  %g3, 0
40002978:	12 80 00 34 	bne  40002a48 <print_broken_up_decimal+0x1f8>
4000297c:	01 00 00 00 	nop 
40002980:	c4 07 a0 54 	ld  [ %fp + 0x54 ], %g2
40002984:	03 00 00 04 	sethi  %hi(0x1000), %g1
40002988:	82 08 80 01 	and  %g2, %g1, %g1
4000298c:	80 a0 60 00 	cmp  %g1, 0
40002990:	02 80 00 2e 	be  40002a48 <print_broken_up_decimal+0x1f8>
40002994:	01 00 00 00 	nop 
40002998:	c2 07 a0 54 	ld  [ %fp + 0x54 ], %g1
4000299c:	82 08 60 10 	and  %g1, 0x10, %g1
400029a0:	80 a0 60 00 	cmp  %g1, 0
400029a4:	02 80 00 88 	be  40002bc4 <print_broken_up_decimal+0x374>
400029a8:	01 00 00 00 	nop 
400029ac:	10 80 00 27 	b  40002a48 <print_broken_up_decimal+0x1f8>
400029b0:	01 00 00 00 	nop 
400029b4:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400029b8:	82 00 7f ff 	add  %g1, -1, %g1
400029bc:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400029c0:	c4 07 a0 58 	ld  [ %fp + 0x58 ], %g2
400029c4:	c2 07 a0 5c 	ld  [ %fp + 0x5c ], %g1
400029c8:	ba 00 80 01 	add  %g2, %g1, %i5
400029cc:	c4 1e 20 08 	ldd  [ %i0 + 8 ], %g2
400029d0:	90 10 00 02 	mov  %g2, %o0
400029d4:	92 10 00 03 	mov  %g3, %o1
400029d8:	94 10 20 00 	clr  %o2
400029dc:	96 10 20 0a 	mov  0xa, %o3
400029e0:	40 00 23 70 	call  4000b7a0 <__moddi3>
400029e4:	01 00 00 00 	nop 
400029e8:	84 10 00 08 	mov  %o0, %g2
400029ec:	86 10 00 09 	mov  %o1, %g3
400029f0:	82 10 00 03 	mov  %g3, %g1
400029f4:	82 00 60 30 	add  %g1, 0x30, %g1
400029f8:	c2 2f 40 00 	stb  %g1, [ %i5 ]
400029fc:	c2 07 a0 5c 	ld  [ %fp + 0x5c ], %g1
40002a00:	82 00 60 01 	inc  %g1
40002a04:	c2 27 a0 5c 	st  %g1, [ %fp + 0x5c ]
40002a08:	c4 1e 20 08 	ldd  [ %i0 + 8 ], %g2
40002a0c:	90 10 00 02 	mov  %g2, %o0
40002a10:	92 10 00 03 	mov  %g3, %o1
40002a14:	94 10 20 00 	clr  %o2
40002a18:	96 10 20 0a 	mov  0xa, %o3
40002a1c:	40 00 22 78 	call  4000b3fc <__divdi3>
40002a20:	01 00 00 00 	nop 
40002a24:	84 10 00 08 	mov  %o0, %g2
40002a28:	86 10 00 09 	mov  %o1, %g3
40002a2c:	c4 3e 20 08 	std  %g2, [ %i0 + 8 ]
40002a30:	c4 1e 20 08 	ldd  [ %i0 + 8 ], %g2
40002a34:	82 10 00 02 	mov  %g2, %g1
40002a38:	82 10 40 03 	or  %g1, %g3, %g1
40002a3c:	80 a0 60 00 	cmp  %g1, 0
40002a40:	02 80 00 08 	be  40002a60 <print_broken_up_decimal+0x210>
40002a44:	01 00 00 00 	nop 
40002a48:	c2 07 a0 5c 	ld  [ %fp + 0x5c ], %g1
40002a4c:	80 a0 60 1f 	cmp  %g1, 0x1f
40002a50:	08 bf ff d9 	bleu  400029b4 <print_broken_up_decimal+0x164>
40002a54:	01 00 00 00 	nop 
40002a58:	10 80 00 10 	b  40002a98 <print_broken_up_decimal+0x248>
40002a5c:	01 00 00 00 	nop 
40002a60:	01 00 00 00 	nop 
40002a64:	10 80 00 0d 	b  40002a98 <print_broken_up_decimal+0x248>
40002a68:	01 00 00 00 	nop 
40002a6c:	c4 07 a0 58 	ld  [ %fp + 0x58 ], %g2
40002a70:	c2 07 a0 5c 	ld  [ %fp + 0x5c ], %g1
40002a74:	82 00 80 01 	add  %g2, %g1, %g1
40002a78:	84 10 20 30 	mov  0x30, %g2
40002a7c:	c4 28 40 00 	stb  %g2, [ %g1 ]
40002a80:	c2 07 a0 5c 	ld  [ %fp + 0x5c ], %g1
40002a84:	82 00 60 01 	inc  %g1
40002a88:	c2 27 a0 5c 	st  %g1, [ %fp + 0x5c ]
40002a8c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40002a90:	82 00 7f ff 	add  %g1, -1, %g1
40002a94:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40002a98:	c2 07 a0 5c 	ld  [ %fp + 0x5c ], %g1
40002a9c:	80 a0 60 1f 	cmp  %g1, 0x1f
40002aa0:	18 80 00 06 	bgu  40002ab8 <print_broken_up_decimal+0x268>
40002aa4:	01 00 00 00 	nop 
40002aa8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40002aac:	80 a0 60 00 	cmp  %g1, 0
40002ab0:	12 bf ff ef 	bne  40002a6c <print_broken_up_decimal+0x21c>
40002ab4:	01 00 00 00 	nop 
40002ab8:	c2 07 a0 5c 	ld  [ %fp + 0x5c ], %g1
40002abc:	80 a0 60 1f 	cmp  %g1, 0x1f
40002ac0:	18 80 00 41 	bgu  40002bc4 <print_broken_up_decimal+0x374>
40002ac4:	01 00 00 00 	nop 
40002ac8:	c4 07 a0 58 	ld  [ %fp + 0x58 ], %g2
40002acc:	c2 07 a0 5c 	ld  [ %fp + 0x5c ], %g1
40002ad0:	82 00 80 01 	add  %g2, %g1, %g1
40002ad4:	84 10 20 2e 	mov  0x2e, %g2
40002ad8:	c4 28 40 00 	stb  %g2, [ %g1 ]
40002adc:	c2 07 a0 5c 	ld  [ %fp + 0x5c ], %g1
40002ae0:	82 00 60 01 	inc  %g1
40002ae4:	c2 27 a0 5c 	st  %g1, [ %fp + 0x5c ]
40002ae8:	10 80 00 37 	b  40002bc4 <print_broken_up_decimal+0x374>
40002aec:	01 00 00 00 	nop 
40002af0:	c2 07 a0 54 	ld  [ %fp + 0x54 ], %g1
40002af4:	82 08 60 10 	and  %g1, 0x10, %g1
40002af8:	80 a0 60 00 	cmp  %g1, 0
40002afc:	02 80 00 32 	be  40002bc4 <print_broken_up_decimal+0x374>
40002b00:	01 00 00 00 	nop 
40002b04:	c2 07 a0 5c 	ld  [ %fp + 0x5c ], %g1
40002b08:	80 a0 60 1f 	cmp  %g1, 0x1f
40002b0c:	18 80 00 2e 	bgu  40002bc4 <print_broken_up_decimal+0x374>
40002b10:	01 00 00 00 	nop 
40002b14:	c4 07 a0 58 	ld  [ %fp + 0x58 ], %g2
40002b18:	c2 07 a0 5c 	ld  [ %fp + 0x5c ], %g1
40002b1c:	82 00 80 01 	add  %g2, %g1, %g1
40002b20:	84 10 20 2e 	mov  0x2e, %g2
40002b24:	c4 28 40 00 	stb  %g2, [ %g1 ]
40002b28:	c2 07 a0 5c 	ld  [ %fp + 0x5c ], %g1
40002b2c:	82 00 60 01 	inc  %g1
40002b30:	c2 27 a0 5c 	st  %g1, [ %fp + 0x5c ]
40002b34:	10 80 00 24 	b  40002bc4 <print_broken_up_decimal+0x374>
40002b38:	01 00 00 00 	nop 
40002b3c:	c4 07 a0 58 	ld  [ %fp + 0x58 ], %g2
40002b40:	c2 07 a0 5c 	ld  [ %fp + 0x5c ], %g1
40002b44:	ba 00 80 01 	add  %g2, %g1, %i5
40002b48:	c4 1e 00 00 	ldd  [ %i0 ], %g2
40002b4c:	90 10 00 02 	mov  %g2, %o0
40002b50:	92 10 00 03 	mov  %g3, %o1
40002b54:	94 10 20 00 	clr  %o2
40002b58:	96 10 20 0a 	mov  0xa, %o3
40002b5c:	40 00 23 11 	call  4000b7a0 <__moddi3>
40002b60:	01 00 00 00 	nop 
40002b64:	84 10 00 08 	mov  %o0, %g2
40002b68:	86 10 00 09 	mov  %o1, %g3
40002b6c:	82 10 00 03 	mov  %g3, %g1
40002b70:	82 00 60 30 	add  %g1, 0x30, %g1
40002b74:	c2 2f 40 00 	stb  %g1, [ %i5 ]
40002b78:	c2 07 a0 5c 	ld  [ %fp + 0x5c ], %g1
40002b7c:	82 00 60 01 	inc  %g1
40002b80:	c2 27 a0 5c 	st  %g1, [ %fp + 0x5c ]
40002b84:	c4 1e 00 00 	ldd  [ %i0 ], %g2
40002b88:	90 10 00 02 	mov  %g2, %o0
40002b8c:	92 10 00 03 	mov  %g3, %o1
40002b90:	94 10 20 00 	clr  %o2
40002b94:	96 10 20 0a 	mov  0xa, %o3
40002b98:	40 00 22 19 	call  4000b3fc <__divdi3>
40002b9c:	01 00 00 00 	nop 
40002ba0:	84 10 00 08 	mov  %o0, %g2
40002ba4:	86 10 00 09 	mov  %o1, %g3
40002ba8:	c4 3e 00 00 	std  %g2, [ %i0 ]
40002bac:	c4 1e 00 00 	ldd  [ %i0 ], %g2
40002bb0:	82 10 00 02 	mov  %g2, %g1
40002bb4:	82 10 40 03 	or  %g1, %g3, %g1
40002bb8:	80 a0 60 00 	cmp  %g1, 0
40002bbc:	02 80 00 08 	be  40002bdc <print_broken_up_decimal+0x38c>
40002bc0:	01 00 00 00 	nop 
40002bc4:	c2 07 a0 5c 	ld  [ %fp + 0x5c ], %g1
40002bc8:	80 a0 60 1f 	cmp  %g1, 0x1f
40002bcc:	08 bf ff dc 	bleu  40002b3c <print_broken_up_decimal+0x2ec>
40002bd0:	01 00 00 00 	nop 
40002bd4:	10 80 00 03 	b  40002be0 <print_broken_up_decimal+0x390>
40002bd8:	01 00 00 00 	nop 
40002bdc:	01 00 00 00 	nop 
40002be0:	c2 07 a0 54 	ld  [ %fp + 0x54 ], %g1
40002be4:	82 08 60 02 	and  %g1, 2, %g1
40002be8:	80 a0 60 00 	cmp  %g1, 0
40002bec:	12 80 00 2b 	bne  40002c98 <print_broken_up_decimal+0x448>
40002bf0:	01 00 00 00 	nop 
40002bf4:	c2 07 a0 54 	ld  [ %fp + 0x54 ], %g1
40002bf8:	82 08 60 01 	and  %g1, 1, %g1
40002bfc:	80 a0 60 00 	cmp  %g1, 0
40002c00:	02 80 00 26 	be  40002c98 <print_broken_up_decimal+0x448>
40002c04:	01 00 00 00 	nop 
40002c08:	c2 07 a0 50 	ld  [ %fp + 0x50 ], %g1
40002c0c:	80 a0 60 00 	cmp  %g1, 0
40002c10:	02 80 00 19 	be  40002c74 <print_broken_up_decimal+0x424>
40002c14:	01 00 00 00 	nop 
40002c18:	c2 0e 20 10 	ldub  [ %i0 + 0x10 ], %g1
40002c1c:	82 08 60 ff 	and  %g1, 0xff, %g1
40002c20:	80 a0 60 00 	cmp  %g1, 0
40002c24:	12 80 00 07 	bne  40002c40 <print_broken_up_decimal+0x3f0>
40002c28:	01 00 00 00 	nop 
40002c2c:	c2 07 a0 54 	ld  [ %fp + 0x54 ], %g1
40002c30:	82 08 60 0c 	and  %g1, 0xc, %g1
40002c34:	80 a0 60 00 	cmp  %g1, 0
40002c38:	02 80 00 0f 	be  40002c74 <print_broken_up_decimal+0x424>
40002c3c:	01 00 00 00 	nop 
40002c40:	c2 07 a0 50 	ld  [ %fp + 0x50 ], %g1
40002c44:	82 00 7f ff 	add  %g1, -1, %g1
40002c48:	c2 27 a0 50 	st  %g1, [ %fp + 0x50 ]
40002c4c:	10 80 00 0a 	b  40002c74 <print_broken_up_decimal+0x424>
40002c50:	01 00 00 00 	nop 
40002c54:	c4 07 a0 58 	ld  [ %fp + 0x58 ], %g2
40002c58:	c2 07 a0 5c 	ld  [ %fp + 0x5c ], %g1
40002c5c:	82 00 80 01 	add  %g2, %g1, %g1
40002c60:	84 10 20 30 	mov  0x30, %g2
40002c64:	c4 28 40 00 	stb  %g2, [ %g1 ]
40002c68:	c2 07 a0 5c 	ld  [ %fp + 0x5c ], %g1
40002c6c:	82 00 60 01 	inc  %g1
40002c70:	c2 27 a0 5c 	st  %g1, [ %fp + 0x5c ]
40002c74:	c4 07 a0 5c 	ld  [ %fp + 0x5c ], %g2
40002c78:	c2 07 a0 50 	ld  [ %fp + 0x50 ], %g1
40002c7c:	80 a0 80 01 	cmp  %g2, %g1
40002c80:	1a 80 00 06 	bcc  40002c98 <print_broken_up_decimal+0x448>
40002c84:	01 00 00 00 	nop 
40002c88:	c2 07 a0 5c 	ld  [ %fp + 0x5c ], %g1
40002c8c:	80 a0 60 1f 	cmp  %g1, 0x1f
40002c90:	08 bf ff f1 	bleu  40002c54 <print_broken_up_decimal+0x404>
40002c94:	01 00 00 00 	nop 
40002c98:	c2 07 a0 5c 	ld  [ %fp + 0x5c ], %g1
40002c9c:	80 a0 60 1f 	cmp  %g1, 0x1f
40002ca0:	18 80 00 2d 	bgu  40002d54 <print_broken_up_decimal+0x504>
40002ca4:	01 00 00 00 	nop 
40002ca8:	c2 0e 20 10 	ldub  [ %i0 + 0x10 ], %g1
40002cac:	82 08 60 ff 	and  %g1, 0xff, %g1
40002cb0:	80 a0 60 00 	cmp  %g1, 0
40002cb4:	02 80 00 0c 	be  40002ce4 <print_broken_up_decimal+0x494>
40002cb8:	01 00 00 00 	nop 
40002cbc:	c4 07 a0 58 	ld  [ %fp + 0x58 ], %g2
40002cc0:	c2 07 a0 5c 	ld  [ %fp + 0x5c ], %g1
40002cc4:	82 00 80 01 	add  %g2, %g1, %g1
40002cc8:	84 10 20 2d 	mov  0x2d, %g2
40002ccc:	c4 28 40 00 	stb  %g2, [ %g1 ]
40002cd0:	c2 07 a0 5c 	ld  [ %fp + 0x5c ], %g1
40002cd4:	82 00 60 01 	inc  %g1
40002cd8:	c2 27 a0 5c 	st  %g1, [ %fp + 0x5c ]
40002cdc:	10 80 00 1e 	b  40002d54 <print_broken_up_decimal+0x504>
40002ce0:	01 00 00 00 	nop 
40002ce4:	c2 07 a0 54 	ld  [ %fp + 0x54 ], %g1
40002ce8:	82 08 60 04 	and  %g1, 4, %g1
40002cec:	80 a0 60 00 	cmp  %g1, 0
40002cf0:	02 80 00 0c 	be  40002d20 <print_broken_up_decimal+0x4d0>
40002cf4:	01 00 00 00 	nop 
40002cf8:	c4 07 a0 58 	ld  [ %fp + 0x58 ], %g2
40002cfc:	c2 07 a0 5c 	ld  [ %fp + 0x5c ], %g1
40002d00:	82 00 80 01 	add  %g2, %g1, %g1
40002d04:	84 10 20 2b 	mov  0x2b, %g2
40002d08:	c4 28 40 00 	stb  %g2, [ %g1 ]
40002d0c:	c2 07 a0 5c 	ld  [ %fp + 0x5c ], %g1
40002d10:	82 00 60 01 	inc  %g1
40002d14:	c2 27 a0 5c 	st  %g1, [ %fp + 0x5c ]
40002d18:	10 80 00 0f 	b  40002d54 <print_broken_up_decimal+0x504>
40002d1c:	01 00 00 00 	nop 
40002d20:	c2 07 a0 54 	ld  [ %fp + 0x54 ], %g1
40002d24:	82 08 60 08 	and  %g1, 8, %g1
40002d28:	80 a0 60 00 	cmp  %g1, 0
40002d2c:	02 80 00 0a 	be  40002d54 <print_broken_up_decimal+0x504>
40002d30:	01 00 00 00 	nop 
40002d34:	c4 07 a0 58 	ld  [ %fp + 0x58 ], %g2
40002d38:	c2 07 a0 5c 	ld  [ %fp + 0x5c ], %g1
40002d3c:	82 00 80 01 	add  %g2, %g1, %g1
40002d40:	84 10 20 20 	mov  0x20, %g2
40002d44:	c4 28 40 00 	stb  %g2, [ %g1 ]
40002d48:	c2 07 a0 5c 	ld  [ %fp + 0x5c ], %g1
40002d4c:	82 00 60 01 	inc  %g1
40002d50:	c2 27 a0 5c 	st  %g1, [ %fp + 0x5c ]
40002d54:	d0 07 a0 48 	ld  [ %fp + 0x48 ], %o0
40002d58:	d2 07 a0 58 	ld  [ %fp + 0x58 ], %o1
40002d5c:	d4 07 a0 5c 	ld  [ %fp + 0x5c ], %o2
40002d60:	d6 07 a0 50 	ld  [ %fp + 0x50 ], %o3
40002d64:	d8 07 a0 54 	ld  [ %fp + 0x54 ], %o4
40002d68:	7f ff fa e7 	call  40001904 <out_rev_>
40002d6c:	01 00 00 00 	nop 
40002d70:	81 e8 00 00 	restore 
40002d74:	81 c3 e0 08 	retl 
40002d78:	01 00 00 00 	nop 

40002d7c <print_decimal_number>:
40002d7c:	9d e3 bf 60 	save  %sp, -160, %sp
40002d80:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40002d84:	f2 27 bf e0 	st  %i1, [ %fp + -32 ]
40002d88:	f4 27 bf e4 	st  %i2, [ %fp + -28 ]
40002d8c:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
40002d90:	f8 27 a0 54 	st  %i4, [ %fp + 0x54 ]
40002d94:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
40002d98:	82 07 bf e8 	add  %fp, -24, %g1
40002d9c:	c2 23 a0 40 	st  %g1, [ %sp + 0x40 ]
40002da0:	d0 1f bf e0 	ldd  [ %fp + -32 ], %o0
40002da4:	d4 07 a0 50 	ld  [ %fp + 0x50 ], %o2
40002da8:	7f ff fc c1 	call  400020ac <get_components>
40002dac:	01 00 00 00 	nop 
40002db0:	00 00 00 18 	unimp  0x18
40002db4:	c4 1f bf e8 	ldd  [ %fp + -24 ], %g2
40002db8:	c4 3f bf c8 	std  %g2, [ %fp + -56 ]
40002dbc:	c4 1f bf f0 	ldd  [ %fp + -16 ], %g2
40002dc0:	c4 3f bf d0 	std  %g2, [ %fp + -48 ]
40002dc4:	c4 1f bf f8 	ldd  [ %fp + -8 ], %g2
40002dc8:	c4 3f bf d8 	std  %g2, [ %fp + -40 ]
40002dcc:	82 07 bf c8 	add  %fp, -56, %g1
40002dd0:	c4 07 a0 60 	ld  [ %fp + 0x60 ], %g2
40002dd4:	c4 23 a0 5c 	st  %g2, [ %sp + 0x5c ]
40002dd8:	90 10 00 01 	mov  %g1, %o0
40002ddc:	d2 07 a0 44 	ld  [ %fp + 0x44 ], %o1
40002de0:	d4 07 a0 50 	ld  [ %fp + 0x50 ], %o2
40002de4:	d6 07 a0 54 	ld  [ %fp + 0x54 ], %o3
40002de8:	d8 07 a0 58 	ld  [ %fp + 0x58 ], %o4
40002dec:	da 07 a0 5c 	ld  [ %fp + 0x5c ], %o5
40002df0:	7f ff fe 98 	call  40002850 <print_broken_up_decimal>
40002df4:	01 00 00 00 	nop 
40002df8:	81 e8 00 00 	restore 
40002dfc:	81 c3 e0 08 	retl 
40002e00:	01 00 00 00 	nop 

40002e04 <bastardized_floor>:
40002e04:	9d e3 bf 88 	save  %sp, -120, %sp
40002e08:	f0 3f bf f0 	std  %i0, [ %fp + -16 ]
40002e0c:	d5 1f bf f0 	ldd  [ %fp + -16 ], %f10
40002e10:	03 10 00 55 	sethi  %hi(0x40015400), %g1
40002e14:	82 10 60 18 	or  %g1, 0x18, %g1	! 40015418 <powers_of_10+0xa0>
40002e18:	d1 18 40 00 	ldd  [ %g1 ], %f8
40002e1c:	81 aa 8a c8 	fcmped  %f10, %f8
40002e20:	01 00 00 00 	nop 
40002e24:	07 80 00 08 	fbul  40002e44 <bastardized_floor+0x40>
40002e28:	01 00 00 00 	nop 
40002e2c:	d1 1f bf f0 	ldd  [ %fp + -16 ], %f8
40002e30:	95 a0 1a 48 	fdtoi  %f8, %f10
40002e34:	d5 27 bf ec 	st  %f10, [ %fp + -20 ]
40002e38:	c2 07 bf ec 	ld  [ %fp + -20 ], %g1
40002e3c:	10 80 00 15 	b  40002e90 <bastardized_floor+0x8c>
40002e40:	01 00 00 00 	nop 
40002e44:	d1 1f bf f0 	ldd  [ %fp + -16 ], %f8
40002e48:	95 a0 1a 48 	fdtoi  %f8, %f10
40002e4c:	d5 27 bf ec 	st  %f10, [ %fp + -20 ]
40002e50:	c2 07 bf ec 	ld  [ %fp + -20 ], %g1
40002e54:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40002e58:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40002e5c:	c2 27 bf ec 	st  %g1, [ %fp + -20 ]
40002e60:	d1 07 bf ec 	ld  [ %fp + -20 ], %f8
40002e64:	95 a0 19 08 	fitod  %f8, %f10
40002e68:	d1 1f bf f0 	ldd  [ %fp + -16 ], %f8
40002e6c:	81 aa 8a 48 	fcmpd  %f10, %f8
40002e70:	01 00 00 00 	nop 
40002e74:	13 80 00 06 	fbe  40002e8c <bastardized_floor+0x88>
40002e78:	01 00 00 00 	nop 
40002e7c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40002e80:	82 00 7f ff 	add  %g1, -1, %g1
40002e84:	10 80 00 03 	b  40002e90 <bastardized_floor+0x8c>
40002e88:	01 00 00 00 	nop 
40002e8c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40002e90:	b0 10 00 01 	mov  %g1, %i0
40002e94:	81 e8 00 00 	restore 
40002e98:	81 c3 e0 08 	retl 
40002e9c:	01 00 00 00 	nop 

40002ea0 <log10_of_positive>:
40002ea0:	9d e3 bf 70 	save  %sp, -144, %sp
40002ea4:	f0 3f bf e0 	std  %i0, [ %fp + -32 ]
40002ea8:	82 07 bf e8 	add  %fp, -24, %g1
40002eac:	c2 23 a0 40 	st  %g1, [ %sp + 0x40 ]
40002eb0:	d0 1f bf e0 	ldd  [ %fp + -32 ], %o0
40002eb4:	7f ff f9 12 	call  400012fc <get_bit_access>
40002eb8:	01 00 00 00 	nop 
40002ebc:	00 00 00 08 	unimp  0x8
40002ec0:	c4 1f bf e8 	ldd  [ %fp + -24 ], %g2
40002ec4:	c4 3f bf d8 	std  %g2, [ %fp + -40 ]
40002ec8:	82 07 bf d8 	add  %fp, -40, %g1
40002ecc:	90 10 00 01 	mov  %g1, %o0
40002ed0:	7f ff f9 26 	call  40001368 <get_exp2>
40002ed4:	01 00 00 00 	nop 
40002ed8:	d0 27 bf fc 	st  %o0, [ %fp + -4 ]
40002edc:	f8 1f bf e8 	ldd  [ %fp + -24 ], %i4
40002ee0:	05 00 03 ff 	sethi  %hi(0xffc00), %g2
40002ee4:	84 10 a3 ff 	or  %g2, 0x3ff, %g2	! fffff <__DYNAMIC+0xfffff>
40002ee8:	07 3f ff ff 	sethi  %hi(0xfffffc00), %g3
40002eec:	86 10 e3 ff 	or  %g3, 0x3ff, %g3	! ffffffff <ajit_global_sw_trap_handlers+0xbffe9d8f>
40002ef0:	b8 0f 00 02 	and  %i4, %g2, %i4
40002ef4:	ba 0f 40 03 	and  %i5, %g3, %i5
40002ef8:	05 0f fc 00 	sethi  %hi(0x3ff00000), %g2
40002efc:	86 10 20 00 	clr  %g3
40002f00:	84 17 00 02 	or  %i4, %g2, %g2
40002f04:	86 17 40 03 	or  %i5, %g3, %g3
40002f08:	c4 3f bf e8 	std  %g2, [ %fp + -24 ]
40002f0c:	d5 1f bf e8 	ldd  [ %fp + -24 ], %f10
40002f10:	03 10 00 55 	sethi  %hi(0x40015400), %g1
40002f14:	82 10 60 20 	or  %g1, 0x20, %g1	! 40015420 <powers_of_10+0xa8>
40002f18:	d1 18 40 00 	ldd  [ %g1 ], %f8
40002f1c:	91 a2 88 c8 	fsubd  %f10, %f8, %f8
40002f20:	d1 3f bf f0 	std  %f8, [ %fp + -16 ]
40002f24:	d5 1f bf f0 	ldd  [ %fp + -16 ], %f10
40002f28:	03 10 00 55 	sethi  %hi(0x40015400), %g1
40002f2c:	82 10 60 28 	or  %g1, 0x28, %g1	! 40015428 <powers_of_10+0xb0>
40002f30:	d1 18 40 00 	ldd  [ %g1 ], %f8
40002f34:	95 a2 89 48 	fmuld  %f10, %f8, %f10
40002f38:	03 10 00 55 	sethi  %hi(0x40015400), %g1
40002f3c:	82 10 60 30 	or  %g1, 0x30, %g1	! 40015430 <powers_of_10+0xb8>
40002f40:	d1 18 40 00 	ldd  [ %g1 ], %f8
40002f44:	95 a2 88 48 	faddd  %f10, %f8, %f10
40002f48:	d9 1f bf f0 	ldd  [ %fp + -16 ], %f12
40002f4c:	d1 1f bf f0 	ldd  [ %fp + -16 ], %f8
40002f50:	99 a3 09 48 	fmuld  %f12, %f8, %f12
40002f54:	03 10 00 55 	sethi  %hi(0x40015400), %g1
40002f58:	82 10 60 38 	or  %g1, 0x38, %g1	! 40015438 <powers_of_10+0xc0>
40002f5c:	d1 18 40 00 	ldd  [ %g1 ], %f8
40002f60:	91 a3 09 48 	fmuld  %f12, %f8, %f8
40002f64:	95 a2 88 c8 	fsubd  %f10, %f8, %f10
40002f68:	d9 1f bf f0 	ldd  [ %fp + -16 ], %f12
40002f6c:	d1 1f bf f0 	ldd  [ %fp + -16 ], %f8
40002f70:	99 a3 09 48 	fmuld  %f12, %f8, %f12
40002f74:	d1 1f bf f0 	ldd  [ %fp + -16 ], %f8
40002f78:	99 a3 09 48 	fmuld  %f12, %f8, %f12
40002f7c:	03 10 00 55 	sethi  %hi(0x40015400), %g1
40002f80:	82 10 60 40 	or  %g1, 0x40, %g1	! 40015440 <powers_of_10+0xc8>
40002f84:	d1 18 40 00 	ldd  [ %g1 ], %f8
40002f88:	91 a3 09 48 	fmuld  %f12, %f8, %f8
40002f8c:	95 a2 88 48 	faddd  %f10, %f8, %f10
40002f90:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40002f94:	c2 27 bf d4 	st  %g1, [ %fp + -44 ]
40002f98:	d1 07 bf d4 	ld  [ %fp + -44 ], %f8
40002f9c:	99 a0 19 08 	fitod  %f8, %f12
40002fa0:	03 10 00 55 	sethi  %hi(0x40015400), %g1
40002fa4:	82 10 60 48 	or  %g1, 0x48, %g1	! 40015448 <powers_of_10+0xd0>
40002fa8:	d1 18 40 00 	ldd  [ %g1 ], %f8
40002fac:	91 a3 09 48 	fmuld  %f12, %f8, %f8
40002fb0:	91 a2 88 48 	faddd  %f10, %f8, %f8
40002fb4:	81 a0 00 28 	fmovs  %f8, %f0
40002fb8:	83 a0 00 29 	fmovs  %f9, %f1
40002fbc:	81 e8 00 00 	restore 
40002fc0:	81 c3 e0 08 	retl 
40002fc4:	01 00 00 00 	nop 

40002fc8 <pow10_of_int>:
40002fc8:	9d e3 bf 70 	save  %sp, -144, %sp
40002fcc:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40002fd0:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40002fd4:	80 a0 7e cc 	cmp  %g1, -308
40002fd8:	12 80 00 07 	bne  40002ff4 <pow10_of_int+0x2c>
40002fdc:	01 00 00 00 	nop 
40002fe0:	03 10 00 55 	sethi  %hi(0x40015400), %g1
40002fe4:	82 10 60 50 	or  %g1, 0x50, %g1	! 40015450 <powers_of_10+0xd8>
40002fe8:	d1 18 40 00 	ldd  [ %g1 ], %f8
40002fec:	10 80 00 54 	b  4000313c <pow10_of_int+0x174>
40002ff0:	01 00 00 00 	nop 
40002ff4:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40002ff8:	c2 27 bf dc 	st  %g1, [ %fp + -36 ]
40002ffc:	d1 07 bf dc 	ld  [ %fp + -36 ], %f8
40003000:	95 a0 19 08 	fitod  %f8, %f10
40003004:	03 10 00 55 	sethi  %hi(0x40015400), %g1
40003008:	82 10 60 58 	or  %g1, 0x58, %g1	! 40015458 <powers_of_10+0xe0>
4000300c:	d1 18 40 00 	ldd  [ %g1 ], %f8
40003010:	95 a2 89 48 	fmuld  %f10, %f8, %f10
40003014:	03 10 00 55 	sethi  %hi(0x40015400), %g1
40003018:	82 10 60 60 	or  %g1, 0x60, %g1	! 40015460 <powers_of_10+0xe8>
4000301c:	d1 18 40 00 	ldd  [ %g1 ], %f8
40003020:	91 a2 88 48 	faddd  %f10, %f8, %f8
40003024:	d1 3f bf d0 	std  %f8, [ %fp + -48 ]
40003028:	d0 1f bf d0 	ldd  [ %fp + -48 ], %o0
4000302c:	7f ff ff 76 	call  40002e04 <bastardized_floor>
40003030:	01 00 00 00 	nop 
40003034:	d0 27 bf fc 	st  %o0, [ %fp + -4 ]
40003038:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
4000303c:	c2 27 bf dc 	st  %g1, [ %fp + -36 ]
40003040:	d1 07 bf dc 	ld  [ %fp + -36 ], %f8
40003044:	95 a0 19 08 	fitod  %f8, %f10
40003048:	03 10 00 55 	sethi  %hi(0x40015400), %g1
4000304c:	82 10 60 68 	or  %g1, 0x68, %g1	! 40015468 <powers_of_10+0xf0>
40003050:	d1 18 40 00 	ldd  [ %g1 ], %f8
40003054:	95 a2 89 48 	fmuld  %f10, %f8, %f10
40003058:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4000305c:	c2 27 bf dc 	st  %g1, [ %fp + -36 ]
40003060:	d1 07 bf dc 	ld  [ %fp + -36 ], %f8
40003064:	99 a0 19 08 	fitod  %f8, %f12
40003068:	03 10 00 55 	sethi  %hi(0x40015400), %g1
4000306c:	82 10 60 70 	or  %g1, 0x70, %g1	! 40015470 <powers_of_10+0xf8>
40003070:	d1 18 40 00 	ldd  [ %g1 ], %f8
40003074:	91 a3 09 48 	fmuld  %f12, %f8, %f8
40003078:	91 a2 88 c8 	fsubd  %f10, %f8, %f8
4000307c:	d1 3f bf f0 	std  %f8, [ %fp + -16 ]
40003080:	d5 1f bf f0 	ldd  [ %fp + -16 ], %f10
40003084:	d1 1f bf f0 	ldd  [ %fp + -16 ], %f8
40003088:	91 a2 89 48 	fmuld  %f10, %f8, %f8
4000308c:	d1 3f bf e8 	std  %f8, [ %fp + -24 ]
40003090:	f6 07 bf fc 	ld  [ %fp + -4 ], %i3
40003094:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40003098:	83 38 60 1f 	sra  %g1, 0x1f, %g1
4000309c:	b4 10 00 01 	mov  %g1, %i2
400030a0:	86 86 e3 ff 	addcc  %i3, 0x3ff, %g3
400030a4:	84 46 a0 00 	addx  %i2, 0, %g2
400030a8:	b9 28 e0 14 	sll  %g3, 0x14, %i4
400030ac:	ba 10 20 00 	clr  %i5
400030b0:	f8 3f bf e0 	std  %i4, [ %fp + -32 ]
400030b4:	d5 1f bf e0 	ldd  [ %fp + -32 ], %f10
400030b8:	d1 1f bf f0 	ldd  [ %fp + -16 ], %f8
400030bc:	99 a2 08 48 	faddd  %f8, %f8, %f12
400030c0:	03 10 00 55 	sethi  %hi(0x40015400), %g1
400030c4:	82 10 60 78 	or  %g1, 0x78, %g1	! 40015478 <powers_of_10+0x100>
400030c8:	dd 18 40 00 	ldd  [ %g1 ], %f14
400030cc:	d1 1f bf f0 	ldd  [ %fp + -16 ], %f8
400030d0:	9d a3 88 c8 	fsubd  %f14, %f8, %f14
400030d4:	e1 1f bf e8 	ldd  [ %fp + -24 ], %f16
400030d8:	03 10 00 55 	sethi  %hi(0x40015400), %g1
400030dc:	82 10 60 80 	or  %g1, 0x80, %g1	! 40015480 <powers_of_10+0x108>
400030e0:	d1 18 40 00 	ldd  [ %g1 ], %f8
400030e4:	a1 a4 09 c8 	fdivd  %f16, %f8, %f16
400030e8:	03 10 00 55 	sethi  %hi(0x40015400), %g1
400030ec:	82 10 60 88 	or  %g1, 0x88, %g1	! 40015488 <powers_of_10+0x110>
400030f0:	d1 18 40 00 	ldd  [ %g1 ], %f8
400030f4:	91 a4 08 48 	faddd  %f16, %f8, %f8
400030f8:	e1 1f bf e8 	ldd  [ %fp + -24 ], %f16
400030fc:	a1 a4 09 c8 	fdivd  %f16, %f8, %f16
40003100:	03 10 00 55 	sethi  %hi(0x40015400), %g1
40003104:	82 10 60 90 	or  %g1, 0x90, %g1	! 40015490 <powers_of_10+0x118>
40003108:	d1 18 40 00 	ldd  [ %g1 ], %f8
4000310c:	91 a4 08 48 	faddd  %f16, %f8, %f8
40003110:	e1 1f bf e8 	ldd  [ %fp + -24 ], %f16
40003114:	91 a4 09 c8 	fdivd  %f16, %f8, %f8
40003118:	91 a3 88 48 	faddd  %f14, %f8, %f8
4000311c:	99 a3 09 c8 	fdivd  %f12, %f8, %f12
40003120:	03 10 00 55 	sethi  %hi(0x40015400), %g1
40003124:	82 10 60 98 	or  %g1, 0x98, %g1	! 40015498 <powers_of_10+0x120>
40003128:	d1 18 40 00 	ldd  [ %g1 ], %f8
4000312c:	91 a3 08 48 	faddd  %f12, %f8, %f8
40003130:	91 a2 89 48 	fmuld  %f10, %f8, %f8
40003134:	d1 3f bf e0 	std  %f8, [ %fp + -32 ]
40003138:	d1 1f bf e0 	ldd  [ %fp + -32 ], %f8
4000313c:	81 a0 00 28 	fmovs  %f8, %f0
40003140:	83 a0 00 29 	fmovs  %f9, %f1
40003144:	81 e8 00 00 	restore 
40003148:	81 c3 e0 08 	retl 
4000314c:	01 00 00 00 	nop 

40003150 <print_exponential_number>:
40003150:	9d e3 be f8 	save  %sp, -264, %sp
40003154:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40003158:	f2 27 bf 90 	st  %i1, [ %fp + -112 ]
4000315c:	f4 27 bf 94 	st  %i2, [ %fp + -108 ]
40003160:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
40003164:	f8 27 a0 54 	st  %i4, [ %fp + 0x54 ]
40003168:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
4000316c:	d0 1f bf 90 	ldd  [ %fp + -112 ], %o0
40003170:	7f ff f8 6e 	call  40001328 <get_sign_bit>
40003174:	01 00 00 00 	nop 
40003178:	82 10 00 08 	mov  %o0, %g1
4000317c:	82 18 60 00 	xor  %g1, 0, %g1
40003180:	80 a0 00 01 	cmp  %g0, %g1
40003184:	82 40 20 00 	addx  %g0, 0, %g1
40003188:	c2 2f bf ee 	stb  %g1, [ %fp + -18 ]
4000318c:	c2 0f bf ee 	ldub  [ %fp + -18 ], %g1
40003190:	82 08 60 ff 	and  %g1, 0xff, %g1
40003194:	80 a0 60 00 	cmp  %g1, 0
40003198:	02 80 00 06 	be  400031b0 <print_exponential_number+0x60>
4000319c:	01 00 00 00 	nop 
400031a0:	d1 1f bf 90 	ldd  [ %fp + -112 ], %f8
400031a4:	91 a0 00 a8 	fnegs  %f8, %f8
400031a8:	10 80 00 03 	b  400031b4 <print_exponential_number+0x64>
400031ac:	01 00 00 00 	nop 
400031b0:	d1 1f bf 90 	ldd  [ %fp + -112 ], %f8
400031b4:	d1 3f bf e0 	std  %f8, [ %fp + -32 ]
400031b8:	d5 1f bf e0 	ldd  [ %fp + -32 ], %f10
400031bc:	03 10 00 55 	sethi  %hi(0x40015400), %g1
400031c0:	82 10 60 a0 	or  %g1, 0xa0, %g1	! 400154a0 <powers_of_10+0x128>
400031c4:	d1 18 40 00 	ldd  [ %g1 ], %f8
400031c8:	81 aa 8a 48 	fcmpd  %f10, %f8
400031cc:	01 00 00 00 	nop 
400031d0:	03 80 00 05 	fbne  400031e4 <print_exponential_number+0x94>
400031d4:	01 00 00 00 	nop 
400031d8:	c0 27 bf fc 	clr  [ %fp + -4 ]
400031dc:	10 80 00 40 	b  400032dc <print_exponential_number+0x18c>
400031e0:	01 00 00 00 	nop 
400031e4:	d0 1f bf e0 	ldd  [ %fp + -32 ], %o0
400031e8:	7f ff ff 2e 	call  40002ea0 <log10_of_positive>
400031ec:	01 00 00 00 	nop 
400031f0:	c1 3f bf d8 	std  %f0, [ %fp + -40 ]
400031f4:	d0 1f bf d8 	ldd  [ %fp + -40 ], %o0
400031f8:	7f ff ff 03 	call  40002e04 <bastardized_floor>
400031fc:	01 00 00 00 	nop 
40003200:	d0 27 bf fc 	st  %o0, [ %fp + -4 ]
40003204:	d0 07 bf fc 	ld  [ %fp + -4 ], %o0
40003208:	7f ff ff 70 	call  40002fc8 <pow10_of_int>
4000320c:	01 00 00 00 	nop 
40003210:	c1 3f bf f0 	std  %f0, [ %fp + -16 ]
40003214:	d5 1f bf e0 	ldd  [ %fp + -32 ], %f10
40003218:	d1 1f bf f0 	ldd  [ %fp + -16 ], %f8
4000321c:	81 aa 8a c8 	fcmped  %f10, %f8
40003220:	01 00 00 00 	nop 
40003224:	19 80 00 0b 	fbuge  40003250 <print_exponential_number+0x100>
40003228:	01 00 00 00 	nop 
4000322c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40003230:	82 00 7f ff 	add  %g1, -1, %g1
40003234:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40003238:	d5 1f bf f0 	ldd  [ %fp + -16 ], %f10
4000323c:	03 10 00 55 	sethi  %hi(0x40015400), %g1
40003240:	82 10 60 a8 	or  %g1, 0xa8, %g1	! 400154a8 <powers_of_10+0x130>
40003244:	d1 18 40 00 	ldd  [ %g1 ], %f8
40003248:	91 a2 89 c8 	fdivd  %f10, %f8, %f8
4000324c:	d1 3f bf f0 	std  %f8, [ %fp + -16 ]
40003250:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40003254:	80 a0 7f ef 	cmp  %g1, -17
40003258:	06 80 00 09 	bl  4000327c <print_exponential_number+0x12c>
4000325c:	01 00 00 00 	nop 
40003260:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40003264:	80 a0 60 11 	cmp  %g1, 0x11
40003268:	14 80 00 05 	bg  4000327c <print_exponential_number+0x12c>
4000326c:	01 00 00 00 	nop 
40003270:	82 10 20 01 	mov  1, %g1	! 1 <__DYNAMIC+0x1>
40003274:	10 80 00 03 	b  40003280 <print_exponential_number+0x130>
40003278:	01 00 00 00 	nop 
4000327c:	82 10 20 00 	clr  %g1	! 0 <__DYNAMIC>
40003280:	c2 2f bf fb 	stb  %g1, [ %fp + -5 ]
40003284:	c2 0f bf fb 	ldub  [ %fp + -5 ], %g1
40003288:	82 08 60 01 	and  %g1, 1, %g1
4000328c:	c2 2f bf fb 	stb  %g1, [ %fp + -5 ]
40003290:	c2 0f bf fb 	ldub  [ %fp + -5 ], %g1
40003294:	82 08 60 ff 	and  %g1, 0xff, %g1
40003298:	80 a0 60 00 	cmp  %g1, 0
4000329c:	02 80 00 0e 	be  400032d4 <print_exponential_number+0x184>
400032a0:	01 00 00 00 	nop 
400032a4:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400032a8:	85 38 60 1f 	sra  %g1, 0x1f, %g2
400032ac:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400032b0:	82 18 80 01 	xor  %g2, %g1, %g1
400032b4:	82 20 40 02 	sub  %g1, %g2, %g1
400032b8:	05 10 00 54 	sethi  %hi(0x40015000), %g2
400032bc:	84 10 a3 78 	or  %g2, 0x378, %g2	! 40015378 <powers_of_10>
400032c0:	83 28 60 03 	sll  %g1, 3, %g1
400032c4:	82 00 80 01 	add  %g2, %g1, %g1
400032c8:	d1 18 40 00 	ldd  [ %g1 ], %f8
400032cc:	10 80 00 03 	b  400032d8 <print_exponential_number+0x188>
400032d0:	01 00 00 00 	nop 
400032d4:	d1 1f bf f0 	ldd  [ %fp + -16 ], %f8
400032d8:	d1 3f bf b0 	std  %f8, [ %fp + -80 ]
400032dc:	c0 2f bf ef 	clrb  [ %fp + -17 ]
400032e0:	c4 07 a0 58 	ld  [ %fp + 0x58 ], %g2
400032e4:	03 00 00 04 	sethi  %hi(0x1000), %g1
400032e8:	82 08 80 01 	and  %g2, %g1, %g1
400032ec:	80 a0 60 00 	cmp  %g1, 0
400032f0:	02 80 00 33 	be  400033bc <print_exponential_number+0x26c>
400032f4:	01 00 00 00 	nop 
400032f8:	c2 07 a0 50 	ld  [ %fp + 0x50 ], %g1
400032fc:	80 a0 60 00 	cmp  %g1, 0
40003300:	02 80 00 05 	be  40003314 <print_exponential_number+0x1c4>
40003304:	01 00 00 00 	nop 
40003308:	c2 07 a0 50 	ld  [ %fp + 0x50 ], %g1
4000330c:	10 80 00 03 	b  40003318 <print_exponential_number+0x1c8>
40003310:	01 00 00 00 	nop 
40003314:	82 10 20 01 	mov  1, %g1	! 1 <__DYNAMIC+0x1>
40003318:	c2 27 bf d4 	st  %g1, [ %fp + -44 ]
4000331c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40003320:	80 a0 7f fc 	cmp  %g1, -4
40003324:	06 80 00 0a 	bl  4000334c <print_exponential_number+0x1fc>
40003328:	01 00 00 00 	nop 
4000332c:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40003330:	c2 07 bf d4 	ld  [ %fp + -44 ], %g1
40003334:	80 a0 80 01 	cmp  %g2, %g1
40003338:	16 80 00 05 	bge  4000334c <print_exponential_number+0x1fc>
4000333c:	01 00 00 00 	nop 
40003340:	82 10 20 01 	mov  1, %g1	! 1 <__DYNAMIC+0x1>
40003344:	10 80 00 03 	b  40003350 <print_exponential_number+0x200>
40003348:	01 00 00 00 	nop 
4000334c:	82 10 20 00 	clr  %g1	! 0 <__DYNAMIC>
40003350:	c2 2f bf ef 	stb  %g1, [ %fp + -17 ]
40003354:	c2 0f bf ef 	ldub  [ %fp + -17 ], %g1
40003358:	82 08 60 01 	and  %g1, 1, %g1
4000335c:	c2 2f bf ef 	stb  %g1, [ %fp + -17 ]
40003360:	c2 0f bf ef 	ldub  [ %fp + -17 ], %g1
40003364:	82 08 60 ff 	and  %g1, 0xff, %g1
40003368:	80 a0 60 00 	cmp  %g1, 0
4000336c:	02 80 00 08 	be  4000338c <print_exponential_number+0x23c>
40003370:	01 00 00 00 	nop 
40003374:	c2 07 a0 50 	ld  [ %fp + 0x50 ], %g1
40003378:	84 00 7f ff 	add  %g1, -1, %g2
4000337c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40003380:	82 20 80 01 	sub  %g2, %g1, %g1
40003384:	10 80 00 04 	b  40003394 <print_exponential_number+0x244>
40003388:	01 00 00 00 	nop 
4000338c:	c2 07 a0 50 	ld  [ %fp + 0x50 ], %g1
40003390:	82 00 7f ff 	add  %g1, -1, %g1
40003394:	c2 27 bf d0 	st  %g1, [ %fp + -48 ]
40003398:	c2 07 bf d0 	ld  [ %fp + -48 ], %g1
4000339c:	80 a0 60 00 	cmp  %g1, 0
400033a0:	16 80 00 03 	bge  400033ac <print_exponential_number+0x25c>
400033a4:	01 00 00 00 	nop 
400033a8:	82 10 20 00 	clr  %g1	! 0 <__DYNAMIC>
400033ac:	c2 27 a0 50 	st  %g1, [ %fp + 0x50 ]
400033b0:	c2 07 a0 58 	ld  [ %fp + 0x58 ], %g1
400033b4:	82 10 68 00 	or  %g1, 0x800, %g1
400033b8:	c2 27 a0 58 	st  %g1, [ %fp + 0x58 ]
400033bc:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400033c0:	80 a0 60 00 	cmp  %g1, 0
400033c4:	16 80 00 0a 	bge  400033ec <print_exponential_number+0x29c>
400033c8:	01 00 00 00 	nop 
400033cc:	c2 0f bf fb 	ldub  [ %fp + -5 ], %g1
400033d0:	82 08 60 ff 	and  %g1, 0xff, %g1
400033d4:	80 a0 60 00 	cmp  %g1, 0
400033d8:	02 80 00 05 	be  400033ec <print_exponential_number+0x29c>
400033dc:	01 00 00 00 	nop 
400033e0:	82 10 20 01 	mov  1, %g1	! 1 <__DYNAMIC+0x1>
400033e4:	10 80 00 03 	b  400033f0 <print_exponential_number+0x2a0>
400033e8:	01 00 00 00 	nop 
400033ec:	82 10 20 00 	clr  %g1	! 0 <__DYNAMIC>
400033f0:	82 08 60 01 	and  %g1, 1, %g1
400033f4:	c2 2f bf b8 	stb  %g1, [ %fp + -72 ]
400033f8:	c2 0f bf ef 	ldub  [ %fp + -17 ], %g1
400033fc:	82 08 60 ff 	and  %g1, 0xff, %g1
40003400:	80 a0 60 00 	cmp  %g1, 0
40003404:	12 80 00 06 	bne  4000341c <print_exponential_number+0x2cc>
40003408:	01 00 00 00 	nop 
4000340c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40003410:	80 a0 60 00 	cmp  %g1, 0
40003414:	12 80 00 05 	bne  40003428 <print_exponential_number+0x2d8>
40003418:	01 00 00 00 	nop 
4000341c:	82 10 20 01 	mov  1, %g1	! 1 <__DYNAMIC+0x1>
40003420:	10 80 00 03 	b  4000342c <print_exponential_number+0x2dc>
40003424:	01 00 00 00 	nop 
40003428:	82 10 20 00 	clr  %g1	! 0 <__DYNAMIC>
4000342c:	c2 2f bf cf 	stb  %g1, [ %fp + -49 ]
40003430:	c2 0f bf cf 	ldub  [ %fp + -49 ], %g1
40003434:	82 08 60 01 	and  %g1, 1, %g1
40003438:	c2 2f bf cf 	stb  %g1, [ %fp + -49 ]
4000343c:	c2 0f bf cf 	ldub  [ %fp + -49 ], %g1
40003440:	82 08 60 ff 	and  %g1, 0xff, %g1
40003444:	80 a0 60 00 	cmp  %g1, 0
40003448:	02 80 00 16 	be  400034a0 <print_exponential_number+0x350>
4000344c:	01 00 00 00 	nop 
40003450:	c2 0f bf ee 	ldub  [ %fp + -18 ], %g1
40003454:	82 08 60 ff 	and  %g1, 0xff, %g1
40003458:	80 a0 60 00 	cmp  %g1, 0
4000345c:	02 80 00 06 	be  40003474 <print_exponential_number+0x324>
40003460:	01 00 00 00 	nop 
40003464:	d1 1f bf e0 	ldd  [ %fp + -32 ], %f8
40003468:	91 a0 00 a8 	fnegs  %f8, %f8
4000346c:	10 80 00 03 	b  40003478 <print_exponential_number+0x328>
40003470:	01 00 00 00 	nop 
40003474:	d1 1f bf e0 	ldd  [ %fp + -32 ], %f8
40003478:	82 07 bf 98 	add  %fp, -104, %g1
4000347c:	c2 23 a0 40 	st  %g1, [ %sp + 0x40 ]
40003480:	d1 3f bf 60 	std  %f8, [ %fp + -160 ]
40003484:	d0 1f bf 60 	ldd  [ %fp + -160 ], %o0
40003488:	d4 07 a0 50 	ld  [ %fp + 0x50 ], %o2
4000348c:	7f ff fb 08 	call  400020ac <get_components>
40003490:	01 00 00 00 	nop 
40003494:	00 00 00 18 	unimp  0x18
40003498:	10 80 00 13 	b  400034e4 <print_exponential_number+0x394>
4000349c:	01 00 00 00 	nop 
400034a0:	c4 1f bf b0 	ldd  [ %fp + -80 ], %g2
400034a4:	c4 3f bf 80 	std  %g2, [ %fp + -128 ]
400034a8:	c4 1f bf b8 	ldd  [ %fp + -72 ], %g2
400034ac:	c4 3f bf 88 	std  %g2, [ %fp + -120 ]
400034b0:	c2 0f bf ee 	ldub  [ %fp + -18 ], %g1
400034b4:	84 08 60 ff 	and  %g1, 0xff, %g2
400034b8:	82 07 bf 80 	add  %fp, -128, %g1
400034bc:	86 07 bf 98 	add  %fp, -104, %g3
400034c0:	c6 23 a0 40 	st  %g3, [ %sp + 0x40 ]
400034c4:	90 10 00 02 	mov  %g2, %o0
400034c8:	d2 07 a0 50 	ld  [ %fp + 0x50 ], %o1
400034cc:	d4 1f bf e0 	ldd  [ %fp + -32 ], %o2
400034d0:	98 10 00 01 	mov  %g1, %o4
400034d4:	da 07 bf fc 	ld  [ %fp + -4 ], %o5
400034d8:	7f ff fc 27 	call  40002574 <get_normalized_components>
400034dc:	01 00 00 00 	nop 
400034e0:	00 00 00 18 	unimp  0x18
400034e4:	c2 0f bf ef 	ldub  [ %fp + -17 ], %g1
400034e8:	82 08 60 ff 	and  %g1, 0xff, %g1
400034ec:	80 a0 60 00 	cmp  %g1, 0
400034f0:	02 80 00 26 	be  40003588 <print_exponential_number+0x438>
400034f4:	01 00 00 00 	nop 
400034f8:	c4 07 a0 58 	ld  [ %fp + 0x58 ], %g2
400034fc:	03 00 00 04 	sethi  %hi(0x1000), %g1
40003500:	82 08 80 01 	and  %g2, %g1, %g1
40003504:	80 a0 60 00 	cmp  %g1, 0
40003508:	02 80 00 32 	be  400035d0 <print_exponential_number+0x480>
4000350c:	01 00 00 00 	nop 
40003510:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40003514:	80 a0 7f ff 	cmp  %g1, -1
40003518:	06 80 00 2e 	bl  400035d0 <print_exponential_number+0x480>
4000351c:	01 00 00 00 	nop 
40003520:	c4 1f bf 98 	ldd  [ %fp + -104 ], %g2
40003524:	90 10 00 02 	mov  %g2, %o0
40003528:	92 10 00 03 	mov  %g3, %o1
4000352c:	40 00 1f 83 	call  4000b338 <__floatdidf>
40003530:	01 00 00 00 	nop 
40003534:	95 a0 00 20 	fmovs  %f0, %f10
40003538:	97 a0 00 21 	fmovs  %f1, %f11
4000353c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40003540:	82 00 60 01 	inc  %g1
40003544:	05 10 00 54 	sethi  %hi(0x40015000), %g2
40003548:	84 10 a3 78 	or  %g2, 0x378, %g2	! 40015378 <powers_of_10>
4000354c:	83 28 60 03 	sll  %g1, 3, %g1
40003550:	82 00 80 01 	add  %g2, %g1, %g1
40003554:	d1 18 40 00 	ldd  [ %g1 ], %f8
40003558:	81 aa 8a 48 	fcmpd  %f10, %f8
4000355c:	01 00 00 00 	nop 
40003560:	03 80 00 1c 	fbne  400035d0 <print_exponential_number+0x480>
40003564:	01 00 00 00 	nop 
40003568:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4000356c:	82 00 60 01 	inc  %g1
40003570:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40003574:	c2 07 a0 50 	ld  [ %fp + 0x50 ], %g1
40003578:	82 00 7f ff 	add  %g1, -1, %g1
4000357c:	c2 27 a0 50 	st  %g1, [ %fp + 0x50 ]
40003580:	10 80 00 14 	b  400035d0 <print_exponential_number+0x480>
40003584:	01 00 00 00 	nop 
40003588:	c4 1f bf 98 	ldd  [ %fp + -104 ], %g2
4000358c:	80 a0 a0 00 	cmp  %g2, 0
40003590:	14 80 00 08 	bg  400035b0 <print_exponential_number+0x460>
40003594:	01 00 00 00 	nop 
40003598:	80 a0 a0 00 	cmp  %g2, 0
4000359c:	12 80 00 0d 	bne  400035d0 <print_exponential_number+0x480>
400035a0:	01 00 00 00 	nop 
400035a4:	80 a0 e0 09 	cmp  %g3, 9
400035a8:	08 80 00 0a 	bleu  400035d0 <print_exponential_number+0x480>
400035ac:	01 00 00 00 	nop 
400035b0:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400035b4:	82 00 60 01 	inc  %g1
400035b8:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400035bc:	84 10 20 00 	clr  %g2
400035c0:	86 10 20 01 	mov  1, %g3
400035c4:	c4 3f bf 98 	std  %g2, [ %fp + -104 ]
400035c8:	c0 27 bf a0 	clr  [ %fp + -96 ]
400035cc:	c0 27 bf a4 	clr  [ %fp + -92 ]
400035d0:	c2 0f bf ef 	ldub  [ %fp + -17 ], %g1
400035d4:	82 08 60 ff 	and  %g1, 0xff, %g1
400035d8:	80 a0 60 00 	cmp  %g1, 0
400035dc:	02 80 00 05 	be  400035f0 <print_exponential_number+0x4a0>
400035e0:	01 00 00 00 	nop 
400035e4:	82 10 20 00 	clr  %g1	! 0 <__DYNAMIC>
400035e8:	10 80 00 0e 	b  40003620 <print_exponential_number+0x4d0>
400035ec:	01 00 00 00 	nop 
400035f0:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400035f4:	80 a0 7f 9d 	cmp  %g1, -99
400035f8:	06 80 00 09 	bl  4000361c <print_exponential_number+0x4cc>
400035fc:	01 00 00 00 	nop 
40003600:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40003604:	80 a0 60 63 	cmp  %g1, 0x63
40003608:	14 80 00 05 	bg  4000361c <print_exponential_number+0x4cc>
4000360c:	01 00 00 00 	nop 
40003610:	82 10 20 04 	mov  4, %g1	! 4 <__DYNAMIC+0x4>
40003614:	10 80 00 03 	b  40003620 <print_exponential_number+0x4d0>
40003618:	01 00 00 00 	nop 
4000361c:	82 10 20 05 	mov  5, %g1	! 5 <__DYNAMIC+0x5>
40003620:	c2 27 bf c8 	st  %g1, [ %fp + -56 ]
40003624:	c2 07 a0 58 	ld  [ %fp + 0x58 ], %g1
40003628:	82 08 60 02 	and  %g1, 2, %g1
4000362c:	80 a0 60 00 	cmp  %g1, 0
40003630:	02 80 00 06 	be  40003648 <print_exponential_number+0x4f8>
40003634:	01 00 00 00 	nop 
40003638:	c2 07 bf c8 	ld  [ %fp + -56 ], %g1
4000363c:	80 a0 60 00 	cmp  %g1, 0
40003640:	12 80 00 0f 	bne  4000367c <print_exponential_number+0x52c>
40003644:	01 00 00 00 	nop 
40003648:	c4 07 a0 54 	ld  [ %fp + 0x54 ], %g2
4000364c:	c2 07 bf c8 	ld  [ %fp + -56 ], %g1
40003650:	80 a0 80 01 	cmp  %g2, %g1
40003654:	08 80 00 07 	bleu  40003670 <print_exponential_number+0x520>
40003658:	01 00 00 00 	nop 
4000365c:	c4 07 a0 54 	ld  [ %fp + 0x54 ], %g2
40003660:	c2 07 bf c8 	ld  [ %fp + -56 ], %g1
40003664:	82 20 80 01 	sub  %g2, %g1, %g1
40003668:	10 80 00 03 	b  40003674 <print_exponential_number+0x524>
4000366c:	01 00 00 00 	nop 
40003670:	82 10 20 00 	clr  %g1	! 0 <__DYNAMIC>
40003674:	10 80 00 03 	b  40003680 <print_exponential_number+0x530>
40003678:	01 00 00 00 	nop 
4000367c:	82 10 20 00 	clr  %g1	! 0 <__DYNAMIC>
40003680:	c2 27 bf c4 	st  %g1, [ %fp + -60 ]
40003684:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40003688:	c2 00 60 0c 	ld  [ %g1 + 0xc ], %g1
4000368c:	c2 27 bf c0 	st  %g1, [ %fp + -64 ]
40003690:	c4 1f bf 98 	ldd  [ %fp + -104 ], %g2
40003694:	c4 3f bf 68 	std  %g2, [ %fp + -152 ]
40003698:	c4 1f bf a0 	ldd  [ %fp + -96 ], %g2
4000369c:	c4 3f bf 70 	std  %g2, [ %fp + -144 ]
400036a0:	c4 1f bf a8 	ldd  [ %fp + -88 ], %g2
400036a4:	c4 3f bf 78 	std  %g2, [ %fp + -136 ]
400036a8:	82 07 bf 68 	add  %fp, -152, %g1
400036ac:	c4 07 a0 60 	ld  [ %fp + 0x60 ], %g2
400036b0:	c4 23 a0 5c 	st  %g2, [ %sp + 0x5c ]
400036b4:	90 10 00 01 	mov  %g1, %o0
400036b8:	d2 07 a0 44 	ld  [ %fp + 0x44 ], %o1
400036bc:	d4 07 a0 50 	ld  [ %fp + 0x50 ], %o2
400036c0:	d6 07 bf c4 	ld  [ %fp + -60 ], %o3
400036c4:	d8 07 a0 58 	ld  [ %fp + 0x58 ], %o4
400036c8:	da 07 a0 5c 	ld  [ %fp + 0x5c ], %o5
400036cc:	7f ff fc 61 	call  40002850 <print_broken_up_decimal>
400036d0:	01 00 00 00 	nop 
400036d4:	c2 0f bf ef 	ldub  [ %fp + -17 ], %g1
400036d8:	82 18 60 01 	xor  %g1, 1, %g1
400036dc:	82 08 60 ff 	and  %g1, 0xff, %g1
400036e0:	80 a0 60 00 	cmp  %g1, 0
400036e4:	02 80 00 46 	be  400037fc <print_exponential_number+0x6ac>
400036e8:	01 00 00 00 	nop 
400036ec:	c2 07 a0 58 	ld  [ %fp + 0x58 ], %g1
400036f0:	82 08 60 20 	and  %g1, 0x20, %g1
400036f4:	80 a0 60 00 	cmp  %g1, 0
400036f8:	02 80 00 05 	be  4000370c <print_exponential_number+0x5bc>
400036fc:	01 00 00 00 	nop 
40003700:	82 10 20 45 	mov  0x45, %g1	! 45 <__DYNAMIC+0x45>
40003704:	10 80 00 03 	b  40003710 <print_exponential_number+0x5c0>
40003708:	01 00 00 00 	nop 
4000370c:	82 10 20 65 	mov  0x65, %g1	! 65 <__DYNAMIC+0x65>
40003710:	83 28 60 18 	sll  %g1, 0x18, %g1
40003714:	83 38 60 18 	sra  %g1, 0x18, %g1
40003718:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
4000371c:	92 10 00 01 	mov  %g1, %o1
40003720:	7f ff f7 1e 	call  40001398 <putchar_via_gadget>
40003724:	01 00 00 00 	nop 
40003728:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4000372c:	80 a0 60 00 	cmp  %g1, 0
40003730:	04 80 00 08 	ble  40003750 <print_exponential_number+0x600>
40003734:	01 00 00 00 	nop 
40003738:	e2 07 bf fc 	ld  [ %fp + -4 ], %l1
4000373c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40003740:	83 38 60 1f 	sra  %g1, 0x1f, %g1
40003744:	a0 10 00 01 	mov  %g1, %l0
40003748:	10 80 00 0a 	b  40003770 <print_exponential_number+0x620>
4000374c:	01 00 00 00 	nop 
40003750:	e6 07 bf fc 	ld  [ %fp + -4 ], %l3
40003754:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40003758:	83 38 60 1f 	sra  %g1, 0x1f, %g1
4000375c:	a4 10 00 01 	mov  %g1, %l2
40003760:	86 a0 00 13 	subcc  %g0, %l3, %g3
40003764:	84 60 00 12 	subx  %g0, %l2, %g2
40003768:	a0 10 00 02 	mov  %g2, %l0
4000376c:	a2 10 00 03 	mov  %g3, %l1
40003770:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40003774:	83 30 60 1f 	srl  %g1, 0x1f, %g1
40003778:	c4 07 bf c8 	ld  [ %fp + -56 ], %g2
4000377c:	84 00 bf ff 	add  %g2, -1, %g2
40003780:	82 08 60 ff 	and  %g1, 0xff, %g1
40003784:	c4 23 a0 5c 	st  %g2, [ %sp + 0x5c ]
40003788:	84 10 20 05 	mov  5, %g2
4000378c:	c4 23 a0 60 	st  %g2, [ %sp + 0x60 ]
40003790:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40003794:	92 10 00 10 	mov  %l0, %o1
40003798:	94 10 00 11 	mov  %l1, %o2
4000379c:	96 10 00 01 	mov  %g1, %o3
400037a0:	98 10 20 0a 	mov  0xa, %o4
400037a4:	9a 10 20 00 	clr  %o5
400037a8:	7f ff f9 c2 	call  40001eb0 <print_integer>
400037ac:	01 00 00 00 	nop 
400037b0:	c2 07 a0 58 	ld  [ %fp + 0x58 ], %g1
400037b4:	82 08 60 02 	and  %g1, 2, %g1
400037b8:	80 a0 60 00 	cmp  %g1, 0
400037bc:	02 80 00 10 	be  400037fc <print_exponential_number+0x6ac>
400037c0:	01 00 00 00 	nop 
400037c4:	10 80 00 06 	b  400037dc <print_exponential_number+0x68c>
400037c8:	01 00 00 00 	nop 
400037cc:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
400037d0:	92 10 20 20 	mov  0x20, %o1
400037d4:	7f ff f6 f1 	call  40001398 <putchar_via_gadget>
400037d8:	01 00 00 00 	nop 
400037dc:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400037e0:	c4 00 60 0c 	ld  [ %g1 + 0xc ], %g2
400037e4:	c2 07 bf c0 	ld  [ %fp + -64 ], %g1
400037e8:	84 20 80 01 	sub  %g2, %g1, %g2
400037ec:	c2 07 a0 54 	ld  [ %fp + 0x54 ], %g1
400037f0:	80 a0 80 01 	cmp  %g2, %g1
400037f4:	0a bf ff f6 	bcs  400037cc <print_exponential_number+0x67c>
400037f8:	01 00 00 00 	nop 
400037fc:	81 e8 00 00 	restore 
40003800:	81 c3 e0 08 	retl 
40003804:	01 00 00 00 	nop 

40003808 <print_floating_point>:
40003808:	9d e3 bf 68 	save  %sp, -152, %sp
4000380c:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40003810:	f2 27 bf d0 	st  %i1, [ %fp + -48 ]
40003814:	f4 27 bf d4 	st  %i2, [ %fp + -44 ]
40003818:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
4000381c:	f8 27 a0 54 	st  %i4, [ %fp + 0x54 ]
40003820:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
40003824:	c0 27 bf fc 	clr  [ %fp + -4 ]
40003828:	d5 1f bf d0 	ldd  [ %fp + -48 ], %f10
4000382c:	d1 1f bf d0 	ldd  [ %fp + -48 ], %f8
40003830:	81 aa 8a 48 	fcmpd  %f10, %f8
40003834:	01 00 00 00 	nop 
40003838:	13 80 00 0c 	fbe  40003868 <print_floating_point+0x60>
4000383c:	01 00 00 00 	nop 
40003840:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40003844:	03 10 00 55 	sethi  %hi(0x40015400), %g1
40003848:	92 10 60 b0 	or  %g1, 0xb0, %o1	! 400154b0 <powers_of_10+0x138>
4000384c:	94 10 20 03 	mov  3, %o2
40003850:	d6 07 a0 54 	ld  [ %fp + 0x54 ], %o3
40003854:	d8 07 a0 58 	ld  [ %fp + 0x58 ], %o4
40003858:	7f ff f8 2b 	call  40001904 <out_rev_>
4000385c:	01 00 00 00 	nop 
40003860:	10 80 00 97 	b  40003abc <print_floating_point+0x2b4>
40003864:	01 00 00 00 	nop 
40003868:	d5 1f bf d0 	ldd  [ %fp + -48 ], %f10
4000386c:	03 10 00 55 	sethi  %hi(0x40015400), %g1
40003870:	82 10 60 d0 	or  %g1, 0xd0, %g1	! 400154d0 <powers_of_10+0x158>
40003874:	d1 18 40 00 	ldd  [ %g1 ], %f8
40003878:	81 aa 8a c8 	fcmped  %f10, %f8
4000387c:	01 00 00 00 	nop 
40003880:	19 80 00 0c 	fbuge  400038b0 <print_floating_point+0xa8>
40003884:	01 00 00 00 	nop 
40003888:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
4000388c:	03 10 00 55 	sethi  %hi(0x40015400), %g1
40003890:	92 10 60 b8 	or  %g1, 0xb8, %o1	! 400154b8 <powers_of_10+0x140>
40003894:	94 10 20 04 	mov  4, %o2
40003898:	d6 07 a0 54 	ld  [ %fp + 0x54 ], %o3
4000389c:	d8 07 a0 58 	ld  [ %fp + 0x58 ], %o4
400038a0:	7f ff f8 19 	call  40001904 <out_rev_>
400038a4:	01 00 00 00 	nop 
400038a8:	10 80 00 85 	b  40003abc <print_floating_point+0x2b4>
400038ac:	01 00 00 00 	nop 
400038b0:	d5 1f bf d0 	ldd  [ %fp + -48 ], %f10
400038b4:	03 10 00 55 	sethi  %hi(0x40015400), %g1
400038b8:	82 10 60 d8 	or  %g1, 0xd8, %g1	! 400154d8 <powers_of_10+0x160>
400038bc:	d1 18 40 00 	ldd  [ %g1 ], %f8
400038c0:	81 aa 8a c8 	fcmped  %f10, %f8
400038c4:	01 00 00 00 	nop 
400038c8:	1d 80 00 1f 	fbule  40003944 <print_floating_point+0x13c>
400038cc:	01 00 00 00 	nop 
400038d0:	c2 07 a0 58 	ld  [ %fp + 0x58 ], %g1
400038d4:	82 08 60 04 	and  %g1, 4, %g1
400038d8:	80 a0 60 00 	cmp  %g1, 0
400038dc:	02 80 00 06 	be  400038f4 <print_floating_point+0xec>
400038e0:	01 00 00 00 	nop 
400038e4:	03 10 00 55 	sethi  %hi(0x40015400), %g1
400038e8:	84 10 60 c0 	or  %g1, 0xc0, %g2	! 400154c0 <powers_of_10+0x148>
400038ec:	10 80 00 04 	b  400038fc <print_floating_point+0xf4>
400038f0:	01 00 00 00 	nop 
400038f4:	03 10 00 55 	sethi  %hi(0x40015400), %g1
400038f8:	84 10 60 c8 	or  %g1, 0xc8, %g2	! 400154c8 <powers_of_10+0x150>
400038fc:	c2 07 a0 58 	ld  [ %fp + 0x58 ], %g1
40003900:	82 08 60 04 	and  %g1, 4, %g1
40003904:	80 a0 60 00 	cmp  %g1, 0
40003908:	02 80 00 05 	be  4000391c <print_floating_point+0x114>
4000390c:	01 00 00 00 	nop 
40003910:	82 10 20 04 	mov  4, %g1	! 4 <__DYNAMIC+0x4>
40003914:	10 80 00 03 	b  40003920 <print_floating_point+0x118>
40003918:	01 00 00 00 	nop 
4000391c:	82 10 20 03 	mov  3, %g1	! 3 <__DYNAMIC+0x3>
40003920:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40003924:	92 10 00 02 	mov  %g2, %o1
40003928:	94 10 00 01 	mov  %g1, %o2
4000392c:	d6 07 a0 54 	ld  [ %fp + 0x54 ], %o3
40003930:	d8 07 a0 58 	ld  [ %fp + 0x58 ], %o4
40003934:	7f ff f7 f4 	call  40001904 <out_rev_>
40003938:	01 00 00 00 	nop 
4000393c:	10 80 00 60 	b  40003abc <print_floating_point+0x2b4>
40003940:	01 00 00 00 	nop 
40003944:	c2 0f a0 5f 	ldub  [ %fp + 0x5f ], %g1
40003948:	82 18 60 01 	xor  %g1, 1, %g1
4000394c:	82 08 60 ff 	and  %g1, 0xff, %g1
40003950:	80 a0 60 00 	cmp  %g1, 0
40003954:	02 80 00 20 	be  400039d4 <print_floating_point+0x1cc>
40003958:	01 00 00 00 	nop 
4000395c:	d5 1f bf d0 	ldd  [ %fp + -48 ], %f10
40003960:	03 10 00 55 	sethi  %hi(0x40015400), %g1
40003964:	82 10 60 e0 	or  %g1, 0xe0, %g1	! 400154e0 <powers_of_10+0x168>
40003968:	d1 18 40 00 	ldd  [ %g1 ], %f8
4000396c:	81 aa 8a c8 	fcmped  %f10, %f8
40003970:	01 00 00 00 	nop 
40003974:	0d 80 00 0a 	fbg  4000399c <print_floating_point+0x194>
40003978:	01 00 00 00 	nop 
4000397c:	d5 1f bf d0 	ldd  [ %fp + -48 ], %f10
40003980:	03 10 00 55 	sethi  %hi(0x40015400), %g1
40003984:	82 10 60 e8 	or  %g1, 0xe8, %g1	! 400154e8 <powers_of_10+0x170>
40003988:	d1 18 40 00 	ldd  [ %g1 ], %f8
4000398c:	81 aa 8a c8 	fcmped  %f10, %f8
40003990:	01 00 00 00 	nop 
40003994:	19 80 00 10 	fbuge  400039d4 <print_floating_point+0x1cc>
40003998:	01 00 00 00 	nop 
4000399c:	82 07 bf d8 	add  %fp, -40, %g1
400039a0:	c2 23 a0 5c 	st  %g1, [ %sp + 0x5c ]
400039a4:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400039a8:	c2 23 a0 60 	st  %g1, [ %sp + 0x60 ]
400039ac:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
400039b0:	d2 07 bf d0 	ld  [ %fp + -48 ], %o1
400039b4:	d4 07 bf d4 	ld  [ %fp + -44 ], %o2
400039b8:	d6 07 a0 50 	ld  [ %fp + 0x50 ], %o3
400039bc:	d8 07 a0 54 	ld  [ %fp + 0x54 ], %o4
400039c0:	da 07 a0 58 	ld  [ %fp + 0x58 ], %o5
400039c4:	7f ff fd e3 	call  40003150 <print_exponential_number>
400039c8:	01 00 00 00 	nop 
400039cc:	10 80 00 3c 	b  40003abc <print_floating_point+0x2b4>
400039d0:	01 00 00 00 	nop 
400039d4:	c2 07 a0 58 	ld  [ %fp + 0x58 ], %g1
400039d8:	82 08 68 00 	and  %g1, 0x800, %g1
400039dc:	80 a0 60 00 	cmp  %g1, 0
400039e0:	12 80 00 10 	bne  40003a20 <print_floating_point+0x218>
400039e4:	01 00 00 00 	nop 
400039e8:	82 10 20 06 	mov  6, %g1	! 6 <__DYNAMIC+0x6>
400039ec:	c2 27 a0 50 	st  %g1, [ %fp + 0x50 ]
400039f0:	10 80 00 0c 	b  40003a20 <print_floating_point+0x218>
400039f4:	01 00 00 00 	nop 
400039f8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400039fc:	82 07 80 01 	add  %fp, %g1, %g1
40003a00:	84 10 20 30 	mov  0x30, %g2
40003a04:	c4 28 7f d8 	stb  %g2, [ %g1 + -40 ]
40003a08:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40003a0c:	82 00 60 01 	inc  %g1
40003a10:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40003a14:	c2 07 a0 50 	ld  [ %fp + 0x50 ], %g1
40003a18:	82 00 7f ff 	add  %g1, -1, %g1
40003a1c:	c2 27 a0 50 	st  %g1, [ %fp + 0x50 ]
40003a20:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40003a24:	80 a0 60 1f 	cmp  %g1, 0x1f
40003a28:	18 80 00 06 	bgu  40003a40 <print_floating_point+0x238>
40003a2c:	01 00 00 00 	nop 
40003a30:	c2 07 a0 50 	ld  [ %fp + 0x50 ], %g1
40003a34:	80 a0 60 11 	cmp  %g1, 0x11
40003a38:	18 bf ff f0 	bgu  400039f8 <print_floating_point+0x1f0>
40003a3c:	01 00 00 00 	nop 
40003a40:	c2 0f a0 5f 	ldub  [ %fp + 0x5f ], %g1
40003a44:	82 08 60 ff 	and  %g1, 0xff, %g1
40003a48:	80 a0 60 00 	cmp  %g1, 0
40003a4c:	02 80 00 10 	be  40003a8c <print_floating_point+0x284>
40003a50:	01 00 00 00 	nop 
40003a54:	82 07 bf d8 	add  %fp, -40, %g1
40003a58:	c2 23 a0 5c 	st  %g1, [ %sp + 0x5c ]
40003a5c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40003a60:	c2 23 a0 60 	st  %g1, [ %sp + 0x60 ]
40003a64:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40003a68:	d2 07 bf d0 	ld  [ %fp + -48 ], %o1
40003a6c:	d4 07 bf d4 	ld  [ %fp + -44 ], %o2
40003a70:	d6 07 a0 50 	ld  [ %fp + 0x50 ], %o3
40003a74:	d8 07 a0 54 	ld  [ %fp + 0x54 ], %o4
40003a78:	da 07 a0 58 	ld  [ %fp + 0x58 ], %o5
40003a7c:	7f ff fd b5 	call  40003150 <print_exponential_number>
40003a80:	01 00 00 00 	nop 
40003a84:	10 80 00 0e 	b  40003abc <print_floating_point+0x2b4>
40003a88:	01 00 00 00 	nop 
40003a8c:	82 07 bf d8 	add  %fp, -40, %g1
40003a90:	c2 23 a0 5c 	st  %g1, [ %sp + 0x5c ]
40003a94:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40003a98:	c2 23 a0 60 	st  %g1, [ %sp + 0x60 ]
40003a9c:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40003aa0:	d2 07 bf d0 	ld  [ %fp + -48 ], %o1
40003aa4:	d4 07 bf d4 	ld  [ %fp + -44 ], %o2
40003aa8:	d6 07 a0 50 	ld  [ %fp + 0x50 ], %o3
40003aac:	d8 07 a0 54 	ld  [ %fp + 0x54 ], %o4
40003ab0:	da 07 a0 58 	ld  [ %fp + 0x58 ], %o5
40003ab4:	7f ff fc b2 	call  40002d7c <print_decimal_number>
40003ab8:	01 00 00 00 	nop 
40003abc:	81 e8 00 00 	restore 
40003ac0:	81 c3 e0 08 	retl 
40003ac4:	01 00 00 00 	nop 

40003ac8 <parse_flags>:
40003ac8:	9d e3 bf 98 	save  %sp, -104, %sp
40003acc:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40003ad0:	c0 27 bf fc 	clr  [ %fp + -4 ]
40003ad4:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40003ad8:	c2 00 40 00 	ld  [ %g1 ], %g1
40003adc:	c2 08 40 00 	ldub  [ %g1 ], %g1
40003ae0:	83 28 60 18 	sll  %g1, 0x18, %g1
40003ae4:	83 38 60 18 	sra  %g1, 0x18, %g1
40003ae8:	82 00 7f e0 	add  %g1, -32, %g1
40003aec:	80 a0 60 10 	cmp  %g1, 0x10
40003af0:	18 80 00 3a 	bgu  40003bd8 <parse_flags+0x110>
40003af4:	01 00 00 00 	nop 
40003af8:	85 28 60 02 	sll  %g1, 2, %g2
40003afc:	03 10 00 04 	sethi  %hi(0x40001000), %g1
40003b00:	82 10 61 1c 	or  %g1, 0x11c, %g1	! 4000111c <main_01+0xac>
40003b04:	c2 00 80 01 	ld  [ %g2 + %g1 ], %g1
40003b08:	81 c0 40 00 	jmp  %g1
40003b0c:	01 00 00 00 	nop 
40003b10:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40003b14:	82 10 60 01 	or  %g1, 1, %g1
40003b18:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40003b1c:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40003b20:	c2 00 40 00 	ld  [ %g1 ], %g1
40003b24:	84 00 60 01 	add  %g1, 1, %g2
40003b28:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40003b2c:	c4 20 40 00 	st  %g2, [ %g1 ]
40003b30:	10 80 00 2d 	b  40003be4 <parse_flags+0x11c>
40003b34:	01 00 00 00 	nop 
40003b38:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40003b3c:	82 10 60 02 	or  %g1, 2, %g1
40003b40:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40003b44:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40003b48:	c2 00 40 00 	ld  [ %g1 ], %g1
40003b4c:	84 00 60 01 	add  %g1, 1, %g2
40003b50:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40003b54:	c4 20 40 00 	st  %g2, [ %g1 ]
40003b58:	10 80 00 23 	b  40003be4 <parse_flags+0x11c>
40003b5c:	01 00 00 00 	nop 
40003b60:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40003b64:	82 10 60 04 	or  %g1, 4, %g1
40003b68:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40003b6c:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40003b70:	c2 00 40 00 	ld  [ %g1 ], %g1
40003b74:	84 00 60 01 	add  %g1, 1, %g2
40003b78:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40003b7c:	c4 20 40 00 	st  %g2, [ %g1 ]
40003b80:	10 80 00 19 	b  40003be4 <parse_flags+0x11c>
40003b84:	01 00 00 00 	nop 
40003b88:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40003b8c:	82 10 60 08 	or  %g1, 8, %g1
40003b90:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40003b94:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40003b98:	c2 00 40 00 	ld  [ %g1 ], %g1
40003b9c:	84 00 60 01 	add  %g1, 1, %g2
40003ba0:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40003ba4:	c4 20 40 00 	st  %g2, [ %g1 ]
40003ba8:	10 80 00 0f 	b  40003be4 <parse_flags+0x11c>
40003bac:	01 00 00 00 	nop 
40003bb0:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40003bb4:	82 10 60 10 	or  %g1, 0x10, %g1
40003bb8:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40003bbc:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40003bc0:	c2 00 40 00 	ld  [ %g1 ], %g1
40003bc4:	84 00 60 01 	add  %g1, 1, %g2
40003bc8:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40003bcc:	c4 20 40 00 	st  %g2, [ %g1 ]
40003bd0:	10 80 00 05 	b  40003be4 <parse_flags+0x11c>
40003bd4:	01 00 00 00 	nop 
40003bd8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40003bdc:	10 80 00 04 	b  40003bec <parse_flags+0x124>
40003be0:	01 00 00 00 	nop 
40003be4:	10 bf ff bc 	b  40003ad4 <parse_flags+0xc>
40003be8:	01 00 00 00 	nop 
40003bec:	b0 10 00 01 	mov  %g1, %i0
40003bf0:	81 e8 00 00 	restore 
40003bf4:	81 c3 e0 08 	retl 
40003bf8:	01 00 00 00 	nop 

40003bfc <_vsnprintf>:
40003bfc:	9d e3 bf 30 	save  %sp, -208, %sp
40003c00:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40003c04:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40003c08:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
40003c0c:	10 80 04 1c 	b  40004c7c <_vsnprintf+0x1080>
40003c10:	01 00 00 00 	nop 
40003c14:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40003c18:	c2 08 40 00 	ldub  [ %g1 ], %g1
40003c1c:	83 28 60 18 	sll  %g1, 0x18, %g1
40003c20:	83 38 60 18 	sra  %g1, 0x18, %g1
40003c24:	80 a0 60 25 	cmp  %g1, 0x25
40003c28:	02 80 00 0f 	be  40003c64 <_vsnprintf+0x68>
40003c2c:	01 00 00 00 	nop 
40003c30:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40003c34:	c2 08 40 00 	ldub  [ %g1 ], %g1
40003c38:	83 28 60 18 	sll  %g1, 0x18, %g1
40003c3c:	83 38 60 18 	sra  %g1, 0x18, %g1
40003c40:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40003c44:	92 10 00 01 	mov  %g1, %o1
40003c48:	7f ff f5 d4 	call  40001398 <putchar_via_gadget>
40003c4c:	01 00 00 00 	nop 
40003c50:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40003c54:	82 00 60 01 	inc  %g1
40003c58:	c2 27 a0 48 	st  %g1, [ %fp + 0x48 ]
40003c5c:	10 80 04 08 	b  40004c7c <_vsnprintf+0x1080>
40003c60:	01 00 00 00 	nop 
40003c64:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40003c68:	82 00 60 01 	inc  %g1
40003c6c:	c2 27 a0 48 	st  %g1, [ %fp + 0x48 ]
40003c70:	82 07 a0 48 	add  %fp, 0x48, %g1
40003c74:	90 10 00 01 	mov  %g1, %o0
40003c78:	7f ff ff 94 	call  40003ac8 <parse_flags>
40003c7c:	01 00 00 00 	nop 
40003c80:	d0 27 bf fc 	st  %o0, [ %fp + -4 ]
40003c84:	c0 27 bf f8 	clr  [ %fp + -8 ]
40003c88:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40003c8c:	c2 08 40 00 	ldub  [ %g1 ], %g1
40003c90:	83 28 60 18 	sll  %g1, 0x18, %g1
40003c94:	83 38 60 18 	sra  %g1, 0x18, %g1
40003c98:	90 10 00 01 	mov  %g1, %o0
40003c9c:	7f ff f6 db 	call  40001808 <is_digit_>
40003ca0:	01 00 00 00 	nop 
40003ca4:	82 10 00 08 	mov  %o0, %g1
40003ca8:	82 08 60 ff 	and  %g1, 0xff, %g1
40003cac:	80 a0 60 00 	cmp  %g1, 0
40003cb0:	02 80 00 09 	be  40003cd4 <_vsnprintf+0xd8>
40003cb4:	01 00 00 00 	nop 
40003cb8:	82 07 a0 48 	add  %fp, 0x48, %g1
40003cbc:	90 10 00 01 	mov  %g1, %o0
40003cc0:	7f ff f6 eb 	call  4000186c <atou_>
40003cc4:	01 00 00 00 	nop 
40003cc8:	d0 27 bf f8 	st  %o0, [ %fp + -8 ]
40003ccc:	10 80 00 20 	b  40003d4c <_vsnprintf+0x150>
40003cd0:	01 00 00 00 	nop 
40003cd4:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40003cd8:	c2 08 40 00 	ldub  [ %g1 ], %g1
40003cdc:	83 28 60 18 	sll  %g1, 0x18, %g1
40003ce0:	83 38 60 18 	sra  %g1, 0x18, %g1
40003ce4:	80 a0 60 2a 	cmp  %g1, 0x2a
40003ce8:	12 80 00 19 	bne  40003d4c <_vsnprintf+0x150>
40003cec:	01 00 00 00 	nop 
40003cf0:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40003cf4:	c2 00 40 00 	ld  [ %g1 ], %g1
40003cf8:	c2 27 bf e0 	st  %g1, [ %fp + -32 ]
40003cfc:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40003d00:	82 00 60 04 	add  %g1, 4, %g1
40003d04:	c2 27 a0 4c 	st  %g1, [ %fp + 0x4c ]
40003d08:	c2 07 bf e0 	ld  [ %fp + -32 ], %g1
40003d0c:	80 a0 60 00 	cmp  %g1, 0
40003d10:	16 80 00 0a 	bge  40003d38 <_vsnprintf+0x13c>
40003d14:	01 00 00 00 	nop 
40003d18:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40003d1c:	82 10 60 02 	or  %g1, 2, %g1
40003d20:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40003d24:	c2 07 bf e0 	ld  [ %fp + -32 ], %g1
40003d28:	82 20 00 01 	neg  %g1
40003d2c:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
40003d30:	10 80 00 04 	b  40003d40 <_vsnprintf+0x144>
40003d34:	01 00 00 00 	nop 
40003d38:	c2 07 bf e0 	ld  [ %fp + -32 ], %g1
40003d3c:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
40003d40:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40003d44:	82 00 60 01 	inc  %g1
40003d48:	c2 27 a0 48 	st  %g1, [ %fp + 0x48 ]
40003d4c:	c0 27 bf f4 	clr  [ %fp + -12 ]
40003d50:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40003d54:	c2 08 40 00 	ldub  [ %g1 ], %g1
40003d58:	83 28 60 18 	sll  %g1, 0x18, %g1
40003d5c:	83 38 60 18 	sra  %g1, 0x18, %g1
40003d60:	80 a0 60 2e 	cmp  %g1, 0x2e
40003d64:	12 80 00 31 	bne  40003e28 <_vsnprintf+0x22c>
40003d68:	01 00 00 00 	nop 
40003d6c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40003d70:	82 10 68 00 	or  %g1, 0x800, %g1
40003d74:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40003d78:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40003d7c:	82 00 60 01 	inc  %g1
40003d80:	c2 27 a0 48 	st  %g1, [ %fp + 0x48 ]
40003d84:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40003d88:	c2 08 40 00 	ldub  [ %g1 ], %g1
40003d8c:	83 28 60 18 	sll  %g1, 0x18, %g1
40003d90:	83 38 60 18 	sra  %g1, 0x18, %g1
40003d94:	90 10 00 01 	mov  %g1, %o0
40003d98:	7f ff f6 9c 	call  40001808 <is_digit_>
40003d9c:	01 00 00 00 	nop 
40003da0:	82 10 00 08 	mov  %o0, %g1
40003da4:	82 08 60 ff 	and  %g1, 0xff, %g1
40003da8:	80 a0 60 00 	cmp  %g1, 0
40003dac:	02 80 00 09 	be  40003dd0 <_vsnprintf+0x1d4>
40003db0:	01 00 00 00 	nop 
40003db4:	82 07 a0 48 	add  %fp, 0x48, %g1
40003db8:	90 10 00 01 	mov  %g1, %o0
40003dbc:	7f ff f6 ac 	call  4000186c <atou_>
40003dc0:	01 00 00 00 	nop 
40003dc4:	d0 27 bf f4 	st  %o0, [ %fp + -12 ]
40003dc8:	10 80 00 18 	b  40003e28 <_vsnprintf+0x22c>
40003dcc:	01 00 00 00 	nop 
40003dd0:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40003dd4:	c2 08 40 00 	ldub  [ %g1 ], %g1
40003dd8:	83 28 60 18 	sll  %g1, 0x18, %g1
40003ddc:	83 38 60 18 	sra  %g1, 0x18, %g1
40003de0:	80 a0 60 2a 	cmp  %g1, 0x2a
40003de4:	12 80 00 11 	bne  40003e28 <_vsnprintf+0x22c>
40003de8:	01 00 00 00 	nop 
40003dec:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40003df0:	c2 00 40 00 	ld  [ %g1 ], %g1
40003df4:	c2 27 bf dc 	st  %g1, [ %fp + -36 ]
40003df8:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40003dfc:	82 00 60 04 	add  %g1, 4, %g1
40003e00:	c2 27 a0 4c 	st  %g1, [ %fp + 0x4c ]
40003e04:	c2 07 bf dc 	ld  [ %fp + -36 ], %g1
40003e08:	80 a0 60 00 	cmp  %g1, 0
40003e0c:	16 80 00 03 	bge  40003e18 <_vsnprintf+0x21c>
40003e10:	01 00 00 00 	nop 
40003e14:	82 10 20 00 	clr  %g1	! 0 <__DYNAMIC>
40003e18:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
40003e1c:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40003e20:	82 00 60 01 	inc  %g1
40003e24:	c2 27 a0 48 	st  %g1, [ %fp + 0x48 ]
40003e28:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40003e2c:	c2 08 40 00 	ldub  [ %g1 ], %g1
40003e30:	83 28 60 18 	sll  %g1, 0x18, %g1
40003e34:	83 38 60 18 	sra  %g1, 0x18, %g1
40003e38:	82 00 7f 98 	add  %g1, -104, %g1
40003e3c:	80 a0 60 12 	cmp  %g1, 0x12
40003e40:	18 80 00 4a 	bgu  40003f68 <_vsnprintf+0x36c>
40003e44:	01 00 00 00 	nop 
40003e48:	85 28 60 02 	sll  %g1, 2, %g2
40003e4c:	03 10 00 04 	sethi  %hi(0x40001000), %g1
40003e50:	82 10 62 b0 	or  %g1, 0x2b0, %g1	! 400012b0 <main_01+0x240>
40003e54:	c2 00 80 01 	ld  [ %g2 + %g1 ], %g1
40003e58:	81 c0 40 00 	jmp  %g1
40003e5c:	01 00 00 00 	nop 
40003e60:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40003e64:	82 10 62 00 	or  %g1, 0x200, %g1
40003e68:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40003e6c:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40003e70:	82 00 60 01 	inc  %g1
40003e74:	c2 27 a0 48 	st  %g1, [ %fp + 0x48 ]
40003e78:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40003e7c:	c2 08 40 00 	ldub  [ %g1 ], %g1
40003e80:	83 28 60 18 	sll  %g1, 0x18, %g1
40003e84:	83 38 60 18 	sra  %g1, 0x18, %g1
40003e88:	80 a0 60 6c 	cmp  %g1, 0x6c
40003e8c:	12 80 00 3a 	bne  40003f74 <_vsnprintf+0x378>
40003e90:	01 00 00 00 	nop 
40003e94:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40003e98:	82 10 64 00 	or  %g1, 0x400, %g1
40003e9c:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40003ea0:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40003ea4:	82 00 60 01 	inc  %g1
40003ea8:	c2 27 a0 48 	st  %g1, [ %fp + 0x48 ]
40003eac:	10 80 00 32 	b  40003f74 <_vsnprintf+0x378>
40003eb0:	01 00 00 00 	nop 
40003eb4:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40003eb8:	82 10 60 80 	or  %g1, 0x80, %g1
40003ebc:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40003ec0:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40003ec4:	82 00 60 01 	inc  %g1
40003ec8:	c2 27 a0 48 	st  %g1, [ %fp + 0x48 ]
40003ecc:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40003ed0:	c2 08 40 00 	ldub  [ %g1 ], %g1
40003ed4:	83 28 60 18 	sll  %g1, 0x18, %g1
40003ed8:	83 38 60 18 	sra  %g1, 0x18, %g1
40003edc:	80 a0 60 68 	cmp  %g1, 0x68
40003ee0:	12 80 00 28 	bne  40003f80 <_vsnprintf+0x384>
40003ee4:	01 00 00 00 	nop 
40003ee8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40003eec:	82 10 60 40 	or  %g1, 0x40, %g1
40003ef0:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40003ef4:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40003ef8:	82 00 60 01 	inc  %g1
40003efc:	c2 27 a0 48 	st  %g1, [ %fp + 0x48 ]
40003f00:	10 80 00 20 	b  40003f80 <_vsnprintf+0x384>
40003f04:	01 00 00 00 	nop 
40003f08:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40003f0c:	82 10 62 00 	or  %g1, 0x200, %g1
40003f10:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40003f14:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40003f18:	82 00 60 01 	inc  %g1
40003f1c:	c2 27 a0 48 	st  %g1, [ %fp + 0x48 ]
40003f20:	10 80 00 19 	b  40003f84 <_vsnprintf+0x388>
40003f24:	01 00 00 00 	nop 
40003f28:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40003f2c:	82 10 64 00 	or  %g1, 0x400, %g1
40003f30:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40003f34:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40003f38:	82 00 60 01 	inc  %g1
40003f3c:	c2 27 a0 48 	st  %g1, [ %fp + 0x48 ]
40003f40:	10 80 00 11 	b  40003f84 <_vsnprintf+0x388>
40003f44:	01 00 00 00 	nop 
40003f48:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40003f4c:	82 10 62 00 	or  %g1, 0x200, %g1
40003f50:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40003f54:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40003f58:	82 00 60 01 	inc  %g1
40003f5c:	c2 27 a0 48 	st  %g1, [ %fp + 0x48 ]
40003f60:	10 80 00 09 	b  40003f84 <_vsnprintf+0x388>
40003f64:	01 00 00 00 	nop 
40003f68:	01 00 00 00 	nop 
40003f6c:	10 80 00 06 	b  40003f84 <_vsnprintf+0x388>
40003f70:	01 00 00 00 	nop 
40003f74:	01 00 00 00 	nop 
40003f78:	10 80 00 03 	b  40003f84 <_vsnprintf+0x388>
40003f7c:	01 00 00 00 	nop 
40003f80:	01 00 00 00 	nop 
40003f84:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40003f88:	c2 08 40 00 	ldub  [ %g1 ], %g1
40003f8c:	83 28 60 18 	sll  %g1, 0x18, %g1
40003f90:	83 38 60 18 	sra  %g1, 0x18, %g1
40003f94:	82 00 7f db 	add  %g1, -37, %g1
40003f98:	80 a0 60 53 	cmp  %g1, 0x53
40003f9c:	18 80 03 2c 	bgu  40004c4c <_vsnprintf+0x1050>
40003fa0:	01 00 00 00 	nop 
40003fa4:	85 28 60 02 	sll  %g1, 2, %g2
40003fa8:	03 10 00 04 	sethi  %hi(0x40001000), %g1
40003fac:	82 10 61 60 	or  %g1, 0x160, %g1	! 40001160 <main_01+0xf0>
40003fb0:	c2 00 80 01 	ld  [ %g2 + %g1 ], %g1
40003fb4:	81 c0 40 00 	jmp  %g1
40003fb8:	01 00 00 00 	nop 
40003fbc:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40003fc0:	c2 08 40 00 	ldub  [ %g1 ], %g1
40003fc4:	83 28 60 18 	sll  %g1, 0x18, %g1
40003fc8:	83 38 60 18 	sra  %g1, 0x18, %g1
40003fcc:	80 a0 60 64 	cmp  %g1, 0x64
40003fd0:	02 80 00 09 	be  40003ff4 <_vsnprintf+0x3f8>
40003fd4:	01 00 00 00 	nop 
40003fd8:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40003fdc:	c2 08 40 00 	ldub  [ %g1 ], %g1
40003fe0:	83 28 60 18 	sll  %g1, 0x18, %g1
40003fe4:	83 38 60 18 	sra  %g1, 0x18, %g1
40003fe8:	80 a0 60 69 	cmp  %g1, 0x69
40003fec:	12 80 00 06 	bne  40004004 <_vsnprintf+0x408>
40003ff0:	01 00 00 00 	nop 
40003ff4:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40003ff8:	03 00 00 10 	sethi  %hi(0x4000), %g1
40003ffc:	82 10 80 01 	or  %g2, %g1, %g1
40004000:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40004004:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40004008:	c2 08 40 00 	ldub  [ %g1 ], %g1
4000400c:	83 28 60 18 	sll  %g1, 0x18, %g1
40004010:	83 38 60 18 	sra  %g1, 0x18, %g1
40004014:	80 a0 60 78 	cmp  %g1, 0x78
40004018:	02 80 00 09 	be  4000403c <_vsnprintf+0x440>
4000401c:	01 00 00 00 	nop 
40004020:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40004024:	c2 08 40 00 	ldub  [ %g1 ], %g1
40004028:	83 28 60 18 	sll  %g1, 0x18, %g1
4000402c:	83 38 60 18 	sra  %g1, 0x18, %g1
40004030:	80 a0 60 58 	cmp  %g1, 0x58
40004034:	12 80 00 06 	bne  4000404c <_vsnprintf+0x450>
40004038:	01 00 00 00 	nop 
4000403c:	82 10 20 10 	mov  0x10, %g1	! 10 <__DYNAMIC+0x10>
40004040:	c2 2f bf f3 	stb  %g1, [ %fp + -13 ]
40004044:	10 80 00 1d 	b  400040b8 <_vsnprintf+0x4bc>
40004048:	01 00 00 00 	nop 
4000404c:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40004050:	c2 08 40 00 	ldub  [ %g1 ], %g1
40004054:	83 28 60 18 	sll  %g1, 0x18, %g1
40004058:	83 38 60 18 	sra  %g1, 0x18, %g1
4000405c:	80 a0 60 6f 	cmp  %g1, 0x6f
40004060:	12 80 00 06 	bne  40004078 <_vsnprintf+0x47c>
40004064:	01 00 00 00 	nop 
40004068:	82 10 20 08 	mov  8, %g1	! 8 <__DYNAMIC+0x8>
4000406c:	c2 2f bf f3 	stb  %g1, [ %fp + -13 ]
40004070:	10 80 00 12 	b  400040b8 <_vsnprintf+0x4bc>
40004074:	01 00 00 00 	nop 
40004078:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
4000407c:	c2 08 40 00 	ldub  [ %g1 ], %g1
40004080:	83 28 60 18 	sll  %g1, 0x18, %g1
40004084:	83 38 60 18 	sra  %g1, 0x18, %g1
40004088:	80 a0 60 62 	cmp  %g1, 0x62
4000408c:	12 80 00 06 	bne  400040a4 <_vsnprintf+0x4a8>
40004090:	01 00 00 00 	nop 
40004094:	82 10 20 02 	mov  2, %g1	! 2 <__DYNAMIC+0x2>
40004098:	c2 2f bf f3 	stb  %g1, [ %fp + -13 ]
4000409c:	10 80 00 07 	b  400040b8 <_vsnprintf+0x4bc>
400040a0:	01 00 00 00 	nop 
400040a4:	82 10 20 0a 	mov  0xa, %g1	! a <__DYNAMIC+0xa>
400040a8:	c2 2f bf f3 	stb  %g1, [ %fp + -13 ]
400040ac:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400040b0:	82 08 7f ef 	and  %g1, -17, %g1
400040b4:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400040b8:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
400040bc:	c2 08 40 00 	ldub  [ %g1 ], %g1
400040c0:	83 28 60 18 	sll  %g1, 0x18, %g1
400040c4:	83 38 60 18 	sra  %g1, 0x18, %g1
400040c8:	80 a0 60 58 	cmp  %g1, 0x58
400040cc:	12 80 00 05 	bne  400040e0 <_vsnprintf+0x4e4>
400040d0:	01 00 00 00 	nop 
400040d4:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400040d8:	82 10 60 20 	or  %g1, 0x20, %g1
400040dc:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400040e0:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
400040e4:	82 00 60 01 	inc  %g1
400040e8:	c2 27 a0 48 	st  %g1, [ %fp + 0x48 ]
400040ec:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400040f0:	82 08 68 00 	and  %g1, 0x800, %g1
400040f4:	80 a0 60 00 	cmp  %g1, 0
400040f8:	02 80 00 05 	be  4000410c <_vsnprintf+0x510>
400040fc:	01 00 00 00 	nop 
40004100:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40004104:	82 08 7f fe 	and  %g1, -2, %g1
40004108:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4000410c:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40004110:	03 00 00 10 	sethi  %hi(0x4000), %g1
40004114:	82 08 80 01 	and  %g2, %g1, %g1
40004118:	80 a0 60 00 	cmp  %g1, 0
4000411c:	02 80 00 a9 	be  400043c0 <_vsnprintf+0x7c4>
40004120:	01 00 00 00 	nop 
40004124:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40004128:	82 08 64 00 	and  %g1, 0x400, %g1
4000412c:	80 a0 60 00 	cmp  %g1, 0
40004130:	02 80 00 2d 	be  400041e4 <_vsnprintf+0x5e8>
40004134:	01 00 00 00 	nop 
40004138:	84 07 bf a0 	add  %fp, -96, %g2
4000413c:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40004140:	86 10 00 02 	mov  %g2, %g3
40004144:	84 10 00 01 	mov  %g1, %g2
40004148:	82 10 20 08 	mov  8, %g1
4000414c:	90 10 00 03 	mov  %g3, %o0
40004150:	92 10 00 02 	mov  %g2, %o1
40004154:	94 10 00 01 	mov  %g1, %o2
40004158:	40 00 17 fd 	call  4000a14c <__GI_memcpy>
4000415c:	01 00 00 00 	nop 
40004160:	c4 1f bf a0 	ldd  [ %fp + -96 ], %g2
40004164:	c4 3f bf d0 	std  %g2, [ %fp + -48 ]
40004168:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
4000416c:	82 00 60 08 	add  %g1, 8, %g1
40004170:	c2 27 a0 4c 	st  %g1, [ %fp + 0x4c ]
40004174:	c2 07 bf d0 	ld  [ %fp + -48 ], %g1
40004178:	a7 38 60 1f 	sra  %g1, 0x1f, %l3
4000417c:	c2 07 bf d0 	ld  [ %fp + -48 ], %g1
40004180:	a5 38 60 1f 	sra  %g1, 0x1f, %l2
40004184:	c4 1f bf d0 	ldd  [ %fp + -48 ], %g2
40004188:	84 1c 80 02 	xor  %l2, %g2, %g2
4000418c:	86 1c c0 03 	xor  %l3, %g3, %g3
40004190:	86 a0 c0 13 	subcc  %g3, %l3, %g3
40004194:	84 60 80 12 	subx  %g2, %l2, %g2
40004198:	c2 07 bf d0 	ld  [ %fp + -48 ], %g1
4000419c:	83 30 60 1f 	srl  %g1, 0x1f, %g1
400041a0:	88 08 60 ff 	and  %g1, 0xff, %g4
400041a4:	c2 0f bf f3 	ldub  [ %fp + -13 ], %g1
400041a8:	82 08 60 ff 	and  %g1, 0xff, %g1
400041ac:	f6 07 bf f8 	ld  [ %fp + -8 ], %i3
400041b0:	f6 23 a0 5c 	st  %i3, [ %sp + 0x5c ]
400041b4:	f6 07 bf fc 	ld  [ %fp + -4 ], %i3
400041b8:	f6 23 a0 60 	st  %i3, [ %sp + 0x60 ]
400041bc:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
400041c0:	92 10 00 02 	mov  %g2, %o1
400041c4:	94 10 00 03 	mov  %g3, %o2
400041c8:	96 10 00 04 	mov  %g4, %o3
400041cc:	98 10 00 01 	mov  %g1, %o4
400041d0:	da 07 bf f4 	ld  [ %fp + -12 ], %o5
400041d4:	7f ff f7 37 	call  40001eb0 <print_integer>
400041d8:	01 00 00 00 	nop 
400041dc:	10 80 02 a8 	b  40004c7c <_vsnprintf+0x1080>
400041e0:	01 00 00 00 	nop 
400041e4:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400041e8:	82 08 62 00 	and  %g1, 0x200, %g1
400041ec:	80 a0 60 00 	cmp  %g1, 0
400041f0:	02 80 00 2d 	be  400042a4 <_vsnprintf+0x6a8>
400041f4:	01 00 00 00 	nop 
400041f8:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
400041fc:	c2 00 40 00 	ld  [ %g1 ], %g1
40004200:	c2 27 bf cc 	st  %g1, [ %fp + -52 ]
40004204:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40004208:	82 00 60 04 	add  %g1, 4, %g1
4000420c:	c2 27 a0 4c 	st  %g1, [ %fp + 0x4c ]
40004210:	c2 07 bf cc 	ld  [ %fp + -52 ], %g1
40004214:	80 a0 60 00 	cmp  %g1, 0
40004218:	04 80 00 08 	ble  40004238 <_vsnprintf+0x63c>
4000421c:	01 00 00 00 	nop 
40004220:	fa 07 bf cc 	ld  [ %fp + -52 ], %i5
40004224:	c2 07 bf cc 	ld  [ %fp + -52 ], %g1
40004228:	83 38 60 1f 	sra  %g1, 0x1f, %g1
4000422c:	b8 10 00 01 	mov  %g1, %i4
40004230:	10 80 00 0a 	b  40004258 <_vsnprintf+0x65c>
40004234:	01 00 00 00 	nop 
40004238:	ea 07 bf cc 	ld  [ %fp + -52 ], %l5
4000423c:	c2 07 bf cc 	ld  [ %fp + -52 ], %g1
40004240:	83 38 60 1f 	sra  %g1, 0x1f, %g1
40004244:	a8 10 00 01 	mov  %g1, %l4
40004248:	86 a0 00 15 	subcc  %g0, %l5, %g3
4000424c:	84 60 00 14 	subx  %g0, %l4, %g2
40004250:	b8 10 00 02 	mov  %g2, %i4
40004254:	ba 10 00 03 	mov  %g3, %i5
40004258:	c2 07 bf cc 	ld  [ %fp + -52 ], %g1
4000425c:	83 30 60 1f 	srl  %g1, 0x1f, %g1
40004260:	84 08 60 ff 	and  %g1, 0xff, %g2
40004264:	c2 0f bf f3 	ldub  [ %fp + -13 ], %g1
40004268:	82 08 60 ff 	and  %g1, 0xff, %g1
4000426c:	c6 07 bf f8 	ld  [ %fp + -8 ], %g3
40004270:	c6 23 a0 5c 	st  %g3, [ %sp + 0x5c ]
40004274:	c6 07 bf fc 	ld  [ %fp + -4 ], %g3
40004278:	c6 23 a0 60 	st  %g3, [ %sp + 0x60 ]
4000427c:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40004280:	92 10 00 1c 	mov  %i4, %o1
40004284:	94 10 00 1d 	mov  %i5, %o2
40004288:	96 10 00 02 	mov  %g2, %o3
4000428c:	98 10 00 01 	mov  %g1, %o4
40004290:	da 07 bf f4 	ld  [ %fp + -12 ], %o5
40004294:	7f ff f7 07 	call  40001eb0 <print_integer>
40004298:	01 00 00 00 	nop 
4000429c:	10 80 02 78 	b  40004c7c <_vsnprintf+0x1080>
400042a0:	01 00 00 00 	nop 
400042a4:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400042a8:	82 08 60 40 	and  %g1, 0x40, %g1
400042ac:	80 a0 60 00 	cmp  %g1, 0
400042b0:	02 80 00 0b 	be  400042dc <_vsnprintf+0x6e0>
400042b4:	01 00 00 00 	nop 
400042b8:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
400042bc:	c2 00 40 00 	ld  [ %g1 ], %g1
400042c0:	83 28 60 18 	sll  %g1, 0x18, %g1
400042c4:	83 38 60 18 	sra  %g1, 0x18, %g1
400042c8:	c4 07 a0 4c 	ld  [ %fp + 0x4c ], %g2
400042cc:	84 00 a0 04 	add  %g2, 4, %g2
400042d0:	c4 27 a0 4c 	st  %g2, [ %fp + 0x4c ]
400042d4:	10 80 00 15 	b  40004328 <_vsnprintf+0x72c>
400042d8:	01 00 00 00 	nop 
400042dc:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400042e0:	82 08 60 80 	and  %g1, 0x80, %g1
400042e4:	80 a0 60 00 	cmp  %g1, 0
400042e8:	02 80 00 0b 	be  40004314 <_vsnprintf+0x718>
400042ec:	01 00 00 00 	nop 
400042f0:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
400042f4:	c2 00 40 00 	ld  [ %g1 ], %g1
400042f8:	83 28 60 10 	sll  %g1, 0x10, %g1
400042fc:	83 38 60 10 	sra  %g1, 0x10, %g1
40004300:	c4 07 a0 4c 	ld  [ %fp + 0x4c ], %g2
40004304:	84 00 a0 04 	add  %g2, 4, %g2
40004308:	c4 27 a0 4c 	st  %g2, [ %fp + 0x4c ]
4000430c:	10 80 00 07 	b  40004328 <_vsnprintf+0x72c>
40004310:	01 00 00 00 	nop 
40004314:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40004318:	c2 00 40 00 	ld  [ %g1 ], %g1
4000431c:	c4 07 a0 4c 	ld  [ %fp + 0x4c ], %g2
40004320:	84 00 a0 04 	add  %g2, 4, %g2
40004324:	c4 27 a0 4c 	st  %g2, [ %fp + 0x4c ]
40004328:	c2 27 bf c8 	st  %g1, [ %fp + -56 ]
4000432c:	c2 07 bf c8 	ld  [ %fp + -56 ], %g1
40004330:	80 a0 60 00 	cmp  %g1, 0
40004334:	04 80 00 08 	ble  40004354 <_vsnprintf+0x758>
40004338:	01 00 00 00 	nop 
4000433c:	e2 07 bf c8 	ld  [ %fp + -56 ], %l1
40004340:	c2 07 bf c8 	ld  [ %fp + -56 ], %g1
40004344:	83 38 60 1f 	sra  %g1, 0x1f, %g1
40004348:	a0 10 00 01 	mov  %g1, %l0
4000434c:	10 80 00 0a 	b  40004374 <_vsnprintf+0x778>
40004350:	01 00 00 00 	nop 
40004354:	ee 07 bf c8 	ld  [ %fp + -56 ], %l7
40004358:	c2 07 bf c8 	ld  [ %fp + -56 ], %g1
4000435c:	83 38 60 1f 	sra  %g1, 0x1f, %g1
40004360:	ac 10 00 01 	mov  %g1, %l6
40004364:	86 a0 00 17 	subcc  %g0, %l7, %g3
40004368:	84 60 00 16 	subx  %g0, %l6, %g2
4000436c:	a0 10 00 02 	mov  %g2, %l0
40004370:	a2 10 00 03 	mov  %g3, %l1
40004374:	c2 07 bf c8 	ld  [ %fp + -56 ], %g1
40004378:	83 30 60 1f 	srl  %g1, 0x1f, %g1
4000437c:	84 08 60 ff 	and  %g1, 0xff, %g2
40004380:	c2 0f bf f3 	ldub  [ %fp + -13 ], %g1
40004384:	82 08 60 ff 	and  %g1, 0xff, %g1
40004388:	c6 07 bf f8 	ld  [ %fp + -8 ], %g3
4000438c:	c6 23 a0 5c 	st  %g3, [ %sp + 0x5c ]
40004390:	c6 07 bf fc 	ld  [ %fp + -4 ], %g3
40004394:	c6 23 a0 60 	st  %g3, [ %sp + 0x60 ]
40004398:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
4000439c:	92 10 00 10 	mov  %l0, %o1
400043a0:	94 10 00 11 	mov  %l1, %o2
400043a4:	96 10 00 02 	mov  %g2, %o3
400043a8:	98 10 00 01 	mov  %g1, %o4
400043ac:	da 07 bf f4 	ld  [ %fp + -12 ], %o5
400043b0:	7f ff f6 c0 	call  40001eb0 <print_integer>
400043b4:	01 00 00 00 	nop 
400043b8:	10 80 02 31 	b  40004c7c <_vsnprintf+0x1080>
400043bc:	01 00 00 00 	nop 
400043c0:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400043c4:	82 08 7f f3 	and  %g1, -13, %g1
400043c8:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400043cc:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400043d0:	82 08 64 00 	and  %g1, 0x400, %g1
400043d4:	80 a0 60 00 	cmp  %g1, 0
400043d8:	02 80 00 20 	be  40004458 <_vsnprintf+0x85c>
400043dc:	01 00 00 00 	nop 
400043e0:	84 07 bf a8 	add  %fp, -88, %g2
400043e4:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
400043e8:	86 10 00 02 	mov  %g2, %g3
400043ec:	84 10 00 01 	mov  %g1, %g2
400043f0:	82 10 20 08 	mov  8, %g1
400043f4:	90 10 00 03 	mov  %g3, %o0
400043f8:	92 10 00 02 	mov  %g2, %o1
400043fc:	94 10 00 01 	mov  %g1, %o2
40004400:	40 00 17 53 	call  4000a14c <__GI_memcpy>
40004404:	01 00 00 00 	nop 
40004408:	c4 1f bf a8 	ldd  [ %fp + -88 ], %g2
4000440c:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40004410:	82 00 60 08 	add  %g1, 8, %g1
40004414:	c2 27 a0 4c 	st  %g1, [ %fp + 0x4c ]
40004418:	c2 0f bf f3 	ldub  [ %fp + -13 ], %g1
4000441c:	82 08 60 ff 	and  %g1, 0xff, %g1
40004420:	c8 07 bf f8 	ld  [ %fp + -8 ], %g4
40004424:	c8 23 a0 5c 	st  %g4, [ %sp + 0x5c ]
40004428:	c8 07 bf fc 	ld  [ %fp + -4 ], %g4
4000442c:	c8 23 a0 60 	st  %g4, [ %sp + 0x60 ]
40004430:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40004434:	92 10 00 02 	mov  %g2, %o1
40004438:	94 10 00 03 	mov  %g3, %o2
4000443c:	96 10 20 00 	clr  %o3
40004440:	98 10 00 01 	mov  %g1, %o4
40004444:	da 07 bf f4 	ld  [ %fp + -12 ], %o5
40004448:	7f ff f6 9a 	call  40001eb0 <print_integer>
4000444c:	01 00 00 00 	nop 
40004450:	10 80 02 0b 	b  40004c7c <_vsnprintf+0x1080>
40004454:	01 00 00 00 	nop 
40004458:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4000445c:	82 08 62 00 	and  %g1, 0x200, %g1
40004460:	80 a0 60 00 	cmp  %g1, 0
40004464:	02 80 00 19 	be  400044c8 <_vsnprintf+0x8cc>
40004468:	01 00 00 00 	nop 
4000446c:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40004470:	c2 00 40 00 	ld  [ %g1 ], %g1
40004474:	84 10 20 00 	clr  %g2
40004478:	86 10 00 01 	mov  %g1, %g3
4000447c:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40004480:	82 00 60 04 	add  %g1, 4, %g1
40004484:	c2 27 a0 4c 	st  %g1, [ %fp + 0x4c ]
40004488:	c2 0f bf f3 	ldub  [ %fp + -13 ], %g1
4000448c:	82 08 60 ff 	and  %g1, 0xff, %g1
40004490:	c8 07 bf f8 	ld  [ %fp + -8 ], %g4
40004494:	c8 23 a0 5c 	st  %g4, [ %sp + 0x5c ]
40004498:	c8 07 bf fc 	ld  [ %fp + -4 ], %g4
4000449c:	c8 23 a0 60 	st  %g4, [ %sp + 0x60 ]
400044a0:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
400044a4:	92 10 00 02 	mov  %g2, %o1
400044a8:	94 10 00 03 	mov  %g3, %o2
400044ac:	96 10 20 00 	clr  %o3
400044b0:	98 10 00 01 	mov  %g1, %o4
400044b4:	da 07 bf f4 	ld  [ %fp + -12 ], %o5
400044b8:	7f ff f6 7e 	call  40001eb0 <print_integer>
400044bc:	01 00 00 00 	nop 
400044c0:	10 80 01 ef 	b  40004c7c <_vsnprintf+0x1080>
400044c4:	01 00 00 00 	nop 
400044c8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400044cc:	82 08 60 40 	and  %g1, 0x40, %g1
400044d0:	80 a0 60 00 	cmp  %g1, 0
400044d4:	02 80 00 0a 	be  400044fc <_vsnprintf+0x900>
400044d8:	01 00 00 00 	nop 
400044dc:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
400044e0:	c2 00 40 00 	ld  [ %g1 ], %g1
400044e4:	82 08 60 ff 	and  %g1, 0xff, %g1
400044e8:	c4 07 a0 4c 	ld  [ %fp + 0x4c ], %g2
400044ec:	84 00 a0 04 	add  %g2, 4, %g2
400044f0:	c4 27 a0 4c 	st  %g2, [ %fp + 0x4c ]
400044f4:	10 80 00 15 	b  40004548 <_vsnprintf+0x94c>
400044f8:	01 00 00 00 	nop 
400044fc:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40004500:	82 08 60 80 	and  %g1, 0x80, %g1
40004504:	80 a0 60 00 	cmp  %g1, 0
40004508:	02 80 00 0b 	be  40004534 <_vsnprintf+0x938>
4000450c:	01 00 00 00 	nop 
40004510:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40004514:	c2 00 40 00 	ld  [ %g1 ], %g1
40004518:	83 28 60 10 	sll  %g1, 0x10, %g1
4000451c:	83 30 60 10 	srl  %g1, 0x10, %g1
40004520:	c4 07 a0 4c 	ld  [ %fp + 0x4c ], %g2
40004524:	84 00 a0 04 	add  %g2, 4, %g2
40004528:	c4 27 a0 4c 	st  %g2, [ %fp + 0x4c ]
4000452c:	10 80 00 07 	b  40004548 <_vsnprintf+0x94c>
40004530:	01 00 00 00 	nop 
40004534:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40004538:	c2 00 40 00 	ld  [ %g1 ], %g1
4000453c:	c4 07 a0 4c 	ld  [ %fp + 0x4c ], %g2
40004540:	84 00 a0 04 	add  %g2, 4, %g2
40004544:	c4 27 a0 4c 	st  %g2, [ %fp + 0x4c ]
40004548:	c2 27 bf c4 	st  %g1, [ %fp + -60 ]
4000454c:	c2 07 bf c4 	ld  [ %fp + -60 ], %g1
40004550:	84 10 20 00 	clr  %g2
40004554:	86 10 00 01 	mov  %g1, %g3
40004558:	c2 0f bf f3 	ldub  [ %fp + -13 ], %g1
4000455c:	82 08 60 ff 	and  %g1, 0xff, %g1
40004560:	c8 07 bf f8 	ld  [ %fp + -8 ], %g4
40004564:	c8 23 a0 5c 	st  %g4, [ %sp + 0x5c ]
40004568:	c8 07 bf fc 	ld  [ %fp + -4 ], %g4
4000456c:	c8 23 a0 60 	st  %g4, [ %sp + 0x60 ]
40004570:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40004574:	92 10 00 02 	mov  %g2, %o1
40004578:	94 10 00 03 	mov  %g3, %o2
4000457c:	96 10 20 00 	clr  %o3
40004580:	98 10 00 01 	mov  %g1, %o4
40004584:	da 07 bf f4 	ld  [ %fp + -12 ], %o5
40004588:	7f ff f6 4a 	call  40001eb0 <print_integer>
4000458c:	01 00 00 00 	nop 
40004590:	10 80 01 bb 	b  40004c7c <_vsnprintf+0x1080>
40004594:	01 00 00 00 	nop 
40004598:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
4000459c:	c2 08 40 00 	ldub  [ %g1 ], %g1
400045a0:	83 28 60 18 	sll  %g1, 0x18, %g1
400045a4:	83 38 60 18 	sra  %g1, 0x18, %g1
400045a8:	80 a0 60 46 	cmp  %g1, 0x46
400045ac:	12 80 00 05 	bne  400045c0 <_vsnprintf+0x9c4>
400045b0:	01 00 00 00 	nop 
400045b4:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400045b8:	82 10 60 20 	or  %g1, 0x20, %g1
400045bc:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400045c0:	84 07 bf b0 	add  %fp, -80, %g2
400045c4:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
400045c8:	86 10 00 02 	mov  %g2, %g3
400045cc:	84 10 00 01 	mov  %g1, %g2
400045d0:	82 10 20 08 	mov  8, %g1
400045d4:	90 10 00 03 	mov  %g3, %o0
400045d8:	92 10 00 02 	mov  %g2, %o1
400045dc:	94 10 00 01 	mov  %g1, %o2
400045e0:	40 00 16 db 	call  4000a14c <__GI_memcpy>
400045e4:	01 00 00 00 	nop 
400045e8:	d1 1f bf b0 	ldd  [ %fp + -80 ], %f8
400045ec:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
400045f0:	82 00 60 08 	add  %g1, 8, %g1
400045f4:	c2 27 a0 4c 	st  %g1, [ %fp + 0x4c ]
400045f8:	c0 23 a0 5c 	clr  [ %sp + 0x5c ]
400045fc:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40004600:	d1 3f bf 98 	std  %f8, [ %fp + -104 ]
40004604:	c4 1f bf 98 	ldd  [ %fp + -104 ], %g2
40004608:	92 10 00 02 	mov  %g2, %o1
4000460c:	94 10 00 03 	mov  %g3, %o2
40004610:	d6 07 bf f4 	ld  [ %fp + -12 ], %o3
40004614:	d8 07 bf f8 	ld  [ %fp + -8 ], %o4
40004618:	da 07 bf fc 	ld  [ %fp + -4 ], %o5
4000461c:	7f ff fc 7b 	call  40003808 <print_floating_point>
40004620:	01 00 00 00 	nop 
40004624:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40004628:	82 00 60 01 	inc  %g1
4000462c:	c2 27 a0 48 	st  %g1, [ %fp + 0x48 ]
40004630:	10 80 01 93 	b  40004c7c <_vsnprintf+0x1080>
40004634:	01 00 00 00 	nop 
40004638:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
4000463c:	c2 08 40 00 	ldub  [ %g1 ], %g1
40004640:	83 28 60 18 	sll  %g1, 0x18, %g1
40004644:	83 38 60 18 	sra  %g1, 0x18, %g1
40004648:	80 a0 60 67 	cmp  %g1, 0x67
4000464c:	02 80 00 09 	be  40004670 <_vsnprintf+0xa74>
40004650:	01 00 00 00 	nop 
40004654:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40004658:	c2 08 40 00 	ldub  [ %g1 ], %g1
4000465c:	83 28 60 18 	sll  %g1, 0x18, %g1
40004660:	83 38 60 18 	sra  %g1, 0x18, %g1
40004664:	80 a0 60 47 	cmp  %g1, 0x47
40004668:	12 80 00 06 	bne  40004680 <_vsnprintf+0xa84>
4000466c:	01 00 00 00 	nop 
40004670:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40004674:	03 00 00 04 	sethi  %hi(0x1000), %g1
40004678:	82 10 80 01 	or  %g2, %g1, %g1
4000467c:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40004680:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40004684:	c2 08 40 00 	ldub  [ %g1 ], %g1
40004688:	83 28 60 18 	sll  %g1, 0x18, %g1
4000468c:	83 38 60 18 	sra  %g1, 0x18, %g1
40004690:	80 a0 60 45 	cmp  %g1, 0x45
40004694:	02 80 00 09 	be  400046b8 <_vsnprintf+0xabc>
40004698:	01 00 00 00 	nop 
4000469c:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
400046a0:	c2 08 40 00 	ldub  [ %g1 ], %g1
400046a4:	83 28 60 18 	sll  %g1, 0x18, %g1
400046a8:	83 38 60 18 	sra  %g1, 0x18, %g1
400046ac:	80 a0 60 47 	cmp  %g1, 0x47
400046b0:	12 80 00 05 	bne  400046c4 <_vsnprintf+0xac8>
400046b4:	01 00 00 00 	nop 
400046b8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400046bc:	82 10 60 20 	or  %g1, 0x20, %g1
400046c0:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400046c4:	84 07 bf b8 	add  %fp, -72, %g2
400046c8:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
400046cc:	86 10 00 02 	mov  %g2, %g3
400046d0:	84 10 00 01 	mov  %g1, %g2
400046d4:	82 10 20 08 	mov  8, %g1
400046d8:	90 10 00 03 	mov  %g3, %o0
400046dc:	92 10 00 02 	mov  %g2, %o1
400046e0:	94 10 00 01 	mov  %g1, %o2
400046e4:	40 00 16 9a 	call  4000a14c <__GI_memcpy>
400046e8:	01 00 00 00 	nop 
400046ec:	d1 1f bf b8 	ldd  [ %fp + -72 ], %f8
400046f0:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
400046f4:	82 00 60 08 	add  %g1, 8, %g1
400046f8:	c2 27 a0 4c 	st  %g1, [ %fp + 0x4c ]
400046fc:	82 10 20 01 	mov  1, %g1
40004700:	c2 23 a0 5c 	st  %g1, [ %sp + 0x5c ]
40004704:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40004708:	d1 3f bf 98 	std  %f8, [ %fp + -104 ]
4000470c:	c4 1f bf 98 	ldd  [ %fp + -104 ], %g2
40004710:	92 10 00 02 	mov  %g2, %o1
40004714:	94 10 00 03 	mov  %g3, %o2
40004718:	d6 07 bf f4 	ld  [ %fp + -12 ], %o3
4000471c:	d8 07 bf f8 	ld  [ %fp + -8 ], %o4
40004720:	da 07 bf fc 	ld  [ %fp + -4 ], %o5
40004724:	7f ff fc 39 	call  40003808 <print_floating_point>
40004728:	01 00 00 00 	nop 
4000472c:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40004730:	82 00 60 01 	inc  %g1
40004734:	c2 27 a0 48 	st  %g1, [ %fp + 0x48 ]
40004738:	10 80 01 51 	b  40004c7c <_vsnprintf+0x1080>
4000473c:	01 00 00 00 	nop 
40004740:	82 10 20 01 	mov  1, %g1	! 1 <__DYNAMIC+0x1>
40004744:	c2 27 bf ec 	st  %g1, [ %fp + -20 ]
40004748:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4000474c:	82 08 60 02 	and  %g1, 2, %g1
40004750:	80 a0 60 00 	cmp  %g1, 0
40004754:	12 80 00 13 	bne  400047a0 <_vsnprintf+0xba4>
40004758:	01 00 00 00 	nop 
4000475c:	10 80 00 06 	b  40004774 <_vsnprintf+0xb78>
40004760:	01 00 00 00 	nop 
40004764:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40004768:	92 10 20 20 	mov  0x20, %o1
4000476c:	7f ff f3 0b 	call  40001398 <putchar_via_gadget>
40004770:	01 00 00 00 	nop 
40004774:	c4 07 bf ec 	ld  [ %fp + -20 ], %g2
40004778:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4000477c:	80 a0 80 01 	cmp  %g2, %g1
40004780:	82 40 20 00 	addx  %g0, 0, %g1
40004784:	c4 07 bf ec 	ld  [ %fp + -20 ], %g2
40004788:	84 00 a0 01 	inc  %g2
4000478c:	c4 27 bf ec 	st  %g2, [ %fp + -20 ]
40004790:	82 08 60 ff 	and  %g1, 0xff, %g1
40004794:	80 a0 60 00 	cmp  %g1, 0
40004798:	12 bf ff f3 	bne  40004764 <_vsnprintf+0xb68>
4000479c:	01 00 00 00 	nop 
400047a0:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
400047a4:	c2 00 40 00 	ld  [ %g1 ], %g1
400047a8:	c4 07 a0 4c 	ld  [ %fp + 0x4c ], %g2
400047ac:	84 00 a0 04 	add  %g2, 4, %g2
400047b0:	c4 27 a0 4c 	st  %g2, [ %fp + 0x4c ]
400047b4:	83 28 60 18 	sll  %g1, 0x18, %g1
400047b8:	83 38 60 18 	sra  %g1, 0x18, %g1
400047bc:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
400047c0:	92 10 00 01 	mov  %g1, %o1
400047c4:	7f ff f2 f5 	call  40001398 <putchar_via_gadget>
400047c8:	01 00 00 00 	nop 
400047cc:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400047d0:	82 08 60 02 	and  %g1, 2, %g1
400047d4:	80 a0 60 00 	cmp  %g1, 0
400047d8:	02 80 00 13 	be  40004824 <_vsnprintf+0xc28>
400047dc:	01 00 00 00 	nop 
400047e0:	10 80 00 06 	b  400047f8 <_vsnprintf+0xbfc>
400047e4:	01 00 00 00 	nop 
400047e8:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
400047ec:	92 10 20 20 	mov  0x20, %o1
400047f0:	7f ff f2 ea 	call  40001398 <putchar_via_gadget>
400047f4:	01 00 00 00 	nop 
400047f8:	c4 07 bf ec 	ld  [ %fp + -20 ], %g2
400047fc:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40004800:	80 a0 80 01 	cmp  %g2, %g1
40004804:	82 40 20 00 	addx  %g0, 0, %g1
40004808:	c4 07 bf ec 	ld  [ %fp + -20 ], %g2
4000480c:	84 00 a0 01 	inc  %g2
40004810:	c4 27 bf ec 	st  %g2, [ %fp + -20 ]
40004814:	82 08 60 ff 	and  %g1, 0xff, %g1
40004818:	80 a0 60 00 	cmp  %g1, 0
4000481c:	12 bf ff f3 	bne  400047e8 <_vsnprintf+0xbec>
40004820:	01 00 00 00 	nop 
40004824:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40004828:	82 00 60 01 	inc  %g1
4000482c:	c2 27 a0 48 	st  %g1, [ %fp + 0x48 ]
40004830:	10 80 01 13 	b  40004c7c <_vsnprintf+0x1080>
40004834:	01 00 00 00 	nop 
40004838:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
4000483c:	c2 00 40 00 	ld  [ %g1 ], %g1
40004840:	c2 27 bf e8 	st  %g1, [ %fp + -24 ]
40004844:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40004848:	82 00 60 04 	add  %g1, 4, %g1
4000484c:	c2 27 a0 4c 	st  %g1, [ %fp + 0x4c ]
40004850:	c2 07 bf e8 	ld  [ %fp + -24 ], %g1
40004854:	80 a0 60 00 	cmp  %g1, 0
40004858:	12 80 00 0c 	bne  40004888 <_vsnprintf+0xc8c>
4000485c:	01 00 00 00 	nop 
40004860:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40004864:	03 10 00 55 	sethi  %hi(0x40015400), %g1
40004868:	92 10 60 f0 	or  %g1, 0xf0, %o1	! 400154f0 <powers_of_10+0x178>
4000486c:	94 10 20 06 	mov  6, %o2
40004870:	d6 07 bf f8 	ld  [ %fp + -8 ], %o3
40004874:	d8 07 bf fc 	ld  [ %fp + -4 ], %o4
40004878:	7f ff f4 23 	call  40001904 <out_rev_>
4000487c:	01 00 00 00 	nop 
40004880:	10 80 00 6b 	b  40004a2c <_vsnprintf+0xe30>
40004884:	01 00 00 00 	nop 
40004888:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
4000488c:	80 a0 60 00 	cmp  %g1, 0
40004890:	02 80 00 05 	be  400048a4 <_vsnprintf+0xca8>
40004894:	01 00 00 00 	nop 
40004898:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
4000489c:	10 80 00 04 	b  400048ac <_vsnprintf+0xcb0>
400048a0:	01 00 00 00 	nop 
400048a4:	03 1f ff ff 	sethi  %hi(0x7ffffc00), %g1
400048a8:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! 7fffffff <ajit_global_sw_trap_handlers+0x3ffe9d8f>
400048ac:	d0 07 bf e8 	ld  [ %fp + -24 ], %o0
400048b0:	92 10 00 01 	mov  %g1, %o1
400048b4:	7f ff f3 b2 	call  4000177c <strnlen_s_>
400048b8:	01 00 00 00 	nop 
400048bc:	d0 27 bf e4 	st  %o0, [ %fp + -28 ]
400048c0:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400048c4:	82 08 68 00 	and  %g1, 0x800, %g1
400048c8:	80 a0 60 00 	cmp  %g1, 0
400048cc:	02 80 00 09 	be  400048f0 <_vsnprintf+0xcf4>
400048d0:	01 00 00 00 	nop 
400048d4:	c4 07 bf e4 	ld  [ %fp + -28 ], %g2
400048d8:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
400048dc:	80 a0 40 02 	cmp  %g1, %g2
400048e0:	08 80 00 03 	bleu  400048ec <_vsnprintf+0xcf0>
400048e4:	01 00 00 00 	nop 
400048e8:	82 10 00 02 	mov  %g2, %g1
400048ec:	c2 27 bf e4 	st  %g1, [ %fp + -28 ]
400048f0:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400048f4:	82 08 60 02 	and  %g1, 2, %g1
400048f8:	80 a0 60 00 	cmp  %g1, 0
400048fc:	12 80 00 25 	bne  40004990 <_vsnprintf+0xd94>
40004900:	01 00 00 00 	nop 
40004904:	10 80 00 06 	b  4000491c <_vsnprintf+0xd20>
40004908:	01 00 00 00 	nop 
4000490c:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40004910:	92 10 20 20 	mov  0x20, %o1
40004914:	7f ff f2 a1 	call  40001398 <putchar_via_gadget>
40004918:	01 00 00 00 	nop 
4000491c:	c4 07 bf e4 	ld  [ %fp + -28 ], %g2
40004920:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40004924:	80 a0 80 01 	cmp  %g2, %g1
40004928:	82 40 20 00 	addx  %g0, 0, %g1
4000492c:	c4 07 bf e4 	ld  [ %fp + -28 ], %g2
40004930:	84 00 a0 01 	inc  %g2
40004934:	c4 27 bf e4 	st  %g2, [ %fp + -28 ]
40004938:	82 08 60 ff 	and  %g1, 0xff, %g1
4000493c:	80 a0 60 00 	cmp  %g1, 0
40004940:	12 bf ff f3 	bne  4000490c <_vsnprintf+0xd10>
40004944:	01 00 00 00 	nop 
40004948:	10 80 00 12 	b  40004990 <_vsnprintf+0xd94>
4000494c:	01 00 00 00 	nop 
40004950:	c2 07 bf e8 	ld  [ %fp + -24 ], %g1
40004954:	c2 08 40 00 	ldub  [ %g1 ], %g1
40004958:	c4 07 bf e8 	ld  [ %fp + -24 ], %g2
4000495c:	84 00 a0 01 	inc  %g2
40004960:	c4 27 bf e8 	st  %g2, [ %fp + -24 ]
40004964:	83 28 60 18 	sll  %g1, 0x18, %g1
40004968:	83 38 60 18 	sra  %g1, 0x18, %g1
4000496c:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40004970:	92 10 00 01 	mov  %g1, %o1
40004974:	7f ff f2 89 	call  40001398 <putchar_via_gadget>
40004978:	01 00 00 00 	nop 
4000497c:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40004980:	82 00 7f ff 	add  %g1, -1, %g1
40004984:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
40004988:	10 80 00 03 	b  40004994 <_vsnprintf+0xd98>
4000498c:	01 00 00 00 	nop 
40004990:	01 00 00 00 	nop 
40004994:	c2 07 bf e8 	ld  [ %fp + -24 ], %g1
40004998:	c2 08 40 00 	ldub  [ %g1 ], %g1
4000499c:	83 28 60 18 	sll  %g1, 0x18, %g1
400049a0:	83 38 60 18 	sra  %g1, 0x18, %g1
400049a4:	80 a0 60 00 	cmp  %g1, 0
400049a8:	02 80 00 0b 	be  400049d4 <_vsnprintf+0xdd8>
400049ac:	01 00 00 00 	nop 
400049b0:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400049b4:	82 08 68 00 	and  %g1, 0x800, %g1
400049b8:	80 a0 60 00 	cmp  %g1, 0
400049bc:	02 bf ff e5 	be  40004950 <_vsnprintf+0xd54>
400049c0:	01 00 00 00 	nop 
400049c4:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
400049c8:	80 a0 60 00 	cmp  %g1, 0
400049cc:	12 bf ff e1 	bne  40004950 <_vsnprintf+0xd54>
400049d0:	01 00 00 00 	nop 
400049d4:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400049d8:	82 08 60 02 	and  %g1, 2, %g1
400049dc:	80 a0 60 00 	cmp  %g1, 0
400049e0:	02 80 00 13 	be  40004a2c <_vsnprintf+0xe30>
400049e4:	01 00 00 00 	nop 
400049e8:	10 80 00 06 	b  40004a00 <_vsnprintf+0xe04>
400049ec:	01 00 00 00 	nop 
400049f0:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
400049f4:	92 10 20 20 	mov  0x20, %o1
400049f8:	7f ff f2 68 	call  40001398 <putchar_via_gadget>
400049fc:	01 00 00 00 	nop 
40004a00:	c4 07 bf e4 	ld  [ %fp + -28 ], %g2
40004a04:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40004a08:	80 a0 80 01 	cmp  %g2, %g1
40004a0c:	82 40 20 00 	addx  %g0, 0, %g1
40004a10:	c4 07 bf e4 	ld  [ %fp + -28 ], %g2
40004a14:	84 00 a0 01 	inc  %g2
40004a18:	c4 27 bf e4 	st  %g2, [ %fp + -28 ]
40004a1c:	82 08 60 ff 	and  %g1, 0xff, %g1
40004a20:	80 a0 60 00 	cmp  %g1, 0
40004a24:	12 bf ff f3 	bne  400049f0 <_vsnprintf+0xdf4>
40004a28:	01 00 00 00 	nop 
40004a2c:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40004a30:	82 00 60 01 	inc  %g1
40004a34:	c2 27 a0 48 	st  %g1, [ %fp + 0x48 ]
40004a38:	10 80 00 91 	b  40004c7c <_vsnprintf+0x1080>
40004a3c:	01 00 00 00 	nop 
40004a40:	82 10 20 0a 	mov  0xa, %g1	! a <__DYNAMIC+0xa>
40004a44:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
40004a48:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40004a4c:	03 00 00 08 	sethi  %hi(0x2000), %g1
40004a50:	82 10 60 01 	or  %g1, 1, %g1	! 2001 <__DYNAMIC+0x2001>
40004a54:	82 10 80 01 	or  %g2, %g1, %g1
40004a58:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40004a5c:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40004a60:	c2 00 40 00 	ld  [ %g1 ], %g1
40004a64:	c2 27 bf c0 	st  %g1, [ %fp + -64 ]
40004a68:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40004a6c:	82 00 60 04 	add  %g1, 4, %g1
40004a70:	c2 27 a0 4c 	st  %g1, [ %fp + 0x4c ]
40004a74:	c2 07 bf c0 	ld  [ %fp + -64 ], %g1
40004a78:	80 a0 60 00 	cmp  %g1, 0
40004a7c:	12 80 00 0c 	bne  40004aac <_vsnprintf+0xeb0>
40004a80:	01 00 00 00 	nop 
40004a84:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40004a88:	03 10 00 55 	sethi  %hi(0x40015400), %g1
40004a8c:	92 10 60 f8 	or  %g1, 0xf8, %o1	! 400154f8 <powers_of_10+0x180>
40004a90:	94 10 20 05 	mov  5, %o2
40004a94:	d6 07 bf f8 	ld  [ %fp + -8 ], %o3
40004a98:	d8 07 bf fc 	ld  [ %fp + -4 ], %o4
40004a9c:	7f ff f3 9a 	call  40001904 <out_rev_>
40004aa0:	01 00 00 00 	nop 
40004aa4:	10 80 00 11 	b  40004ae8 <_vsnprintf+0xeec>
40004aa8:	01 00 00 00 	nop 
40004aac:	c2 07 bf c0 	ld  [ %fp + -64 ], %g1
40004ab0:	84 10 20 00 	clr  %g2
40004ab4:	86 10 00 01 	mov  %g1, %g3
40004ab8:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40004abc:	c2 23 a0 5c 	st  %g1, [ %sp + 0x5c ]
40004ac0:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40004ac4:	c2 23 a0 60 	st  %g1, [ %sp + 0x60 ]
40004ac8:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40004acc:	92 10 00 02 	mov  %g2, %o1
40004ad0:	94 10 00 03 	mov  %g3, %o2
40004ad4:	96 10 20 00 	clr  %o3
40004ad8:	98 10 20 10 	mov  0x10, %o4
40004adc:	da 07 bf f4 	ld  [ %fp + -12 ], %o5
40004ae0:	7f ff f4 f4 	call  40001eb0 <print_integer>
40004ae4:	01 00 00 00 	nop 
40004ae8:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40004aec:	82 00 60 01 	inc  %g1
40004af0:	c2 27 a0 48 	st  %g1, [ %fp + 0x48 ]
40004af4:	10 80 00 62 	b  40004c7c <_vsnprintf+0x1080>
40004af8:	01 00 00 00 	nop 
40004afc:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40004b00:	92 10 20 25 	mov  0x25, %o1
40004b04:	7f ff f2 25 	call  40001398 <putchar_via_gadget>
40004b08:	01 00 00 00 	nop 
40004b0c:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40004b10:	82 00 60 01 	inc  %g1
40004b14:	c2 27 a0 48 	st  %g1, [ %fp + 0x48 ]
40004b18:	10 80 00 59 	b  40004c7c <_vsnprintf+0x1080>
40004b1c:	01 00 00 00 	nop 
40004b20:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40004b24:	82 08 60 40 	and  %g1, 0x40, %g1
40004b28:	80 a0 60 00 	cmp  %g1, 0
40004b2c:	02 80 00 0c 	be  40004b5c <_vsnprintf+0xf60>
40004b30:	01 00 00 00 	nop 
40004b34:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40004b38:	c2 00 40 00 	ld  [ %g1 ], %g1
40004b3c:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
40004b40:	c4 00 a0 0c 	ld  [ %g2 + 0xc ], %g2
40004b44:	c4 28 40 00 	stb  %g2, [ %g1 ]
40004b48:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40004b4c:	82 00 60 04 	add  %g1, 4, %g1
40004b50:	c2 27 a0 4c 	st  %g1, [ %fp + 0x4c ]
40004b54:	10 80 00 39 	b  40004c38 <_vsnprintf+0x103c>
40004b58:	01 00 00 00 	nop 
40004b5c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40004b60:	82 08 60 80 	and  %g1, 0x80, %g1
40004b64:	80 a0 60 00 	cmp  %g1, 0
40004b68:	02 80 00 0c 	be  40004b98 <_vsnprintf+0xf9c>
40004b6c:	01 00 00 00 	nop 
40004b70:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40004b74:	c2 00 40 00 	ld  [ %g1 ], %g1
40004b78:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
40004b7c:	c4 00 a0 0c 	ld  [ %g2 + 0xc ], %g2
40004b80:	c4 30 40 00 	sth  %g2, [ %g1 ]
40004b84:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40004b88:	82 00 60 04 	add  %g1, 4, %g1
40004b8c:	c2 27 a0 4c 	st  %g1, [ %fp + 0x4c ]
40004b90:	10 80 00 2a 	b  40004c38 <_vsnprintf+0x103c>
40004b94:	01 00 00 00 	nop 
40004b98:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40004b9c:	82 08 62 00 	and  %g1, 0x200, %g1
40004ba0:	80 a0 60 00 	cmp  %g1, 0
40004ba4:	02 80 00 0c 	be  40004bd4 <_vsnprintf+0xfd8>
40004ba8:	01 00 00 00 	nop 
40004bac:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40004bb0:	c2 00 40 00 	ld  [ %g1 ], %g1
40004bb4:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
40004bb8:	c4 00 a0 0c 	ld  [ %g2 + 0xc ], %g2
40004bbc:	c4 20 40 00 	st  %g2, [ %g1 ]
40004bc0:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40004bc4:	82 00 60 04 	add  %g1, 4, %g1
40004bc8:	c2 27 a0 4c 	st  %g1, [ %fp + 0x4c ]
40004bcc:	10 80 00 1b 	b  40004c38 <_vsnprintf+0x103c>
40004bd0:	01 00 00 00 	nop 
40004bd4:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40004bd8:	82 08 64 00 	and  %g1, 0x400, %g1
40004bdc:	80 a0 60 00 	cmp  %g1, 0
40004be0:	02 80 00 0e 	be  40004c18 <_vsnprintf+0x101c>
40004be4:	01 00 00 00 	nop 
40004be8:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40004bec:	c2 00 40 00 	ld  [ %g1 ], %g1
40004bf0:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
40004bf4:	c4 00 a0 0c 	ld  [ %g2 + 0xc ], %g2
40004bf8:	86 10 00 02 	mov  %g2, %g3
40004bfc:	84 10 20 00 	clr  %g2
40004c00:	c4 38 40 00 	std  %g2, [ %g1 ]
40004c04:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40004c08:	82 00 60 04 	add  %g1, 4, %g1
40004c0c:	c2 27 a0 4c 	st  %g1, [ %fp + 0x4c ]
40004c10:	10 80 00 0a 	b  40004c38 <_vsnprintf+0x103c>
40004c14:	01 00 00 00 	nop 
40004c18:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40004c1c:	c2 00 40 00 	ld  [ %g1 ], %g1
40004c20:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
40004c24:	c4 00 a0 0c 	ld  [ %g2 + 0xc ], %g2
40004c28:	c4 20 40 00 	st  %g2, [ %g1 ]
40004c2c:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40004c30:	82 00 60 04 	add  %g1, 4, %g1
40004c34:	c2 27 a0 4c 	st  %g1, [ %fp + 0x4c ]
40004c38:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40004c3c:	82 00 60 01 	inc  %g1
40004c40:	c2 27 a0 48 	st  %g1, [ %fp + 0x48 ]
40004c44:	10 80 00 0e 	b  40004c7c <_vsnprintf+0x1080>
40004c48:	01 00 00 00 	nop 
40004c4c:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40004c50:	c2 08 40 00 	ldub  [ %g1 ], %g1
40004c54:	83 28 60 18 	sll  %g1, 0x18, %g1
40004c58:	83 38 60 18 	sra  %g1, 0x18, %g1
40004c5c:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40004c60:	92 10 00 01 	mov  %g1, %o1
40004c64:	7f ff f1 cd 	call  40001398 <putchar_via_gadget>
40004c68:	01 00 00 00 	nop 
40004c6c:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40004c70:	82 00 60 01 	inc  %g1
40004c74:	c2 27 a0 48 	st  %g1, [ %fp + 0x48 ]
40004c78:	01 00 00 00 	nop 
40004c7c:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40004c80:	c2 08 40 00 	ldub  [ %g1 ], %g1
40004c84:	83 28 60 18 	sll  %g1, 0x18, %g1
40004c88:	83 38 60 18 	sra  %g1, 0x18, %g1
40004c8c:	80 a0 60 00 	cmp  %g1, 0
40004c90:	12 bf fb e1 	bne  40003c14 <_vsnprintf+0x18>
40004c94:	01 00 00 00 	nop 
40004c98:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40004c9c:	7f ff f1 ed 	call  40001450 <append_termination_with_gadget>
40004ca0:	01 00 00 00 	nop 
40004ca4:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40004ca8:	c2 00 60 0c 	ld  [ %g1 + 0xc ], %g1
40004cac:	b0 10 00 01 	mov  %g1, %i0
40004cb0:	81 e8 00 00 	restore 
40004cb4:	81 c3 e0 08 	retl 
40004cb8:	01 00 00 00 	nop 

40004cbc <vprintf_>:
40004cbc:	9d e3 bf 88 	save  %sp, -120, %sp
40004cc0:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40004cc4:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40004cc8:	82 07 bf ec 	add  %fp, -20, %g1
40004ccc:	c2 23 a0 40 	st  %g1, [ %sp + 0x40 ]
40004cd0:	7f ff f2 9e 	call  40001748 <extern_putchar_gadget>
40004cd4:	01 00 00 00 	nop 
40004cd8:	00 00 00 14 	unimp  0x14
40004cdc:	82 07 bf ec 	add  %fp, -20, %g1
40004ce0:	90 10 00 01 	mov  %g1, %o0
40004ce4:	d2 07 a0 44 	ld  [ %fp + 0x44 ], %o1
40004ce8:	d4 07 a0 48 	ld  [ %fp + 0x48 ], %o2
40004cec:	7f ff fb c4 	call  40003bfc <_vsnprintf>
40004cf0:	01 00 00 00 	nop 
40004cf4:	82 10 00 08 	mov  %o0, %g1
40004cf8:	b0 10 00 01 	mov  %g1, %i0
40004cfc:	81 e8 00 00 	restore 
40004d00:	81 c3 e0 08 	retl 
40004d04:	01 00 00 00 	nop 

40004d08 <vsnprintf_>:
40004d08:	9d e3 bf 88 	save  %sp, -120, %sp
40004d0c:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40004d10:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40004d14:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
40004d18:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
40004d1c:	82 07 bf ec 	add  %fp, -20, %g1
40004d20:	c2 23 a0 40 	st  %g1, [ %sp + 0x40 ]
40004d24:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40004d28:	d2 07 a0 48 	ld  [ %fp + 0x48 ], %o1
40004d2c:	7f ff f2 40 	call  4000162c <buffer_gadget>
40004d30:	01 00 00 00 	nop 
40004d34:	00 00 00 14 	unimp  0x14
40004d38:	82 07 bf ec 	add  %fp, -20, %g1
40004d3c:	90 10 00 01 	mov  %g1, %o0
40004d40:	d2 07 a0 4c 	ld  [ %fp + 0x4c ], %o1
40004d44:	d4 07 a0 50 	ld  [ %fp + 0x50 ], %o2
40004d48:	7f ff fb ad 	call  40003bfc <_vsnprintf>
40004d4c:	01 00 00 00 	nop 
40004d50:	82 10 00 08 	mov  %o0, %g1
40004d54:	b0 10 00 01 	mov  %g1, %i0
40004d58:	81 e8 00 00 	restore 
40004d5c:	81 c3 e0 08 	retl 
40004d60:	01 00 00 00 	nop 

40004d64 <vsprintf_>:
40004d64:	9d e3 bf a0 	save  %sp, -96, %sp
40004d68:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40004d6c:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40004d70:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
40004d74:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40004d78:	03 1f ff ff 	sethi  %hi(0x7ffffc00), %g1
40004d7c:	92 10 63 ff 	or  %g1, 0x3ff, %o1	! 7fffffff <ajit_global_sw_trap_handlers+0x3ffe9d8f>
40004d80:	d4 07 a0 48 	ld  [ %fp + 0x48 ], %o2
40004d84:	d6 07 a0 4c 	ld  [ %fp + 0x4c ], %o3
40004d88:	7f ff ff e0 	call  40004d08 <vsnprintf_>
40004d8c:	01 00 00 00 	nop 
40004d90:	82 10 00 08 	mov  %o0, %g1
40004d94:	b0 10 00 01 	mov  %g1, %i0
40004d98:	81 e8 00 00 	restore 
40004d9c:	81 c3 e0 08 	retl 
40004da0:	01 00 00 00 	nop 

40004da4 <vfctprintf>:
40004da4:	9d e3 bf 88 	save  %sp, -120, %sp
40004da8:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40004dac:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40004db0:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
40004db4:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
40004db8:	82 07 bf ec 	add  %fp, -20, %g1
40004dbc:	c2 23 a0 40 	st  %g1, [ %sp + 0x40 ]
40004dc0:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40004dc4:	d2 07 a0 48 	ld  [ %fp + 0x48 ], %o1
40004dc8:	7f ff f2 42 	call  400016d0 <function_gadget>
40004dcc:	01 00 00 00 	nop 
40004dd0:	00 00 00 14 	unimp  0x14
40004dd4:	82 07 bf ec 	add  %fp, -20, %g1
40004dd8:	90 10 00 01 	mov  %g1, %o0
40004ddc:	d2 07 a0 4c 	ld  [ %fp + 0x4c ], %o1
40004de0:	d4 07 a0 50 	ld  [ %fp + 0x50 ], %o2
40004de4:	7f ff fb 86 	call  40003bfc <_vsnprintf>
40004de8:	01 00 00 00 	nop 
40004dec:	82 10 00 08 	mov  %o0, %g1
40004df0:	b0 10 00 01 	mov  %g1, %i0
40004df4:	81 e8 00 00 	restore 
40004df8:	81 c3 e0 08 	retl 
40004dfc:	01 00 00 00 	nop 

40004e00 <printf_>:
40004e00:	9d e3 bf 98 	save  %sp, -104, %sp
40004e04:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40004e08:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
40004e0c:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
40004e10:	f8 27 a0 54 	st  %i4, [ %fp + 0x54 ]
40004e14:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
40004e18:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40004e1c:	82 07 a0 48 	add  %fp, 0x48, %g1
40004e20:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
40004e24:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40004e28:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40004e2c:	92 10 00 01 	mov  %g1, %o1
40004e30:	7f ff ff a3 	call  40004cbc <vprintf_>
40004e34:	01 00 00 00 	nop 
40004e38:	d0 27 bf fc 	st  %o0, [ %fp + -4 ]
40004e3c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40004e40:	b0 10 00 01 	mov  %g1, %i0
40004e44:	81 e8 00 00 	restore 
40004e48:	81 c3 e0 08 	retl 
40004e4c:	01 00 00 00 	nop 

40004e50 <sprintf_>:
40004e50:	9d e3 bf 98 	save  %sp, -104, %sp
40004e54:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
40004e58:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
40004e5c:	f8 27 a0 54 	st  %i4, [ %fp + 0x54 ]
40004e60:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
40004e64:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40004e68:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40004e6c:	82 07 a0 4c 	add  %fp, 0x4c, %g1
40004e70:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
40004e74:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40004e78:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40004e7c:	d2 07 a0 48 	ld  [ %fp + 0x48 ], %o1
40004e80:	94 10 00 01 	mov  %g1, %o2
40004e84:	7f ff ff b8 	call  40004d64 <vsprintf_>
40004e88:	01 00 00 00 	nop 
40004e8c:	d0 27 bf fc 	st  %o0, [ %fp + -4 ]
40004e90:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40004e94:	b0 10 00 01 	mov  %g1, %i0
40004e98:	81 e8 00 00 	restore 
40004e9c:	81 c3 e0 08 	retl 
40004ea0:	01 00 00 00 	nop 

40004ea4 <snprintf_>:
40004ea4:	9d e3 bf 98 	save  %sp, -104, %sp
40004ea8:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
40004eac:	f8 27 a0 54 	st  %i4, [ %fp + 0x54 ]
40004eb0:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
40004eb4:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40004eb8:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40004ebc:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
40004ec0:	82 07 a0 50 	add  %fp, 0x50, %g1
40004ec4:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
40004ec8:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40004ecc:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40004ed0:	d2 07 a0 48 	ld  [ %fp + 0x48 ], %o1
40004ed4:	d4 07 a0 4c 	ld  [ %fp + 0x4c ], %o2
40004ed8:	96 10 00 01 	mov  %g1, %o3
40004edc:	7f ff ff 8b 	call  40004d08 <vsnprintf_>
40004ee0:	01 00 00 00 	nop 
40004ee4:	d0 27 bf fc 	st  %o0, [ %fp + -4 ]
40004ee8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40004eec:	b0 10 00 01 	mov  %g1, %i0
40004ef0:	81 e8 00 00 	restore 
40004ef4:	81 c3 e0 08 	retl 
40004ef8:	01 00 00 00 	nop 

40004efc <fctprintf>:
40004efc:	9d e3 bf 98 	save  %sp, -104, %sp
40004f00:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
40004f04:	f8 27 a0 54 	st  %i4, [ %fp + 0x54 ]
40004f08:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
40004f0c:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40004f10:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40004f14:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
40004f18:	82 07 a0 50 	add  %fp, 0x50, %g1
40004f1c:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
40004f20:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40004f24:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40004f28:	d2 07 a0 48 	ld  [ %fp + 0x48 ], %o1
40004f2c:	d4 07 a0 4c 	ld  [ %fp + 0x4c ], %o2
40004f30:	96 10 00 01 	mov  %g1, %o3
40004f34:	7f ff ff 9c 	call  40004da4 <vfctprintf>
40004f38:	01 00 00 00 	nop 
40004f3c:	d0 27 bf fc 	st  %o0, [ %fp + -4 ]
40004f40:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40004f44:	b0 10 00 01 	mov  %g1, %i0
40004f48:	81 e8 00 00 	restore 
40004f4c:	81 c3 e0 08 	retl 
40004f50:	01 00 00 00 	nop 
40004f54:	40 00 58 48 	call  4001b074 <ajit_global_sw_trap_handlers+0x4e04>
40004f58:	40 00 58 5c 	call  4001b0c8 <ajit_global_sw_trap_handlers+0x4e58>
40004f5c:	40 00 58 70 	call  4001b11c <ajit_global_sw_trap_handlers+0x4eac>
40004f60:	40 00 58 84 	call  4001b170 <ajit_global_sw_trap_handlers+0x4f00>
40004f64:	40 00 58 98 	call  4001b1c4 <ajit_global_sw_trap_handlers+0x4f54>
40004f68:	40 00 58 ac 	call  4001b218 <ajit_global_sw_trap_handlers+0x4fa8>
40004f6c:	40 00 58 c0 	call  4001b26c <ajit_global_sw_trap_handlers+0x4ffc>
40004f70:	40 00 58 d4 	call  4001b2c0 <ajit_global_sw_trap_handlers+0x5050>
40004f74:	40 00 58 e8 	call  4001b314 <ajit_global_sw_trap_handlers+0x50a4>
40004f78:	40 00 58 fc 	call  4001b368 <ajit_global_sw_trap_handlers+0x50f8>
40004f7c:	40 00 59 10 	call  4001b3bc <ajit_global_sw_trap_handlers+0x514c>
40004f80:	40 00 59 24 	call  4001b410 <ajit_global_sw_trap_handlers+0x51a0>
40004f84:	40 00 59 38 	call  4001b464 <ajit_global_sw_trap_handlers+0x51f4>
40004f88:	40 00 59 4c 	call  4001b4b8 <ajit_global_sw_trap_handlers+0x5248>
40004f8c:	40 00 59 60 	call  4001b50c <ajit_global_sw_trap_handlers+0x529c>
40004f90:	40 00 59 74 	call  4001b560 <ajit_global_sw_trap_handlers+0x52f0>
40004f94:	40 00 59 fc 	call  4001b784 <ajit_global_sw_trap_handlers+0x5514>
40004f98:	40 00 5a 10 	call  4001b7d8 <ajit_global_sw_trap_handlers+0x5568>
40004f9c:	40 00 5a 24 	call  4001b82c <ajit_global_sw_trap_handlers+0x55bc>
40004fa0:	40 00 5a 38 	call  4001b880 <ajit_global_sw_trap_handlers+0x5610>
40004fa4:	40 00 5a 4c 	call  4001b8d4 <ajit_global_sw_trap_handlers+0x5664>
40004fa8:	40 00 5a 60 	call  4001b928 <ajit_global_sw_trap_handlers+0x56b8>
40004fac:	40 00 5a 74 	call  4001b97c <ajit_global_sw_trap_handlers+0x570c>
40004fb0:	40 00 5a 88 	call  4001b9d0 <ajit_global_sw_trap_handlers+0x5760>
40004fb4:	40 00 5a 9c 	call  4001ba24 <ajit_global_sw_trap_handlers+0x57b4>
40004fb8:	40 00 5a b0 	call  4001ba78 <ajit_global_sw_trap_handlers+0x5808>
40004fbc:	40 00 5a c4 	call  4001bacc <ajit_global_sw_trap_handlers+0x585c>
40004fc0:	40 00 5a d8 	call  4001bb20 <ajit_global_sw_trap_handlers+0x58b0>
40004fc4:	40 00 5a ec 	call  4001bb74 <ajit_global_sw_trap_handlers+0x5904>
40004fc8:	40 00 5b 00 	call  4001bbc8 <ajit_global_sw_trap_handlers+0x5958>
40004fcc:	40 00 5b 14 	call  4001bc1c <ajit_global_sw_trap_handlers+0x59ac>
40004fd0:	40 00 5b 28 	call  4001bc70 <ajit_global_sw_trap_handlers+0x5a00>

40004fd4 <__ajit_clear_all_gp_registers__>:
40004fd4:	9d e3 bf 98 	save  %sp, -104, %sp
40004fd8:	82 10 00 00 	mov  %g0, %g1
40004fdc:	84 10 00 00 	mov  %g0, %g2
40004fe0:	86 10 00 00 	mov  %g0, %g3
40004fe4:	88 10 00 00 	mov  %g0, %g4
40004fe8:	8a 10 00 00 	mov  %g0, %g5
40004fec:	8c 10 00 00 	mov  %g0, %g6
40004ff0:	8e 10 00 00 	mov  %g0, %g7
40004ff4:	b0 10 00 00 	mov  %g0, %i0
40004ff8:	b2 10 00 00 	mov  %g0, %i1
40004ffc:	b4 10 00 00 	mov  %g0, %i2
40005000:	b6 10 00 00 	mov  %g0, %i3
40005004:	b8 10 00 00 	mov  %g0, %i4
40005008:	ba 10 00 00 	mov  %g0, %i5
4000500c:	bc 10 00 00 	mov  %g0, %fp
40005010:	be 10 00 00 	mov  %g0, %i7
40005014:	a0 10 00 00 	mov  %g0, %l0
40005018:	a2 10 00 00 	mov  %g0, %l1
4000501c:	a4 10 00 00 	mov  %g0, %l2
40005020:	a6 10 00 00 	mov  %g0, %l3
40005024:	a8 10 00 00 	mov  %g0, %l4
40005028:	aa 10 00 00 	mov  %g0, %l5
4000502c:	ac 10 00 00 	mov  %g0, %l6
40005030:	ae 10 00 00 	mov  %g0, %l7
40005034:	90 10 00 00 	mov  %g0, %o0
40005038:	92 10 00 00 	mov  %g0, %o1
4000503c:	94 10 00 00 	mov  %g0, %o2
40005040:	96 10 00 00 	mov  %g0, %o3
40005044:	98 10 00 00 	mov  %g0, %o4
40005048:	9a 10 00 00 	mov  %g0, %o5
4000504c:	9c 10 00 00 	mov  %g0, %sp
40005050:	9e 10 00 00 	mov  %g0, %o7
40005054:	c0 27 bf fc 	clr  [ %fp + -4 ]
40005058:	c0 27 bf fc 	clr  [ %fp + -4 ]
4000505c:	10 80 00 16 	b  400050b4 <__ajit_clear_all_gp_registers__+0xe0>
40005060:	01 00 00 00 	nop 
40005064:	81 e0 00 00 	save 
40005068:	a0 10 00 00 	mov  %g0, %l0
4000506c:	a2 10 00 00 	mov  %g0, %l1
40005070:	a4 10 00 00 	mov  %g0, %l2
40005074:	a6 10 00 00 	mov  %g0, %l3
40005078:	a8 10 00 00 	mov  %g0, %l4
4000507c:	aa 10 00 00 	mov  %g0, %l5
40005080:	ac 10 00 00 	mov  %g0, %l6
40005084:	ae 10 00 00 	mov  %g0, %l7
40005088:	90 10 00 00 	mov  %g0, %o0
4000508c:	92 10 00 00 	mov  %g0, %o1
40005090:	94 10 00 00 	mov  %g0, %o2
40005094:	96 10 00 00 	mov  %g0, %o3
40005098:	98 10 00 00 	mov  %g0, %o4
4000509c:	9a 10 00 00 	mov  %g0, %o5
400050a0:	9c 10 00 00 	mov  %g0, %sp
400050a4:	9e 10 00 00 	mov  %g0, %o7
400050a8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400050ac:	82 00 60 01 	inc  %g1
400050b0:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400050b4:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400050b8:	80 a0 60 06 	cmp  %g1, 6
400050bc:	04 bf ff ea 	ble  40005064 <__ajit_clear_all_gp_registers__+0x90>
400050c0:	01 00 00 00 	nop 
400050c4:	c0 27 bf fc 	clr  [ %fp + -4 ]
400050c8:	10 80 00 06 	b  400050e0 <__ajit_clear_all_gp_registers__+0x10c>
400050cc:	01 00 00 00 	nop 
400050d0:	81 e8 00 00 	restore 
400050d4:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400050d8:	82 00 60 01 	inc  %g1
400050dc:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400050e0:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400050e4:	80 a0 60 06 	cmp  %g1, 6
400050e8:	04 bf ff fa 	ble  400050d0 <__ajit_clear_all_gp_registers__+0xfc>
400050ec:	01 00 00 00 	nop 
400050f0:	81 e8 00 00 	restore 
400050f4:	81 c3 e0 08 	retl 
400050f8:	01 00 00 00 	nop 

400050fc <ajit_read_from_scratch_pad>:
400050fc:	9d e3 bf 98 	save  %sp, -104, %sp
40005100:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40005104:	c0 27 bf fc 	clr  [ %fp + -4 ]
40005108:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
4000510c:	80 a0 60 1f 	cmp  %g1, 0x1f
40005110:	18 80 00 0a 	bgu  40005138 <ajit_read_from_scratch_pad+0x3c>
40005114:	01 00 00 00 	nop 
40005118:	03 3f ff cb 	sethi  %hi(0xffff2c00), %g1
4000511c:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
40005120:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40005124:	83 28 60 02 	sll  %g1, 2, %g1
40005128:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
4000512c:	82 00 80 01 	add  %g2, %g1, %g1
40005130:	c2 00 40 00 	ld  [ %g1 ], %g1
40005134:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40005138:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4000513c:	b0 10 00 01 	mov  %g1, %i0
40005140:	81 e8 00 00 	restore 
40005144:	81 c3 e0 08 	retl 
40005148:	01 00 00 00 	nop 

4000514c <ajit_write_to_scratch_pad>:
4000514c:	9d e3 bf 98 	save  %sp, -104, %sp
40005150:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40005154:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40005158:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
4000515c:	80 a0 60 1f 	cmp  %g1, 0x1f
40005160:	18 80 00 0a 	bgu  40005188 <ajit_write_to_scratch_pad+0x3c>
40005164:	01 00 00 00 	nop 
40005168:	03 3f ff cb 	sethi  %hi(0xffff2c00), %g1
4000516c:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40005170:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40005174:	83 28 60 02 	sll  %g1, 2, %g1
40005178:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
4000517c:	82 00 80 01 	add  %g2, %g1, %g1
40005180:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
40005184:	c4 20 40 00 	st  %g2, [ %g1 ]
40005188:	81 e8 00 00 	restore 
4000518c:	81 c3 e0 08 	retl 
40005190:	01 00 00 00 	nop 

40005194 <ajit_configure_i2c_master>:
40005194:	9d e3 bf 98 	save  %sp, -104, %sp
40005198:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
4000519c:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
400051a0:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
400051a4:	81 80 20 00 	mov  %g0, %y
400051a8:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
400051ac:	01 00 00 00 	nop 
400051b0:	01 00 00 00 	nop 
400051b4:	82 70 80 01 	udiv  %g2, %g1, %g1
400051b8:	83 30 60 02 	srl  %g1, 2, %g1
400051bc:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400051c0:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
400051c4:	82 10 62 00 	or  %g1, 0x200, %g1	! ffff3600 <ajit_global_sw_trap_handlers+0xbffdd390>
400051c8:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
400051cc:	c4 20 40 00 	st  %g2, [ %g1 ]
400051d0:	82 10 20 00 	clr  %g1
400051d4:	b0 10 00 01 	mov  %g1, %i0
400051d8:	81 e8 00 00 	restore 
400051dc:	81 c3 e0 08 	retl 
400051e0:	01 00 00 00 	nop 

400051e4 <ajit_i2c_master_is_ready>:
400051e4:	9d e3 bf 98 	save  %sp, -104, %sp
400051e8:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
400051ec:	82 10 62 08 	or  %g1, 0x208, %g1	! ffff3608 <ajit_global_sw_trap_handlers+0xbffdd398>
400051f0:	c2 00 40 00 	ld  [ %g1 ], %g1
400051f4:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400051f8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400051fc:	82 08 64 00 	and  %g1, 0x400, %g1
40005200:	82 18 60 00 	xor  %g1, 0, %g1
40005204:	80 a0 00 01 	cmp  %g0, %g1
40005208:	82 40 20 00 	addx  %g0, 0, %g1
4000520c:	82 08 60 ff 	and  %g1, 0xff, %g1
40005210:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
40005214:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40005218:	b0 10 00 01 	mov  %g1, %i0
4000521c:	81 e8 00 00 	restore 
40005220:	81 c3 e0 08 	retl 
40005224:	01 00 00 00 	nop 

40005228 <ajit_i2c_master_write_command>:
40005228:	9d e3 bf a0 	save  %sp, -96, %sp
4000522c:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40005230:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
40005234:	82 10 62 04 	or  %g1, 0x204, %g1	! ffff3604 <ajit_global_sw_trap_handlers+0xbffdd394>
40005238:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
4000523c:	c4 20 40 00 	st  %g2, [ %g1 ]
40005240:	81 e8 00 00 	restore 
40005244:	81 c3 e0 08 	retl 
40005248:	01 00 00 00 	nop 

4000524c <ajit_i2c_master_read_status>:
4000524c:	9d e3 bf 98 	save  %sp, -104, %sp
40005250:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
40005254:	82 10 62 08 	or  %g1, 0x208, %g1	! ffff3608 <ajit_global_sw_trap_handlers+0xbffdd398>
40005258:	c2 00 40 00 	ld  [ %g1 ], %g1
4000525c:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40005260:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40005264:	b0 10 00 01 	mov  %g1, %i0
40005268:	81 e8 00 00 	restore 
4000526c:	81 c3 e0 08 	retl 
40005270:	01 00 00 00 	nop 

40005274 <ajit_i2c_master_access_slave_memory_device>:
40005274:	9d e3 bf 90 	save  %sp, -112, %sp
40005278:	88 10 00 18 	mov  %i0, %g4
4000527c:	86 10 00 19 	mov  %i1, %g3
40005280:	84 10 00 1a 	mov  %i2, %g2
40005284:	82 10 00 1b 	mov  %i3, %g1
40005288:	c8 2f a0 44 	stb  %g4, [ %fp + 0x44 ]
4000528c:	c6 2f a0 48 	stb  %g3, [ %fp + 0x48 ]
40005290:	c4 2f a0 4c 	stb  %g2, [ %fp + 0x4c ]
40005294:	c2 2f a0 50 	stb  %g1, [ %fp + 0x50 ]
40005298:	c0 2f bf ff 	clrb  [ %fp + -1 ]
4000529c:	10 80 00 03 	b  400052a8 <ajit_i2c_master_access_slave_memory_device+0x34>
400052a0:	01 00 00 00 	nop 
400052a4:	01 00 00 00 	nop 
400052a8:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
400052ac:	82 10 62 08 	or  %g1, 0x208, %g1	! ffff3608 <ajit_global_sw_trap_handlers+0xbffdd398>
400052b0:	c2 00 40 00 	ld  [ %g1 ], %g1
400052b4:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
400052b8:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
400052bc:	82 08 64 00 	and  %g1, 0x400, %g1
400052c0:	80 a0 60 00 	cmp  %g1, 0
400052c4:	02 bf ff f8 	be  400052a4 <ajit_i2c_master_access_slave_memory_device+0x30>
400052c8:	01 00 00 00 	nop 
400052cc:	01 00 00 00 	nop 
400052d0:	c2 0f a0 48 	ldub  [ %fp + 0x48 ], %g1
400052d4:	82 08 60 ff 	and  %g1, 0xff, %g1
400052d8:	85 28 60 1f 	sll  %g1, 0x1f, %g2
400052dc:	03 18 00 00 	sethi  %hi(0x60000000), %g1
400052e0:	84 10 80 01 	or  %g2, %g1, %g2
400052e4:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
400052e8:	82 08 60 ff 	and  %g1, 0xff, %g1
400052ec:	83 28 60 10 	sll  %g1, 0x10, %g1
400052f0:	84 10 80 01 	or  %g2, %g1, %g2
400052f4:	c2 0f a0 4c 	ldub  [ %fp + 0x4c ], %g1
400052f8:	82 08 60 ff 	and  %g1, 0xff, %g1
400052fc:	83 28 60 08 	sll  %g1, 8, %g1
40005300:	84 10 80 01 	or  %g2, %g1, %g2
40005304:	c2 0f a0 50 	ldub  [ %fp + 0x50 ], %g1
40005308:	82 08 60 ff 	and  %g1, 0xff, %g1
4000530c:	82 10 80 01 	or  %g2, %g1, %g1
40005310:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
40005314:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
40005318:	82 10 62 04 	or  %g1, 0x204, %g1	! ffff3604 <ajit_global_sw_trap_handlers+0xbffdd394>
4000531c:	c4 07 bf f4 	ld  [ %fp + -12 ], %g2
40005320:	c4 20 40 00 	st  %g2, [ %g1 ]
40005324:	c2 0f a0 48 	ldub  [ %fp + 0x48 ], %g1
40005328:	82 08 60 ff 	and  %g1, 0xff, %g1
4000532c:	80 a0 60 00 	cmp  %g1, 0
40005330:	02 80 00 11 	be  40005374 <ajit_i2c_master_access_slave_memory_device+0x100>
40005334:	01 00 00 00 	nop 
40005338:	10 80 00 03 	b  40005344 <ajit_i2c_master_access_slave_memory_device+0xd0>
4000533c:	01 00 00 00 	nop 
40005340:	01 00 00 00 	nop 
40005344:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
40005348:	82 10 62 08 	or  %g1, 0x208, %g1	! ffff3608 <ajit_global_sw_trap_handlers+0xbffdd398>
4000534c:	c2 00 40 00 	ld  [ %g1 ], %g1
40005350:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
40005354:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40005358:	82 08 64 00 	and  %g1, 0x400, %g1
4000535c:	80 a0 60 00 	cmp  %g1, 0
40005360:	02 bf ff f8 	be  40005340 <ajit_i2c_master_access_slave_memory_device+0xcc>
40005364:	01 00 00 00 	nop 
40005368:	01 00 00 00 	nop 
4000536c:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40005370:	c2 2f bf ff 	stb  %g1, [ %fp + -1 ]
40005374:	c2 0f bf ff 	ldub  [ %fp + -1 ], %g1
40005378:	82 08 60 ff 	and  %g1, 0xff, %g1
4000537c:	b0 10 00 01 	mov  %g1, %i0
40005380:	81 e8 00 00 	restore 
40005384:	81 c3 e0 08 	retl 
40005388:	01 00 00 00 	nop 

4000538c <__ajit_read_core_thread_id_word__>:
4000538c:	9d e3 bf 98 	save  %sp, -104, %sp
40005390:	bb 47 40 00 	rd  %asr29, %i5
40005394:	fa 27 bf fc 	st  %i5, [ %fp + -4 ]
40005398:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4000539c:	b0 10 00 01 	mov  %g1, %i0
400053a0:	81 e8 00 00 	restore 
400053a4:	81 c3 e0 08 	retl 
400053a8:	01 00 00 00 	nop 

400053ac <ajit_read_thread_descriptor>:
400053ac:	9d e3 bf 98 	save  %sp, -104, %sp
400053b0:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
400053b4:	bb 47 00 00 	rd  %asr28, %i5
400053b8:	fa 27 bf fc 	st  %i5, [ %fp + -4 ]
400053bc:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400053c0:	83 30 60 1e 	srl  %g1, 0x1e, %g1
400053c4:	c2 2f bf fb 	stb  %g1, [ %fp + -5 ]
400053c8:	c2 0f bf fb 	ldub  [ %fp + -5 ], %g1
400053cc:	82 08 60 ff 	and  %g1, 0xff, %g1
400053d0:	80 a0 60 03 	cmp  %g1, 3
400053d4:	02 80 00 15 	be  40005428 <ajit_read_thread_descriptor+0x7c>
400053d8:	01 00 00 00 	nop 
400053dc:	c2 0f bf fb 	ldub  [ %fp + -5 ], %g1
400053e0:	82 08 60 ff 	and  %g1, 0xff, %g1
400053e4:	80 a0 60 02 	cmp  %g1, 2
400053e8:	02 80 00 0d 	be  4000541c <ajit_read_thread_descriptor+0x70>
400053ec:	01 00 00 00 	nop 
400053f0:	c2 0f bf fb 	ldub  [ %fp + -5 ], %g1
400053f4:	82 08 60 ff 	and  %g1, 0xff, %g1
400053f8:	80 a0 60 01 	cmp  %g1, 1
400053fc:	12 80 00 05 	bne  40005410 <ajit_read_thread_descriptor+0x64>
40005400:	01 00 00 00 	nop 
40005404:	82 10 20 08 	mov  8, %g1	! 8 <__DYNAMIC+0x8>
40005408:	10 80 00 03 	b  40005414 <ajit_read_thread_descriptor+0x68>
4000540c:	01 00 00 00 	nop 
40005410:	82 10 20 04 	mov  4, %g1	! 4 <__DYNAMIC+0x4>
40005414:	10 80 00 03 	b  40005420 <ajit_read_thread_descriptor+0x74>
40005418:	01 00 00 00 	nop 
4000541c:	82 10 20 10 	mov  0x10, %g1	! 10 <__DYNAMIC+0x10>
40005420:	10 80 00 03 	b  4000542c <ajit_read_thread_descriptor+0x80>
40005424:	01 00 00 00 	nop 
40005428:	82 10 20 20 	mov  0x20, %g1	! 20 <__DYNAMIC+0x20>
4000542c:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
40005430:	c2 28 80 00 	stb  %g1, [ %g2 ]
40005434:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40005438:	83 30 60 1c 	srl  %g1, 0x1c, %g1
4000543c:	82 08 60 03 	and  %g1, 3, %g1
40005440:	c2 2f bf fb 	stb  %g1, [ %fp + -5 ]
40005444:	c2 0f bf fb 	ldub  [ %fp + -5 ], %g1
40005448:	82 08 60 ff 	and  %g1, 0xff, %g1
4000544c:	80 a0 60 03 	cmp  %g1, 3
40005450:	02 80 00 15 	be  400054a4 <ajit_read_thread_descriptor+0xf8>
40005454:	01 00 00 00 	nop 
40005458:	c2 0f bf fb 	ldub  [ %fp + -5 ], %g1
4000545c:	82 08 60 ff 	and  %g1, 0xff, %g1
40005460:	80 a0 60 02 	cmp  %g1, 2
40005464:	02 80 00 0d 	be  40005498 <ajit_read_thread_descriptor+0xec>
40005468:	01 00 00 00 	nop 
4000546c:	c2 0f bf fb 	ldub  [ %fp + -5 ], %g1
40005470:	82 08 60 ff 	and  %g1, 0xff, %g1
40005474:	80 a0 60 01 	cmp  %g1, 1
40005478:	12 80 00 05 	bne  4000548c <ajit_read_thread_descriptor+0xe0>
4000547c:	01 00 00 00 	nop 
40005480:	82 10 20 08 	mov  8, %g1	! 8 <__DYNAMIC+0x8>
40005484:	10 80 00 03 	b  40005490 <ajit_read_thread_descriptor+0xe4>
40005488:	01 00 00 00 	nop 
4000548c:	82 10 20 04 	mov  4, %g1	! 4 <__DYNAMIC+0x4>
40005490:	10 80 00 03 	b  4000549c <ajit_read_thread_descriptor+0xf0>
40005494:	01 00 00 00 	nop 
40005498:	82 10 20 10 	mov  0x10, %g1	! 10 <__DYNAMIC+0x10>
4000549c:	10 80 00 03 	b  400054a8 <ajit_read_thread_descriptor+0xfc>
400054a0:	01 00 00 00 	nop 
400054a4:	82 10 20 20 	mov  0x20, %g1	! 20 <__DYNAMIC+0x20>
400054a8:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
400054ac:	c2 28 a0 01 	stb  %g1, [ %g2 + 1 ]
400054b0:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400054b4:	83 30 60 1a 	srl  %g1, 0x1a, %g1
400054b8:	82 08 60 03 	and  %g1, 3, %g1
400054bc:	84 10 00 01 	mov  %g1, %g2
400054c0:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400054c4:	c4 28 60 02 	stb  %g2, [ %g1 + 2 ]
400054c8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400054cc:	83 30 60 18 	srl  %g1, 0x18, %g1
400054d0:	82 08 60 03 	and  %g1, 3, %g1
400054d4:	84 10 00 01 	mov  %g1, %g2
400054d8:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400054dc:	c4 28 60 03 	stb  %g2, [ %g1 + 3 ]
400054e0:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400054e4:	83 30 60 14 	srl  %g1, 0x14, %g1
400054e8:	82 08 60 0f 	and  %g1, 0xf, %g1
400054ec:	84 10 00 01 	mov  %g1, %g2
400054f0:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400054f4:	c4 28 60 04 	stb  %g2, [ %g1 + 4 ]
400054f8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400054fc:	83 30 60 10 	srl  %g1, 0x10, %g1
40005500:	82 08 60 0f 	and  %g1, 0xf, %g1
40005504:	84 10 00 01 	mov  %g1, %g2
40005508:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
4000550c:	c4 28 60 05 	stb  %g2, [ %g1 + 5 ]
40005510:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40005514:	83 30 60 0c 	srl  %g1, 0xc, %g1
40005518:	82 08 60 0f 	and  %g1, 0xf, %g1
4000551c:	84 10 00 01 	mov  %g1, %g2
40005520:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40005524:	c4 28 60 06 	stb  %g2, [ %g1 + 6 ]
40005528:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4000552c:	83 30 60 09 	srl  %g1, 9, %g1
40005530:	82 08 60 07 	and  %g1, 7, %g1
40005534:	84 10 00 01 	mov  %g1, %g2
40005538:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
4000553c:	c4 28 60 07 	stb  %g2, [ %g1 + 7 ]
40005540:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40005544:	83 30 60 07 	srl  %g1, 7, %g1
40005548:	82 08 60 03 	and  %g1, 3, %g1
4000554c:	84 10 00 01 	mov  %g1, %g2
40005550:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40005554:	c4 28 60 08 	stb  %g2, [ %g1 + 8 ]
40005558:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4000555c:	83 30 60 05 	srl  %g1, 5, %g1
40005560:	82 08 60 03 	and  %g1, 3, %g1
40005564:	84 10 00 01 	mov  %g1, %g2
40005568:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
4000556c:	c4 28 60 09 	stb  %g2, [ %g1 + 9 ]
40005570:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40005574:	83 30 60 02 	srl  %g1, 2, %g1
40005578:	82 08 60 01 	and  %g1, 1, %g1
4000557c:	84 10 00 01 	mov  %g1, %g2
40005580:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40005584:	c4 28 60 0a 	stb  %g2, [ %g1 + 0xa ]
40005588:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4000558c:	83 30 60 01 	srl  %g1, 1, %g1
40005590:	82 08 60 01 	and  %g1, 1, %g1
40005594:	84 10 00 01 	mov  %g1, %g2
40005598:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
4000559c:	c4 28 60 0b 	stb  %g2, [ %g1 + 0xb ]
400055a0:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400055a4:	82 08 60 01 	and  %g1, 1, %g1
400055a8:	84 10 00 01 	mov  %g1, %g2
400055ac:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400055b0:	c4 28 60 0c 	stb  %g2, [ %g1 + 0xc ]
400055b4:	81 e8 00 00 	restore 
400055b8:	81 c3 e0 08 	retl 
400055bc:	01 00 00 00 	nop 

400055c0 <ajit_get_core_and_thread_id>:
400055c0:	9d e3 bf 98 	save  %sp, -104, %sp
400055c4:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
400055c8:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
400055cc:	7f ff ff 70 	call  4000538c <__ajit_read_core_thread_id_word__>
400055d0:	01 00 00 00 	nop 
400055d4:	d0 27 bf fc 	st  %o0, [ %fp + -4 ]
400055d8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400055dc:	83 30 60 08 	srl  %g1, 8, %g1
400055e0:	84 10 00 01 	mov  %g1, %g2
400055e4:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400055e8:	c4 28 40 00 	stb  %g2, [ %g1 ]
400055ec:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400055f0:	84 10 00 01 	mov  %g1, %g2
400055f4:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
400055f8:	c4 28 40 00 	stb  %g2, [ %g1 ]
400055fc:	81 e8 00 00 	restore 
40005600:	81 c3 e0 08 	retl 
40005604:	01 00 00 00 	nop 

40005608 <__ajit_read_cycle_count_register_high__>:
40005608:	9d e3 bf 98 	save  %sp, -104, %sp
4000560c:	bb 47 80 00 	rd  %asr30, %i5
40005610:	fa 27 bf fc 	st  %i5, [ %fp + -4 ]
40005614:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40005618:	b0 10 00 01 	mov  %g1, %i0
4000561c:	81 e8 00 00 	restore 
40005620:	81 c3 e0 08 	retl 
40005624:	01 00 00 00 	nop 

40005628 <__ajit_read_cycle_count_register_low__>:
40005628:	9d e3 bf 98 	save  %sp, -104, %sp
4000562c:	bb 47 c0 00 	rd  %asr31, %i5
40005630:	fa 27 bf fc 	st  %i5, [ %fp + -4 ]
40005634:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40005638:	b0 10 00 01 	mov  %g1, %i0
4000563c:	81 e8 00 00 	restore 
40005640:	81 c3 e0 08 	retl 
40005644:	01 00 00 00 	nop 

40005648 <__ajit_get_clock_time>:
40005648:	9d e3 bf 90 	save  %sp, -112, %sp
4000564c:	7f ff ff f7 	call  40005628 <__ajit_read_cycle_count_register_low__>
40005650:	01 00 00 00 	nop 
40005654:	d0 27 bf fc 	st  %o0, [ %fp + -4 ]
40005658:	7f ff ff ec 	call  40005608 <__ajit_read_cycle_count_register_high__>
4000565c:	01 00 00 00 	nop 
40005660:	d0 27 bf f8 	st  %o0, [ %fp + -8 ]
40005664:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40005668:	84 10 20 00 	clr  %g2
4000566c:	86 10 00 01 	mov  %g1, %g3
40005670:	c4 3f bf f0 	std  %g2, [ %fp + -16 ]
40005674:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40005678:	83 28 60 00 	sll  %g1, 0, %g1
4000567c:	c2 27 bf f0 	st  %g1, [ %fp + -16 ]
40005680:	c0 27 bf f4 	clr  [ %fp + -12 ]
40005684:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40005688:	84 10 20 00 	clr  %g2
4000568c:	86 10 00 01 	mov  %g1, %g3
40005690:	f8 1f bf f0 	ldd  [ %fp + -16 ], %i4
40005694:	84 17 00 02 	or  %i4, %g2, %g2
40005698:	86 17 40 03 	or  %i5, %g3, %g3
4000569c:	c4 3f bf f0 	std  %g2, [ %fp + -16 ]
400056a0:	c4 1f bf f0 	ldd  [ %fp + -16 ], %g2
400056a4:	b0 10 00 02 	mov  %g2, %i0
400056a8:	b2 10 00 03 	mov  %g3, %i1
400056ac:	81 e8 00 00 	restore 
400056b0:	81 c3 e0 08 	retl 
400056b4:	01 00 00 00 	nop 

400056b8 <__ajit_sleep__>:
400056b8:	9d e3 bf 90 	save  %sp, -112, %sp
400056bc:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
400056c0:	7f ff ff e2 	call  40005648 <__ajit_get_clock_time>
400056c4:	01 00 00 00 	nop 
400056c8:	d0 3f bf f8 	std  %o0, [ %fp + -8 ]
400056cc:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400056d0:	b4 10 20 00 	clr  %i2
400056d4:	b6 10 00 01 	mov  %g1, %i3
400056d8:	f8 1f bf f8 	ldd  [ %fp + -8 ], %i4
400056dc:	86 86 c0 1d 	addcc  %i3, %i5, %g3
400056e0:	84 46 80 1c 	addx  %i2, %i4, %g2
400056e4:	c4 3f bf f0 	std  %g2, [ %fp + -16 ]
400056e8:	10 80 00 05 	b  400056fc <__ajit_sleep__+0x44>
400056ec:	01 00 00 00 	nop 
400056f0:	7f ff ff d6 	call  40005648 <__ajit_get_clock_time>
400056f4:	01 00 00 00 	nop 
400056f8:	d0 3f bf f8 	std  %o0, [ %fp + -8 ]
400056fc:	c4 07 bf f0 	ld  [ %fp + -16 ], %g2
40005700:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40005704:	80 a0 80 01 	cmp  %g2, %g1
40005708:	18 bf ff fa 	bgu  400056f0 <__ajit_sleep__+0x38>
4000570c:	01 00 00 00 	nop 
40005710:	c4 07 bf f0 	ld  [ %fp + -16 ], %g2
40005714:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40005718:	80 a0 80 01 	cmp  %g2, %g1
4000571c:	12 80 00 07 	bne  40005738 <__ajit_sleep__+0x80>
40005720:	01 00 00 00 	nop 
40005724:	c4 07 bf f4 	ld  [ %fp + -12 ], %g2
40005728:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4000572c:	80 a0 80 01 	cmp  %g2, %g1
40005730:	18 bf ff f0 	bgu  400056f0 <__ajit_sleep__+0x38>
40005734:	01 00 00 00 	nop 
40005738:	01 00 00 00 	nop 
4000573c:	81 e8 00 00 	restore 
40005740:	81 c3 e0 08 	retl 
40005744:	01 00 00 00 	nop 

40005748 <__ajit_set_mmu_default_cacheable_bit__>:
40005748:	9d e3 bf 98 	save  %sp, -104, %sp
4000574c:	82 10 00 18 	mov  %i0, %g1
40005750:	c2 2f a0 44 	stb  %g1, [ %fp + 0x44 ]
40005754:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
40005758:	82 08 60 ff 	and  %g1, 0xff, %g1
4000575c:	80 a0 60 00 	cmp  %g1, 0
40005760:	02 80 00 05 	be  40005774 <__ajit_set_mmu_default_cacheable_bit__+0x2c>
40005764:	01 00 00 00 	nop 
40005768:	82 10 21 00 	mov  0x100, %g1	! 100 <__DYNAMIC+0x100>
4000576c:	10 80 00 03 	b  40005778 <__ajit_set_mmu_default_cacheable_bit__+0x30>
40005770:	01 00 00 00 	nop 
40005774:	82 10 20 00 	clr  %g1	! 0 <__DYNAMIC>
40005778:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4000577c:	c0 27 bf f8 	clr  [ %fp + -8 ]
40005780:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40005784:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
40005788:	c2 a0 80 80 	sta  %g1, [ %g2 ] #ASI_N
4000578c:	81 e8 00 00 	restore 
40005790:	81 c3 e0 08 	retl 
40005794:	01 00 00 00 	nop 

40005798 <__ajit_store_word_mmu_reg__>:
40005798:	9d e3 bf a0 	save  %sp, -96, %sp
4000579c:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
400057a0:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
400057a4:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400057a8:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
400057ac:	c2 a0 80 80 	sta  %g1, [ %g2 ] #ASI_N
400057b0:	81 e8 00 00 	restore 
400057b4:	81 c3 e0 08 	retl 
400057b8:	01 00 00 00 	nop 

400057bc <__ajit_store_word_mmu_bypass__>:
400057bc:	9d e3 bf a0 	save  %sp, -96, %sp
400057c0:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
400057c4:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
400057c8:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400057cc:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
400057d0:	c2 a0 84 00 	sta  %g1, [ %g2 ] #ASI_SCRATCHPAD
400057d4:	81 e8 00 00 	restore 
400057d8:	81 c3 e0 08 	retl 
400057dc:	01 00 00 00 	nop 

400057e0 <__ajit_store_word_to_physical_address__>:
400057e0:	9d e3 bf 80 	save  %sp, -128, %sp
400057e4:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
400057e8:	f2 27 bf e0 	st  %i1, [ %fp + -32 ]
400057ec:	f4 27 bf e4 	st  %i2, [ %fp + -28 ]
400057f0:	c2 07 bf e4 	ld  [ %fp + -28 ], %g1
400057f4:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400057f8:	c2 07 bf e0 	ld  [ %fp + -32 ], %g1
400057fc:	87 30 60 00 	srl  %g1, 0, %g3
40005800:	84 10 20 00 	clr  %g2
40005804:	84 08 a0 00 	and  %g2, 0, %g2
40005808:	86 08 e0 0f 	and  %g3, 0xf, %g3
4000580c:	c4 3f bf f0 	std  %g2, [ %fp + -16 ]
40005810:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40005814:	82 08 60 0f 	and  %g1, 0xf, %g1
40005818:	c2 27 bf ec 	st  %g1, [ %fp + -20 ]
4000581c:	c2 07 bf ec 	ld  [ %fp + -20 ], %g1
40005820:	80 a0 60 0f 	cmp  %g1, 0xf
40005824:	18 80 00 59 	bgu  40005988 <__ajit_store_word_to_physical_address__+0x1a8>
40005828:	01 00 00 00 	nop 
4000582c:	c2 07 bf ec 	ld  [ %fp + -20 ], %g1
40005830:	85 28 60 02 	sll  %g1, 2, %g2
40005834:	03 10 00 13 	sethi  %hi(0x40004c00), %g1
40005838:	82 10 63 54 	or  %g1, 0x354, %g1	! 40004f54 <fctprintf+0x58>
4000583c:	c2 00 80 01 	ld  [ %g2 + %g1 ], %g1
40005840:	81 c0 40 00 	jmp  %g1
40005844:	01 00 00 00 	nop 
40005848:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
4000584c:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40005850:	c2 a0 84 00 	sta  %g1, [ %g2 ] #ASI_SCRATCHPAD
40005854:	10 80 00 4e 	b  4000598c <__ajit_store_word_to_physical_address__+0x1ac>
40005858:	01 00 00 00 	nop 
4000585c:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40005860:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40005864:	c2 a0 84 20 	sta  %g1, [ %g2 ] #ASI_MMU
40005868:	10 80 00 49 	b  4000598c <__ajit_store_word_to_physical_address__+0x1ac>
4000586c:	01 00 00 00 	nop 
40005870:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40005874:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40005878:	c2 a0 84 40 	sta  %g1, [ %g2 ] (34)
4000587c:	10 80 00 44 	b  4000598c <__ajit_store_word_to_physical_address__+0x1ac>
40005880:	01 00 00 00 	nop 
40005884:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40005888:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
4000588c:	c2 a0 84 60 	sta  %g1, [ %g2 ] #ASI_BLK_INIT_QUAD_LDD_AIUS
40005890:	10 80 00 3f 	b  4000598c <__ajit_store_word_to_physical_address__+0x1ac>
40005894:	01 00 00 00 	nop 
40005898:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
4000589c:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
400058a0:	c2 a0 84 80 	sta  %g1, [ %g2 ] #ASI_NUCLEUS_QUAD_LDD
400058a4:	10 80 00 3a 	b  4000598c <__ajit_store_word_to_physical_address__+0x1ac>
400058a8:	01 00 00 00 	nop 
400058ac:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400058b0:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
400058b4:	c2 a0 84 a0 	sta  %g1, [ %g2 ] #ASI_QUEUE
400058b8:	10 80 00 35 	b  4000598c <__ajit_store_word_to_physical_address__+0x1ac>
400058bc:	01 00 00 00 	nop 
400058c0:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400058c4:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
400058c8:	c2 a0 84 c0 	sta  %g1, [ %g2 ] #ASI_QUAD_LDD_PHYS_4V
400058cc:	10 80 00 30 	b  4000598c <__ajit_store_word_to_physical_address__+0x1ac>
400058d0:	01 00 00 00 	nop 
400058d4:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400058d8:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
400058dc:	c2 a0 84 e0 	sta  %g1, [ %g2 ] (39)
400058e0:	10 80 00 2b 	b  4000598c <__ajit_store_word_to_physical_address__+0x1ac>
400058e4:	01 00 00 00 	nop 
400058e8:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400058ec:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
400058f0:	c2 a0 85 00 	sta  %g1, [ %g2 ] (40)
400058f4:	10 80 00 26 	b  4000598c <__ajit_store_word_to_physical_address__+0x1ac>
400058f8:	01 00 00 00 	nop 
400058fc:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40005900:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40005904:	c2 a0 85 20 	sta  %g1, [ %g2 ] (41)
40005908:	10 80 00 21 	b  4000598c <__ajit_store_word_to_physical_address__+0x1ac>
4000590c:	01 00 00 00 	nop 
40005910:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40005914:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40005918:	c2 a0 85 40 	sta  %g1, [ %g2 ] (42)
4000591c:	10 80 00 1c 	b  4000598c <__ajit_store_word_to_physical_address__+0x1ac>
40005920:	01 00 00 00 	nop 
40005924:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40005928:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
4000592c:	c2 a0 85 60 	sta  %g1, [ %g2 ] (43)
40005930:	10 80 00 17 	b  4000598c <__ajit_store_word_to_physical_address__+0x1ac>
40005934:	01 00 00 00 	nop 
40005938:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
4000593c:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40005940:	c2 a0 85 80 	sta  %g1, [ %g2 ] #ASI_NUCLEUS_QUAD_LDD_L
40005944:	10 80 00 12 	b  4000598c <__ajit_store_word_to_physical_address__+0x1ac>
40005948:	01 00 00 00 	nop 
4000594c:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40005950:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40005954:	c2 a0 85 a0 	sta  %g1, [ %g2 ] (45)
40005958:	10 80 00 0d 	b  4000598c <__ajit_store_word_to_physical_address__+0x1ac>
4000595c:	01 00 00 00 	nop 
40005960:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40005964:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40005968:	c2 a0 85 c0 	sta  %g1, [ %g2 ] (46)
4000596c:	10 80 00 08 	b  4000598c <__ajit_store_word_to_physical_address__+0x1ac>
40005970:	01 00 00 00 	nop 
40005974:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40005978:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
4000597c:	c2 a0 85 e0 	sta  %g1, [ %g2 ] (47)
40005980:	10 80 00 03 	b  4000598c <__ajit_store_word_to_physical_address__+0x1ac>
40005984:	01 00 00 00 	nop 
40005988:	01 00 00 00 	nop 
4000598c:	81 e8 00 00 	restore 
40005990:	81 c3 e0 08 	retl 
40005994:	01 00 00 00 	nop 

40005998 <__ajit_load_word_from_physical_address__>:
40005998:	9d e3 bf 80 	save  %sp, -128, %sp
4000599c:	f0 3f bf e0 	std  %i0, [ %fp + -32 ]
400059a0:	c0 27 bf fc 	clr  [ %fp + -4 ]
400059a4:	c2 07 bf e0 	ld  [ %fp + -32 ], %g1
400059a8:	87 30 60 00 	srl  %g1, 0, %g3
400059ac:	84 10 20 00 	clr  %g2
400059b0:	84 08 a0 00 	and  %g2, 0, %g2
400059b4:	86 08 e0 0f 	and  %g3, 0xf, %g3
400059b8:	c4 3f bf f0 	std  %g2, [ %fp + -16 ]
400059bc:	c2 07 bf e4 	ld  [ %fp + -28 ], %g1
400059c0:	c2 27 bf ec 	st  %g1, [ %fp + -20 ]
400059c4:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
400059c8:	82 08 60 0f 	and  %g1, 0xf, %g1
400059cc:	c2 27 bf e8 	st  %g1, [ %fp + -24 ]
400059d0:	c2 07 bf e8 	ld  [ %fp + -24 ], %g1
400059d4:	80 a0 60 0f 	cmp  %g1, 0xf
400059d8:	18 80 00 59 	bgu  40005b3c <__ajit_load_word_from_physical_address__+0x1a4>
400059dc:	01 00 00 00 	nop 
400059e0:	c2 07 bf e8 	ld  [ %fp + -24 ], %g1
400059e4:	85 28 60 02 	sll  %g1, 2, %g2
400059e8:	03 10 00 13 	sethi  %hi(0x40004c00), %g1
400059ec:	82 10 63 94 	or  %g1, 0x394, %g1	! 40004f94 <fctprintf+0x98>
400059f0:	c2 00 80 01 	ld  [ %g2 + %g1 ], %g1
400059f4:	81 c0 40 00 	jmp  %g1
400059f8:	01 00 00 00 	nop 
400059fc:	c2 07 bf ec 	ld  [ %fp + -20 ], %g1
40005a00:	fa 80 44 00 	lda  [ %g1 ] #ASI_SCRATCHPAD, %i5
40005a04:	fa 27 bf fc 	st  %i5, [ %fp + -4 ]
40005a08:	10 80 00 4e 	b  40005b40 <__ajit_load_word_from_physical_address__+0x1a8>
40005a0c:	01 00 00 00 	nop 
40005a10:	c2 07 bf ec 	ld  [ %fp + -20 ], %g1
40005a14:	fa 80 44 20 	lda  [ %g1 ] #ASI_MMU, %i5
40005a18:	fa 27 bf fc 	st  %i5, [ %fp + -4 ]
40005a1c:	10 80 00 49 	b  40005b40 <__ajit_load_word_from_physical_address__+0x1a8>
40005a20:	01 00 00 00 	nop 
40005a24:	c2 07 bf ec 	ld  [ %fp + -20 ], %g1
40005a28:	fa 80 44 40 	lda  [ %g1 ] (34), %i5
40005a2c:	fa 27 bf fc 	st  %i5, [ %fp + -4 ]
40005a30:	10 80 00 44 	b  40005b40 <__ajit_load_word_from_physical_address__+0x1a8>
40005a34:	01 00 00 00 	nop 
40005a38:	c2 07 bf ec 	ld  [ %fp + -20 ], %g1
40005a3c:	fa 80 44 60 	lda  [ %g1 ] #ASI_BLK_INIT_QUAD_LDD_AIUS, %i5
40005a40:	fa 27 bf fc 	st  %i5, [ %fp + -4 ]
40005a44:	10 80 00 3f 	b  40005b40 <__ajit_load_word_from_physical_address__+0x1a8>
40005a48:	01 00 00 00 	nop 
40005a4c:	c2 07 bf ec 	ld  [ %fp + -20 ], %g1
40005a50:	fa 80 44 80 	lda  [ %g1 ] #ASI_NUCLEUS_QUAD_LDD, %i5
40005a54:	fa 27 bf fc 	st  %i5, [ %fp + -4 ]
40005a58:	10 80 00 3a 	b  40005b40 <__ajit_load_word_from_physical_address__+0x1a8>
40005a5c:	01 00 00 00 	nop 
40005a60:	c2 07 bf ec 	ld  [ %fp + -20 ], %g1
40005a64:	fa 80 44 a0 	lda  [ %g1 ] #ASI_QUEUE, %i5
40005a68:	fa 27 bf fc 	st  %i5, [ %fp + -4 ]
40005a6c:	10 80 00 35 	b  40005b40 <__ajit_load_word_from_physical_address__+0x1a8>
40005a70:	01 00 00 00 	nop 
40005a74:	c2 07 bf ec 	ld  [ %fp + -20 ], %g1
40005a78:	fa 80 44 c0 	lda  [ %g1 ] #ASI_QUAD_LDD_PHYS_4V, %i5
40005a7c:	fa 27 bf fc 	st  %i5, [ %fp + -4 ]
40005a80:	10 80 00 30 	b  40005b40 <__ajit_load_word_from_physical_address__+0x1a8>
40005a84:	01 00 00 00 	nop 
40005a88:	c2 07 bf ec 	ld  [ %fp + -20 ], %g1
40005a8c:	fa 80 44 e0 	lda  [ %g1 ] (39), %i5
40005a90:	fa 27 bf fc 	st  %i5, [ %fp + -4 ]
40005a94:	10 80 00 2b 	b  40005b40 <__ajit_load_word_from_physical_address__+0x1a8>
40005a98:	01 00 00 00 	nop 
40005a9c:	c2 07 bf ec 	ld  [ %fp + -20 ], %g1
40005aa0:	fa 80 45 00 	lda  [ %g1 ] (40), %i5
40005aa4:	fa 27 bf fc 	st  %i5, [ %fp + -4 ]
40005aa8:	10 80 00 26 	b  40005b40 <__ajit_load_word_from_physical_address__+0x1a8>
40005aac:	01 00 00 00 	nop 
40005ab0:	c2 07 bf ec 	ld  [ %fp + -20 ], %g1
40005ab4:	fa 80 45 20 	lda  [ %g1 ] (41), %i5
40005ab8:	fa 27 bf fc 	st  %i5, [ %fp + -4 ]
40005abc:	10 80 00 21 	b  40005b40 <__ajit_load_word_from_physical_address__+0x1a8>
40005ac0:	01 00 00 00 	nop 
40005ac4:	c2 07 bf ec 	ld  [ %fp + -20 ], %g1
40005ac8:	fa 80 45 40 	lda  [ %g1 ] (42), %i5
40005acc:	fa 27 bf fc 	st  %i5, [ %fp + -4 ]
40005ad0:	10 80 00 1c 	b  40005b40 <__ajit_load_word_from_physical_address__+0x1a8>
40005ad4:	01 00 00 00 	nop 
40005ad8:	c2 07 bf ec 	ld  [ %fp + -20 ], %g1
40005adc:	fa 80 45 60 	lda  [ %g1 ] (43), %i5
40005ae0:	fa 27 bf fc 	st  %i5, [ %fp + -4 ]
40005ae4:	10 80 00 17 	b  40005b40 <__ajit_load_word_from_physical_address__+0x1a8>
40005ae8:	01 00 00 00 	nop 
40005aec:	c2 07 bf ec 	ld  [ %fp + -20 ], %g1
40005af0:	fa 80 45 80 	lda  [ %g1 ] #ASI_NUCLEUS_QUAD_LDD_L, %i5
40005af4:	fa 27 bf fc 	st  %i5, [ %fp + -4 ]
40005af8:	10 80 00 12 	b  40005b40 <__ajit_load_word_from_physical_address__+0x1a8>
40005afc:	01 00 00 00 	nop 
40005b00:	c2 07 bf ec 	ld  [ %fp + -20 ], %g1
40005b04:	fa 80 45 a0 	lda  [ %g1 ] (45), %i5
40005b08:	fa 27 bf fc 	st  %i5, [ %fp + -4 ]
40005b0c:	10 80 00 0d 	b  40005b40 <__ajit_load_word_from_physical_address__+0x1a8>
40005b10:	01 00 00 00 	nop 
40005b14:	c2 07 bf ec 	ld  [ %fp + -20 ], %g1
40005b18:	fa 80 45 c0 	lda  [ %g1 ] (46), %i5
40005b1c:	fa 27 bf fc 	st  %i5, [ %fp + -4 ]
40005b20:	10 80 00 08 	b  40005b40 <__ajit_load_word_from_physical_address__+0x1a8>
40005b24:	01 00 00 00 	nop 
40005b28:	c2 07 bf ec 	ld  [ %fp + -20 ], %g1
40005b2c:	fa 80 45 e0 	lda  [ %g1 ] (47), %i5
40005b30:	fa 27 bf fc 	st  %i5, [ %fp + -4 ]
40005b34:	10 80 00 03 	b  40005b40 <__ajit_load_word_from_physical_address__+0x1a8>
40005b38:	01 00 00 00 	nop 
40005b3c:	01 00 00 00 	nop 
40005b40:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40005b44:	b0 10 00 01 	mov  %g1, %i0
40005b48:	81 e8 00 00 	restore 
40005b4c:	81 c3 e0 08 	retl 
40005b50:	01 00 00 00 	nop 

40005b54 <__ajit_load_word_mmu_reg__>:
40005b54:	9d e3 bf 98 	save  %sp, -104, %sp
40005b58:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40005b5c:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40005b60:	fa 80 40 80 	lda  [ %g1 ] #ASI_N, %i5
40005b64:	fa 27 bf fc 	st  %i5, [ %fp + -4 ]
40005b68:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40005b6c:	b0 10 00 01 	mov  %g1, %i0
40005b70:	81 e8 00 00 	restore 
40005b74:	81 c3 e0 08 	retl 
40005b78:	01 00 00 00 	nop 

40005b7c <__ajit_load_word_mmu_bypass__>:
40005b7c:	9d e3 bf 98 	save  %sp, -104, %sp
40005b80:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40005b84:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40005b88:	fa 80 44 00 	lda  [ %g1 ] #ASI_SCRATCHPAD, %i5
40005b8c:	fa 27 bf fc 	st  %i5, [ %fp + -4 ]
40005b90:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40005b94:	b0 10 00 01 	mov  %g1, %i0
40005b98:	81 e8 00 00 	restore 
40005b9c:	81 c3 e0 08 	retl 
40005ba0:	01 00 00 00 	nop 

40005ba4 <__ajit_flush_icache__>:
40005ba4:	9d e3 bf a0 	save  %sp, -96, %sp
40005ba8:	81 d8 20 00 	flush  %g0
40005bac:	81 e8 00 00 	restore 
40005bb0:	81 c3 e0 08 	retl 
40005bb4:	01 00 00 00 	nop 

40005bb8 <__ajit_flush_dcache__>:
40005bb8:	9d e3 bf a0 	save  %sp, -96, %sp
40005bbc:	c0 a0 02 60 	sta  %g0, [ %g0 ] (19)
40005bc0:	81 e8 00 00 	restore 
40005bc4:	81 c3 e0 08 	retl 
40005bc8:	01 00 00 00 	nop 

40005bcc <__ajit_write_timer_control_register_via_bypass__>:
40005bcc:	9d e3 bf 98 	save  %sp, -104, %sp
40005bd0:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40005bd4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40005bd8:	82 10 61 00 	or  %g1, 0x100, %g1	! ffff3100 <ajit_global_sw_trap_handlers+0xbffdce90>
40005bdc:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40005be0:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40005be4:	d2 07 bf fc 	ld  [ %fp + -4 ], %o1
40005be8:	7f ff fe f5 	call  400057bc <__ajit_store_word_mmu_bypass__>
40005bec:	01 00 00 00 	nop 
40005bf0:	81 e8 00 00 	restore 
40005bf4:	81 c3 e0 08 	retl 
40005bf8:	01 00 00 00 	nop 

40005bfc <__ajit_read_timer_control_register_via_bypass__>:
40005bfc:	9d e3 bf 98 	save  %sp, -104, %sp
40005c00:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40005c04:	90 10 61 00 	or  %g1, 0x100, %o0	! ffff3100 <ajit_global_sw_trap_handlers+0xbffdce90>
40005c08:	7f ff ff dd 	call  40005b7c <__ajit_load_word_mmu_bypass__>
40005c0c:	01 00 00 00 	nop 
40005c10:	d0 27 bf fc 	st  %o0, [ %fp + -4 ]
40005c14:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40005c18:	b0 10 00 01 	mov  %g1, %i0
40005c1c:	81 e8 00 00 	restore 
40005c20:	81 c3 e0 08 	retl 
40005c24:	01 00 00 00 	nop 

40005c28 <__ajit_write_timer_control_register_via_vmap__>:
40005c28:	9d e3 bf a0 	save  %sp, -96, %sp
40005c2c:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40005c30:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40005c34:	82 10 61 00 	or  %g1, 0x100, %g1	! ffff3100 <ajit_global_sw_trap_handlers+0xbffdce90>
40005c38:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
40005c3c:	c4 20 40 00 	st  %g2, [ %g1 ]
40005c40:	81 e8 00 00 	restore 
40005c44:	81 c3 e0 08 	retl 
40005c48:	01 00 00 00 	nop 

40005c4c <__ajit_read_timer_control_register_via_vmap__>:
40005c4c:	9d e3 bf 98 	save  %sp, -104, %sp
40005c50:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40005c54:	82 10 61 00 	or  %g1, 0x100, %g1	! ffff3100 <ajit_global_sw_trap_handlers+0xbffdce90>
40005c58:	c2 00 40 00 	ld  [ %g1 ], %g1
40005c5c:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40005c60:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40005c64:	b0 10 00 01 	mov  %g1, %i0
40005c68:	81 e8 00 00 	restore 
40005c6c:	81 c3 e0 08 	retl 
40005c70:	01 00 00 00 	nop 

40005c74 <__ajit_write_serial_control_register_via_bypass__>:
40005c74:	9d e3 bf 98 	save  %sp, -104, %sp
40005c78:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40005c7c:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40005c80:	82 10 62 00 	or  %g1, 0x200, %g1	! ffff3200 <ajit_global_sw_trap_handlers+0xbffdcf90>
40005c84:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40005c88:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40005c8c:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40005c90:	c2 a0 84 00 	sta  %g1, [ %g2 ] #ASI_SCRATCHPAD
40005c94:	81 e8 00 00 	restore 
40005c98:	81 c3 e0 08 	retl 
40005c9c:	01 00 00 00 	nop 

40005ca0 <__ajit_read_serial_control_register_via_bypass__>:
40005ca0:	9d e3 bf 98 	save  %sp, -104, %sp
40005ca4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40005ca8:	82 10 62 00 	or  %g1, 0x200, %g1	! ffff3200 <ajit_global_sw_trap_handlers+0xbffdcf90>
40005cac:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40005cb0:	c0 27 bf f8 	clr  [ %fp + -8 ]
40005cb4:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40005cb8:	fa 80 44 00 	lda  [ %g1 ] #ASI_SCRATCHPAD, %i5
40005cbc:	fa 27 bf f8 	st  %i5, [ %fp + -8 ]
40005cc0:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40005cc4:	b0 10 00 01 	mov  %g1, %i0
40005cc8:	81 e8 00 00 	restore 
40005ccc:	81 c3 e0 08 	retl 
40005cd0:	01 00 00 00 	nop 

40005cd4 <__ajit_write_serial_tx_register_via_bypass__>:
40005cd4:	9d e3 bf 98 	save  %sp, -104, %sp
40005cd8:	82 10 00 18 	mov  %i0, %g1
40005cdc:	c2 2f a0 44 	stb  %g1, [ %fp + 0x44 ]
40005ce0:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40005ce4:	82 10 62 04 	or  %g1, 0x204, %g1	! ffff3204 <ajit_global_sw_trap_handlers+0xbffdcf94>
40005ce8:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40005cec:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
40005cf0:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40005cf4:	c2 a8 84 00 	stba  %g1, [ %g2 ] #ASI_SCRATCHPAD
40005cf8:	81 e8 00 00 	restore 
40005cfc:	81 c3 e0 08 	retl 
40005d00:	01 00 00 00 	nop 

40005d04 <__ajit_read_serial_tx_register_via_bypass__>:
40005d04:	9d e3 bf 98 	save  %sp, -104, %sp
40005d08:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40005d0c:	82 10 62 04 	or  %g1, 0x204, %g1	! ffff3204 <ajit_global_sw_trap_handlers+0xbffdcf94>
40005d10:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40005d14:	c0 2f bf fb 	clrb  [ %fp + -5 ]
40005d18:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40005d1c:	fa 88 44 00 	lduba  [ %g1 ] #ASI_SCRATCHPAD, %i5
40005d20:	fa 2f bf fb 	stb  %i5, [ %fp + -5 ]
40005d24:	c2 0f bf fb 	ldub  [ %fp + -5 ], %g1
40005d28:	82 08 60 ff 	and  %g1, 0xff, %g1
40005d2c:	b0 10 00 01 	mov  %g1, %i0
40005d30:	81 e8 00 00 	restore 
40005d34:	81 c3 e0 08 	retl 
40005d38:	01 00 00 00 	nop 

40005d3c <__ajit_read_serial_rx_register_via_bypass__>:
40005d3c:	9d e3 bf 98 	save  %sp, -104, %sp
40005d40:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40005d44:	82 10 62 08 	or  %g1, 0x208, %g1	! ffff3208 <ajit_global_sw_trap_handlers+0xbffdcf98>
40005d48:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40005d4c:	c0 2f bf fb 	clrb  [ %fp + -5 ]
40005d50:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40005d54:	fa 88 44 00 	lduba  [ %g1 ] #ASI_SCRATCHPAD, %i5
40005d58:	fa 2f bf fb 	stb  %i5, [ %fp + -5 ]
40005d5c:	c2 0f bf fb 	ldub  [ %fp + -5 ], %g1
40005d60:	82 08 60 ff 	and  %g1, 0xff, %g1
40005d64:	b0 10 00 01 	mov  %g1, %i0
40005d68:	81 e8 00 00 	restore 
40005d6c:	81 c3 e0 08 	retl 
40005d70:	01 00 00 00 	nop 

40005d74 <__ajit_write_serial_baud_limit_register_via_bypass__>:
40005d74:	9d e3 bf a0 	save  %sp, -96, %sp
40005d78:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40005d7c:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40005d80:	05 3f ff cc 	sethi  %hi(0xffff3000), %g2
40005d84:	84 10 a2 0c 	or  %g2, 0x20c, %g2	! ffff320c <ajit_global_sw_trap_handlers+0xbffdcf9c>
40005d88:	c2 a0 84 00 	sta  %g1, [ %g2 ] #ASI_SCRATCHPAD
40005d8c:	81 e8 00 00 	restore 
40005d90:	81 c3 e0 08 	retl 
40005d94:	01 00 00 00 	nop 

40005d98 <__ajit_read_serial_baud_limit_register_via_bypass__>:
40005d98:	9d e3 bf 98 	save  %sp, -104, %sp
40005d9c:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40005da0:	82 10 62 0c 	or  %g1, 0x20c, %g1	! ffff320c <ajit_global_sw_trap_handlers+0xbffdcf9c>
40005da4:	fa 80 44 00 	lda  [ %g1 ] #ASI_SCRATCHPAD, %i5
40005da8:	fa 27 bf fc 	st  %i5, [ %fp + -4 ]
40005dac:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40005db0:	b0 10 00 01 	mov  %g1, %i0
40005db4:	81 e8 00 00 	restore 
40005db8:	81 c3 e0 08 	retl 
40005dbc:	01 00 00 00 	nop 

40005dc0 <__ajit_write_serial_baud_frequency_register_via_bypass__>:
40005dc0:	9d e3 bf a0 	save  %sp, -96, %sp
40005dc4:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40005dc8:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40005dcc:	05 3f ff cc 	sethi  %hi(0xffff3000), %g2
40005dd0:	84 10 a2 10 	or  %g2, 0x210, %g2	! ffff3210 <ajit_global_sw_trap_handlers+0xbffdcfa0>
40005dd4:	c2 a0 84 00 	sta  %g1, [ %g2 ] #ASI_SCRATCHPAD
40005dd8:	81 e8 00 00 	restore 
40005ddc:	81 c3 e0 08 	retl 
40005de0:	01 00 00 00 	nop 

40005de4 <__ajit_read_serial_baud_frequency_register_via_bypass__>:
40005de4:	9d e3 bf 98 	save  %sp, -104, %sp
40005de8:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40005dec:	82 10 62 10 	or  %g1, 0x210, %g1	! ffff3210 <ajit_global_sw_trap_handlers+0xbffdcfa0>
40005df0:	fa 80 44 00 	lda  [ %g1 ] #ASI_SCRATCHPAD, %i5
40005df4:	fa 27 bf fc 	st  %i5, [ %fp + -4 ]
40005df8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40005dfc:	b0 10 00 01 	mov  %g1, %i0
40005e00:	81 e8 00 00 	restore 
40005e04:	81 c3 e0 08 	retl 
40005e08:	01 00 00 00 	nop 

40005e0c <__ajit_serial_configure_via_bypass__>:
40005e0c:	9d e3 bf a0 	save  %sp, -96, %sp
40005e10:	86 10 00 18 	mov  %i0, %g3
40005e14:	84 10 00 19 	mov  %i1, %g2
40005e18:	82 10 00 1a 	mov  %i2, %g1
40005e1c:	c6 2f a0 44 	stb  %g3, [ %fp + 0x44 ]
40005e20:	c4 2f a0 48 	stb  %g2, [ %fp + 0x48 ]
40005e24:	c2 2f a0 4c 	stb  %g1, [ %fp + 0x4c ]
40005e28:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
40005e2c:	86 08 60 ff 	and  %g1, 0xff, %g3
40005e30:	c2 0f a0 48 	ldub  [ %fp + 0x48 ], %g1
40005e34:	84 08 60 ff 	and  %g1, 0xff, %g2
40005e38:	c2 0f a0 4c 	ldub  [ %fp + 0x4c ], %g1
40005e3c:	82 08 60 ff 	and  %g1, 0xff, %g1
40005e40:	90 10 20 00 	clr  %o0
40005e44:	92 10 20 00 	clr  %o1
40005e48:	94 10 00 03 	mov  %g3, %o2
40005e4c:	96 10 00 02 	mov  %g2, %o3
40005e50:	98 10 00 01 	mov  %g1, %o4
40005e54:	40 00 01 68 	call  400063f4 <__ajit_serial_configure_inner__>
40005e58:	01 00 00 00 	nop 
40005e5c:	81 e8 00 00 	restore 
40005e60:	81 c3 e0 08 	retl 
40005e64:	01 00 00 00 	nop 

40005e68 <__ajit_serial_set_baudrate_via_bypass__>:
40005e68:	9d e3 bf a0 	save  %sp, -96, %sp
40005e6c:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40005e70:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40005e74:	90 10 20 00 	clr  %o0
40005e78:	92 10 20 00 	clr  %o1
40005e7c:	d4 07 a0 44 	ld  [ %fp + 0x44 ], %o2
40005e80:	d6 07 a0 48 	ld  [ %fp + 0x48 ], %o3
40005e84:	40 00 01 b6 	call  4000655c <__ajit_serial_set_baudrate_inner__>
40005e88:	01 00 00 00 	nop 
40005e8c:	81 e8 00 00 	restore 
40005e90:	81 c3 e0 08 	retl 
40005e94:	01 00 00 00 	nop 

40005e98 <__ajit_serial_set_uart_reset_via_bypass__>:
40005e98:	9d e3 bf a0 	save  %sp, -96, %sp
40005e9c:	82 10 00 18 	mov  %i0, %g1
40005ea0:	c2 2f a0 44 	stb  %g1, [ %fp + 0x44 ]
40005ea4:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
40005ea8:	82 08 60 ff 	and  %g1, 0xff, %g1
40005eac:	90 10 20 00 	clr  %o0
40005eb0:	92 10 20 00 	clr  %o1
40005eb4:	94 10 00 01 	mov  %g1, %o2
40005eb8:	40 00 02 e2 	call  40006a40 <__ajit_serial_set_uart_reset_inner__>
40005ebc:	01 00 00 00 	nop 
40005ec0:	81 e8 00 00 	restore 
40005ec4:	81 c3 e0 08 	retl 
40005ec8:	01 00 00 00 	nop 

40005ecc <__ajit_serial_putchar_via_bypass__>:
40005ecc:	9d e3 bf a0 	save  %sp, -96, %sp
40005ed0:	82 10 00 18 	mov  %i0, %g1
40005ed4:	c2 2f a0 44 	stb  %g1, [ %fp + 0x44 ]
40005ed8:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
40005edc:	83 28 60 18 	sll  %g1, 0x18, %g1
40005ee0:	83 38 60 18 	sra  %g1, 0x18, %g1
40005ee4:	90 10 20 00 	clr  %o0
40005ee8:	92 10 20 00 	clr  %o1
40005eec:	94 10 00 01 	mov  %g1, %o2
40005ef0:	40 00 01 d5 	call  40006644 <__ajit_serial_putchar_inner__>
40005ef4:	01 00 00 00 	nop 
40005ef8:	82 10 00 08 	mov  %o0, %g1
40005efc:	b0 10 00 01 	mov  %g1, %i0
40005f00:	81 e8 00 00 	restore 
40005f04:	81 c3 e0 08 	retl 
40005f08:	01 00 00 00 	nop 

40005f0c <__ajit_serial_getchar_via_bypass__>:
40005f0c:	9d e3 bf 98 	save  %sp, -104, %sp
40005f10:	c0 27 bf fc 	clr  [ %fp + -4 ]
40005f14:	10 80 00 09 	b  40005f38 <__ajit_serial_getchar_via_bypass__+0x2c>
40005f18:	01 00 00 00 	nop 
40005f1c:	82 07 bf fb 	add  %fp, -5, %g1
40005f20:	90 10 20 00 	clr  %o0
40005f24:	92 10 20 00 	clr  %o1
40005f28:	94 10 00 01 	mov  %g1, %o2
40005f2c:	40 00 02 0f 	call  40006768 <__ajit_serial_getchar_inner__>
40005f30:	01 00 00 00 	nop 
40005f34:	d0 27 bf fc 	st  %o0, [ %fp + -4 ]
40005f38:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40005f3c:	80 a0 60 00 	cmp  %g1, 0
40005f40:	02 bf ff f7 	be  40005f1c <__ajit_serial_getchar_via_bypass__+0x10>
40005f44:	01 00 00 00 	nop 
40005f48:	c2 0f bf fb 	ldub  [ %fp + -5 ], %g1
40005f4c:	83 28 60 18 	sll  %g1, 0x18, %g1
40005f50:	83 38 60 18 	sra  %g1, 0x18, %g1
40005f54:	b0 10 00 01 	mov  %g1, %i0
40005f58:	81 e8 00 00 	restore 
40005f5c:	81 c3 e0 08 	retl 
40005f60:	01 00 00 00 	nop 

40005f64 <__ajit_serial_puts_via_bypass__>:
40005f64:	9d e3 bf a0 	save  %sp, -96, %sp
40005f68:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40005f6c:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40005f70:	90 10 20 00 	clr  %o0
40005f74:	92 10 20 00 	clr  %o1
40005f78:	d4 07 a0 44 	ld  [ %fp + 0x44 ], %o2
40005f7c:	d6 07 a0 48 	ld  [ %fp + 0x48 ], %o3
40005f80:	40 00 02 46 	call  40006898 <__ajit_serial_puts_inner__>
40005f84:	01 00 00 00 	nop 
40005f88:	81 e8 00 00 	restore 
40005f8c:	81 c3 e0 08 	retl 
40005f90:	01 00 00 00 	nop 

40005f94 <__ajit_serial_gets_via_bypass__>:
40005f94:	9d e3 bf a0 	save  %sp, -96, %sp
40005f98:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40005f9c:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40005fa0:	90 10 20 00 	clr  %o0
40005fa4:	92 10 20 00 	clr  %o1
40005fa8:	d4 07 a0 44 	ld  [ %fp + 0x44 ], %o2
40005fac:	d6 07 a0 48 	ld  [ %fp + 0x48 ], %o3
40005fb0:	40 00 02 6e 	call  40006968 <__ajit_serial_gets_inner__>
40005fb4:	01 00 00 00 	nop 
40005fb8:	81 e8 00 00 	restore 
40005fbc:	81 c3 e0 08 	retl 
40005fc0:	01 00 00 00 	nop 

40005fc4 <__ajit_write_serial_control_register_via_vmap__>:
40005fc4:	9d e3 bf a0 	save  %sp, -96, %sp
40005fc8:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40005fcc:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40005fd0:	82 10 62 00 	or  %g1, 0x200, %g1	! ffff3200 <ajit_global_sw_trap_handlers+0xbffdcf90>
40005fd4:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
40005fd8:	c4 20 40 00 	st  %g2, [ %g1 ]
40005fdc:	81 e8 00 00 	restore 
40005fe0:	81 c3 e0 08 	retl 
40005fe4:	01 00 00 00 	nop 

40005fe8 <__ajit_read_serial_control_register_via_vmap__>:
40005fe8:	9d e3 bf 98 	save  %sp, -104, %sp
40005fec:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40005ff0:	82 10 62 00 	or  %g1, 0x200, %g1	! ffff3200 <ajit_global_sw_trap_handlers+0xbffdcf90>
40005ff4:	c2 08 40 00 	ldub  [ %g1 ], %g1
40005ff8:	82 08 60 ff 	and  %g1, 0xff, %g1
40005ffc:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40006000:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40006004:	b0 10 00 01 	mov  %g1, %i0
40006008:	81 e8 00 00 	restore 
4000600c:	81 c3 e0 08 	retl 
40006010:	01 00 00 00 	nop 

40006014 <__ajit_write_serial_tx_register_via_vmap__>:
40006014:	9d e3 bf a0 	save  %sp, -96, %sp
40006018:	82 10 00 18 	mov  %i0, %g1
4000601c:	c2 2f a0 44 	stb  %g1, [ %fp + 0x44 ]
40006020:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40006024:	82 10 62 04 	or  %g1, 0x204, %g1	! ffff3204 <ajit_global_sw_trap_handlers+0xbffdcf94>
40006028:	c4 0f a0 44 	ldub  [ %fp + 0x44 ], %g2
4000602c:	c4 28 40 00 	stb  %g2, [ %g1 ]
40006030:	81 e8 00 00 	restore 
40006034:	81 c3 e0 08 	retl 
40006038:	01 00 00 00 	nop 

4000603c <__ajit_read_serial_tx_register_via_vmap__>:
4000603c:	9d e3 bf 98 	save  %sp, -104, %sp
40006040:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40006044:	82 10 62 04 	or  %g1, 0x204, %g1	! ffff3204 <ajit_global_sw_trap_handlers+0xbffdcf94>
40006048:	c2 08 40 00 	ldub  [ %g1 ], %g1
4000604c:	c2 2f bf ff 	stb  %g1, [ %fp + -1 ]
40006050:	c2 0f bf ff 	ldub  [ %fp + -1 ], %g1
40006054:	82 08 60 ff 	and  %g1, 0xff, %g1
40006058:	b0 10 00 01 	mov  %g1, %i0
4000605c:	81 e8 00 00 	restore 
40006060:	81 c3 e0 08 	retl 
40006064:	01 00 00 00 	nop 

40006068 <__ajit_read_serial_rx_register_via_vmap__>:
40006068:	9d e3 bf 98 	save  %sp, -104, %sp
4000606c:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40006070:	82 10 62 08 	or  %g1, 0x208, %g1	! ffff3208 <ajit_global_sw_trap_handlers+0xbffdcf98>
40006074:	c2 08 40 00 	ldub  [ %g1 ], %g1
40006078:	c2 2f bf ff 	stb  %g1, [ %fp + -1 ]
4000607c:	c2 0f bf ff 	ldub  [ %fp + -1 ], %g1
40006080:	82 08 60 ff 	and  %g1, 0xff, %g1
40006084:	b0 10 00 01 	mov  %g1, %i0
40006088:	81 e8 00 00 	restore 
4000608c:	81 c3 e0 08 	retl 
40006090:	01 00 00 00 	nop 

40006094 <__ajit_serial_putchar_via_vmap__>:
40006094:	9d e3 bf a0 	save  %sp, -96, %sp
40006098:	82 10 00 18 	mov  %i0, %g1
4000609c:	c2 2f a0 44 	stb  %g1, [ %fp + 0x44 ]
400060a0:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
400060a4:	83 28 60 18 	sll  %g1, 0x18, %g1
400060a8:	83 38 60 18 	sra  %g1, 0x18, %g1
400060ac:	90 10 20 01 	mov  1, %o0
400060b0:	92 10 20 00 	clr  %o1
400060b4:	94 10 00 01 	mov  %g1, %o2
400060b8:	40 00 01 63 	call  40006644 <__ajit_serial_putchar_inner__>
400060bc:	01 00 00 00 	nop 
400060c0:	82 10 00 08 	mov  %o0, %g1
400060c4:	b0 10 00 01 	mov  %g1, %i0
400060c8:	81 e8 00 00 	restore 
400060cc:	81 c3 e0 08 	retl 
400060d0:	01 00 00 00 	nop 

400060d4 <__ajit_serial_getchar_via_vmap__>:
400060d4:	9d e3 bf 98 	save  %sp, -104, %sp
400060d8:	c0 27 bf fc 	clr  [ %fp + -4 ]
400060dc:	10 80 00 09 	b  40006100 <__ajit_serial_getchar_via_vmap__+0x2c>
400060e0:	01 00 00 00 	nop 
400060e4:	82 07 bf fb 	add  %fp, -5, %g1
400060e8:	90 10 20 01 	mov  1, %o0
400060ec:	92 10 20 00 	clr  %o1
400060f0:	94 10 00 01 	mov  %g1, %o2
400060f4:	40 00 01 9d 	call  40006768 <__ajit_serial_getchar_inner__>
400060f8:	01 00 00 00 	nop 
400060fc:	d0 27 bf fc 	st  %o0, [ %fp + -4 ]
40006100:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40006104:	80 a0 60 00 	cmp  %g1, 0
40006108:	02 bf ff f7 	be  400060e4 <__ajit_serial_getchar_via_vmap__+0x10>
4000610c:	01 00 00 00 	nop 
40006110:	c2 0f bf fb 	ldub  [ %fp + -5 ], %g1
40006114:	83 28 60 18 	sll  %g1, 0x18, %g1
40006118:	83 38 60 18 	sra  %g1, 0x18, %g1
4000611c:	b0 10 00 01 	mov  %g1, %i0
40006120:	81 e8 00 00 	restore 
40006124:	81 c3 e0 08 	retl 
40006128:	01 00 00 00 	nop 

4000612c <__ajit_serial_puts_via_vmap__>:
4000612c:	9d e3 bf a0 	save  %sp, -96, %sp
40006130:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40006134:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40006138:	90 10 20 01 	mov  1, %o0
4000613c:	92 10 20 00 	clr  %o1
40006140:	d4 07 a0 44 	ld  [ %fp + 0x44 ], %o2
40006144:	d6 07 a0 48 	ld  [ %fp + 0x48 ], %o3
40006148:	40 00 01 d4 	call  40006898 <__ajit_serial_puts_inner__>
4000614c:	01 00 00 00 	nop 
40006150:	81 e8 00 00 	restore 
40006154:	81 c3 e0 08 	retl 
40006158:	01 00 00 00 	nop 

4000615c <__ajit_serial_gets_via_vmap__>:
4000615c:	9d e3 bf a0 	save  %sp, -96, %sp
40006160:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40006164:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40006168:	90 10 20 01 	mov  1, %o0
4000616c:	92 10 20 00 	clr  %o1
40006170:	d4 07 a0 44 	ld  [ %fp + 0x44 ], %o2
40006174:	d6 07 a0 48 	ld  [ %fp + 0x48 ], %o3
40006178:	40 00 01 fc 	call  40006968 <__ajit_serial_gets_inner__>
4000617c:	01 00 00 00 	nop 
40006180:	81 e8 00 00 	restore 
40006184:	81 c3 e0 08 	retl 
40006188:	01 00 00 00 	nop 

4000618c <__ajit_serial_configure_via_vmap__>:
4000618c:	9d e3 bf a0 	save  %sp, -96, %sp
40006190:	86 10 00 18 	mov  %i0, %g3
40006194:	84 10 00 19 	mov  %i1, %g2
40006198:	82 10 00 1a 	mov  %i2, %g1
4000619c:	c6 2f a0 44 	stb  %g3, [ %fp + 0x44 ]
400061a0:	c4 2f a0 48 	stb  %g2, [ %fp + 0x48 ]
400061a4:	c2 2f a0 4c 	stb  %g1, [ %fp + 0x4c ]
400061a8:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
400061ac:	86 08 60 ff 	and  %g1, 0xff, %g3
400061b0:	c2 0f a0 48 	ldub  [ %fp + 0x48 ], %g1
400061b4:	84 08 60 ff 	and  %g1, 0xff, %g2
400061b8:	c2 0f a0 4c 	ldub  [ %fp + 0x4c ], %g1
400061bc:	82 08 60 ff 	and  %g1, 0xff, %g1
400061c0:	90 10 20 01 	mov  1, %o0
400061c4:	92 10 20 00 	clr  %o1
400061c8:	94 10 00 03 	mov  %g3, %o2
400061cc:	96 10 00 02 	mov  %g2, %o3
400061d0:	98 10 00 01 	mov  %g1, %o4
400061d4:	40 00 00 88 	call  400063f4 <__ajit_serial_configure_inner__>
400061d8:	01 00 00 00 	nop 
400061dc:	81 e8 00 00 	restore 
400061e0:	81 c3 e0 08 	retl 
400061e4:	01 00 00 00 	nop 

400061e8 <__ajit_serial_set_uart_reset_via_vmap__>:
400061e8:	9d e3 bf a0 	save  %sp, -96, %sp
400061ec:	82 10 00 18 	mov  %i0, %g1
400061f0:	c2 2f a0 44 	stb  %g1, [ %fp + 0x44 ]
400061f4:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
400061f8:	82 08 60 ff 	and  %g1, 0xff, %g1
400061fc:	90 10 20 01 	mov  1, %o0
40006200:	92 10 20 00 	clr  %o1
40006204:	94 10 00 01 	mov  %g1, %o2
40006208:	40 00 02 0e 	call  40006a40 <__ajit_serial_set_uart_reset_inner__>
4000620c:	01 00 00 00 	nop 
40006210:	81 e8 00 00 	restore 
40006214:	81 c3 e0 08 	retl 
40006218:	01 00 00 00 	nop 

4000621c <__ajit_serial_set_baudrate_via_vmap__>:
4000621c:	9d e3 bf a0 	save  %sp, -96, %sp
40006220:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40006224:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40006228:	90 10 20 01 	mov  1, %o0
4000622c:	92 10 20 00 	clr  %o1
40006230:	d4 07 a0 44 	ld  [ %fp + 0x44 ], %o2
40006234:	d6 07 a0 48 	ld  [ %fp + 0x48 ], %o3
40006238:	40 00 00 c9 	call  4000655c <__ajit_serial_set_baudrate_inner__>
4000623c:	01 00 00 00 	nop 
40006240:	81 e8 00 00 	restore 
40006244:	81 c3 e0 08 	retl 
40006248:	01 00 00 00 	nop 

4000624c <__ajit_read_serial_baud_limit_register_via_vmap__>:
4000624c:	9d e3 bf 98 	save  %sp, -104, %sp
40006250:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40006254:	82 10 62 0c 	or  %g1, 0x20c, %g1	! ffff320c <ajit_global_sw_trap_handlers+0xbffdcf9c>
40006258:	c2 00 40 00 	ld  [ %g1 ], %g1
4000625c:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40006260:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40006264:	b0 10 00 01 	mov  %g1, %i0
40006268:	81 e8 00 00 	restore 
4000626c:	81 c3 e0 08 	retl 
40006270:	01 00 00 00 	nop 

40006274 <__ajit_write_serial_baud_limit_register_via_vmap__>:
40006274:	9d e3 bf a0 	save  %sp, -96, %sp
40006278:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
4000627c:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40006280:	82 10 62 0c 	or  %g1, 0x20c, %g1	! ffff320c <ajit_global_sw_trap_handlers+0xbffdcf9c>
40006284:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
40006288:	c4 20 40 00 	st  %g2, [ %g1 ]
4000628c:	81 e8 00 00 	restore 
40006290:	81 c3 e0 08 	retl 
40006294:	01 00 00 00 	nop 

40006298 <__ajit_read_serial_baud_frequency_register_via_vmap__>:
40006298:	9d e3 bf 98 	save  %sp, -104, %sp
4000629c:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400062a0:	82 10 62 10 	or  %g1, 0x210, %g1	! ffff3210 <ajit_global_sw_trap_handlers+0xbffdcfa0>
400062a4:	c2 00 40 00 	ld  [ %g1 ], %g1
400062a8:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400062ac:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400062b0:	b0 10 00 01 	mov  %g1, %i0
400062b4:	81 e8 00 00 	restore 
400062b8:	81 c3 e0 08 	retl 
400062bc:	01 00 00 00 	nop 

400062c0 <__ajit_write_serial_baud_frequency_register_via_vmap__>:
400062c0:	9d e3 bf a0 	save  %sp, -96, %sp
400062c4:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
400062c8:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400062cc:	82 10 62 10 	or  %g1, 0x210, %g1	! ffff3210 <ajit_global_sw_trap_handlers+0xbffdcfa0>
400062d0:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
400062d4:	c4 20 40 00 	st  %g2, [ %g1 ]
400062d8:	81 e8 00 00 	restore 
400062dc:	81 c3 e0 08 	retl 
400062e0:	01 00 00 00 	nop 

400062e4 <calculate_baud_control_values_for_uart>:
400062e4:	9d e3 bf 90 	save  %sp, -112, %sp
400062e8:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
400062ec:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
400062f0:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
400062f4:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
400062f8:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
400062fc:	c0 20 40 00 	clr  [ %g1 ]
40006300:	c2 07 a0 50 	ld  [ %fp + 0x50 ], %g1
40006304:	c0 20 40 00 	clr  [ %g1 ]
40006308:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
4000630c:	83 28 60 04 	sll  %g1, 4, %g1
40006310:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40006314:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40006318:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
4000631c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40006320:	80 a0 60 00 	cmp  %g1, 0
40006324:	02 80 00 31 	be  400063e8 <calculate_baud_control_values_for_uart+0x104>
40006328:	01 00 00 00 	nop 
4000632c:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40006330:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40006334:	80 a0 80 01 	cmp  %g2, %g1
40006338:	1a 80 00 2c 	bcc  400063e8 <calculate_baud_control_values_for_uart+0x104>
4000633c:	01 00 00 00 	nop 
40006340:	10 80 00 03 	b  4000634c <calculate_baud_control_values_for_uart+0x68>
40006344:	01 00 00 00 	nop 
40006348:	01 00 00 00 	nop 
4000634c:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40006350:	81 80 20 00 	mov  %g0, %y
40006354:	c6 07 bf fc 	ld  [ %fp + -4 ], %g3
40006358:	01 00 00 00 	nop 
4000635c:	01 00 00 00 	nop 
40006360:	86 70 40 03 	udiv  %g1, %g3, %g3
40006364:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40006368:	84 58 c0 02 	smul  %g3, %g2, %g2
4000636c:	82 20 40 02 	sub  %g1, %g2, %g1
40006370:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
40006374:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40006378:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
4000637c:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40006380:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40006384:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40006388:	80 a0 60 00 	cmp  %g1, 0
4000638c:	12 bf ff ef 	bne  40006348 <calculate_baud_control_values_for_uart+0x64>
40006390:	01 00 00 00 	nop 
40006394:	01 00 00 00 	nop 
40006398:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
4000639c:	83 28 60 04 	sll  %g1, 4, %g1
400063a0:	81 80 20 00 	mov  %g0, %y
400063a4:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
400063a8:	01 00 00 00 	nop 
400063ac:	01 00 00 00 	nop 
400063b0:	84 70 40 02 	udiv  %g1, %g2, %g2
400063b4:	c2 07 a0 50 	ld  [ %fp + 0x50 ], %g1
400063b8:	c4 20 40 00 	st  %g2, [ %g1 ]
400063bc:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
400063c0:	81 80 20 00 	mov  %g0, %y
400063c4:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
400063c8:	01 00 00 00 	nop 
400063cc:	01 00 00 00 	nop 
400063d0:	84 70 40 02 	udiv  %g1, %g2, %g2
400063d4:	c2 07 a0 50 	ld  [ %fp + 0x50 ], %g1
400063d8:	c2 00 40 00 	ld  [ %g1 ], %g1
400063dc:	84 20 80 01 	sub  %g2, %g1, %g2
400063e0:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
400063e4:	c4 20 40 00 	st  %g2, [ %g1 ]
400063e8:	81 e8 00 00 	restore 
400063ec:	81 c3 e0 08 	retl 
400063f0:	01 00 00 00 	nop 

400063f4 <__ajit_serial_configure_inner__>:
400063f4:	9d e3 bf 98 	save  %sp, -104, %sp
400063f8:	88 10 00 18 	mov  %i0, %g4
400063fc:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40006400:	86 10 00 1a 	mov  %i2, %g3
40006404:	84 10 00 1b 	mov  %i3, %g2
40006408:	82 10 00 1c 	mov  %i4, %g1
4000640c:	c8 2f a0 44 	stb  %g4, [ %fp + 0x44 ]
40006410:	c6 2f a0 4c 	stb  %g3, [ %fp + 0x4c ]
40006414:	c4 2f a0 50 	stb  %g2, [ %fp + 0x50 ]
40006418:	c2 2f a0 54 	stb  %g1, [ %fp + 0x54 ]
4000641c:	c0 27 bf fc 	clr  [ %fp + -4 ]
40006420:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40006424:	80 a0 60 00 	cmp  %g1, 0
40006428:	12 80 00 06 	bne  40006440 <__ajit_serial_configure_inner__+0x4c>
4000642c:	01 00 00 00 	nop 
40006430:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40006434:	82 10 62 00 	or  %g1, 0x200, %g1	! ffff3200 <ajit_global_sw_trap_handlers+0xbffdcf90>
40006438:	10 80 00 04 	b  40006448 <__ajit_serial_configure_inner__+0x54>
4000643c:	01 00 00 00 	nop 
40006440:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40006444:	82 10 62 40 	or  %g1, 0x240, %g1	! ffff3240 <ajit_global_sw_trap_handlers+0xbffdcfd0>
40006448:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
4000644c:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
40006450:	82 08 60 ff 	and  %g1, 0xff, %g1
40006454:	80 a0 60 00 	cmp  %g1, 0
40006458:	02 80 00 07 	be  40006474 <__ajit_serial_configure_inner__+0x80>
4000645c:	01 00 00 00 	nop 
40006460:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40006464:	c2 00 40 00 	ld  [ %g1 ], %g1
40006468:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4000646c:	10 80 00 05 	b  40006480 <__ajit_serial_configure_inner__+0x8c>
40006470:	01 00 00 00 	nop 
40006474:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40006478:	fa 80 44 00 	lda  [ %g1 ] #ASI_SCRATCHPAD, %i5
4000647c:	fa 27 bf fc 	st  %i5, [ %fp + -4 ]
40006480:	c2 0f a0 4c 	ldub  [ %fp + 0x4c ], %g1
40006484:	82 08 60 ff 	and  %g1, 0xff, %g1
40006488:	80 a0 60 00 	cmp  %g1, 0
4000648c:	02 80 00 07 	be  400064a8 <__ajit_serial_configure_inner__+0xb4>
40006490:	01 00 00 00 	nop 
40006494:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40006498:	82 10 60 01 	or  %g1, 1, %g1
4000649c:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400064a0:	10 80 00 05 	b  400064b4 <__ajit_serial_configure_inner__+0xc0>
400064a4:	01 00 00 00 	nop 
400064a8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400064ac:	82 08 7f fe 	and  %g1, -2, %g1
400064b0:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400064b4:	c2 0f a0 50 	ldub  [ %fp + 0x50 ], %g1
400064b8:	82 08 60 ff 	and  %g1, 0xff, %g1
400064bc:	80 a0 60 00 	cmp  %g1, 0
400064c0:	02 80 00 07 	be  400064dc <__ajit_serial_configure_inner__+0xe8>
400064c4:	01 00 00 00 	nop 
400064c8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400064cc:	82 10 60 02 	or  %g1, 2, %g1
400064d0:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400064d4:	10 80 00 05 	b  400064e8 <__ajit_serial_configure_inner__+0xf4>
400064d8:	01 00 00 00 	nop 
400064dc:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400064e0:	82 08 7f fd 	and  %g1, -3, %g1
400064e4:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400064e8:	c2 0f a0 54 	ldub  [ %fp + 0x54 ], %g1
400064ec:	82 08 60 ff 	and  %g1, 0xff, %g1
400064f0:	80 a0 60 00 	cmp  %g1, 0
400064f4:	02 80 00 07 	be  40006510 <__ajit_serial_configure_inner__+0x11c>
400064f8:	01 00 00 00 	nop 
400064fc:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40006500:	82 10 60 04 	or  %g1, 4, %g1
40006504:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40006508:	10 80 00 05 	b  4000651c <__ajit_serial_configure_inner__+0x128>
4000650c:	01 00 00 00 	nop 
40006510:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40006514:	82 08 7f fb 	and  %g1, -5, %g1
40006518:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4000651c:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
40006520:	82 08 60 ff 	and  %g1, 0xff, %g1
40006524:	80 a0 60 00 	cmp  %g1, 0
40006528:	02 80 00 07 	be  40006544 <__ajit_serial_configure_inner__+0x150>
4000652c:	01 00 00 00 	nop 
40006530:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40006534:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40006538:	c4 20 40 00 	st  %g2, [ %g1 ]
4000653c:	10 80 00 05 	b  40006550 <__ajit_serial_configure_inner__+0x15c>
40006540:	01 00 00 00 	nop 
40006544:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40006548:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
4000654c:	c2 a0 84 00 	sta  %g1, [ %g2 ] #ASI_SCRATCHPAD
40006550:	81 e8 00 00 	restore 
40006554:	81 c3 e0 08 	retl 
40006558:	01 00 00 00 	nop 

4000655c <__ajit_serial_set_baudrate_inner__>:
4000655c:	9d e3 bf 90 	save  %sp, -112, %sp
40006560:	82 10 00 18 	mov  %i0, %g1
40006564:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40006568:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
4000656c:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
40006570:	c2 2f a0 44 	stb  %g1, [ %fp + 0x44 ]
40006574:	84 07 bf f4 	add  %fp, -12, %g2
40006578:	82 07 bf f0 	add  %fp, -16, %g1
4000657c:	d0 07 a0 4c 	ld  [ %fp + 0x4c ], %o0
40006580:	d2 07 a0 50 	ld  [ %fp + 0x50 ], %o1
40006584:	94 10 00 02 	mov  %g2, %o2
40006588:	96 10 00 01 	mov  %g1, %o3
4000658c:	7f ff ff 56 	call  400062e4 <calculate_baud_control_values_for_uart>
40006590:	01 00 00 00 	nop 
40006594:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40006598:	80 a0 60 00 	cmp  %g1, 0
4000659c:	12 80 00 06 	bne  400065b4 <__ajit_serial_set_baudrate_inner__+0x58>
400065a0:	01 00 00 00 	nop 
400065a4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400065a8:	82 10 62 0c 	or  %g1, 0x20c, %g1	! ffff320c <ajit_global_sw_trap_handlers+0xbffdcf9c>
400065ac:	10 80 00 04 	b  400065bc <__ajit_serial_set_baudrate_inner__+0x60>
400065b0:	01 00 00 00 	nop 
400065b4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400065b8:	82 10 62 4c 	or  %g1, 0x24c, %g1	! ffff324c <ajit_global_sw_trap_handlers+0xbffdcfdc>
400065bc:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400065c0:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
400065c4:	80 a0 60 00 	cmp  %g1, 0
400065c8:	12 80 00 06 	bne  400065e0 <__ajit_serial_set_baudrate_inner__+0x84>
400065cc:	01 00 00 00 	nop 
400065d0:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400065d4:	82 10 62 10 	or  %g1, 0x210, %g1	! ffff3210 <ajit_global_sw_trap_handlers+0xbffdcfa0>
400065d8:	10 80 00 04 	b  400065e8 <__ajit_serial_set_baudrate_inner__+0x8c>
400065dc:	01 00 00 00 	nop 
400065e0:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400065e4:	82 10 62 50 	or  %g1, 0x250, %g1	! ffff3250 <ajit_global_sw_trap_handlers+0xbffdcfe0>
400065e8:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
400065ec:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
400065f0:	82 08 60 ff 	and  %g1, 0xff, %g1
400065f4:	80 a0 60 00 	cmp  %g1, 0
400065f8:	02 80 00 0a 	be  40006620 <__ajit_serial_set_baudrate_inner__+0xc4>
400065fc:	01 00 00 00 	nop 
40006600:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40006604:	c4 07 bf f4 	ld  [ %fp + -12 ], %g2
40006608:	c4 20 40 00 	st  %g2, [ %g1 ]
4000660c:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40006610:	c4 07 bf f0 	ld  [ %fp + -16 ], %g2
40006614:	c4 20 40 00 	st  %g2, [ %g1 ]
40006618:	10 80 00 08 	b  40006638 <__ajit_serial_set_baudrate_inner__+0xdc>
4000661c:	01 00 00 00 	nop 
40006620:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40006624:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40006628:	c2 a0 84 00 	sta  %g1, [ %g2 ] #ASI_SCRATCHPAD
4000662c:	c2 07 bf f0 	ld  [ %fp + -16 ], %g1
40006630:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
40006634:	c2 a0 84 00 	sta  %g1, [ %g2 ] #ASI_SCRATCHPAD
40006638:	81 e8 00 00 	restore 
4000663c:	81 c3 e0 08 	retl 
40006640:	01 00 00 00 	nop 

40006644 <__ajit_serial_putchar_inner__>:
40006644:	9d e3 bf 90 	save  %sp, -112, %sp
40006648:	84 10 00 18 	mov  %i0, %g2
4000664c:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40006650:	82 10 00 1a 	mov  %i2, %g1
40006654:	c4 2f a0 44 	stb  %g2, [ %fp + 0x44 ]
40006658:	c2 2f a0 4c 	stb  %g1, [ %fp + 0x4c ]
4000665c:	c0 27 bf fc 	clr  [ %fp + -4 ]
40006660:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40006664:	80 a0 60 00 	cmp  %g1, 0
40006668:	12 80 00 06 	bne  40006680 <__ajit_serial_putchar_inner__+0x3c>
4000666c:	01 00 00 00 	nop 
40006670:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40006674:	82 10 62 00 	or  %g1, 0x200, %g1	! ffff3200 <ajit_global_sw_trap_handlers+0xbffdcf90>
40006678:	10 80 00 04 	b  40006688 <__ajit_serial_putchar_inner__+0x44>
4000667c:	01 00 00 00 	nop 
40006680:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40006684:	82 10 62 40 	or  %g1, 0x240, %g1	! ffff3240 <ajit_global_sw_trap_handlers+0xbffdcfd0>
40006688:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
4000668c:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40006690:	80 a0 60 00 	cmp  %g1, 0
40006694:	12 80 00 06 	bne  400066ac <__ajit_serial_putchar_inner__+0x68>
40006698:	01 00 00 00 	nop 
4000669c:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400066a0:	82 10 62 04 	or  %g1, 0x204, %g1	! ffff3204 <ajit_global_sw_trap_handlers+0xbffdcf94>
400066a4:	10 80 00 04 	b  400066b4 <__ajit_serial_putchar_inner__+0x70>
400066a8:	01 00 00 00 	nop 
400066ac:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400066b0:	82 10 62 44 	or  %g1, 0x244, %g1	! ffff3244 <ajit_global_sw_trap_handlers+0xbffdcfd4>
400066b4:	c2 27 bf f0 	st  %g1, [ %fp + -16 ]
400066b8:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
400066bc:	82 08 60 ff 	and  %g1, 0xff, %g1
400066c0:	80 a0 60 00 	cmp  %g1, 0
400066c4:	02 80 00 07 	be  400066e0 <__ajit_serial_putchar_inner__+0x9c>
400066c8:	01 00 00 00 	nop 
400066cc:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
400066d0:	c2 00 40 00 	ld  [ %g1 ], %g1
400066d4:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400066d8:	10 80 00 05 	b  400066ec <__ajit_serial_putchar_inner__+0xa8>
400066dc:	01 00 00 00 	nop 
400066e0:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
400066e4:	fa 80 44 00 	lda  [ %g1 ] #ASI_SCRATCHPAD, %i5
400066e8:	fa 27 bf fc 	st  %i5, [ %fp + -4 ]
400066ec:	c0 27 bf f8 	clr  [ %fp + -8 ]
400066f0:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400066f4:	82 08 60 01 	and  %g1, 1, %g1
400066f8:	80 a0 60 00 	cmp  %g1, 0
400066fc:	02 80 00 16 	be  40006754 <__ajit_serial_putchar_inner__+0x110>
40006700:	01 00 00 00 	nop 
40006704:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40006708:	82 08 60 08 	and  %g1, 8, %g1
4000670c:	80 a0 60 00 	cmp  %g1, 0
40006710:	12 80 00 11 	bne  40006754 <__ajit_serial_putchar_inner__+0x110>
40006714:	01 00 00 00 	nop 
40006718:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
4000671c:	82 08 60 ff 	and  %g1, 0xff, %g1
40006720:	80 a0 60 00 	cmp  %g1, 0
40006724:	02 80 00 07 	be  40006740 <__ajit_serial_putchar_inner__+0xfc>
40006728:	01 00 00 00 	nop 
4000672c:	c2 07 bf f0 	ld  [ %fp + -16 ], %g1
40006730:	c4 0f a0 4c 	ldub  [ %fp + 0x4c ], %g2
40006734:	c4 28 40 00 	stb  %g2, [ %g1 ]
40006738:	10 80 00 05 	b  4000674c <__ajit_serial_putchar_inner__+0x108>
4000673c:	01 00 00 00 	nop 
40006740:	c2 0f a0 4c 	ldub  [ %fp + 0x4c ], %g1
40006744:	c4 07 bf f0 	ld  [ %fp + -16 ], %g2
40006748:	c2 a8 84 00 	stba  %g1, [ %g2 ] #ASI_SCRATCHPAD
4000674c:	82 10 20 01 	mov  1, %g1
40006750:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
40006754:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40006758:	b0 10 00 01 	mov  %g1, %i0
4000675c:	81 e8 00 00 	restore 
40006760:	81 c3 e0 08 	retl 
40006764:	01 00 00 00 	nop 

40006768 <__ajit_serial_getchar_inner__>:
40006768:	9d e3 bf 88 	save  %sp, -120, %sp
4000676c:	82 10 00 18 	mov  %i0, %g1
40006770:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40006774:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
40006778:	c2 2f a0 44 	stb  %g1, [ %fp + 0x44 ]
4000677c:	c0 27 bf fc 	clr  [ %fp + -4 ]
40006780:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40006784:	80 a0 60 00 	cmp  %g1, 0
40006788:	12 80 00 06 	bne  400067a0 <__ajit_serial_getchar_inner__+0x38>
4000678c:	01 00 00 00 	nop 
40006790:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40006794:	82 10 62 00 	or  %g1, 0x200, %g1	! ffff3200 <ajit_global_sw_trap_handlers+0xbffdcf90>
40006798:	10 80 00 04 	b  400067a8 <__ajit_serial_getchar_inner__+0x40>
4000679c:	01 00 00 00 	nop 
400067a0:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400067a4:	82 10 62 40 	or  %g1, 0x240, %g1	! ffff3240 <ajit_global_sw_trap_handlers+0xbffdcfd0>
400067a8:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
400067ac:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
400067b0:	80 a0 60 00 	cmp  %g1, 0
400067b4:	12 80 00 06 	bne  400067cc <__ajit_serial_getchar_inner__+0x64>
400067b8:	01 00 00 00 	nop 
400067bc:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400067c0:	82 10 62 08 	or  %g1, 0x208, %g1	! ffff3208 <ajit_global_sw_trap_handlers+0xbffdcf98>
400067c4:	10 80 00 04 	b  400067d4 <__ajit_serial_getchar_inner__+0x6c>
400067c8:	01 00 00 00 	nop 
400067cc:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400067d0:	82 10 62 48 	or  %g1, 0x248, %g1	! ffff3248 <ajit_global_sw_trap_handlers+0xbffdcfd8>
400067d4:	c2 27 bf f0 	st  %g1, [ %fp + -16 ]
400067d8:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
400067dc:	82 08 60 ff 	and  %g1, 0xff, %g1
400067e0:	80 a0 60 00 	cmp  %g1, 0
400067e4:	02 80 00 07 	be  40006800 <__ajit_serial_getchar_inner__+0x98>
400067e8:	01 00 00 00 	nop 
400067ec:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
400067f0:	c2 00 40 00 	ld  [ %g1 ], %g1
400067f4:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
400067f8:	10 80 00 05 	b  4000680c <__ajit_serial_getchar_inner__+0xa4>
400067fc:	01 00 00 00 	nop 
40006800:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40006804:	fa 80 44 00 	lda  [ %g1 ] #ASI_SCRATCHPAD, %i5
40006808:	fa 27 bf f8 	st  %i5, [ %fp + -8 ]
4000680c:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40006810:	82 08 60 02 	and  %g1, 2, %g1
40006814:	80 a0 60 00 	cmp  %g1, 0
40006818:	02 80 00 1b 	be  40006884 <__ajit_serial_getchar_inner__+0x11c>
4000681c:	01 00 00 00 	nop 
40006820:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40006824:	82 08 60 10 	and  %g1, 0x10, %g1
40006828:	80 a0 60 00 	cmp  %g1, 0
4000682c:	02 80 00 16 	be  40006884 <__ajit_serial_getchar_inner__+0x11c>
40006830:	01 00 00 00 	nop 
40006834:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
40006838:	82 08 60 ff 	and  %g1, 0xff, %g1
4000683c:	80 a0 60 00 	cmp  %g1, 0
40006840:	02 80 00 09 	be  40006864 <__ajit_serial_getchar_inner__+0xfc>
40006844:	01 00 00 00 	nop 
40006848:	c2 07 bf f0 	ld  [ %fp + -16 ], %g1
4000684c:	c2 08 40 00 	ldub  [ %g1 ], %g1
40006850:	84 10 00 01 	mov  %g1, %g2
40006854:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40006858:	c4 28 40 00 	stb  %g2, [ %g1 ]
4000685c:	10 80 00 08 	b  4000687c <__ajit_serial_getchar_inner__+0x114>
40006860:	01 00 00 00 	nop 
40006864:	c2 07 bf f0 	ld  [ %fp + -16 ], %g1
40006868:	fa 88 44 00 	lduba  [ %g1 ] #ASI_SCRATCHPAD, %i5
4000686c:	fa 2f bf ef 	stb  %i5, [ %fp + -17 ]
40006870:	c4 0f bf ef 	ldub  [ %fp + -17 ], %g2
40006874:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40006878:	c4 28 40 00 	stb  %g2, [ %g1 ]
4000687c:	82 10 20 01 	mov  1, %g1
40006880:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40006884:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40006888:	b0 10 00 01 	mov  %g1, %i0
4000688c:	81 e8 00 00 	restore 
40006890:	81 c3 e0 08 	retl 
40006894:	01 00 00 00 	nop 

40006898 <__ajit_serial_puts_inner__>:
40006898:	9d e3 bf 90 	save  %sp, -112, %sp
4000689c:	82 10 00 18 	mov  %i0, %g1
400068a0:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
400068a4:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
400068a8:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
400068ac:	c2 2f a0 44 	stb  %g1, [ %fp + 0x44 ]
400068b0:	c0 27 bf fc 	clr  [ %fp + -4 ]
400068b4:	10 80 00 25 	b  40006948 <__ajit_serial_puts_inner__+0xb0>
400068b8:	01 00 00 00 	nop 
400068bc:	c0 27 bf f8 	clr  [ %fp + -8 ]
400068c0:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400068c4:	c4 07 a0 4c 	ld  [ %fp + 0x4c ], %g2
400068c8:	82 00 80 01 	add  %g2, %g1, %g1
400068cc:	c2 08 40 00 	ldub  [ %g1 ], %g1
400068d0:	c2 2f bf f7 	stb  %g1, [ %fp + -9 ]
400068d4:	c2 0f bf f7 	ldub  [ %fp + -9 ], %g1
400068d8:	83 28 60 18 	sll  %g1, 0x18, %g1
400068dc:	83 38 60 18 	sra  %g1, 0x18, %g1
400068e0:	80 a0 60 00 	cmp  %g1, 0
400068e4:	12 80 00 12 	bne  4000692c <__ajit_serial_puts_inner__+0x94>
400068e8:	01 00 00 00 	nop 
400068ec:	10 80 00 1c 	b  4000695c <__ajit_serial_puts_inner__+0xc4>
400068f0:	01 00 00 00 	nop 
400068f4:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400068f8:	c4 07 a0 4c 	ld  [ %fp + 0x4c ], %g2
400068fc:	82 00 80 01 	add  %g2, %g1, %g1
40006900:	c2 08 40 00 	ldub  [ %g1 ], %g1
40006904:	c4 0f a0 44 	ldub  [ %fp + 0x44 ], %g2
40006908:	84 08 a0 ff 	and  %g2, 0xff, %g2
4000690c:	83 28 60 18 	sll  %g1, 0x18, %g1
40006910:	83 38 60 18 	sra  %g1, 0x18, %g1
40006914:	90 10 00 02 	mov  %g2, %o0
40006918:	d2 07 a0 48 	ld  [ %fp + 0x48 ], %o1
4000691c:	94 10 00 01 	mov  %g1, %o2
40006920:	7f ff ff 49 	call  40006644 <__ajit_serial_putchar_inner__>
40006924:	01 00 00 00 	nop 
40006928:	d0 27 bf f8 	st  %o0, [ %fp + -8 ]
4000692c:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40006930:	80 a0 60 00 	cmp  %g1, 0
40006934:	02 bf ff f0 	be  400068f4 <__ajit_serial_puts_inner__+0x5c>
40006938:	01 00 00 00 	nop 
4000693c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40006940:	82 00 60 01 	inc  %g1
40006944:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40006948:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
4000694c:	c2 07 a0 50 	ld  [ %fp + 0x50 ], %g1
40006950:	80 a0 80 01 	cmp  %g2, %g1
40006954:	0a bf ff da 	bcs  400068bc <__ajit_serial_puts_inner__+0x24>
40006958:	01 00 00 00 	nop 
4000695c:	81 e8 00 00 	restore 
40006960:	81 c3 e0 08 	retl 
40006964:	01 00 00 00 	nop 

40006968 <__ajit_serial_gets_inner__>:
40006968:	9d e3 bf 90 	save  %sp, -112, %sp
4000696c:	82 10 00 18 	mov  %i0, %g1
40006970:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40006974:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
40006978:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
4000697c:	c2 2f a0 44 	stb  %g1, [ %fp + 0x44 ]
40006980:	c0 27 bf fc 	clr  [ %fp + -4 ]
40006984:	10 80 00 21 	b  40006a08 <__ajit_serial_gets_inner__+0xa0>
40006988:	01 00 00 00 	nop 
4000698c:	c0 27 bf f8 	clr  [ %fp + -8 ]
40006990:	c0 2f bf f7 	clrb  [ %fp + -9 ]
40006994:	10 80 00 0b 	b  400069c0 <__ajit_serial_gets_inner__+0x58>
40006998:	01 00 00 00 	nop 
4000699c:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
400069a0:	84 08 60 ff 	and  %g1, 0xff, %g2
400069a4:	82 07 bf f7 	add  %fp, -9, %g1
400069a8:	90 10 00 02 	mov  %g2, %o0
400069ac:	d2 07 a0 48 	ld  [ %fp + 0x48 ], %o1
400069b0:	94 10 00 01 	mov  %g1, %o2
400069b4:	7f ff ff 6d 	call  40006768 <__ajit_serial_getchar_inner__>
400069b8:	01 00 00 00 	nop 
400069bc:	d0 27 bf f8 	st  %o0, [ %fp + -8 ]
400069c0:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
400069c4:	80 a0 60 00 	cmp  %g1, 0
400069c8:	02 bf ff f5 	be  4000699c <__ajit_serial_gets_inner__+0x34>
400069cc:	01 00 00 00 	nop 
400069d0:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400069d4:	c4 07 a0 4c 	ld  [ %fp + 0x4c ], %g2
400069d8:	82 00 80 01 	add  %g2, %g1, %g1
400069dc:	c4 0f bf f7 	ldub  [ %fp + -9 ], %g2
400069e0:	c4 28 40 00 	stb  %g2, [ %g1 ]
400069e4:	c2 0f bf f7 	ldub  [ %fp + -9 ], %g1
400069e8:	83 28 60 18 	sll  %g1, 0x18, %g1
400069ec:	83 38 60 18 	sra  %g1, 0x18, %g1
400069f0:	80 a0 60 00 	cmp  %g1, 0
400069f4:	02 80 00 0b 	be  40006a20 <__ajit_serial_gets_inner__+0xb8>
400069f8:	01 00 00 00 	nop 
400069fc:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40006a00:	82 00 60 01 	inc  %g1
40006a04:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40006a08:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40006a0c:	c2 07 a0 50 	ld  [ %fp + 0x50 ], %g1
40006a10:	82 00 7f ff 	add  %g1, -1, %g1
40006a14:	80 a0 80 01 	cmp  %g2, %g1
40006a18:	0a bf ff dd 	bcs  4000698c <__ajit_serial_gets_inner__+0x24>
40006a1c:	01 00 00 00 	nop 
40006a20:	c2 07 a0 50 	ld  [ %fp + 0x50 ], %g1
40006a24:	82 00 7f ff 	add  %g1, -1, %g1
40006a28:	c4 07 a0 4c 	ld  [ %fp + 0x4c ], %g2
40006a2c:	82 00 80 01 	add  %g2, %g1, %g1
40006a30:	c0 28 40 00 	clrb  [ %g1 ]
40006a34:	81 e8 00 00 	restore 
40006a38:	81 c3 e0 08 	retl 
40006a3c:	01 00 00 00 	nop 

40006a40 <__ajit_serial_set_uart_reset_inner__>:
40006a40:	9d e3 bf 98 	save  %sp, -104, %sp
40006a44:	84 10 00 18 	mov  %i0, %g2
40006a48:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40006a4c:	82 10 00 1a 	mov  %i2, %g1
40006a50:	c4 2f a0 44 	stb  %g2, [ %fp + 0x44 ]
40006a54:	c2 2f a0 4c 	stb  %g1, [ %fp + 0x4c ]
40006a58:	c0 27 bf fc 	clr  [ %fp + -4 ]
40006a5c:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40006a60:	80 a0 60 00 	cmp  %g1, 0
40006a64:	12 80 00 06 	bne  40006a7c <__ajit_serial_set_uart_reset_inner__+0x3c>
40006a68:	01 00 00 00 	nop 
40006a6c:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40006a70:	82 10 62 00 	or  %g1, 0x200, %g1	! ffff3200 <ajit_global_sw_trap_handlers+0xbffdcf90>
40006a74:	10 80 00 04 	b  40006a84 <__ajit_serial_set_uart_reset_inner__+0x44>
40006a78:	01 00 00 00 	nop 
40006a7c:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40006a80:	82 10 62 40 	or  %g1, 0x240, %g1	! ffff3240 <ajit_global_sw_trap_handlers+0xbffdcfd0>
40006a84:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
40006a88:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
40006a8c:	82 08 60 ff 	and  %g1, 0xff, %g1
40006a90:	80 a0 60 00 	cmp  %g1, 0
40006a94:	02 80 00 07 	be  40006ab0 <__ajit_serial_set_uart_reset_inner__+0x70>
40006a98:	01 00 00 00 	nop 
40006a9c:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40006aa0:	c2 00 40 00 	ld  [ %g1 ], %g1
40006aa4:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40006aa8:	10 80 00 05 	b  40006abc <__ajit_serial_set_uart_reset_inner__+0x7c>
40006aac:	01 00 00 00 	nop 
40006ab0:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40006ab4:	fa 80 44 00 	lda  [ %g1 ] #ASI_SCRATCHPAD, %i5
40006ab8:	fa 27 bf fc 	st  %i5, [ %fp + -4 ]
40006abc:	c2 0f a0 4c 	ldub  [ %fp + 0x4c ], %g1
40006ac0:	82 08 60 ff 	and  %g1, 0xff, %g1
40006ac4:	80 a0 60 00 	cmp  %g1, 0
40006ac8:	12 80 00 07 	bne  40006ae4 <__ajit_serial_set_uart_reset_inner__+0xa4>
40006acc:	01 00 00 00 	nop 
40006ad0:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40006ad4:	82 08 7f df 	and  %g1, -33, %g1
40006ad8:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40006adc:	10 80 00 05 	b  40006af0 <__ajit_serial_set_uart_reset_inner__+0xb0>
40006ae0:	01 00 00 00 	nop 
40006ae4:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40006ae8:	82 10 60 20 	or  %g1, 0x20, %g1
40006aec:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40006af0:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
40006af4:	82 08 60 ff 	and  %g1, 0xff, %g1
40006af8:	80 a0 60 00 	cmp  %g1, 0
40006afc:	02 80 00 07 	be  40006b18 <__ajit_serial_set_uart_reset_inner__+0xd8>
40006b00:	01 00 00 00 	nop 
40006b04:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40006b08:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40006b0c:	c4 20 40 00 	st  %g2, [ %g1 ]
40006b10:	10 80 00 05 	b  40006b24 <__ajit_serial_set_uart_reset_inner__+0xe4>
40006b14:	01 00 00 00 	nop 
40006b18:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40006b1c:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
40006b20:	c2 a0 84 00 	sta  %g1, [ %g2 ] #ASI_SCRATCHPAD
40006b24:	81 e8 00 00 	restore 
40006b28:	81 c3 e0 08 	retl 
40006b2c:	01 00 00 00 	nop 

40006b30 <__ajit_write_irc_control_register_via_bypass__>:
40006b30:	9d e3 bf 98 	save  %sp, -104, %sp
40006b34:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40006b38:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40006b3c:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40006b40:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40006b44:	d2 07 bf fc 	ld  [ %fp + -4 ], %o1
40006b48:	7f ff fb 1d 	call  400057bc <__ajit_store_word_mmu_bypass__>
40006b4c:	01 00 00 00 	nop 
40006b50:	81 e8 00 00 	restore 
40006b54:	81 c3 e0 08 	retl 
40006b58:	01 00 00 00 	nop 

40006b5c <__ajit_read_irc_control_register_via_bypass__>:
40006b5c:	9d e3 bf 98 	save  %sp, -104, %sp
40006b60:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40006b64:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40006b68:	d0 07 bf fc 	ld  [ %fp + -4 ], %o0
40006b6c:	7f ff fc 04 	call  40005b7c <__ajit_load_word_mmu_bypass__>
40006b70:	01 00 00 00 	nop 
40006b74:	d0 27 bf f8 	st  %o0, [ %fp + -8 ]
40006b78:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40006b7c:	b0 10 00 01 	mov  %g1, %i0
40006b80:	81 e8 00 00 	restore 
40006b84:	81 c3 e0 08 	retl 
40006b88:	01 00 00 00 	nop 

40006b8c <__ajit_write_irc_control_register_via_vmap__>:
40006b8c:	9d e3 bf a0 	save  %sp, -96, %sp
40006b90:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40006b94:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40006b98:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
40006b9c:	c4 20 40 00 	st  %g2, [ %g1 ]
40006ba0:	81 e8 00 00 	restore 
40006ba4:	81 c3 e0 08 	retl 
40006ba8:	01 00 00 00 	nop 

40006bac <__ajit_read_irc_control_register_via_vmap__>:
40006bac:	9d e3 bf 98 	save  %sp, -104, %sp
40006bb0:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40006bb4:	c2 00 40 00 	ld  [ %g1 ], %g1
40006bb8:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40006bbc:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40006bc0:	b0 10 00 01 	mov  %g1, %i0
40006bc4:	81 e8 00 00 	restore 
40006bc8:	81 c3 e0 08 	retl 
40006bcc:	01 00 00 00 	nop 

40006bd0 <__ajit_write_spi_master_register_via_bypass__>:
40006bd0:	9d e3 bf 98 	save  %sp, -104, %sp
40006bd4:	84 10 00 18 	mov  %i0, %g2
40006bd8:	82 10 00 19 	mov  %i1, %g1
40006bdc:	c4 2f a0 44 	stb  %g2, [ %fp + 0x44 ]
40006be0:	c2 2f a0 48 	stb  %g1, [ %fp + 0x48 ]
40006be4:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
40006be8:	82 08 60 ff 	and  %g1, 0xff, %g1
40006bec:	83 28 60 02 	sll  %g1, 2, %g1
40006bf0:	84 10 00 01 	mov  %g1, %g2
40006bf4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40006bf8:	82 10 63 00 	or  %g1, 0x300, %g1	! ffff3300 <ajit_global_sw_trap_handlers+0xbffdd090>
40006bfc:	82 00 80 01 	add  %g2, %g1, %g1
40006c00:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40006c04:	c2 0f a0 48 	ldub  [ %fp + 0x48 ], %g1
40006c08:	82 08 60 ff 	and  %g1, 0xff, %g1
40006c0c:	90 10 00 01 	mov  %g1, %o0
40006c10:	d2 07 bf fc 	ld  [ %fp + -4 ], %o1
40006c14:	7f ff fa ea 	call  400057bc <__ajit_store_word_mmu_bypass__>
40006c18:	01 00 00 00 	nop 
40006c1c:	81 e8 00 00 	restore 
40006c20:	81 c3 e0 08 	retl 
40006c24:	01 00 00 00 	nop 

40006c28 <__ajit_write_spi_master_register_via_vmap__>:
40006c28:	9d e3 bf 98 	save  %sp, -104, %sp
40006c2c:	84 10 00 18 	mov  %i0, %g2
40006c30:	82 10 00 19 	mov  %i1, %g1
40006c34:	c4 2f a0 44 	stb  %g2, [ %fp + 0x44 ]
40006c38:	c2 2f a0 48 	stb  %g1, [ %fp + 0x48 ]
40006c3c:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
40006c40:	82 08 60 ff 	and  %g1, 0xff, %g1
40006c44:	83 28 60 02 	sll  %g1, 2, %g1
40006c48:	84 10 00 01 	mov  %g1, %g2
40006c4c:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40006c50:	82 10 63 00 	or  %g1, 0x300, %g1	! ffff3300 <ajit_global_sw_trap_handlers+0xbffdd090>
40006c54:	82 00 80 01 	add  %g2, %g1, %g1
40006c58:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40006c5c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40006c60:	c4 0f a0 48 	ldub  [ %fp + 0x48 ], %g2
40006c64:	c4 28 40 00 	stb  %g2, [ %g1 ]
40006c68:	81 e8 00 00 	restore 
40006c6c:	81 c3 e0 08 	retl 
40006c70:	01 00 00 00 	nop 

40006c74 <__ajit_read_spi_master_register_via_bypass__>:
40006c74:	9d e3 bf 98 	save  %sp, -104, %sp
40006c78:	82 10 00 18 	mov  %i0, %g1
40006c7c:	c2 2f a0 44 	stb  %g1, [ %fp + 0x44 ]
40006c80:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
40006c84:	82 08 60 ff 	and  %g1, 0xff, %g1
40006c88:	83 28 60 02 	sll  %g1, 2, %g1
40006c8c:	84 10 00 01 	mov  %g1, %g2
40006c90:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40006c94:	82 10 63 00 	or  %g1, 0x300, %g1	! ffff3300 <ajit_global_sw_trap_handlers+0xbffdd090>
40006c98:	82 00 80 01 	add  %g2, %g1, %g1
40006c9c:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40006ca0:	d0 07 bf fc 	ld  [ %fp + -4 ], %o0
40006ca4:	7f ff fb b6 	call  40005b7c <__ajit_load_word_mmu_bypass__>
40006ca8:	01 00 00 00 	nop 
40006cac:	d0 27 bf f8 	st  %o0, [ %fp + -8 ]
40006cb0:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40006cb4:	82 08 60 ff 	and  %g1, 0xff, %g1
40006cb8:	b0 10 00 01 	mov  %g1, %i0
40006cbc:	81 e8 00 00 	restore 
40006cc0:	81 c3 e0 08 	retl 
40006cc4:	01 00 00 00 	nop 

40006cc8 <__ajit_read_spi_master_register_via_vmap__>:
40006cc8:	9d e3 bf 98 	save  %sp, -104, %sp
40006ccc:	82 10 00 18 	mov  %i0, %g1
40006cd0:	c2 2f a0 44 	stb  %g1, [ %fp + 0x44 ]
40006cd4:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
40006cd8:	82 08 60 ff 	and  %g1, 0xff, %g1
40006cdc:	83 28 60 02 	sll  %g1, 2, %g1
40006ce0:	84 10 00 01 	mov  %g1, %g2
40006ce4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40006ce8:	82 10 63 00 	or  %g1, 0x300, %g1	! ffff3300 <ajit_global_sw_trap_handlers+0xbffdd090>
40006cec:	82 00 80 01 	add  %g2, %g1, %g1
40006cf0:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40006cf4:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40006cf8:	c2 08 40 00 	ldub  [ %g1 ], %g1
40006cfc:	82 08 60 ff 	and  %g1, 0xff, %g1
40006d00:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
40006d04:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40006d08:	82 08 60 ff 	and  %g1, 0xff, %g1
40006d0c:	b0 10 00 01 	mov  %g1, %i0
40006d10:	81 e8 00 00 	restore 
40006d14:	81 c3 e0 08 	retl 
40006d18:	01 00 00 00 	nop 

40006d1c <__ajit_do_spi_transfer_via_bypass__>:
40006d1c:	9d e3 bf a0 	save  %sp, -96, %sp
40006d20:	86 10 00 18 	mov  %i0, %g3
40006d24:	84 10 00 19 	mov  %i1, %g2
40006d28:	82 10 00 1a 	mov  %i2, %g1
40006d2c:	c6 2f a0 44 	stb  %g3, [ %fp + 0x44 ]
40006d30:	c4 2f a0 48 	stb  %g2, [ %fp + 0x48 ]
40006d34:	c2 2f a0 4c 	stb  %g1, [ %fp + 0x4c ]
40006d38:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
40006d3c:	86 08 60 ff 	and  %g1, 0xff, %g3
40006d40:	c2 0f a0 48 	ldub  [ %fp + 0x48 ], %g1
40006d44:	84 08 60 ff 	and  %g1, 0xff, %g2
40006d48:	c2 0f a0 4c 	ldub  [ %fp + 0x4c ], %g1
40006d4c:	82 08 60 ff 	and  %g1, 0xff, %g1
40006d50:	90 10 20 00 	clr  %o0
40006d54:	92 10 00 03 	mov  %g3, %o1
40006d58:	94 10 00 02 	mov  %g2, %o2
40006d5c:	96 10 00 01 	mov  %g1, %o3
40006d60:	40 00 00 47 	call  40006e7c <__ajit_do_spi_transfer_inner__>
40006d64:	01 00 00 00 	nop 
40006d68:	82 10 00 08 	mov  %o0, %g1
40006d6c:	82 08 60 ff 	and  %g1, 0xff, %g1
40006d70:	b0 10 00 01 	mov  %g1, %i0
40006d74:	81 e8 00 00 	restore 
40006d78:	81 c3 e0 08 	retl 
40006d7c:	01 00 00 00 	nop 

40006d80 <__ajit_do_spi_transfer_via_vmap__>:
40006d80:	9d e3 bf a0 	save  %sp, -96, %sp
40006d84:	86 10 00 18 	mov  %i0, %g3
40006d88:	84 10 00 19 	mov  %i1, %g2
40006d8c:	82 10 00 1a 	mov  %i2, %g1
40006d90:	c6 2f a0 44 	stb  %g3, [ %fp + 0x44 ]
40006d94:	c4 2f a0 48 	stb  %g2, [ %fp + 0x48 ]
40006d98:	c2 2f a0 4c 	stb  %g1, [ %fp + 0x4c ]
40006d9c:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
40006da0:	86 08 60 ff 	and  %g1, 0xff, %g3
40006da4:	c2 0f a0 48 	ldub  [ %fp + 0x48 ], %g1
40006da8:	84 08 60 ff 	and  %g1, 0xff, %g2
40006dac:	c2 0f a0 4c 	ldub  [ %fp + 0x4c ], %g1
40006db0:	82 08 60 ff 	and  %g1, 0xff, %g1
40006db4:	90 10 20 01 	mov  1, %o0
40006db8:	92 10 00 03 	mov  %g3, %o1
40006dbc:	94 10 00 02 	mov  %g2, %o2
40006dc0:	96 10 00 01 	mov  %g1, %o3
40006dc4:	40 00 00 2e 	call  40006e7c <__ajit_do_spi_transfer_inner__>
40006dc8:	01 00 00 00 	nop 
40006dcc:	82 10 00 08 	mov  %o0, %g1
40006dd0:	82 08 60 ff 	and  %g1, 0xff, %g1
40006dd4:	b0 10 00 01 	mov  %g1, %i0
40006dd8:	81 e8 00 00 	restore 
40006ddc:	81 c3 e0 08 	retl 
40006de0:	01 00 00 00 	nop 

40006de4 <__ajit_configure_spi_master_via_bypass___>:
40006de4:	9d e3 bf 98 	save  %sp, -104, %sp
40006de8:	82 10 00 18 	mov  %i0, %g1
40006dec:	c2 2f a0 44 	stb  %g1, [ %fp + 0x44 ]
40006df0:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40006df4:	82 10 63 0c 	or  %g1, 0x30c, %g1	! ffff330c <ajit_global_sw_trap_handlers+0xbffdd09c>
40006df8:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40006dfc:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
40006e00:	82 08 60 ff 	and  %g1, 0xff, %g1
40006e04:	82 08 60 0f 	and  %g1, 0xf, %g1
40006e08:	82 10 60 10 	or  %g1, 0x10, %g1
40006e0c:	90 10 00 01 	mov  %g1, %o0
40006e10:	d2 07 bf fc 	ld  [ %fp + -4 ], %o1
40006e14:	7f ff fa 6a 	call  400057bc <__ajit_store_word_mmu_bypass__>
40006e18:	01 00 00 00 	nop 
40006e1c:	82 10 20 00 	clr  %g1	! 0 <__DYNAMIC>
40006e20:	82 08 60 ff 	and  %g1, 0xff, %g1
40006e24:	b0 10 00 01 	mov  %g1, %i0
40006e28:	81 e8 00 00 	restore 
40006e2c:	81 c3 e0 08 	retl 
40006e30:	01 00 00 00 	nop 

40006e34 <__ajit_configure_spi_master_via_vmap___>:
40006e34:	9d e3 bf 98 	save  %sp, -104, %sp
40006e38:	82 10 00 18 	mov  %i0, %g1
40006e3c:	c2 2f a0 44 	stb  %g1, [ %fp + 0x44 ]
40006e40:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40006e44:	82 10 63 0c 	or  %g1, 0x30c, %g1	! ffff330c <ajit_global_sw_trap_handlers+0xbffdd09c>
40006e48:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40006e4c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40006e50:	c4 0f a0 44 	ldub  [ %fp + 0x44 ], %g2
40006e54:	84 08 a0 ff 	and  %g2, 0xff, %g2
40006e58:	84 08 a0 0f 	and  %g2, 0xf, %g2
40006e5c:	84 10 a0 10 	or  %g2, 0x10, %g2
40006e60:	c4 20 40 00 	st  %g2, [ %g1 ]
40006e64:	82 10 20 00 	clr  %g1
40006e68:	82 08 60 ff 	and  %g1, 0xff, %g1
40006e6c:	b0 10 00 01 	mov  %g1, %i0
40006e70:	81 e8 00 00 	restore 
40006e74:	81 c3 e0 08 	retl 
40006e78:	01 00 00 00 	nop 

40006e7c <__ajit_do_spi_transfer_inner__>:
40006e7c:	9d e3 bf 90 	save  %sp, -112, %sp
40006e80:	88 10 00 18 	mov  %i0, %g4
40006e84:	86 10 00 19 	mov  %i1, %g3
40006e88:	84 10 00 1a 	mov  %i2, %g2
40006e8c:	82 10 00 1b 	mov  %i3, %g1
40006e90:	c8 2f a0 44 	stb  %g4, [ %fp + 0x44 ]
40006e94:	c6 2f a0 48 	stb  %g3, [ %fp + 0x48 ]
40006e98:	c4 2f a0 4c 	stb  %g2, [ %fp + 0x4c ]
40006e9c:	c2 2f a0 50 	stb  %g1, [ %fp + 0x50 ]
40006ea0:	c2 0f a0 48 	ldub  [ %fp + 0x48 ], %g1
40006ea4:	82 08 60 ff 	and  %g1, 0xff, %g1
40006ea8:	82 08 60 07 	and  %g1, 7, %g1
40006eac:	83 28 60 03 	sll  %g1, 3, %g1
40006eb0:	84 10 00 01 	mov  %g1, %g2
40006eb4:	c2 0f a0 50 	ldub  [ %fp + 0x50 ], %g1
40006eb8:	82 08 60 ff 	and  %g1, 0xff, %g1
40006ebc:	82 08 60 01 	and  %g1, 1, %g1
40006ec0:	82 00 40 01 	add  %g1, %g1, %g1
40006ec4:	82 10 80 01 	or  %g2, %g1, %g1
40006ec8:	82 10 60 01 	or  %g1, 1, %g1
40006ecc:	c2 2f bf f3 	stb  %g1, [ %fp + -13 ]
40006ed0:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
40006ed4:	82 08 60 ff 	and  %g1, 0xff, %g1
40006ed8:	80 a0 60 00 	cmp  %g1, 0
40006edc:	02 80 00 0e 	be  40006f14 <__ajit_do_spi_transfer_inner__+0x98>
40006ee0:	01 00 00 00 	nop 
40006ee4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40006ee8:	82 10 63 00 	or  %g1, 0x300, %g1	! ffff3300 <ajit_global_sw_trap_handlers+0xbffdd090>
40006eec:	c4 0f a0 4c 	ldub  [ %fp + 0x4c ], %g2
40006ef0:	84 08 a0 ff 	and  %g2, 0xff, %g2
40006ef4:	c4 20 40 00 	st  %g2, [ %g1 ]
40006ef8:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40006efc:	82 10 63 08 	or  %g1, 0x308, %g1	! ffff3308 <ajit_global_sw_trap_handlers+0xbffdd098>
40006f00:	c4 0f bf f3 	ldub  [ %fp + -13 ], %g2
40006f04:	84 08 a0 ff 	and  %g2, 0xff, %g2
40006f08:	c4 20 40 00 	st  %g2, [ %g1 ]
40006f0c:	10 80 00 0a 	b  40006f34 <__ajit_do_spi_transfer_inner__+0xb8>
40006f10:	01 00 00 00 	nop 
40006f14:	c2 0f a0 4c 	ldub  [ %fp + 0x4c ], %g1
40006f18:	05 3f ff cc 	sethi  %hi(0xffff3000), %g2
40006f1c:	84 10 a3 00 	or  %g2, 0x300, %g2	! ffff3300 <ajit_global_sw_trap_handlers+0xbffdd090>
40006f20:	c2 a0 84 00 	sta  %g1, [ %g2 ] #ASI_SCRATCHPAD
40006f24:	c2 0f bf f3 	ldub  [ %fp + -13 ], %g1
40006f28:	05 3f ff cc 	sethi  %hi(0xffff3000), %g2
40006f2c:	84 10 a3 08 	or  %g2, 0x308, %g2	! ffff3308 <ajit_global_sw_trap_handlers+0xbffdd098>
40006f30:	c2 a0 84 00 	sta  %g1, [ %g2 ] #ASI_SCRATCHPAD
40006f34:	c0 27 bf fc 	clr  [ %fp + -4 ]
40006f38:	10 80 00 03 	b  40006f44 <__ajit_do_spi_transfer_inner__+0xc8>
40006f3c:	01 00 00 00 	nop 
40006f40:	01 00 00 00 	nop 
40006f44:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
40006f48:	82 08 60 ff 	and  %g1, 0xff, %g1
40006f4c:	80 a0 60 00 	cmp  %g1, 0
40006f50:	02 80 00 08 	be  40006f70 <__ajit_do_spi_transfer_inner__+0xf4>
40006f54:	01 00 00 00 	nop 
40006f58:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40006f5c:	82 10 63 08 	or  %g1, 0x308, %g1	! ffff3308 <ajit_global_sw_trap_handlers+0xbffdd098>
40006f60:	c2 00 40 00 	ld  [ %g1 ], %g1
40006f64:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
40006f68:	10 80 00 06 	b  40006f80 <__ajit_do_spi_transfer_inner__+0x104>
40006f6c:	01 00 00 00 	nop 
40006f70:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40006f74:	82 10 63 08 	or  %g1, 0x308, %g1	! ffff3308 <ajit_global_sw_trap_handlers+0xbffdd098>
40006f78:	fa 80 44 00 	lda  [ %g1 ] #ASI_SCRATCHPAD, %i5
40006f7c:	fa 27 bf f8 	st  %i5, [ %fp + -8 ]
40006f80:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40006f84:	82 08 60 01 	and  %g1, 1, %g1
40006f88:	80 a0 60 00 	cmp  %g1, 0
40006f8c:	02 80 00 0c 	be  40006fbc <__ajit_do_spi_transfer_inner__+0x140>
40006f90:	01 00 00 00 	nop 
40006f94:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40006f98:	82 00 60 01 	inc  %g1
40006f9c:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40006fa0:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40006fa4:	03 00 00 08 	sethi  %hi(0x2000), %g1
40006fa8:	80 a0 80 01 	cmp  %g2, %g1
40006fac:	12 bf ff e5 	bne  40006f40 <__ajit_do_spi_transfer_inner__+0xc4>
40006fb0:	01 00 00 00 	nop 
40006fb4:	10 80 00 03 	b  40006fc0 <__ajit_do_spi_transfer_inner__+0x144>
40006fb8:	01 00 00 00 	nop 
40006fbc:	01 00 00 00 	nop 
40006fc0:	c0 27 bf f4 	clr  [ %fp + -12 ]
40006fc4:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
40006fc8:	82 08 60 ff 	and  %g1, 0xff, %g1
40006fcc:	80 a0 60 00 	cmp  %g1, 0
40006fd0:	02 80 00 08 	be  40006ff0 <__ajit_do_spi_transfer_inner__+0x174>
40006fd4:	01 00 00 00 	nop 
40006fd8:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40006fdc:	82 10 63 00 	or  %g1, 0x300, %g1	! ffff3300 <ajit_global_sw_trap_handlers+0xbffdd090>
40006fe0:	c2 00 40 00 	ld  [ %g1 ], %g1
40006fe4:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
40006fe8:	10 80 00 06 	b  40007000 <__ajit_do_spi_transfer_inner__+0x184>
40006fec:	01 00 00 00 	nop 
40006ff0:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40006ff4:	82 10 63 00 	or  %g1, 0x300, %g1	! ffff3300 <ajit_global_sw_trap_handlers+0xbffdd090>
40006ff8:	fa 80 44 00 	lda  [ %g1 ] #ASI_SCRATCHPAD, %i5
40006ffc:	fa 27 bf f4 	st  %i5, [ %fp + -12 ]
40007000:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40007004:	82 08 60 ff 	and  %g1, 0xff, %g1
40007008:	b0 10 00 01 	mov  %g1, %i0
4000700c:	81 e8 00 00 	restore 
40007010:	81 c3 e0 08 	retl 
40007014:	01 00 00 00 	nop 

40007018 <__ajit_gpio_xfer__>:
40007018:	9d e3 bf 90 	save  %sp, -112, %sp
4000701c:	84 10 00 18 	mov  %i0, %g2
40007020:	82 10 00 19 	mov  %i1, %g1
40007024:	c4 2f a0 44 	stb  %g2, [ %fp + 0x44 ]
40007028:	c2 2f a0 48 	stb  %g1, [ %fp + 0x48 ]
4000702c:	c0 27 bf f4 	clr  [ %fp + -12 ]
40007030:	82 10 20 01 	mov  1, %g1
40007034:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
40007038:	c2 0f a0 48 	ldub  [ %fp + 0x48 ], %g1
4000703c:	82 08 60 ff 	and  %g1, 0xff, %g1
40007040:	90 10 20 00 	clr  %o0
40007044:	92 10 00 01 	mov  %g1, %o1
40007048:	7f ff fe f8 	call  40006c28 <__ajit_write_spi_master_register_via_vmap__>
4000704c:	01 00 00 00 	nop 
40007050:	c2 0f a0 44 	ldub  [ %fp + 0x44 ], %g1
40007054:	82 08 60 ff 	and  %g1, 0xff, %g1
40007058:	82 08 60 07 	and  %g1, 7, %g1
4000705c:	83 28 60 03 	sll  %g1, 3, %g1
40007060:	82 10 60 03 	or  %g1, 3, %g1
40007064:	c2 2f bf f3 	stb  %g1, [ %fp + -13 ]
40007068:	c2 0f bf f3 	ldub  [ %fp + -13 ], %g1
4000706c:	82 08 60 ff 	and  %g1, 0xff, %g1
40007070:	90 10 20 02 	mov  2, %o0
40007074:	92 10 00 01 	mov  %g1, %o1
40007078:	7f ff fe ec 	call  40006c28 <__ajit_write_spi_master_register_via_vmap__>
4000707c:	01 00 00 00 	nop 
40007080:	82 10 21 00 	mov  0x100, %g1	! 100 <__DYNAMIC+0x100>
40007084:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40007088:	10 80 00 0b 	b  400070b4 <__ajit_gpio_xfer__+0x9c>
4000708c:	01 00 00 00 	nop 
40007090:	90 10 20 02 	mov  2, %o0	! 2 <__DYNAMIC+0x2>
40007094:	7f ff ff 0d 	call  40006cc8 <__ajit_read_spi_master_register_via_vmap__>
40007098:	01 00 00 00 	nop 
4000709c:	82 10 00 08 	mov  %o0, %g1
400070a0:	82 08 60 ff 	and  %g1, 0xff, %g1
400070a4:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
400070a8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400070ac:	82 00 7f ff 	add  %g1, -1, %g1
400070b0:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400070b4:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400070b8:	85 38 60 1f 	sra  %g1, 0x1f, %g2
400070bc:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400070c0:	82 20 80 01 	sub  %g2, %g1, %g1
400070c4:	83 30 60 1f 	srl  %g1, 0x1f, %g1
400070c8:	84 08 60 ff 	and  %g1, 0xff, %g2
400070cc:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
400070d0:	82 08 80 01 	and  %g2, %g1, %g1
400070d4:	80 a0 60 00 	cmp  %g1, 0
400070d8:	12 bf ff ee 	bne  40007090 <__ajit_gpio_xfer__+0x78>
400070dc:	01 00 00 00 	nop 
400070e0:	90 10 20 00 	clr  %o0	! 0 <__DYNAMIC>
400070e4:	7f ff fe f9 	call  40006cc8 <__ajit_read_spi_master_register_via_vmap__>
400070e8:	01 00 00 00 	nop 
400070ec:	82 10 00 08 	mov  %o0, %g1
400070f0:	82 08 60 ff 	and  %g1, 0xff, %g1
400070f4:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
400070f8:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
400070fc:	b0 10 00 01 	mov  %g1, %i0
40007100:	81 e8 00 00 	restore 
40007104:	81 c3 e0 08 	retl 
40007108:	01 00 00 00 	nop 

4000710c <__ajit_read_gpio_32_via_vmap__>:
4000710c:	9d e3 bf 98 	save  %sp, -104, %sp
40007110:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
40007114:	82 10 60 04 	or  %g1, 4, %g1	! ffff3404 <ajit_global_sw_trap_handlers+0xbffdd194>
40007118:	c2 00 40 00 	ld  [ %g1 ], %g1
4000711c:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40007120:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40007124:	b0 10 00 01 	mov  %g1, %i0
40007128:	81 e8 00 00 	restore 
4000712c:	81 c3 e0 08 	retl 
40007130:	01 00 00 00 	nop 

40007134 <__ajit_write_gpio_32_via_vmap__>:
40007134:	9d e3 bf a0 	save  %sp, -96, %sp
40007138:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
4000713c:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
40007140:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
40007144:	c4 20 40 00 	st  %g2, [ %g1 ]
40007148:	81 e8 00 00 	restore 
4000714c:	81 c3 e0 08 	retl 
40007150:	01 00 00 00 	nop 

40007154 <__ajit_read_gpio_32_via_bypass__>:
40007154:	9d e3 bf 98 	save  %sp, -104, %sp
40007158:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
4000715c:	82 10 60 04 	or  %g1, 4, %g1	! ffff3404 <ajit_global_sw_trap_handlers+0xbffdd194>
40007160:	fa 80 44 00 	lda  [ %g1 ] #ASI_SCRATCHPAD, %i5
40007164:	fa 27 bf fc 	st  %i5, [ %fp + -4 ]
40007168:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4000716c:	b0 10 00 01 	mov  %g1, %i0
40007170:	81 e8 00 00 	restore 
40007174:	81 c3 e0 08 	retl 
40007178:	01 00 00 00 	nop 

4000717c <__ajit_write_gpio_32_via_bypass__>:
4000717c:	9d e3 bf a0 	save  %sp, -96, %sp
40007180:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40007184:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40007188:	05 3f ff cd 	sethi  %hi(0xffff3400), %g2
4000718c:	c2 a0 84 00 	sta  %g1, [ %g2 ] #ASI_SCRATCHPAD
40007190:	81 e8 00 00 	restore 
40007194:	81 c3 e0 08 	retl 
40007198:	01 00 00 00 	nop 

4000719c <__ajit_init_thread_performance_counters>:
4000719c:	9d e3 bf a0 	save  %sp, -96, %sp
400071a0:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
400071a4:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
400071a8:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
400071ac:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
400071b0:	c0 20 40 00 	clr  [ %g1 ]
400071b4:	c0 20 60 04 	clr  [ %g1 + 4 ]
400071b8:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
400071bc:	c0 20 60 08 	clr  [ %g1 + 8 ]
400071c0:	c0 20 60 0c 	clr  [ %g1 + 0xc ]
400071c4:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
400071c8:	c0 20 60 10 	clr  [ %g1 + 0x10 ]
400071cc:	c0 20 60 14 	clr  [ %g1 + 0x14 ]
400071d0:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
400071d4:	c0 20 60 18 	clr  [ %g1 + 0x18 ]
400071d8:	c0 20 60 1c 	clr  [ %g1 + 0x1c ]
400071dc:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
400071e0:	c0 20 60 20 	clr  [ %g1 + 0x20 ]
400071e4:	c0 20 60 24 	clr  [ %g1 + 0x24 ]
400071e8:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
400071ec:	c0 20 60 28 	clr  [ %g1 + 0x28 ]
400071f0:	c0 20 60 2c 	clr  [ %g1 + 0x2c ]
400071f4:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
400071f8:	c0 20 60 30 	clr  [ %g1 + 0x30 ]
400071fc:	c0 20 60 34 	clr  [ %g1 + 0x34 ]
40007200:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40007204:	c0 20 60 38 	clr  [ %g1 + 0x38 ]
40007208:	c0 20 60 3c 	clr  [ %g1 + 0x3c ]
4000720c:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40007210:	c0 20 60 40 	clr  [ %g1 + 0x40 ]
40007214:	c0 20 60 44 	clr  [ %g1 + 0x44 ]
40007218:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
4000721c:	c0 20 60 48 	clr  [ %g1 + 0x48 ]
40007220:	c0 20 60 4c 	clr  [ %g1 + 0x4c ]
40007224:	81 e8 00 00 	restore 
40007228:	81 c3 e0 08 	retl 
4000722c:	01 00 00 00 	nop 

40007230 <__ajit_sample_thread_performance_counters>:
40007230:	9d e3 bf 40 	save  %sp, -192, %sp
40007234:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40007238:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
4000723c:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
40007240:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40007244:	82 00 40 01 	add  %g1, %g1, %g1
40007248:	88 10 00 01 	mov  %g1, %g4
4000724c:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40007250:	82 01 00 01 	add  %g4, %g1, %g1
40007254:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40007258:	c8 07 bf fc 	ld  [ %fp + -4 ], %g4
4000725c:	03 00 3f ff 	sethi  %hi(0xfffc00), %g1
40007260:	82 10 63 40 	or  %g1, 0x340, %g1	! ffff40 <__DYNAMIC+0xffff40>
40007264:	82 01 00 01 	add  %g4, %g1, %g1
40007268:	83 28 60 08 	sll  %g1, 8, %g1
4000726c:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
40007270:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40007274:	c2 00 40 00 	ld  [ %g1 ], %g1
40007278:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
4000727c:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40007280:	82 00 60 04 	add  %g1, 4, %g1
40007284:	c2 00 40 00 	ld  [ %g1 ], %g1
40007288:	c2 27 bf f0 	st  %g1, [ %fp + -16 ]
4000728c:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40007290:	b4 10 20 00 	clr  %i2
40007294:	b6 10 00 01 	mov  %g1, %i3
40007298:	83 2e e0 00 	sll  %i3, 0, %g1
4000729c:	c2 27 bf a0 	st  %g1, [ %fp + -96 ]
400072a0:	84 10 20 00 	clr  %g2
400072a4:	c4 27 bf a4 	st  %g2, [ %fp + -92 ]
400072a8:	c2 07 bf f0 	ld  [ %fp + -16 ], %g1
400072ac:	b4 10 20 00 	clr  %i2
400072b0:	b6 10 00 01 	mov  %g1, %i3
400072b4:	c4 1f bf a0 	ldd  [ %fp + -96 ], %g2
400072b8:	b4 10 80 1a 	or  %g2, %i2, %i2
400072bc:	b6 10 c0 1b 	or  %g3, %i3, %i3
400072c0:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
400072c4:	f4 38 40 00 	std  %i2, [ %g1 ]
400072c8:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
400072cc:	82 00 60 08 	add  %g1, 8, %g1
400072d0:	c2 00 40 00 	ld  [ %g1 ], %g1
400072d4:	c2 27 bf ec 	st  %g1, [ %fp + -20 ]
400072d8:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
400072dc:	82 00 60 0c 	add  %g1, 0xc, %g1
400072e0:	c2 00 40 00 	ld  [ %g1 ], %g1
400072e4:	c2 27 bf e8 	st  %g1, [ %fp + -24 ]
400072e8:	c2 07 bf ec 	ld  [ %fp + -20 ], %g1
400072ec:	b4 10 20 00 	clr  %i2
400072f0:	b6 10 00 01 	mov  %g1, %i3
400072f4:	ad 2e e0 00 	sll  %i3, 0, %l6
400072f8:	ae 10 20 00 	clr  %l7
400072fc:	c2 07 bf e8 	ld  [ %fp + -24 ], %g1
40007300:	b4 10 20 00 	clr  %i2
40007304:	b6 10 00 01 	mov  %g1, %i3
40007308:	b4 15 80 1a 	or  %l6, %i2, %i2
4000730c:	b6 15 c0 1b 	or  %l7, %i3, %i3
40007310:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40007314:	f4 38 60 08 	std  %i2, [ %g1 + 8 ]
40007318:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4000731c:	82 00 60 10 	add  %g1, 0x10, %g1
40007320:	c2 00 40 00 	ld  [ %g1 ], %g1
40007324:	c2 27 bf e4 	st  %g1, [ %fp + -28 ]
40007328:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4000732c:	82 00 60 14 	add  %g1, 0x14, %g1
40007330:	c2 00 40 00 	ld  [ %g1 ], %g1
40007334:	c2 27 bf e0 	st  %g1, [ %fp + -32 ]
40007338:	c2 07 bf e4 	ld  [ %fp + -28 ], %g1
4000733c:	b4 10 20 00 	clr  %i2
40007340:	b6 10 00 01 	mov  %g1, %i3
40007344:	a9 2e e0 00 	sll  %i3, 0, %l4
40007348:	aa 10 20 00 	clr  %l5
4000734c:	c2 07 bf e0 	ld  [ %fp + -32 ], %g1
40007350:	b4 10 20 00 	clr  %i2
40007354:	b6 10 00 01 	mov  %g1, %i3
40007358:	b4 15 00 1a 	or  %l4, %i2, %i2
4000735c:	b6 15 40 1b 	or  %l5, %i3, %i3
40007360:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40007364:	f4 38 60 10 	std  %i2, [ %g1 + 0x10 ]
40007368:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4000736c:	82 00 60 18 	add  %g1, 0x18, %g1
40007370:	c2 00 40 00 	ld  [ %g1 ], %g1
40007374:	c2 27 bf dc 	st  %g1, [ %fp + -36 ]
40007378:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4000737c:	82 00 60 1c 	add  %g1, 0x1c, %g1
40007380:	c2 00 40 00 	ld  [ %g1 ], %g1
40007384:	c2 27 bf d8 	st  %g1, [ %fp + -40 ]
40007388:	c2 07 bf dc 	ld  [ %fp + -36 ], %g1
4000738c:	b4 10 20 00 	clr  %i2
40007390:	b6 10 00 01 	mov  %g1, %i3
40007394:	a5 2e e0 00 	sll  %i3, 0, %l2
40007398:	a6 10 20 00 	clr  %l3
4000739c:	c2 07 bf d8 	ld  [ %fp + -40 ], %g1
400073a0:	b4 10 20 00 	clr  %i2
400073a4:	b6 10 00 01 	mov  %g1, %i3
400073a8:	b4 14 80 1a 	or  %l2, %i2, %i2
400073ac:	b6 14 c0 1b 	or  %l3, %i3, %i3
400073b0:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
400073b4:	f4 38 60 18 	std  %i2, [ %g1 + 0x18 ]
400073b8:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
400073bc:	82 00 60 20 	add  %g1, 0x20, %g1
400073c0:	c2 00 40 00 	ld  [ %g1 ], %g1
400073c4:	c2 27 bf d4 	st  %g1, [ %fp + -44 ]
400073c8:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
400073cc:	82 00 60 24 	add  %g1, 0x24, %g1
400073d0:	c2 00 40 00 	ld  [ %g1 ], %g1
400073d4:	c2 27 bf d0 	st  %g1, [ %fp + -48 ]
400073d8:	c2 07 bf d4 	ld  [ %fp + -44 ], %g1
400073dc:	b4 10 20 00 	clr  %i2
400073e0:	b6 10 00 01 	mov  %g1, %i3
400073e4:	a1 2e e0 00 	sll  %i3, 0, %l0
400073e8:	a2 10 20 00 	clr  %l1
400073ec:	c2 07 bf d0 	ld  [ %fp + -48 ], %g1
400073f0:	b4 10 20 00 	clr  %i2
400073f4:	b6 10 00 01 	mov  %g1, %i3
400073f8:	b4 14 00 1a 	or  %l0, %i2, %i2
400073fc:	b6 14 40 1b 	or  %l1, %i3, %i3
40007400:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40007404:	f4 38 60 20 	std  %i2, [ %g1 + 0x20 ]
40007408:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4000740c:	82 00 60 28 	add  %g1, 0x28, %g1
40007410:	c2 00 40 00 	ld  [ %g1 ], %g1
40007414:	c2 27 bf cc 	st  %g1, [ %fp + -52 ]
40007418:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4000741c:	82 00 60 2c 	add  %g1, 0x2c, %g1
40007420:	c2 00 40 00 	ld  [ %g1 ], %g1
40007424:	c2 27 bf c8 	st  %g1, [ %fp + -56 ]
40007428:	c2 07 bf cc 	ld  [ %fp + -52 ], %g1
4000742c:	b4 10 20 00 	clr  %i2
40007430:	b6 10 00 01 	mov  %g1, %i3
40007434:	91 2e e0 00 	sll  %i3, 0, %o0
40007438:	92 10 20 00 	clr  %o1
4000743c:	c2 07 bf c8 	ld  [ %fp + -56 ], %g1
40007440:	b4 10 20 00 	clr  %i2
40007444:	b6 10 00 01 	mov  %g1, %i3
40007448:	b4 12 00 1a 	or  %o0, %i2, %i2
4000744c:	b6 12 40 1b 	or  %o1, %i3, %i3
40007450:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40007454:	f4 38 60 28 	std  %i2, [ %g1 + 0x28 ]
40007458:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4000745c:	82 00 60 30 	add  %g1, 0x30, %g1
40007460:	c2 00 40 00 	ld  [ %g1 ], %g1
40007464:	c2 27 bf c4 	st  %g1, [ %fp + -60 ]
40007468:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4000746c:	82 00 60 34 	add  %g1, 0x34, %g1
40007470:	c2 00 40 00 	ld  [ %g1 ], %g1
40007474:	c2 27 bf c0 	st  %g1, [ %fp + -64 ]
40007478:	c2 07 bf c4 	ld  [ %fp + -60 ], %g1
4000747c:	b4 10 20 00 	clr  %i2
40007480:	b6 10 00 01 	mov  %g1, %i3
40007484:	95 2e e0 00 	sll  %i3, 0, %o2
40007488:	96 10 20 00 	clr  %o3
4000748c:	c2 07 bf c0 	ld  [ %fp + -64 ], %g1
40007490:	b4 10 20 00 	clr  %i2
40007494:	b6 10 00 01 	mov  %g1, %i3
40007498:	b4 12 80 1a 	or  %o2, %i2, %i2
4000749c:	b6 12 c0 1b 	or  %o3, %i3, %i3
400074a0:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
400074a4:	f4 38 60 30 	std  %i2, [ %g1 + 0x30 ]
400074a8:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
400074ac:	82 00 60 38 	add  %g1, 0x38, %g1
400074b0:	c2 00 40 00 	ld  [ %g1 ], %g1
400074b4:	c2 27 bf bc 	st  %g1, [ %fp + -68 ]
400074b8:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
400074bc:	82 00 60 3c 	add  %g1, 0x3c, %g1
400074c0:	c2 00 40 00 	ld  [ %g1 ], %g1
400074c4:	c2 27 bf b8 	st  %g1, [ %fp + -72 ]
400074c8:	c2 07 bf bc 	ld  [ %fp + -68 ], %g1
400074cc:	b4 10 20 00 	clr  %i2
400074d0:	b6 10 00 01 	mov  %g1, %i3
400074d4:	99 2e e0 00 	sll  %i3, 0, %o4
400074d8:	9a 10 20 00 	clr  %o5
400074dc:	c2 07 bf b8 	ld  [ %fp + -72 ], %g1
400074e0:	b4 10 20 00 	clr  %i2
400074e4:	b6 10 00 01 	mov  %g1, %i3
400074e8:	b4 13 00 1a 	or  %o4, %i2, %i2
400074ec:	b6 13 40 1b 	or  %o5, %i3, %i3
400074f0:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
400074f4:	f4 38 60 38 	std  %i2, [ %g1 + 0x38 ]
400074f8:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
400074fc:	82 00 60 40 	add  %g1, 0x40, %g1
40007500:	c2 00 40 00 	ld  [ %g1 ], %g1
40007504:	c2 27 bf b4 	st  %g1, [ %fp + -76 ]
40007508:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4000750c:	82 00 60 44 	add  %g1, 0x44, %g1
40007510:	c2 00 40 00 	ld  [ %g1 ], %g1
40007514:	c2 27 bf b0 	st  %g1, [ %fp + -80 ]
40007518:	c2 07 bf b4 	ld  [ %fp + -76 ], %g1
4000751c:	b4 10 20 00 	clr  %i2
40007520:	b6 10 00 01 	mov  %g1, %i3
40007524:	b9 2e e0 00 	sll  %i3, 0, %i4
40007528:	ba 10 20 00 	clr  %i5
4000752c:	c2 07 bf b0 	ld  [ %fp + -80 ], %g1
40007530:	b4 10 20 00 	clr  %i2
40007534:	b6 10 00 01 	mov  %g1, %i3
40007538:	b8 17 00 1a 	or  %i4, %i2, %i4
4000753c:	ba 17 40 1b 	or  %i5, %i3, %i5
40007540:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40007544:	f8 38 60 40 	std  %i4, [ %g1 + 0x40 ]
40007548:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4000754c:	82 00 60 48 	add  %g1, 0x48, %g1
40007550:	c2 00 40 00 	ld  [ %g1 ], %g1
40007554:	c2 27 bf ac 	st  %g1, [ %fp + -84 ]
40007558:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4000755c:	82 00 60 4c 	add  %g1, 0x4c, %g1
40007560:	c2 00 40 00 	ld  [ %g1 ], %g1
40007564:	c2 27 bf a8 	st  %g1, [ %fp + -88 ]
40007568:	c2 07 bf ac 	ld  [ %fp + -84 ], %g1
4000756c:	b8 10 20 00 	clr  %i4
40007570:	ba 10 00 01 	mov  %g1, %i5
40007574:	85 2f 60 00 	sll  %i5, 0, %g2
40007578:	86 10 20 00 	clr  %g3
4000757c:	c2 07 bf a8 	ld  [ %fp + -88 ], %g1
40007580:	b8 10 20 00 	clr  %i4
40007584:	ba 10 00 01 	mov  %g1, %i5
40007588:	84 10 80 1c 	or  %g2, %i4, %g2
4000758c:	86 10 c0 1d 	or  %g3, %i5, %g3
40007590:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40007594:	c4 38 60 48 	std  %g2, [ %g1 + 0x48 ]
40007598:	81 e8 00 00 	restore 
4000759c:	81 c3 e0 08 	retl 
400075a0:	01 00 00 00 	nop 

400075a4 <__ajit_ta_0__>:
400075a4:	9d e3 bf a0 	save  %sp, -96, %sp
400075a8:	91 d0 20 00 	ta  0
400075ac:	01 00 00 00 	nop 
400075b0:	01 00 00 00 	nop 
400075b4:	81 e8 00 00 	restore 
400075b8:	81 c3 e0 08 	retl 
400075bc:	01 00 00 00 	nop 

400075c0 <__ajit_fsqrtd__>:
400075c0:	9d e3 bf a0 	save  %sp, -96, %sp
400075c4:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
400075c8:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
400075cc:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400075d0:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
400075d4:	c1 18 40 00 	ldd  [ %g1 ], %f0
400075d8:	85 a0 05 40 	fsqrtd  %f0, %f2
400075dc:	c5 38 80 00 	std  %f2, [ %g2 ]
400075e0:	81 e8 00 00 	restore 
400075e4:	81 c3 e0 08 	retl 
400075e8:	01 00 00 00 	nop 

400075ec <__ajit_fsqrts__>:
400075ec:	9d e3 bf a0 	save  %sp, -96, %sp
400075f0:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
400075f4:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
400075f8:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400075fc:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
40007600:	c1 00 40 00 	ld  [ %g1 ], %f0
40007604:	83 a0 05 20 	fsqrts  %f0, %f1
40007608:	c3 20 80 00 	st  %f1, [ %g2 ]
4000760c:	81 e8 00 00 	restore 
40007610:	81 c3 e0 08 	retl 
40007614:	01 00 00 00 	nop 

40007618 <__ajit_fitod__>:
40007618:	9d e3 bf a0 	save  %sp, -96, %sp
4000761c:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40007620:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40007624:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40007628:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
4000762c:	c1 00 40 00 	ld  [ %g1 ], %f0
40007630:	85 a0 19 00 	fitod  %f0, %f2
40007634:	c5 38 80 00 	std  %f2, [ %g2 ]
40007638:	81 e8 00 00 	restore 
4000763c:	81 c3 e0 08 	retl 
40007640:	01 00 00 00 	nop 

40007644 <__ajit_fitos__>:
40007644:	9d e3 bf a0 	save  %sp, -96, %sp
40007648:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
4000764c:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40007650:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40007654:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
40007658:	c1 00 40 00 	ld  [ %g1 ], %f0
4000765c:	83 a0 18 80 	fitos  %f0, %f1
40007660:	c3 20 80 00 	st  %f1, [ %g2 ]
40007664:	81 e8 00 00 	restore 
40007668:	81 c3 e0 08 	retl 
4000766c:	01 00 00 00 	nop 

40007670 <__ajit_fdtoi__>:
40007670:	9d e3 bf a0 	save  %sp, -96, %sp
40007674:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40007678:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
4000767c:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40007680:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
40007684:	c1 18 40 00 	ldd  [ %g1 ], %f0
40007688:	85 a0 1a 40 	fdtoi  %f0, %f2
4000768c:	c5 20 80 00 	st  %f2, [ %g2 ]
40007690:	81 e8 00 00 	restore 
40007694:	81 c3 e0 08 	retl 
40007698:	01 00 00 00 	nop 

4000769c <__ajit_fstoi__>:
4000769c:	9d e3 bf a0 	save  %sp, -96, %sp
400076a0:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
400076a4:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
400076a8:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400076ac:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
400076b0:	c1 00 40 00 	ld  [ %g1 ], %f0
400076b4:	83 a0 1a 20 	fstoi  %f0, %f1
400076b8:	c3 20 80 00 	st  %f1, [ %g2 ]
400076bc:	81 e8 00 00 	restore 
400076c0:	81 c3 e0 08 	retl 
400076c4:	01 00 00 00 	nop 

400076c8 <cortos_init_locks>:
400076c8:	9d e3 bf 98 	save  %sp, -104, %sp
400076cc:	03 10 00 5c 	sethi  %hi(0x40017000), %g1
400076d0:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400076d4:	03 10 00 60 	sethi  %hi(0x40018000), %g1
400076d8:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
400076dc:	03 10 00 58 	sethi  %hi(0x40016000), %g1
400076e0:	82 10 60 70 	or  %g1, 0x70, %g1	! 40016070 <allocatedLocksNc>
400076e4:	84 10 20 01 	mov  1, %g2
400076e8:	c4 28 40 00 	stb  %g2, [ %g1 ]
400076ec:	03 10 00 58 	sethi  %hi(0x40016000), %g1
400076f0:	82 10 60 68 	or  %g1, 0x68, %g1	! 40016068 <cortos_reservedLockAddr>
400076f4:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
400076f8:	c4 20 40 00 	st  %g2, [ %g1 ]
400076fc:	81 e8 00 00 	restore 
40007700:	81 c3 e0 08 	retl 
40007704:	01 00 00 00 	nop 

40007708 <cortos_reserveLock>:
40007708:	9d e3 bf 90 	save  %sp, -112, %sp
4000770c:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40007710:	c0 27 bf fc 	clr  [ %fp + -4 ]
40007714:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40007718:	80 a0 60 00 	cmp  %g1, 0
4000771c:	02 80 00 06 	be  40007734 <cortos_reserveLock+0x2c>
40007720:	01 00 00 00 	nop 
40007724:	03 10 00 58 	sethi  %hi(0x40016000), %g1
40007728:	82 10 60 70 	or  %g1, 0x70, %g1	! 40016070 <allocatedLocksNc>
4000772c:	10 80 00 04 	b  4000773c <cortos_reserveLock+0x34>
40007730:	01 00 00 00 	nop 
40007734:	03 10 00 58 	sethi  %hi(0x40016000), %g1
40007738:	82 10 61 70 	or  %g1, 0x170, %g1	! 40016170 <allocatedLocks>
4000773c:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
40007740:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40007744:	80 a0 60 00 	cmp  %g1, 0
40007748:	02 80 00 07 	be  40007764 <cortos_reserveLock+0x5c>
4000774c:	01 00 00 00 	nop 
40007750:	03 10 00 55 	sethi  %hi(0x40015400), %g1
40007754:	82 10 63 c4 	or  %g1, 0x3c4, %g1	! 400157c4 <lockStartAddrNc>
40007758:	c2 00 40 00 	ld  [ %g1 ], %g1
4000775c:	10 80 00 05 	b  40007770 <cortos_reserveLock+0x68>
40007760:	01 00 00 00 	nop 
40007764:	03 10 00 55 	sethi  %hi(0x40015400), %g1
40007768:	82 10 63 c0 	or  %g1, 0x3c0, %g1	! 400157c0 <lockStartAddr>
4000776c:	c2 00 40 00 	ld  [ %g1 ], %g1
40007770:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
40007774:	03 10 00 58 	sethi  %hi(0x40016000), %g1
40007778:	82 10 60 68 	or  %g1, 0x68, %g1	! 40016068 <cortos_reservedLockAddr>
4000777c:	c2 00 40 00 	ld  [ %g1 ], %g1
40007780:	90 10 00 01 	mov  %g1, %o0
40007784:	7f ff e2 e6 	call  4000031c <cortos_lock_acquire_buzy>
40007788:	01 00 00 00 	nop 
4000778c:	10 80 00 15 	b  400077e0 <cortos_reserveLock+0xd8>
40007790:	01 00 00 00 	nop 
40007794:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40007798:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
4000779c:	82 00 80 01 	add  %g2, %g1, %g1
400077a0:	c2 08 40 00 	ldub  [ %g1 ], %g1
400077a4:	83 28 60 18 	sll  %g1, 0x18, %g1
400077a8:	83 38 60 18 	sra  %g1, 0x18, %g1
400077ac:	80 a0 60 00 	cmp  %g1, 0
400077b0:	12 80 00 09 	bne  400077d4 <cortos_reserveLock+0xcc>
400077b4:	01 00 00 00 	nop 
400077b8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400077bc:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
400077c0:	82 00 80 01 	add  %g2, %g1, %g1
400077c4:	84 10 20 01 	mov  1, %g2
400077c8:	c4 28 40 00 	stb  %g2, [ %g1 ]
400077cc:	10 80 00 09 	b  400077f0 <cortos_reserveLock+0xe8>
400077d0:	01 00 00 00 	nop 
400077d4:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400077d8:	82 00 60 01 	inc  %g1
400077dc:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400077e0:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400077e4:	80 a0 60 ff 	cmp  %g1, 0xff
400077e8:	04 bf ff eb 	ble  40007794 <cortos_reserveLock+0x8c>
400077ec:	01 00 00 00 	nop 
400077f0:	03 10 00 58 	sethi  %hi(0x40016000), %g1
400077f4:	82 10 60 68 	or  %g1, 0x68, %g1	! 40016068 <cortos_reservedLockAddr>
400077f8:	c2 00 40 00 	ld  [ %g1 ], %g1
400077fc:	90 10 00 01 	mov  %g1, %o0
40007800:	7f ff e2 e1 	call  40000384 <cortos_lock_release>
40007804:	01 00 00 00 	nop 
40007808:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4000780c:	c4 07 bf f4 	ld  [ %fp + -12 ], %g2
40007810:	82 00 80 01 	add  %g2, %g1, %g1
40007814:	b0 10 00 01 	mov  %g1, %i0
40007818:	81 e8 00 00 	restore 
4000781c:	81 c3 e0 08 	retl 
40007820:	01 00 00 00 	nop 

40007824 <cortos_freeLock>:
40007824:	9d e3 bf a0 	save  %sp, -96, %sp
40007828:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
4000782c:	03 10 00 55 	sethi  %hi(0x40015400), %g1
40007830:	82 10 63 c0 	or  %g1, 0x3c0, %g1	! 400157c0 <lockStartAddr>
40007834:	c2 00 40 00 	ld  [ %g1 ], %g1
40007838:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
4000783c:	80 a0 80 01 	cmp  %g2, %g1
40007840:	0a 80 00 20 	bcs  400078c0 <cortos_freeLock+0x9c>
40007844:	01 00 00 00 	nop 
40007848:	03 10 00 55 	sethi  %hi(0x40015400), %g1
4000784c:	82 10 63 c0 	or  %g1, 0x3c0, %g1	! 400157c0 <lockStartAddr>
40007850:	c2 00 40 00 	ld  [ %g1 ], %g1
40007854:	84 00 61 00 	add  %g1, 0x100, %g2
40007858:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
4000785c:	80 a0 80 01 	cmp  %g2, %g1
40007860:	08 80 00 18 	bleu  400078c0 <cortos_freeLock+0x9c>
40007864:	01 00 00 00 	nop 
40007868:	03 10 00 58 	sethi  %hi(0x40016000), %g1
4000786c:	82 10 60 68 	or  %g1, 0x68, %g1	! 40016068 <cortos_reservedLockAddr>
40007870:	c2 00 40 00 	ld  [ %g1 ], %g1
40007874:	90 10 00 01 	mov  %g1, %o0
40007878:	7f ff e2 a9 	call  4000031c <cortos_lock_acquire_buzy>
4000787c:	01 00 00 00 	nop 
40007880:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
40007884:	03 10 00 55 	sethi  %hi(0x40015400), %g1
40007888:	82 10 63 c0 	or  %g1, 0x3c0, %g1	! 400157c0 <lockStartAddr>
4000788c:	c2 00 40 00 	ld  [ %g1 ], %g1
40007890:	82 20 80 01 	sub  %g2, %g1, %g1
40007894:	05 10 00 58 	sethi  %hi(0x40016000), %g2
40007898:	84 10 a1 70 	or  %g2, 0x170, %g2	! 40016170 <allocatedLocks>
4000789c:	c0 28 80 01 	clrb  [ %g2 + %g1 ]
400078a0:	03 10 00 58 	sethi  %hi(0x40016000), %g1
400078a4:	82 10 60 68 	or  %g1, 0x68, %g1	! 40016068 <cortos_reservedLockAddr>
400078a8:	c2 00 40 00 	ld  [ %g1 ], %g1
400078ac:	90 10 00 01 	mov  %g1, %o0
400078b0:	7f ff e2 b5 	call  40000384 <cortos_lock_release>
400078b4:	01 00 00 00 	nop 
400078b8:	10 80 00 16 	b  40007910 <cortos_freeLock+0xec>
400078bc:	01 00 00 00 	nop 
400078c0:	03 10 00 58 	sethi  %hi(0x40016000), %g1
400078c4:	82 10 60 68 	or  %g1, 0x68, %g1	! 40016068 <cortos_reservedLockAddr>
400078c8:	c2 00 40 00 	ld  [ %g1 ], %g1
400078cc:	90 10 00 01 	mov  %g1, %o0
400078d0:	7f ff e2 93 	call  4000031c <cortos_lock_acquire_buzy>
400078d4:	01 00 00 00 	nop 
400078d8:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
400078dc:	03 10 00 55 	sethi  %hi(0x40015400), %g1
400078e0:	82 10 63 c4 	or  %g1, 0x3c4, %g1	! 400157c4 <lockStartAddrNc>
400078e4:	c2 00 40 00 	ld  [ %g1 ], %g1
400078e8:	82 20 80 01 	sub  %g2, %g1, %g1
400078ec:	05 10 00 58 	sethi  %hi(0x40016000), %g2
400078f0:	84 10 a0 70 	or  %g2, 0x70, %g2	! 40016070 <allocatedLocksNc>
400078f4:	c0 28 80 01 	clrb  [ %g2 + %g1 ]
400078f8:	03 10 00 58 	sethi  %hi(0x40016000), %g1
400078fc:	82 10 60 68 	or  %g1, 0x68, %g1	! 40016068 <cortos_reservedLockAddr>
40007900:	c2 00 40 00 	ld  [ %g1 ], %g1
40007904:	90 10 00 01 	mov  %g1, %o0
40007908:	7f ff e2 9f 	call  40000384 <cortos_lock_release>
4000790c:	01 00 00 00 	nop 
40007910:	81 e8 00 00 	restore 
40007914:	81 c3 e0 08 	retl 
40007918:	01 00 00 00 	nop 

4000791c <initChannel>:
4000791c:	9d e3 bf a0 	save  %sp, -96, %sp
40007920:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40007924:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40007928:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
4000792c:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
40007930:	c4 20 40 00 	st  %g2, [ %g1 ]
40007934:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40007938:	c0 20 60 04 	clr  [ %g1 + 4 ]
4000793c:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40007940:	c0 20 60 08 	clr  [ %g1 + 8 ]
40007944:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40007948:	c0 20 60 0c 	clr  [ %g1 + 0xc ]
4000794c:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40007950:	c0 20 60 10 	clr  [ %g1 + 0x10 ]
40007954:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40007958:	84 10 20 01 	mov  1, %g2
4000795c:	c4 20 60 14 	st  %g2, [ %g1 + 0x14 ]
40007960:	81 e8 00 00 	restore 
40007964:	81 c3 e0 08 	retl 
40007968:	01 00 00 00 	nop 

4000796c <scheduleChannelJob>:
4000796c:	9d e3 bf 90 	save  %sp, -112, %sp
40007970:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40007974:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40007978:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
4000797c:	82 10 20 01 	mov  1, %g1
40007980:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40007984:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40007988:	c2 00 60 14 	ld  [ %g1 + 0x14 ], %g1
4000798c:	80 a0 60 01 	cmp  %g1, 1
40007990:	12 80 00 22 	bne  40007a18 <scheduleChannelJob+0xac>
40007994:	01 00 00 00 	nop 
40007998:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
4000799c:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
400079a0:	84 00 60 01 	add  %g1, 1, %g2
400079a4:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400079a8:	c4 20 60 04 	st  %g2, [ %g1 + 4 ]
400079ac:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400079b0:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
400079b4:	c4 20 60 0c 	st  %g2, [ %g1 + 0xc ]
400079b8:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400079bc:	c4 07 a0 4c 	ld  [ %fp + 0x4c ], %g2
400079c0:	c4 20 60 10 	st  %g2, [ %g1 + 0x10 ]
400079c4:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400079c8:	84 10 20 02 	mov  2, %g2
400079cc:	c4 20 60 14 	st  %g2, [ %g1 + 0x14 ]
400079d0:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400079d4:	c2 00 40 00 	ld  [ %g1 ], %g1
400079d8:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
400079dc:	c4 00 a0 14 	ld  [ %g2 + 0x14 ], %g2
400079e0:	c4 23 a0 5c 	st  %g2, [ %sp + 0x5c ]
400079e4:	05 10 00 55 	sethi  %hi(0x40015400), %g2
400079e8:	90 10 a1 00 	or  %g2, 0x100, %o0	! 40015500 <powers_of_10+0x188>
400079ec:	05 10 00 55 	sethi  %hi(0x40015400), %g2
400079f0:	92 10 a1 08 	or  %g2, 0x108, %o1	! 40015508 <powers_of_10+0x190>
400079f4:	05 10 00 55 	sethi  %hi(0x40015400), %g2
400079f8:	94 10 a1 c0 	or  %g2, 0x1c0, %o2	! 400155c0 <__func__.2530>
400079fc:	96 10 20 21 	mov  0x21, %o3
40007a00:	05 10 00 55 	sethi  %hi(0x40015400), %g2
40007a04:	98 10 a1 60 	or  %g2, 0x160, %o4	! 40015560 <powers_of_10+0x1e8>
40007a08:	9a 10 00 01 	mov  %g1, %o5
40007a0c:	40 00 03 af 	call  400088c8 <__cortos_log_printf>
40007a10:	01 00 00 00 	nop 
40007a14:	c0 27 bf fc 	clr  [ %fp + -4 ]
40007a18:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40007a1c:	b0 10 00 01 	mov  %g1, %i0
40007a20:	81 e8 00 00 	restore 
40007a24:	81 c3 e0 08 	retl 
40007a28:	01 00 00 00 	nop 

40007a2c <setChannelResponse>:
40007a2c:	9d e3 bf 90 	save  %sp, -112, %sp
40007a30:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40007a34:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40007a38:	82 10 20 01 	mov  1, %g1
40007a3c:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40007a40:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40007a44:	c2 00 60 14 	ld  [ %g1 + 0x14 ], %g1
40007a48:	80 a0 60 03 	cmp  %g1, 3
40007a4c:	12 80 00 1f 	bne  40007ac8 <setChannelResponse+0x9c>
40007a50:	01 00 00 00 	nop 
40007a54:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40007a58:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
40007a5c:	c4 20 60 10 	st  %g2, [ %g1 + 0x10 ]
40007a60:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40007a64:	c2 00 60 08 	ld  [ %g1 + 8 ], %g1
40007a68:	84 00 60 01 	add  %g1, 1, %g2
40007a6c:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40007a70:	c4 20 60 08 	st  %g2, [ %g1 + 8 ]
40007a74:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40007a78:	84 10 20 04 	mov  4, %g2
40007a7c:	c4 20 60 14 	st  %g2, [ %g1 + 0x14 ]
40007a80:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40007a84:	c2 00 40 00 	ld  [ %g1 ], %g1
40007a88:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
40007a8c:	c4 00 a0 14 	ld  [ %g2 + 0x14 ], %g2
40007a90:	c4 23 a0 5c 	st  %g2, [ %sp + 0x5c ]
40007a94:	05 10 00 55 	sethi  %hi(0x40015400), %g2
40007a98:	90 10 a1 00 	or  %g2, 0x100, %o0	! 40015500 <powers_of_10+0x188>
40007a9c:	05 10 00 55 	sethi  %hi(0x40015400), %g2
40007aa0:	92 10 a1 08 	or  %g2, 0x108, %o1	! 40015508 <powers_of_10+0x190>
40007aa4:	05 10 00 55 	sethi  %hi(0x40015400), %g2
40007aa8:	94 10 a1 a8 	or  %g2, 0x1a8, %o2	! 400155a8 <__func__.2536>
40007aac:	96 10 20 32 	mov  0x32, %o3
40007ab0:	05 10 00 55 	sethi  %hi(0x40015400), %g2
40007ab4:	98 10 a1 60 	or  %g2, 0x160, %o4	! 40015560 <powers_of_10+0x1e8>
40007ab8:	9a 10 00 01 	mov  %g1, %o5
40007abc:	40 00 03 83 	call  400088c8 <__cortos_log_printf>
40007ac0:	01 00 00 00 	nop 
40007ac4:	c0 27 bf fc 	clr  [ %fp + -4 ]
40007ac8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40007acc:	b0 10 00 01 	mov  %g1, %i0
40007ad0:	81 e8 00 00 	restore 
40007ad4:	81 c3 e0 08 	retl 
40007ad8:	01 00 00 00 	nop 

40007adc <getChannelResponse>:
40007adc:	9d e3 bf 90 	save  %sp, -112, %sp
40007ae0:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40007ae4:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40007ae8:	82 10 20 01 	mov  1, %g1
40007aec:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40007af0:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40007af4:	c2 00 60 14 	ld  [ %g1 + 0x14 ], %g1
40007af8:	80 a0 60 04 	cmp  %g1, 4
40007afc:	12 80 00 1f 	bne  40007b78 <getChannelResponse+0x9c>
40007b00:	01 00 00 00 	nop 
40007b04:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40007b08:	c4 00 60 10 	ld  [ %g1 + 0x10 ], %g2
40007b0c:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40007b10:	c4 20 40 00 	st  %g2, [ %g1 ]
40007b14:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40007b18:	c0 20 60 0c 	clr  [ %g1 + 0xc ]
40007b1c:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40007b20:	c0 20 60 10 	clr  [ %g1 + 0x10 ]
40007b24:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40007b28:	84 10 20 01 	mov  1, %g2
40007b2c:	c4 20 60 14 	st  %g2, [ %g1 + 0x14 ]
40007b30:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40007b34:	c2 00 40 00 	ld  [ %g1 ], %g1
40007b38:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
40007b3c:	c4 00 a0 14 	ld  [ %g2 + 0x14 ], %g2
40007b40:	c4 23 a0 5c 	st  %g2, [ %sp + 0x5c ]
40007b44:	05 10 00 55 	sethi  %hi(0x40015400), %g2
40007b48:	90 10 a1 00 	or  %g2, 0x100, %o0	! 40015500 <powers_of_10+0x188>
40007b4c:	05 10 00 55 	sethi  %hi(0x40015400), %g2
40007b50:	92 10 a1 08 	or  %g2, 0x108, %o1	! 40015508 <powers_of_10+0x190>
40007b54:	05 10 00 55 	sethi  %hi(0x40015400), %g2
40007b58:	94 10 a1 90 	or  %g2, 0x190, %o2	! 40015590 <__func__.2542>
40007b5c:	96 10 20 46 	mov  0x46, %o3
40007b60:	05 10 00 55 	sethi  %hi(0x40015400), %g2
40007b64:	98 10 a1 60 	or  %g2, 0x160, %o4	! 40015560 <powers_of_10+0x1e8>
40007b68:	9a 10 00 01 	mov  %g1, %o5
40007b6c:	40 00 03 57 	call  400088c8 <__cortos_log_printf>
40007b70:	01 00 00 00 	nop 
40007b74:	c0 27 bf fc 	clr  [ %fp + -4 ]
40007b78:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40007b7c:	b0 10 00 01 	mov  %g1, %i0
40007b80:	81 e8 00 00 	restore 
40007b84:	81 c3 e0 08 	retl 
40007b88:	01 00 00 00 	nop 

40007b8c <getChannelJob>:
40007b8c:	9d e3 bf 90 	save  %sp, -112, %sp
40007b90:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40007b94:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40007b98:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
40007b9c:	82 10 20 01 	mov  1, %g1
40007ba0:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40007ba4:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40007ba8:	c2 00 60 14 	ld  [ %g1 + 0x14 ], %g1
40007bac:	80 a0 60 02 	cmp  %g1, 2
40007bb0:	12 80 00 1f 	bne  40007c2c <getChannelJob+0xa0>
40007bb4:	01 00 00 00 	nop 
40007bb8:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40007bbc:	c4 00 60 0c 	ld  [ %g1 + 0xc ], %g2
40007bc0:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40007bc4:	c4 20 40 00 	st  %g2, [ %g1 ]
40007bc8:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40007bcc:	c4 00 60 10 	ld  [ %g1 + 0x10 ], %g2
40007bd0:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40007bd4:	c4 20 40 00 	st  %g2, [ %g1 ]
40007bd8:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40007bdc:	84 10 20 03 	mov  3, %g2
40007be0:	c4 20 60 14 	st  %g2, [ %g1 + 0x14 ]
40007be4:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40007be8:	c2 00 40 00 	ld  [ %g1 ], %g1
40007bec:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
40007bf0:	c4 00 a0 14 	ld  [ %g2 + 0x14 ], %g2
40007bf4:	c4 23 a0 5c 	st  %g2, [ %sp + 0x5c ]
40007bf8:	05 10 00 55 	sethi  %hi(0x40015400), %g2
40007bfc:	90 10 a1 00 	or  %g2, 0x100, %o0	! 40015500 <powers_of_10+0x188>
40007c00:	05 10 00 55 	sethi  %hi(0x40015400), %g2
40007c04:	92 10 a1 08 	or  %g2, 0x108, %o1	! 40015508 <powers_of_10+0x190>
40007c08:	05 10 00 55 	sethi  %hi(0x40015400), %g2
40007c0c:	94 10 a1 80 	or  %g2, 0x180, %o2	! 40015580 <__func__.2549>
40007c10:	96 10 20 57 	mov  0x57, %o3
40007c14:	05 10 00 55 	sethi  %hi(0x40015400), %g2
40007c18:	98 10 a1 60 	or  %g2, 0x160, %o4	! 40015560 <powers_of_10+0x1e8>
40007c1c:	9a 10 00 01 	mov  %g1, %o5
40007c20:	40 00 03 2a 	call  400088c8 <__cortos_log_printf>
40007c24:	01 00 00 00 	nop 
40007c28:	c0 27 bf fc 	clr  [ %fp + -4 ]
40007c2c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40007c30:	b0 10 00 01 	mov  %g1, %i0
40007c34:	81 e8 00 00 	restore 
40007c38:	81 c3 e0 08 	retl 
40007c3c:	01 00 00 00 	nop 

40007c40 <ajit_initialize_sw_trap_handlers_to_null>:
40007c40:	9d e3 bf 98 	save  %sp, -104, %sp
40007c44:	c0 27 bf fc 	clr  [ %fp + -4 ]
40007c48:	10 80 00 0a 	b  40007c70 <ajit_initialize_sw_trap_handlers_to_null+0x30>
40007c4c:	01 00 00 00 	nop 
40007c50:	03 10 00 58 	sethi  %hi(0x40016000), %g1
40007c54:	84 10 62 70 	or  %g1, 0x270, %g2	! 40016270 <ajit_global_sw_trap_handlers>
40007c58:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40007c5c:	83 28 60 02 	sll  %g1, 2, %g1
40007c60:	c0 20 80 01 	clr  [ %g2 + %g1 ]
40007c64:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40007c68:	82 00 60 01 	inc  %g1
40007c6c:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40007c70:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40007c74:	80 a0 60 10 	cmp  %g1, 0x10
40007c78:	04 bf ff f6 	ble  40007c50 <ajit_initialize_sw_trap_handlers_to_null+0x10>
40007c7c:	01 00 00 00 	nop 
40007c80:	81 e8 00 00 	restore 
40007c84:	81 c3 e0 08 	retl 
40007c88:	01 00 00 00 	nop 

40007c8c <ajit_set_sw_trap_handler>:
40007c8c:	9d e3 bf a0 	save  %sp, -96, %sp
40007c90:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40007c94:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40007c98:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40007c9c:	80 a0 60 10 	cmp  %g1, 0x10
40007ca0:	18 80 00 08 	bgu  40007cc0 <ajit_set_sw_trap_handler+0x34>
40007ca4:	01 00 00 00 	nop 
40007ca8:	03 10 00 58 	sethi  %hi(0x40016000), %g1
40007cac:	84 10 62 70 	or  %g1, 0x270, %g2	! 40016270 <ajit_global_sw_trap_handlers>
40007cb0:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40007cb4:	83 28 60 02 	sll  %g1, 2, %g1
40007cb8:	c6 07 a0 48 	ld  [ %fp + 0x48 ], %g3
40007cbc:	c6 20 80 01 	st  %g3, [ %g2 + %g1 ]
40007cc0:	81 e8 00 00 	restore 
40007cc4:	81 c3 e0 08 	retl 
40007cc8:	01 00 00 00 	nop 

40007ccc <ajit_generic_sw_trap_handler>:
40007ccc:	9d e3 bf 90 	save  %sp, -112, %sp
40007cd0:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40007cd4:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40007cd8:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
40007cdc:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
40007ce0:	c0 27 bf fc 	clr  [ %fp + -4 ]
40007ce4:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40007ce8:	83 30 60 04 	srl  %g1, 4, %g1
40007cec:	82 08 60 ff 	and  %g1, 0xff, %g1
40007cf0:	82 00 7f 80 	add  %g1, -128, %g1
40007cf4:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
40007cf8:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40007cfc:	80 a0 60 10 	cmp  %g1, 0x10
40007d00:	18 80 00 18 	bgu  40007d60 <ajit_generic_sw_trap_handler+0x94>
40007d04:	01 00 00 00 	nop 
40007d08:	03 10 00 58 	sethi  %hi(0x40016000), %g1
40007d0c:	84 10 62 70 	or  %g1, 0x270, %g2	! 40016270 <ajit_global_sw_trap_handlers>
40007d10:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40007d14:	83 28 60 02 	sll  %g1, 2, %g1
40007d18:	c2 00 80 01 	ld  [ %g2 + %g1 ], %g1
40007d1c:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
40007d20:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40007d24:	80 a0 60 00 	cmp  %g1, 0
40007d28:	02 80 00 0a 	be  40007d50 <ajit_generic_sw_trap_handler+0x84>
40007d2c:	01 00 00 00 	nop 
40007d30:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40007d34:	d0 07 a0 48 	ld  [ %fp + 0x48 ], %o0
40007d38:	d2 07 a0 4c 	ld  [ %fp + 0x4c ], %o1
40007d3c:	d4 07 a0 50 	ld  [ %fp + 0x50 ], %o2
40007d40:	9f c0 40 00 	call  %g1
40007d44:	01 00 00 00 	nop 
40007d48:	10 80 00 08 	b  40007d68 <ajit_generic_sw_trap_handler+0x9c>
40007d4c:	01 00 00 00 	nop 
40007d50:	82 10 20 01 	mov  1, %g1	! 1 <__DYNAMIC+0x1>
40007d54:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40007d58:	10 80 00 04 	b  40007d68 <ajit_generic_sw_trap_handler+0x9c>
40007d5c:	01 00 00 00 	nop 
40007d60:	82 10 20 01 	mov  1, %g1	! 1 <__DYNAMIC+0x1>
40007d64:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40007d68:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40007d6c:	80 a0 60 00 	cmp  %g1, 0
40007d70:	02 80 00 03 	be  40007d7c <ajit_generic_sw_trap_handler+0xb0>
40007d74:	01 00 00 00 	nop 
40007d78:	91 d0 20 00 	ta  0
40007d7c:	81 e8 00 00 	restore 
40007d80:	81 c3 e0 08 	retl 
40007d84:	01 00 00 00 	nop 

40007d88 <bit_reverse>:
40007d88:	9d e3 bf 98 	save  %sp, -104, %sp
40007d8c:	84 10 00 18 	mov  %i0, %g2
40007d90:	82 10 00 19 	mov  %i1, %g1
40007d94:	c4 37 a0 44 	sth  %g2, [ %fp + 0x44 ]
40007d98:	c2 37 a0 48 	sth  %g1, [ %fp + 0x48 ]
40007d9c:	c0 37 bf fe 	clrh  [ %fp + -2 ]
40007da0:	c0 37 bf fc 	clrh  [ %fp + -4 ]
40007da4:	10 80 00 1e 	b  40007e1c <bit_reverse+0x94>
40007da8:	01 00 00 00 	nop 
40007dac:	c2 17 a0 44 	lduh  [ %fp + 0x44 ], %g1
40007db0:	83 28 60 10 	sll  %g1, 0x10, %g1
40007db4:	85 30 60 10 	srl  %g1, 0x10, %g2
40007db8:	c2 17 bf fc 	lduh  [ %fp + -4 ], %g1
40007dbc:	83 28 60 10 	sll  %g1, 0x10, %g1
40007dc0:	83 30 60 10 	srl  %g1, 0x10, %g1
40007dc4:	83 38 80 01 	sra  %g2, %g1, %g1
40007dc8:	82 08 60 01 	and  %g1, 1, %g1
40007dcc:	80 a0 60 00 	cmp  %g1, 0
40007dd0:	02 80 00 10 	be  40007e10 <bit_reverse+0x88>
40007dd4:	01 00 00 00 	nop 
40007dd8:	c2 17 a0 48 	lduh  [ %fp + 0x48 ], %g1
40007ddc:	83 28 60 10 	sll  %g1, 0x10, %g1
40007de0:	83 30 60 10 	srl  %g1, 0x10, %g1
40007de4:	84 00 7f ff 	add  %g1, -1, %g2
40007de8:	c2 17 bf fc 	lduh  [ %fp + -4 ], %g1
40007dec:	83 28 60 10 	sll  %g1, 0x10, %g1
40007df0:	83 30 60 10 	srl  %g1, 0x10, %g1
40007df4:	82 20 80 01 	sub  %g2, %g1, %g1
40007df8:	84 10 20 01 	mov  1, %g2
40007dfc:	83 28 80 01 	sll  %g2, %g1, %g1
40007e00:	84 10 00 01 	mov  %g1, %g2
40007e04:	c2 17 bf fe 	lduh  [ %fp + -2 ], %g1
40007e08:	82 10 80 01 	or  %g2, %g1, %g1
40007e0c:	c2 37 bf fe 	sth  %g1, [ %fp + -2 ]
40007e10:	c2 17 bf fc 	lduh  [ %fp + -4 ], %g1
40007e14:	82 00 60 01 	inc  %g1
40007e18:	c2 37 bf fc 	sth  %g1, [ %fp + -4 ]
40007e1c:	c2 17 bf fc 	lduh  [ %fp + -4 ], %g1
40007e20:	83 28 60 10 	sll  %g1, 0x10, %g1
40007e24:	85 30 60 10 	srl  %g1, 0x10, %g2
40007e28:	c2 17 a0 48 	lduh  [ %fp + 0x48 ], %g1
40007e2c:	83 28 60 10 	sll  %g1, 0x10, %g1
40007e30:	83 30 60 10 	srl  %g1, 0x10, %g1
40007e34:	80 a0 80 01 	cmp  %g2, %g1
40007e38:	0a bf ff dd 	bcs  40007dac <bit_reverse+0x24>
40007e3c:	01 00 00 00 	nop 
40007e40:	c2 17 bf fe 	lduh  [ %fp + -2 ], %g1
40007e44:	83 28 60 10 	sll  %g1, 0x10, %g1
40007e48:	83 30 60 10 	srl  %g1, 0x10, %g1
40007e4c:	b0 10 00 01 	mov  %g1, %i0
40007e50:	81 e8 00 00 	restore 
40007e54:	81 c3 e0 08 	retl 
40007e58:	01 00 00 00 	nop 

40007e5c <barret_reduction>:
40007e5c:	9d e3 bf 80 	save  %sp, -128, %sp
40007e60:	82 10 00 18 	mov  %i0, %g1
40007e64:	c2 37 a0 44 	sth  %g1, [ %fp + 0x44 ]
40007e68:	c0 37 bf fc 	clrh  [ %fp + -4 ]
40007e6c:	03 00 00 04 	sethi  %hi(0x1000), %g1
40007e70:	82 10 63 af 	or  %g1, 0x3af, %g1	! 13af <__DYNAMIC+0x13af>
40007e74:	c2 37 bf fa 	sth  %g1, [ %fp + -6 ]
40007e78:	c2 17 bf fa 	lduh  [ %fp + -6 ], %g1
40007e7c:	83 28 60 10 	sll  %g1, 0x10, %g1
40007e80:	83 30 60 10 	srl  %g1, 0x10, %g1
40007e84:	b4 10 20 00 	clr  %i2
40007e88:	b6 10 00 01 	mov  %g1, %i3
40007e8c:	c2 17 a0 44 	lduh  [ %fp + 0x44 ], %g1
40007e90:	83 28 60 10 	sll  %g1, 0x10, %g1
40007e94:	83 30 60 10 	srl  %g1, 0x10, %g1
40007e98:	b8 10 20 00 	clr  %i4
40007e9c:	ba 10 00 01 	mov  %g1, %i5
40007ea0:	88 5e 80 1d 	smul  %i2, %i5, %g4
40007ea4:	82 5f 00 1b 	smul  %i4, %i3, %g1
40007ea8:	82 01 00 01 	add  %g4, %g1, %g1
40007eac:	ba 56 c0 1d 	umul  %i3, %i5, %i5
40007eb0:	b9 40 00 00 	rd  %y, %i4
40007eb4:	82 00 40 1c 	add  %g1, %i4, %g1
40007eb8:	b8 10 00 01 	mov  %g1, %i4
40007ebc:	f8 3f bf f0 	std  %i4, [ %fp + -16 ]
40007ec0:	f8 3f bf f0 	std  %i4, [ %fp + -16 ]
40007ec4:	c2 07 bf f0 	ld  [ %fp + -16 ], %g1
40007ec8:	83 28 60 08 	sll  %g1, 8, %g1
40007ecc:	c8 07 bf f4 	ld  [ %fp + -12 ], %g4
40007ed0:	87 31 20 18 	srl  %g4, 0x18, %g3
40007ed4:	86 10 40 03 	or  %g1, %g3, %g3
40007ed8:	c2 07 bf f0 	ld  [ %fp + -16 ], %g1
40007edc:	85 30 60 18 	srl  %g1, 0x18, %g2
40007ee0:	c6 37 bf ee 	sth  %g3, [ %fp + -18 ]
40007ee4:	c2 17 bf fc 	lduh  [ %fp + -4 ], %g1
40007ee8:	83 28 60 10 	sll  %g1, 0x10, %g1
40007eec:	83 30 60 10 	srl  %g1, 0x10, %g1
40007ef0:	b8 10 20 00 	clr  %i4
40007ef4:	ba 10 00 01 	mov  %g1, %i5
40007ef8:	c2 17 bf ee 	lduh  [ %fp + -18 ], %g1
40007efc:	83 28 60 10 	sll  %g1, 0x10, %g1
40007f00:	83 30 60 10 	srl  %g1, 0x10, %g1
40007f04:	84 10 20 00 	clr  %g2
40007f08:	86 10 00 01 	mov  %g1, %g3
40007f0c:	88 5f 00 03 	smul  %i4, %g3, %g4
40007f10:	82 58 80 1d 	smul  %g2, %i5, %g1
40007f14:	82 01 00 01 	add  %g4, %g1, %g1
40007f18:	86 57 40 03 	umul  %i5, %g3, %g3
40007f1c:	85 40 00 00 	rd  %y, %g2
40007f20:	82 00 40 02 	add  %g1, %g2, %g1
40007f24:	84 10 00 01 	mov  %g1, %g2
40007f28:	c4 3f bf e0 	std  %g2, [ %fp + -32 ]
40007f2c:	c4 3f bf e0 	std  %g2, [ %fp + -32 ]
40007f30:	c2 07 bf e4 	ld  [ %fp + -28 ], %g1
40007f34:	c4 17 a0 44 	lduh  [ %fp + 0x44 ], %g2
40007f38:	82 20 80 01 	sub  %g2, %g1, %g1
40007f3c:	c2 37 bf fe 	sth  %g1, [ %fp + -2 ]
40007f40:	c2 17 bf fe 	lduh  [ %fp + -2 ], %g1
40007f44:	83 28 60 10 	sll  %g1, 0x10, %g1
40007f48:	85 30 60 10 	srl  %g1, 0x10, %g2
40007f4c:	c2 17 bf fc 	lduh  [ %fp + -4 ], %g1
40007f50:	83 28 60 10 	sll  %g1, 0x10, %g1
40007f54:	83 30 60 10 	srl  %g1, 0x10, %g1
40007f58:	80 a0 80 01 	cmp  %g2, %g1
40007f5c:	08 80 00 06 	bleu  40007f74 <barret_reduction+0x118>
40007f60:	01 00 00 00 	nop 
40007f64:	c4 17 bf fe 	lduh  [ %fp + -2 ], %g2
40007f68:	c2 17 bf fc 	lduh  [ %fp + -4 ], %g1
40007f6c:	82 20 80 01 	sub  %g2, %g1, %g1
40007f70:	c2 37 bf fe 	sth  %g1, [ %fp + -2 ]
40007f74:	c2 17 bf fe 	lduh  [ %fp + -2 ], %g1
40007f78:	83 28 60 10 	sll  %g1, 0x10, %g1
40007f7c:	83 30 60 10 	srl  %g1, 0x10, %g1
40007f80:	b0 10 00 01 	mov  %g1, %i0
40007f84:	81 e8 00 00 	restore 
40007f88:	81 c3 e0 08 	retl 
40007f8c:	01 00 00 00 	nop 

40007f90 <addr_gen>:
40007f90:	9d e3 bf 98 	save  %sp, -104, %sp
40007f94:	88 10 00 18 	mov  %i0, %g4
40007f98:	86 10 00 19 	mov  %i1, %g3
40007f9c:	84 10 00 1a 	mov  %i2, %g2
40007fa0:	82 10 00 1b 	mov  %i3, %g1
40007fa4:	f8 27 a0 54 	st  %i4, [ %fp + 0x54 ]
40007fa8:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
40007fac:	c8 37 a0 44 	sth  %g4, [ %fp + 0x44 ]
40007fb0:	c6 37 a0 48 	sth  %g3, [ %fp + 0x48 ]
40007fb4:	c4 37 a0 4c 	sth  %g2, [ %fp + 0x4c ]
40007fb8:	c2 37 a0 50 	sth  %g1, [ %fp + 0x50 ]
40007fbc:	c2 17 a0 44 	lduh  [ %fp + 0x44 ], %g1
40007fc0:	83 28 60 10 	sll  %g1, 0x10, %g1
40007fc4:	85 30 60 10 	srl  %g1, 0x10, %g2
40007fc8:	c2 17 a0 4c 	lduh  [ %fp + 0x4c ], %g1
40007fcc:	83 28 60 10 	sll  %g1, 0x10, %g1
40007fd0:	83 30 60 10 	srl  %g1, 0x10, %g1
40007fd4:	86 00 7f ff 	add  %g1, -1, %g3
40007fd8:	c2 17 a0 48 	lduh  [ %fp + 0x48 ], %g1
40007fdc:	83 28 60 10 	sll  %g1, 0x10, %g1
40007fe0:	83 30 60 10 	srl  %g1, 0x10, %g1
40007fe4:	82 20 c0 01 	sub  %g3, %g1, %g1
40007fe8:	83 38 80 01 	sra  %g2, %g1, %g1
40007fec:	c2 37 bf fe 	sth  %g1, [ %fp + -2 ]
40007ff0:	c2 17 a0 50 	lduh  [ %fp + 0x50 ], %g1
40007ff4:	83 28 60 10 	sll  %g1, 0x10, %g1
40007ff8:	85 30 60 10 	srl  %g1, 0x10, %g2
40007ffc:	c2 17 a0 48 	lduh  [ %fp + 0x48 ], %g1
40008000:	83 28 60 10 	sll  %g1, 0x10, %g1
40008004:	83 30 60 10 	srl  %g1, 0x10, %g1
40008008:	83 38 80 01 	sra  %g2, %g1, %g1
4000800c:	82 00 7f ff 	add  %g1, -1, %g1
40008010:	84 10 00 01 	mov  %g1, %g2
40008014:	c2 17 a0 44 	lduh  [ %fp + 0x44 ], %g1
40008018:	82 08 80 01 	and  %g2, %g1, %g1
4000801c:	c2 37 bf fc 	sth  %g1, [ %fp + -4 ]
40008020:	c2 17 bf fe 	lduh  [ %fp + -2 ], %g1
40008024:	83 28 60 10 	sll  %g1, 0x10, %g1
40008028:	85 30 60 10 	srl  %g1, 0x10, %g2
4000802c:	c2 17 a0 4c 	lduh  [ %fp + 0x4c ], %g1
40008030:	83 28 60 10 	sll  %g1, 0x10, %g1
40008034:	87 30 60 10 	srl  %g1, 0x10, %g3
40008038:	c2 17 a0 48 	lduh  [ %fp + 0x48 ], %g1
4000803c:	83 28 60 10 	sll  %g1, 0x10, %g1
40008040:	83 30 60 10 	srl  %g1, 0x10, %g1
40008044:	82 20 c0 01 	sub  %g3, %g1, %g1
40008048:	83 28 80 01 	sll  %g2, %g1, %g1
4000804c:	84 10 00 01 	mov  %g1, %g2
40008050:	c2 17 bf fc 	lduh  [ %fp + -4 ], %g1
40008054:	82 00 80 01 	add  %g2, %g1, %g1
40008058:	84 10 00 01 	mov  %g1, %g2
4000805c:	c2 07 a0 54 	ld  [ %fp + 0x54 ], %g1
40008060:	c4 30 40 00 	sth  %g2, [ %g1 ]
40008064:	c2 07 a0 54 	ld  [ %fp + 0x54 ], %g1
40008068:	c4 10 40 00 	lduh  [ %g1 ], %g2
4000806c:	c2 17 a0 4c 	lduh  [ %fp + 0x4c ], %g1
40008070:	83 28 60 10 	sll  %g1, 0x10, %g1
40008074:	87 30 60 10 	srl  %g1, 0x10, %g3
40008078:	c2 17 a0 48 	lduh  [ %fp + 0x48 ], %g1
4000807c:	83 28 60 10 	sll  %g1, 0x10, %g1
40008080:	83 30 60 10 	srl  %g1, 0x10, %g1
40008084:	82 20 c0 01 	sub  %g3, %g1, %g1
40008088:	82 00 7f ff 	add  %g1, -1, %g1
4000808c:	86 10 20 01 	mov  1, %g3
40008090:	83 28 c0 01 	sll  %g3, %g1, %g1
40008094:	82 00 80 01 	add  %g2, %g1, %g1
40008098:	84 10 00 01 	mov  %g1, %g2
4000809c:	c2 07 a0 58 	ld  [ %fp + 0x58 ], %g1
400080a0:	c4 30 40 00 	sth  %g2, [ %g1 ]
400080a4:	c2 17 a0 48 	lduh  [ %fp + 0x48 ], %g1
400080a8:	83 28 60 10 	sll  %g1, 0x10, %g1
400080ac:	83 30 60 10 	srl  %g1, 0x10, %g1
400080b0:	84 10 20 01 	mov  1, %g2
400080b4:	83 28 80 01 	sll  %g2, %g1, %g1
400080b8:	84 10 00 01 	mov  %g1, %g2
400080bc:	c2 17 a0 44 	lduh  [ %fp + 0x44 ], %g1
400080c0:	83 28 60 10 	sll  %g1, 0x10, %g1
400080c4:	87 30 60 10 	srl  %g1, 0x10, %g3
400080c8:	c2 17 a0 4c 	lduh  [ %fp + 0x4c ], %g1
400080cc:	83 28 60 10 	sll  %g1, 0x10, %g1
400080d0:	89 30 60 10 	srl  %g1, 0x10, %g4
400080d4:	c2 17 a0 48 	lduh  [ %fp + 0x48 ], %g1
400080d8:	83 28 60 10 	sll  %g1, 0x10, %g1
400080dc:	83 30 60 10 	srl  %g1, 0x10, %g1
400080e0:	82 21 00 01 	sub  %g4, %g1, %g1
400080e4:	82 00 7f ff 	add  %g1, -1, %g1
400080e8:	83 38 c0 01 	sra  %g3, %g1, %g1
400080ec:	82 00 80 01 	add  %g2, %g1, %g1
400080f0:	84 10 00 01 	mov  %g1, %g2
400080f4:	c2 07 a0 5c 	ld  [ %fp + 0x5c ], %g1
400080f8:	c4 30 40 00 	sth  %g2, [ %g1 ]
400080fc:	81 e8 00 00 	restore 
40008100:	81 c3 e0 08 	retl 
40008104:	01 00 00 00 	nop 

40008108 <butterfly_dit>:
40008108:	9d e3 bf 98 	save  %sp, -104, %sp
4000810c:	86 10 00 18 	mov  %i0, %g3
40008110:	84 10 00 19 	mov  %i1, %g2
40008114:	82 10 00 1a 	mov  %i2, %g1
40008118:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
4000811c:	f8 27 a0 54 	st  %i4, [ %fp + 0x54 ]
40008120:	c6 37 a0 44 	sth  %g3, [ %fp + 0x44 ]
40008124:	c4 37 a0 48 	sth  %g2, [ %fp + 0x48 ]
40008128:	c2 37 a0 4c 	sth  %g1, [ %fp + 0x4c ]
4000812c:	c2 17 a0 44 	lduh  [ %fp + 0x44 ], %g1
40008130:	83 28 60 10 	sll  %g1, 0x10, %g1
40008134:	83 30 60 10 	srl  %g1, 0x10, %g1
40008138:	b8 10 20 00 	clr  %i4
4000813c:	ba 10 00 01 	mov  %g1, %i5
40008140:	c2 17 a0 4c 	lduh  [ %fp + 0x4c ], %g1
40008144:	83 28 60 10 	sll  %g1, 0x10, %g1
40008148:	83 30 60 10 	srl  %g1, 0x10, %g1
4000814c:	84 10 20 00 	clr  %g2
40008150:	86 10 00 01 	mov  %g1, %g3
40008154:	88 5f 00 03 	smul  %i4, %g3, %g4
40008158:	82 58 80 1d 	smul  %g2, %i5, %g1
4000815c:	82 01 00 01 	add  %g4, %g1, %g1
40008160:	86 57 40 03 	umul  %i5, %g3, %g3
40008164:	85 40 00 00 	rd  %y, %g2
40008168:	82 00 40 02 	add  %g1, %g2, %g1
4000816c:	84 10 00 01 	mov  %g1, %g2
40008170:	90 10 00 02 	mov  %g2, %o0
40008174:	92 10 00 03 	mov  %g3, %o1
40008178:	94 10 20 00 	clr  %o2
4000817c:	96 10 2d 01 	mov  0xd01, %o3
40008180:	40 00 0f 45 	call  4000be94 <__umoddi3>
40008184:	01 00 00 00 	nop 
40008188:	84 10 00 08 	mov  %o0, %g2
4000818c:	86 10 00 09 	mov  %o1, %g3
40008190:	82 10 00 03 	mov  %g3, %g1
40008194:	83 28 60 10 	sll  %g1, 0x10, %g1
40008198:	83 30 60 10 	srl  %g1, 0x10, %g1
4000819c:	90 10 00 01 	mov  %g1, %o0
400081a0:	7f ff ff 2f 	call  40007e5c <barret_reduction>
400081a4:	01 00 00 00 	nop 
400081a8:	82 10 00 08 	mov  %o0, %g1
400081ac:	c2 37 bf fe 	sth  %g1, [ %fp + -2 ]
400081b0:	c2 17 a0 48 	lduh  [ %fp + 0x48 ], %g1
400081b4:	83 28 60 10 	sll  %g1, 0x10, %g1
400081b8:	85 30 60 10 	srl  %g1, 0x10, %g2
400081bc:	c2 17 bf fe 	lduh  [ %fp + -2 ], %g1
400081c0:	83 28 60 10 	sll  %g1, 0x10, %g1
400081c4:	83 30 60 10 	srl  %g1, 0x10, %g1
400081c8:	82 00 80 01 	add  %g2, %g1, %g1
400081cc:	87 38 60 1f 	sra  %g1, 0x1f, %g3
400081d0:	81 80 e0 00 	mov  %g3, %y
400081d4:	01 00 00 00 	nop 
400081d8:	01 00 00 00 	nop 
400081dc:	01 00 00 00 	nop 
400081e0:	84 78 6d 01 	sdiv  %g1, 0xd01, %g2
400081e4:	84 58 ad 01 	smul  %g2, 0xd01, %g2
400081e8:	82 20 40 02 	sub  %g1, %g2, %g1
400081ec:	84 10 00 01 	mov  %g1, %g2
400081f0:	c2 07 a0 50 	ld  [ %fp + 0x50 ], %g1
400081f4:	c4 30 40 00 	sth  %g2, [ %g1 ]
400081f8:	c2 17 a0 48 	lduh  [ %fp + 0x48 ], %g1
400081fc:	83 28 60 10 	sll  %g1, 0x10, %g1
40008200:	85 30 60 10 	srl  %g1, 0x10, %g2
40008204:	c2 17 bf fe 	lduh  [ %fp + -2 ], %g1
40008208:	83 28 60 10 	sll  %g1, 0x10, %g1
4000820c:	83 30 60 10 	srl  %g1, 0x10, %g1
40008210:	82 20 80 01 	sub  %g2, %g1, %g1
40008214:	82 00 6d 01 	add  %g1, 0xd01, %g1
40008218:	87 38 60 1f 	sra  %g1, 0x1f, %g3
4000821c:	81 80 e0 00 	mov  %g3, %y
40008220:	01 00 00 00 	nop 
40008224:	01 00 00 00 	nop 
40008228:	01 00 00 00 	nop 
4000822c:	84 78 6d 01 	sdiv  %g1, 0xd01, %g2
40008230:	84 58 ad 01 	smul  %g2, 0xd01, %g2
40008234:	82 20 40 02 	sub  %g1, %g2, %g1
40008238:	84 10 00 01 	mov  %g1, %g2
4000823c:	c2 07 a0 54 	ld  [ %fp + 0x54 ], %g1
40008240:	c4 30 40 00 	sth  %g2, [ %g1 ]
40008244:	81 e8 00 00 	restore 
40008248:	81 c3 e0 08 	retl 
4000824c:	01 00 00 00 	nop 

40008250 <ct_ntt>:
40008250:	9d e3 bf 70 	save  %sp, -144, %sp
40008254:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40008258:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
4000825c:	03 10 00 55 	sethi  %hi(0x40015400), %g1
40008260:	82 10 61 d8 	or  %g1, 0x1d8, %g1	! 400155d8 <__func__.2530+0x18>
40008264:	d1 18 40 00 	ldd  [ %g1 ], %f8
40008268:	d1 3f bf e0 	std  %f8, [ %fp + -32 ]
4000826c:	d0 1f bf e0 	ldd  [ %fp + -32 ], %o0
40008270:	40 00 05 01 	call  40009674 <__ieee754_log2>
40008274:	01 00 00 00 	nop 
40008278:	91 a0 00 20 	fmovs  %f0, %f8
4000827c:	93 a0 00 21 	fmovs  %f1, %f9
40008280:	95 a0 1a 48 	fdtoi  %f8, %f10
40008284:	d5 27 bf dc 	st  %f10, [ %fp + -36 ]
40008288:	c2 07 bf dc 	ld  [ %fp + -36 ], %g1
4000828c:	c2 37 bf fa 	sth  %g1, [ %fp + -6 ]
40008290:	82 10 20 40 	mov  0x40, %g1
40008294:	c2 37 bf f8 	sth  %g1, [ %fp + -8 ]
40008298:	c0 37 bf fe 	clrh  [ %fp + -2 ]
4000829c:	10 80 00 66 	b  40008434 <ct_ntt+0x1e4>
400082a0:	01 00 00 00 	nop 
400082a4:	c0 37 bf fc 	clrh  [ %fp + -4 ]
400082a8:	10 80 00 57 	b  40008404 <ct_ntt+0x1b4>
400082ac:	01 00 00 00 	nop 
400082b0:	c2 17 bf fc 	lduh  [ %fp + -4 ], %g1
400082b4:	83 28 60 10 	sll  %g1, 0x10, %g1
400082b8:	b9 30 60 10 	srl  %g1, 0x10, %i4
400082bc:	c2 17 bf fe 	lduh  [ %fp + -2 ], %g1
400082c0:	83 28 60 10 	sll  %g1, 0x10, %g1
400082c4:	bb 30 60 10 	srl  %g1, 0x10, %i5
400082c8:	c2 17 bf fa 	lduh  [ %fp + -6 ], %g1
400082cc:	83 28 60 10 	sll  %g1, 0x10, %g1
400082d0:	89 30 60 10 	srl  %g1, 0x10, %g4
400082d4:	c2 17 bf f8 	lduh  [ %fp + -8 ], %g1
400082d8:	83 28 60 10 	sll  %g1, 0x10, %g1
400082dc:	87 30 60 10 	srl  %g1, 0x10, %g3
400082e0:	84 07 bf f0 	add  %fp, -16, %g2
400082e4:	82 07 bf ee 	add  %fp, -18, %g1
400082e8:	b6 07 bf ec 	add  %fp, -20, %i3
400082ec:	f6 23 a0 5c 	st  %i3, [ %sp + 0x5c ]
400082f0:	90 10 00 1c 	mov  %i4, %o0
400082f4:	92 10 00 1d 	mov  %i5, %o1
400082f8:	94 10 00 04 	mov  %g4, %o2
400082fc:	96 10 00 03 	mov  %g3, %o3
40008300:	98 10 00 02 	mov  %g2, %o4
40008304:	9a 10 00 01 	mov  %g1, %o5
40008308:	7f ff ff 22 	call  40007f90 <addr_gen>
4000830c:	01 00 00 00 	nop 
40008310:	c2 17 bf ec 	lduh  [ %fp + -20 ], %g1
40008314:	83 28 60 10 	sll  %g1, 0x10, %g1
40008318:	83 30 60 10 	srl  %g1, 0x10, %g1
4000831c:	82 00 40 01 	add  %g1, %g1, %g1
40008320:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
40008324:	82 00 80 01 	add  %g2, %g1, %g1
40008328:	c2 10 40 00 	lduh  [ %g1 ], %g1
4000832c:	c2 37 bf f6 	sth  %g1, [ %fp + -10 ]
40008330:	c2 17 bf f0 	lduh  [ %fp + -16 ], %g1
40008334:	83 28 60 10 	sll  %g1, 0x10, %g1
40008338:	83 30 60 10 	srl  %g1, 0x10, %g1
4000833c:	82 00 40 01 	add  %g1, %g1, %g1
40008340:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
40008344:	82 00 80 01 	add  %g2, %g1, %g1
40008348:	c2 10 40 00 	lduh  [ %g1 ], %g1
4000834c:	c2 37 bf f4 	sth  %g1, [ %fp + -12 ]
40008350:	c2 17 bf ee 	lduh  [ %fp + -18 ], %g1
40008354:	83 28 60 10 	sll  %g1, 0x10, %g1
40008358:	83 30 60 10 	srl  %g1, 0x10, %g1
4000835c:	82 00 40 01 	add  %g1, %g1, %g1
40008360:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
40008364:	82 00 80 01 	add  %g2, %g1, %g1
40008368:	c2 10 40 00 	lduh  [ %g1 ], %g1
4000836c:	c2 37 bf f2 	sth  %g1, [ %fp + -14 ]
40008370:	c2 17 bf f6 	lduh  [ %fp + -10 ], %g1
40008374:	83 28 60 10 	sll  %g1, 0x10, %g1
40008378:	bb 30 60 10 	srl  %g1, 0x10, %i5
4000837c:	c2 17 bf f4 	lduh  [ %fp + -12 ], %g1
40008380:	83 28 60 10 	sll  %g1, 0x10, %g1
40008384:	89 30 60 10 	srl  %g1, 0x10, %g4
40008388:	c2 17 bf f2 	lduh  [ %fp + -14 ], %g1
4000838c:	83 28 60 10 	sll  %g1, 0x10, %g1
40008390:	87 30 60 10 	srl  %g1, 0x10, %g3
40008394:	84 07 bf ea 	add  %fp, -22, %g2
40008398:	82 07 bf e8 	add  %fp, -24, %g1
4000839c:	90 10 00 1d 	mov  %i5, %o0
400083a0:	92 10 00 04 	mov  %g4, %o1
400083a4:	94 10 00 03 	mov  %g3, %o2
400083a8:	96 10 00 02 	mov  %g2, %o3
400083ac:	98 10 00 01 	mov  %g1, %o4
400083b0:	7f ff ff 56 	call  40008108 <butterfly_dit>
400083b4:	01 00 00 00 	nop 
400083b8:	c2 17 bf f0 	lduh  [ %fp + -16 ], %g1
400083bc:	83 28 60 10 	sll  %g1, 0x10, %g1
400083c0:	83 30 60 10 	srl  %g1, 0x10, %g1
400083c4:	82 00 40 01 	add  %g1, %g1, %g1
400083c8:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
400083cc:	82 00 80 01 	add  %g2, %g1, %g1
400083d0:	c4 17 bf ea 	lduh  [ %fp + -22 ], %g2
400083d4:	c4 30 40 00 	sth  %g2, [ %g1 ]
400083d8:	c2 17 bf ee 	lduh  [ %fp + -18 ], %g1
400083dc:	83 28 60 10 	sll  %g1, 0x10, %g1
400083e0:	83 30 60 10 	srl  %g1, 0x10, %g1
400083e4:	82 00 40 01 	add  %g1, %g1, %g1
400083e8:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
400083ec:	82 00 80 01 	add  %g2, %g1, %g1
400083f0:	c4 17 bf e8 	lduh  [ %fp + -24 ], %g2
400083f4:	c4 30 40 00 	sth  %g2, [ %g1 ]
400083f8:	c2 17 bf fc 	lduh  [ %fp + -4 ], %g1
400083fc:	82 00 60 01 	inc  %g1
40008400:	c2 37 bf fc 	sth  %g1, [ %fp + -4 ]
40008404:	c2 17 bf fc 	lduh  [ %fp + -4 ], %g1
40008408:	83 28 60 10 	sll  %g1, 0x10, %g1
4000840c:	85 30 60 10 	srl  %g1, 0x10, %g2
40008410:	c2 17 bf f8 	lduh  [ %fp + -8 ], %g1
40008414:	83 28 60 10 	sll  %g1, 0x10, %g1
40008418:	83 30 60 10 	srl  %g1, 0x10, %g1
4000841c:	80 a0 80 01 	cmp  %g2, %g1
40008420:	0a bf ff a4 	bcs  400082b0 <ct_ntt+0x60>
40008424:	01 00 00 00 	nop 
40008428:	c2 17 bf fe 	lduh  [ %fp + -2 ], %g1
4000842c:	82 00 60 01 	inc  %g1
40008430:	c2 37 bf fe 	sth  %g1, [ %fp + -2 ]
40008434:	c2 17 bf fe 	lduh  [ %fp + -2 ], %g1
40008438:	83 28 60 10 	sll  %g1, 0x10, %g1
4000843c:	85 30 60 10 	srl  %g1, 0x10, %g2
40008440:	c2 17 bf fa 	lduh  [ %fp + -6 ], %g1
40008444:	83 28 60 10 	sll  %g1, 0x10, %g1
40008448:	83 30 60 10 	srl  %g1, 0x10, %g1
4000844c:	80 a0 80 01 	cmp  %g2, %g1
40008450:	0a bf ff 95 	bcs  400082a4 <ct_ntt+0x54>
40008454:	01 00 00 00 	nop 
40008458:	81 e8 00 00 	restore 
4000845c:	81 c3 e0 08 	retl 
40008460:	01 00 00 00 	nop 

40008464 <gen_tf>:
40008464:	9d e3 bc 88 	save  %sp, -888, %sp
40008468:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
4000846c:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40008470:	03 10 00 55 	sethi  %hi(0x40015400), %g1
40008474:	82 10 61 e0 	or  %g1, 0x1e0, %g1	! 400155e0 <__func__.2530+0x20>
40008478:	d1 18 40 00 	ldd  [ %g1 ], %f8
4000847c:	d1 3f bc f0 	std  %f8, [ %fp + -784 ]
40008480:	d0 1f bc f0 	ldd  [ %fp + -784 ], %o0
40008484:	40 00 04 7c 	call  40009674 <__ieee754_log2>
40008488:	01 00 00 00 	nop 
4000848c:	91 a0 00 20 	fmovs  %f0, %f8
40008490:	93 a0 00 21 	fmovs  %f1, %f9
40008494:	95 a0 1a 48 	fdtoi  %f8, %f10
40008498:	d5 27 bc ec 	st  %f10, [ %fp + -788 ]
4000849c:	c2 07 bc ec 	ld  [ %fp + -788 ], %g1
400084a0:	c2 37 bf f8 	sth  %g1, [ %fp + -8 ]
400084a4:	c0 37 bf fe 	clrh  [ %fp + -2 ]
400084a8:	10 80 00 17 	b  40008504 <gen_tf+0xa0>
400084ac:	01 00 00 00 	nop 
400084b0:	c2 17 bf fe 	lduh  [ %fp + -2 ], %g1
400084b4:	83 28 60 10 	sll  %g1, 0x10, %g1
400084b8:	b7 30 60 10 	srl  %g1, 0x10, %i3
400084bc:	c2 17 bf fe 	lduh  [ %fp + -2 ], %g1
400084c0:	83 28 60 10 	sll  %g1, 0x10, %g1
400084c4:	85 30 60 10 	srl  %g1, 0x10, %g2
400084c8:	c2 17 bf f8 	lduh  [ %fp + -8 ], %g1
400084cc:	83 28 60 10 	sll  %g1, 0x10, %g1
400084d0:	83 30 60 10 	srl  %g1, 0x10, %g1
400084d4:	90 10 00 02 	mov  %g2, %o0
400084d8:	92 10 00 01 	mov  %g1, %o1
400084dc:	7f ff fe 2b 	call  40007d88 <bit_reverse>
400084e0:	01 00 00 00 	nop 
400084e4:	82 10 00 08 	mov  %o0, %g1
400084e8:	84 10 00 01 	mov  %g1, %g2
400084ec:	82 06 c0 1b 	add  %i3, %i3, %g1
400084f0:	82 07 80 01 	add  %fp, %g1, %g1
400084f4:	c4 30 7c f8 	sth  %g2, [ %g1 + -776 ]
400084f8:	c2 17 bf fe 	lduh  [ %fp + -2 ], %g1
400084fc:	82 00 60 01 	inc  %g1
40008500:	c2 37 bf fe 	sth  %g1, [ %fp + -2 ]
40008504:	c2 17 bf fe 	lduh  [ %fp + -2 ], %g1
40008508:	83 28 60 10 	sll  %g1, 0x10, %g1
4000850c:	83 30 60 10 	srl  %g1, 0x10, %g1
40008510:	80 a0 60 7f 	cmp  %g1, 0x7f
40008514:	08 bf ff e7 	bleu  400084b0 <gen_tf+0x4c>
40008518:	01 00 00 00 	nop 
4000851c:	82 10 20 01 	mov  1, %g1	! 1 <__DYNAMIC+0x1>
40008520:	c2 37 bf fc 	sth  %g1, [ %fp + -4 ]
40008524:	82 10 20 01 	mov  1, %g1
40008528:	c2 37 bf fa 	sth  %g1, [ %fp + -6 ]
4000852c:	c0 37 bf fe 	clrh  [ %fp + -2 ]
40008530:	10 80 00 40 	b  40008630 <gen_tf+0x1cc>
40008534:	01 00 00 00 	nop 
40008538:	c2 17 bf fe 	lduh  [ %fp + -2 ], %g1
4000853c:	83 28 60 10 	sll  %g1, 0x10, %g1
40008540:	83 30 60 10 	srl  %g1, 0x10, %g1
40008544:	82 00 40 01 	add  %g1, %g1, %g1
40008548:	82 07 80 01 	add  %fp, %g1, %g1
4000854c:	c4 17 bf fc 	lduh  [ %fp + -4 ], %g2
40008550:	c4 30 7e f8 	sth  %g2, [ %g1 + -264 ]
40008554:	c2 17 bf fe 	lduh  [ %fp + -2 ], %g1
40008558:	83 28 60 10 	sll  %g1, 0x10, %g1
4000855c:	83 30 60 10 	srl  %g1, 0x10, %g1
40008560:	82 00 40 01 	add  %g1, %g1, %g1
40008564:	82 07 80 01 	add  %fp, %g1, %g1
40008568:	c4 17 bf fa 	lduh  [ %fp + -6 ], %g2
4000856c:	c4 30 7d f8 	sth  %g2, [ %g1 + -520 ]
40008570:	c2 17 bf fc 	lduh  [ %fp + -4 ], %g1
40008574:	83 28 60 10 	sll  %g1, 0x10, %g1
40008578:	83 30 60 10 	srl  %g1, 0x10, %g1
4000857c:	b4 10 20 00 	clr  %i2
40008580:	b6 10 00 01 	mov  %g1, %i3
40008584:	84 10 00 1a 	mov  %i2, %g2
40008588:	86 10 00 1b 	mov  %i3, %g3
4000858c:	83 30 e0 1c 	srl  %g3, 0x1c, %g1
40008590:	b9 28 a0 04 	sll  %g2, 4, %i4
40008594:	b8 10 40 1c 	or  %g1, %i4, %i4
40008598:	bb 28 e0 04 	sll  %g3, 4, %i5
4000859c:	84 10 00 1c 	mov  %i4, %g2
400085a0:	86 10 00 1d 	mov  %i5, %g3
400085a4:	b2 80 c0 1b 	addcc  %g3, %i3, %i1
400085a8:	b0 40 80 1a 	addx  %g2, %i2, %i0
400085ac:	90 10 00 18 	mov  %i0, %o0
400085b0:	92 10 00 19 	mov  %i1, %o1
400085b4:	94 10 20 00 	clr  %o2
400085b8:	96 10 2d 01 	mov  0xd01, %o3
400085bc:	40 00 0e 36 	call  4000be94 <__umoddi3>
400085c0:	01 00 00 00 	nop 
400085c4:	84 10 00 08 	mov  %o0, %g2
400085c8:	86 10 00 09 	mov  %o1, %g3
400085cc:	c6 37 bf fc 	sth  %g3, [ %fp + -4 ]
400085d0:	c2 17 bf fa 	lduh  [ %fp + -6 ], %g1
400085d4:	83 28 60 10 	sll  %g1, 0x10, %g1
400085d8:	83 30 60 10 	srl  %g1, 0x10, %g1
400085dc:	84 10 20 00 	clr  %g2
400085e0:	86 10 00 01 	mov  %g1, %g3
400085e4:	88 58 a4 97 	smul  %g2, 0x497, %g4
400085e8:	82 58 e0 00 	smul  %g3, 0, %g1
400085ec:	82 01 00 01 	add  %g4, %g1, %g1
400085f0:	86 50 e4 97 	umul  %g3, 0x497, %g3
400085f4:	85 40 00 00 	rd  %y, %g2
400085f8:	82 00 40 02 	add  %g1, %g2, %g1
400085fc:	84 10 00 01 	mov  %g1, %g2
40008600:	90 10 00 02 	mov  %g2, %o0
40008604:	92 10 00 03 	mov  %g3, %o1
40008608:	94 10 20 00 	clr  %o2
4000860c:	96 10 2d 01 	mov  0xd01, %o3
40008610:	40 00 0e 21 	call  4000be94 <__umoddi3>
40008614:	01 00 00 00 	nop 
40008618:	84 10 00 08 	mov  %o0, %g2
4000861c:	86 10 00 09 	mov  %o1, %g3
40008620:	c6 37 bf fa 	sth  %g3, [ %fp + -6 ]
40008624:	c2 17 bf fe 	lduh  [ %fp + -2 ], %g1
40008628:	82 00 60 01 	inc  %g1
4000862c:	c2 37 bf fe 	sth  %g1, [ %fp + -2 ]
40008630:	c2 17 bf fe 	lduh  [ %fp + -2 ], %g1
40008634:	83 28 60 10 	sll  %g1, 0x10, %g1
40008638:	83 30 60 10 	srl  %g1, 0x10, %g1
4000863c:	80 a0 60 7f 	cmp  %g1, 0x7f
40008640:	08 bf ff be 	bleu  40008538 <gen_tf+0xd4>
40008644:	01 00 00 00 	nop 
40008648:	c0 37 bf fe 	clrh  [ %fp + -2 ]
4000864c:	10 80 00 29 	b  400086f0 <gen_tf+0x28c>
40008650:	01 00 00 00 	nop 
40008654:	c2 17 bf fe 	lduh  [ %fp + -2 ], %g1
40008658:	83 28 60 10 	sll  %g1, 0x10, %g1
4000865c:	83 30 60 10 	srl  %g1, 0x10, %g1
40008660:	82 00 40 01 	add  %g1, %g1, %g1
40008664:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
40008668:	84 00 80 01 	add  %g2, %g1, %g2
4000866c:	c2 17 bf fe 	lduh  [ %fp + -2 ], %g1
40008670:	83 28 60 10 	sll  %g1, 0x10, %g1
40008674:	83 30 60 10 	srl  %g1, 0x10, %g1
40008678:	82 00 40 01 	add  %g1, %g1, %g1
4000867c:	82 07 80 01 	add  %fp, %g1, %g1
40008680:	c2 10 7c f8 	lduh  [ %g1 + -776 ], %g1
40008684:	83 28 60 10 	sll  %g1, 0x10, %g1
40008688:	83 30 60 10 	srl  %g1, 0x10, %g1
4000868c:	82 00 40 01 	add  %g1, %g1, %g1
40008690:	82 07 80 01 	add  %fp, %g1, %g1
40008694:	c2 10 7e f8 	lduh  [ %g1 + -264 ], %g1
40008698:	c2 30 80 00 	sth  %g1, [ %g2 ]
4000869c:	c2 17 bf fe 	lduh  [ %fp + -2 ], %g1
400086a0:	83 28 60 10 	sll  %g1, 0x10, %g1
400086a4:	83 30 60 10 	srl  %g1, 0x10, %g1
400086a8:	82 00 40 01 	add  %g1, %g1, %g1
400086ac:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
400086b0:	84 00 80 01 	add  %g2, %g1, %g2
400086b4:	c2 17 bf fe 	lduh  [ %fp + -2 ], %g1
400086b8:	83 28 60 10 	sll  %g1, 0x10, %g1
400086bc:	83 30 60 10 	srl  %g1, 0x10, %g1
400086c0:	82 00 40 01 	add  %g1, %g1, %g1
400086c4:	82 07 80 01 	add  %fp, %g1, %g1
400086c8:	c2 10 7c f8 	lduh  [ %g1 + -776 ], %g1
400086cc:	83 28 60 10 	sll  %g1, 0x10, %g1
400086d0:	83 30 60 10 	srl  %g1, 0x10, %g1
400086d4:	82 00 40 01 	add  %g1, %g1, %g1
400086d8:	82 07 80 01 	add  %fp, %g1, %g1
400086dc:	c2 10 7d f8 	lduh  [ %g1 + -520 ], %g1
400086e0:	c2 30 80 00 	sth  %g1, [ %g2 ]
400086e4:	c2 17 bf fe 	lduh  [ %fp + -2 ], %g1
400086e8:	82 00 60 01 	inc  %g1
400086ec:	c2 37 bf fe 	sth  %g1, [ %fp + -2 ]
400086f0:	c2 17 bf fe 	lduh  [ %fp + -2 ], %g1
400086f4:	83 28 60 10 	sll  %g1, 0x10, %g1
400086f8:	83 30 60 10 	srl  %g1, 0x10, %g1
400086fc:	80 a0 60 7f 	cmp  %g1, 0x7f
40008700:	08 bf ff d5 	bleu  40008654 <gen_tf+0x1f0>
40008704:	01 00 00 00 	nop 
40008708:	81 e8 00 00 	restore 
4000870c:	81 c3 e0 08 	retl 
40008710:	01 00 00 00 	nop 

40008714 <ntt_256>:
40008714:	9d e3 bd 98 	save  %sp, -616, %sp
40008718:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
4000871c:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40008720:	c0 37 bf fe 	clrh  [ %fp + -2 ]
40008724:	10 80 00 20 	b  400087a4 <ntt_256+0x90>
40008728:	01 00 00 00 	nop 
4000872c:	c2 17 bf fe 	lduh  [ %fp + -2 ], %g1
40008730:	83 28 60 10 	sll  %g1, 0x10, %g1
40008734:	83 30 60 10 	srl  %g1, 0x10, %g1
40008738:	c4 17 bf fe 	lduh  [ %fp + -2 ], %g2
4000873c:	85 28 a0 10 	sll  %g2, 0x10, %g2
40008740:	85 30 a0 10 	srl  %g2, 0x10, %g2
40008744:	85 28 a0 02 	sll  %g2, 2, %g2
40008748:	c6 07 a0 44 	ld  [ %fp + 0x44 ], %g3
4000874c:	84 00 c0 02 	add  %g3, %g2, %g2
40008750:	c4 10 80 00 	lduh  [ %g2 ], %g2
40008754:	82 00 40 01 	add  %g1, %g1, %g1
40008758:	82 07 80 01 	add  %fp, %g1, %g1
4000875c:	c4 30 7e fe 	sth  %g2, [ %g1 + -258 ]
40008760:	c2 17 bf fe 	lduh  [ %fp + -2 ], %g1
40008764:	83 28 60 10 	sll  %g1, 0x10, %g1
40008768:	83 30 60 10 	srl  %g1, 0x10, %g1
4000876c:	c4 17 bf fe 	lduh  [ %fp + -2 ], %g2
40008770:	85 28 a0 10 	sll  %g2, 0x10, %g2
40008774:	85 30 a0 10 	srl  %g2, 0x10, %g2
40008778:	85 28 a0 02 	sll  %g2, 2, %g2
4000877c:	84 00 a0 02 	add  %g2, 2, %g2
40008780:	c6 07 a0 44 	ld  [ %fp + 0x44 ], %g3
40008784:	84 00 c0 02 	add  %g3, %g2, %g2
40008788:	c4 10 80 00 	lduh  [ %g2 ], %g2
4000878c:	82 00 40 01 	add  %g1, %g1, %g1
40008790:	82 07 80 01 	add  %fp, %g1, %g1
40008794:	c4 30 7d fe 	sth  %g2, [ %g1 + -514 ]
40008798:	c2 17 bf fe 	lduh  [ %fp + -2 ], %g1
4000879c:	82 00 60 01 	inc  %g1
400087a0:	c2 37 bf fe 	sth  %g1, [ %fp + -2 ]
400087a4:	c2 17 bf fe 	lduh  [ %fp + -2 ], %g1
400087a8:	83 28 60 10 	sll  %g1, 0x10, %g1
400087ac:	83 30 60 10 	srl  %g1, 0x10, %g1
400087b0:	80 a0 60 7f 	cmp  %g1, 0x7f
400087b4:	08 bf ff de 	bleu  4000872c <ntt_256+0x18>
400087b8:	01 00 00 00 	nop 
400087bc:	82 07 be fe 	add  %fp, -258, %g1
400087c0:	90 10 00 01 	mov  %g1, %o0
400087c4:	d2 07 a0 48 	ld  [ %fp + 0x48 ], %o1
400087c8:	7f ff fe a2 	call  40008250 <ct_ntt>
400087cc:	01 00 00 00 	nop 
400087d0:	82 07 bd fe 	add  %fp, -514, %g1
400087d4:	90 10 00 01 	mov  %g1, %o0
400087d8:	d2 07 a0 48 	ld  [ %fp + 0x48 ], %o1
400087dc:	7f ff fe 9d 	call  40008250 <ct_ntt>
400087e0:	01 00 00 00 	nop 
400087e4:	c0 37 bf fe 	clrh  [ %fp + -2 ]
400087e8:	10 80 00 20 	b  40008868 <ntt_256+0x154>
400087ec:	01 00 00 00 	nop 
400087f0:	c2 17 bf fe 	lduh  [ %fp + -2 ], %g1
400087f4:	83 28 60 10 	sll  %g1, 0x10, %g1
400087f8:	83 30 60 10 	srl  %g1, 0x10, %g1
400087fc:	82 00 40 01 	add  %g1, %g1, %g1
40008800:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
40008804:	84 00 80 01 	add  %g2, %g1, %g2
40008808:	c2 17 bf fe 	lduh  [ %fp + -2 ], %g1
4000880c:	83 28 60 10 	sll  %g1, 0x10, %g1
40008810:	83 30 60 10 	srl  %g1, 0x10, %g1
40008814:	82 00 40 01 	add  %g1, %g1, %g1
40008818:	82 07 80 01 	add  %fp, %g1, %g1
4000881c:	c2 10 7e fe 	lduh  [ %g1 + -258 ], %g1
40008820:	c2 30 80 00 	sth  %g1, [ %g2 ]
40008824:	c2 17 bf fe 	lduh  [ %fp + -2 ], %g1
40008828:	83 28 60 10 	sll  %g1, 0x10, %g1
4000882c:	83 30 60 10 	srl  %g1, 0x10, %g1
40008830:	82 00 60 80 	add  %g1, 0x80, %g1
40008834:	82 00 40 01 	add  %g1, %g1, %g1
40008838:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
4000883c:	84 00 80 01 	add  %g2, %g1, %g2
40008840:	c2 17 bf fe 	lduh  [ %fp + -2 ], %g1
40008844:	83 28 60 10 	sll  %g1, 0x10, %g1
40008848:	83 30 60 10 	srl  %g1, 0x10, %g1
4000884c:	82 00 40 01 	add  %g1, %g1, %g1
40008850:	82 07 80 01 	add  %fp, %g1, %g1
40008854:	c2 10 7d fe 	lduh  [ %g1 + -514 ], %g1
40008858:	c2 30 80 00 	sth  %g1, [ %g2 ]
4000885c:	c2 17 bf fe 	lduh  [ %fp + -2 ], %g1
40008860:	82 00 60 01 	inc  %g1
40008864:	c2 37 bf fe 	sth  %g1, [ %fp + -2 ]
40008868:	c2 17 bf fe 	lduh  [ %fp + -2 ], %g1
4000886c:	83 28 60 10 	sll  %g1, 0x10, %g1
40008870:	83 30 60 10 	srl  %g1, 0x10, %g1
40008874:	80 a0 60 7f 	cmp  %g1, 0x7f
40008878:	08 bf ff de 	bleu  400087f0 <ntt_256+0xdc>
4000887c:	01 00 00 00 	nop 
40008880:	81 e8 00 00 	restore 
40008884:	81 c3 e0 08 	retl 
40008888:	01 00 00 00 	nop 

4000888c <cortos_init_logging>:
4000888c:	9d e3 bf 98 	save  %sp, -104, %sp
40008890:	03 10 00 60 	sethi  %hi(0x40018000), %g1
40008894:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40008898:	03 10 00 58 	sethi  %hi(0x40016000), %g1
4000889c:	82 10 60 70 	or  %g1, 0x70, %g1	! 40016070 <allocatedLocksNc>
400088a0:	84 10 20 01 	mov  1, %g2
400088a4:	c4 28 60 04 	stb  %g2, [ %g1 + 4 ]
400088a8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400088ac:	84 00 60 04 	add  %g1, 4, %g2
400088b0:	03 10 00 58 	sethi  %hi(0x40016000), %g1
400088b4:	82 10 60 00 	mov  %g1, %g1	! 40016000 <loggingLockAddr>
400088b8:	c4 20 40 00 	st  %g2, [ %g1 ]
400088bc:	81 e8 00 00 	restore 
400088c0:	81 c3 e0 08 	retl 
400088c4:	01 00 00 00 	nop 

400088c8 <__cortos_log_printf>:
400088c8:	9d e3 bb 70 	save  %sp, -1168, %sp
400088cc:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
400088d0:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
400088d4:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
400088d8:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
400088dc:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
400088e0:	f8 27 a0 54 	st  %i4, [ %fp + 0x54 ]
400088e4:	c0 27 bf f8 	clr  [ %fp + -8 ]
400088e8:	a3 47 40 00 	rd  %asr29, %l1
400088ec:	ba 10 00 11 	mov  %l1, %i5
400088f0:	fa 27 bf f4 	st  %i5, [ %fp + -12 ]
400088f4:	03 10 00 58 	sethi  %hi(0x40016000), %g1
400088f8:	82 10 60 00 	mov  %g1, %g1	! 40016000 <loggingLockAddr>
400088fc:	c2 00 40 00 	ld  [ %g1 ], %g1
40008900:	90 10 00 01 	mov  %g1, %o0
40008904:	7f ff de 86 	call  4000031c <cortos_lock_acquire_buzy>
40008908:	01 00 00 00 	nop 
4000890c:	40 00 01 eb 	call  400090b8 <cortos_get_clock_time>
40008910:	01 00 00 00 	nop 
40008914:	d0 3f bf e8 	std  %o0, [ %fp + -24 ]
40008918:	c4 07 bf f4 	ld  [ %fp + -12 ], %g2
4000891c:	03 00 00 3f 	sethi  %hi(0xfc00), %g1
40008920:	82 10 63 00 	or  %g1, 0x300, %g1	! ff00 <__DYNAMIC+0xff00>
40008924:	82 08 80 01 	and  %g2, %g1, %g1
40008928:	85 30 60 08 	srl  %g1, 8, %g2
4000892c:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40008930:	82 08 60 ff 	and  %g1, 0xff, %g1
40008934:	c6 07 a0 4c 	ld  [ %fp + 0x4c ], %g3
40008938:	c6 23 a0 5c 	st  %g3, [ %sp + 0x5c ]
4000893c:	c6 07 bf e8 	ld  [ %fp + -24 ], %g3
40008940:	c6 23 a0 60 	st  %g3, [ %sp + 0x60 ]
40008944:	c6 07 bf ec 	ld  [ %fp + -20 ], %g3
40008948:	c6 23 a0 64 	st  %g3, [ %sp + 0x64 ]
4000894c:	07 10 00 55 	sethi  %hi(0x40015400), %g3
40008950:	90 10 e1 e8 	or  %g3, 0x1e8, %o0	! 400155e8 <__func__.2530+0x28>
40008954:	d2 07 a0 44 	ld  [ %fp + 0x44 ], %o1
40008958:	94 10 00 02 	mov  %g2, %o2
4000895c:	96 10 00 01 	mov  %g1, %o3
40008960:	d8 07 a0 48 	ld  [ %fp + 0x48 ], %o4
40008964:	da 07 a0 50 	ld  [ %fp + 0x50 ], %o5
40008968:	7f ff f1 26 	call  40004e00 <printf_>
4000896c:	01 00 00 00 	nop 
40008970:	82 10 00 08 	mov  %o0, %g1
40008974:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
40008978:	82 00 80 01 	add  %g2, %g1, %g1
4000897c:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
40008980:	82 07 a0 58 	add  %fp, 0x58, %g1
40008984:	c2 27 bb e4 	st  %g1, [ %fp + -1052 ]
40008988:	c2 07 bb e4 	ld  [ %fp + -1052 ], %g1
4000898c:	84 07 bb e8 	add  %fp, -1048, %g2
40008990:	90 10 00 02 	mov  %g2, %o0
40008994:	d2 07 a0 54 	ld  [ %fp + 0x54 ], %o1
40008998:	94 10 00 01 	mov  %g1, %o2
4000899c:	7f ff f0 f2 	call  40004d64 <vsprintf_>
400089a0:	01 00 00 00 	nop 
400089a4:	82 07 bb e8 	add  %fp, -1048, %g1
400089a8:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400089ac:	10 80 00 0f 	b  400089e8 <__cortos_log_printf+0x120>
400089b0:	01 00 00 00 	nop 
400089b4:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400089b8:	c2 08 40 00 	ldub  [ %g1 ], %g1
400089bc:	83 28 60 18 	sll  %g1, 0x18, %g1
400089c0:	83 38 60 18 	sra  %g1, 0x18, %g1
400089c4:	90 10 00 01 	mov  %g1, %o0
400089c8:	7f ff e2 f7 	call  400015a4 <uart_send_char>
400089cc:	01 00 00 00 	nop 
400089d0:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
400089d4:	82 00 60 01 	inc  %g1
400089d8:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
400089dc:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400089e0:	82 00 60 01 	inc  %g1
400089e4:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400089e8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400089ec:	c2 08 40 00 	ldub  [ %g1 ], %g1
400089f0:	83 28 60 18 	sll  %g1, 0x18, %g1
400089f4:	83 38 60 18 	sra  %g1, 0x18, %g1
400089f8:	80 a0 60 00 	cmp  %g1, 0
400089fc:	12 bf ff ee 	bne  400089b4 <__cortos_log_printf+0xec>
40008a00:	01 00 00 00 	nop 
40008a04:	03 10 00 55 	sethi  %hi(0x40015400), %g1
40008a08:	90 10 62 18 	or  %g1, 0x218, %o0	! 40015618 <__func__.2530+0x58>
40008a0c:	7f ff f0 fd 	call  40004e00 <printf_>
40008a10:	01 00 00 00 	nop 
40008a14:	82 10 00 08 	mov  %o0, %g1
40008a18:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
40008a1c:	82 00 80 01 	add  %g2, %g1, %g1
40008a20:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
40008a24:	03 10 00 58 	sethi  %hi(0x40016000), %g1
40008a28:	82 10 60 00 	mov  %g1, %g1	! 40016000 <loggingLockAddr>
40008a2c:	c2 00 40 00 	ld  [ %g1 ], %g1
40008a30:	90 10 00 01 	mov  %g1, %o0
40008a34:	7f ff de 54 	call  40000384 <cortos_lock_release>
40008a38:	01 00 00 00 	nop 
40008a3c:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40008a40:	b0 10 00 01 	mov  %g1, %i0
40008a44:	81 e8 00 00 	restore 
40008a48:	81 c3 e0 08 	retl 
40008a4c:	01 00 00 00 	nop 

40008a50 <__cortos_bpool>:
40008a50:	9d e3 bf 98 	save  %sp, -104, %sp
40008a54:	03 10 00 58 	sethi  %hi(0x40016000), %g1
40008a58:	82 10 60 04 	or  %g1, 4, %g1	! 40016004 <bgetLockAddr>
40008a5c:	c2 00 40 00 	ld  [ %g1 ], %g1
40008a60:	80 a0 60 00 	cmp  %g1, 0
40008a64:	12 80 00 11 	bne  40008aa8 <__cortos_bpool+0x58>
40008a68:	01 00 00 00 	nop 
40008a6c:	11 10 00 64 	sethi  %hi(0x40019000), %o0
40008a70:	13 00 00 04 	sethi  %hi(0x1000), %o1
40008a74:	40 00 02 76 	call  4000944c <bpool>
40008a78:	01 00 00 00 	nop 
40008a7c:	03 10 00 60 	sethi  %hi(0x40018000), %g1
40008a80:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40008a84:	03 10 00 58 	sethi  %hi(0x40016000), %g1
40008a88:	82 10 60 70 	or  %g1, 0x70, %g1	! 40016070 <allocatedLocksNc>
40008a8c:	84 10 20 01 	mov  1, %g2
40008a90:	c4 28 60 02 	stb  %g2, [ %g1 + 2 ]
40008a94:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40008a98:	84 00 60 02 	add  %g1, 2, %g2
40008a9c:	03 10 00 58 	sethi  %hi(0x40016000), %g1
40008aa0:	82 10 60 04 	or  %g1, 4, %g1	! 40016004 <bgetLockAddr>
40008aa4:	c4 20 40 00 	st  %g2, [ %g1 ]
40008aa8:	81 e8 00 00 	restore 
40008aac:	81 c3 e0 08 	retl 
40008ab0:	01 00 00 00 	nop 

40008ab4 <cortos_bget>:
40008ab4:	9d e3 bf 98 	save  %sp, -104, %sp
40008ab8:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40008abc:	c0 27 bf fc 	clr  [ %fp + -4 ]
40008ac0:	03 10 00 58 	sethi  %hi(0x40016000), %g1
40008ac4:	82 10 60 04 	or  %g1, 4, %g1	! 40016004 <bgetLockAddr>
40008ac8:	c2 00 40 00 	ld  [ %g1 ], %g1
40008acc:	90 10 00 01 	mov  %g1, %o0
40008ad0:	7f ff de 13 	call  4000031c <cortos_lock_acquire_buzy>
40008ad4:	01 00 00 00 	nop 
40008ad8:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40008adc:	40 00 01 ed 	call  40009290 <bget>
40008ae0:	01 00 00 00 	nop 
40008ae4:	d0 27 bf fc 	st  %o0, [ %fp + -4 ]
40008ae8:	03 10 00 58 	sethi  %hi(0x40016000), %g1
40008aec:	82 10 60 04 	or  %g1, 4, %g1	! 40016004 <bgetLockAddr>
40008af0:	c2 00 40 00 	ld  [ %g1 ], %g1
40008af4:	90 10 00 01 	mov  %g1, %o0
40008af8:	7f ff de 23 	call  40000384 <cortos_lock_release>
40008afc:	01 00 00 00 	nop 
40008b00:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40008b04:	b0 10 00 01 	mov  %g1, %i0
40008b08:	81 e8 00 00 	restore 
40008b0c:	81 c3 e0 08 	retl 
40008b10:	01 00 00 00 	nop 

40008b14 <cortos_brel>:
40008b14:	9d e3 bf a0 	save  %sp, -96, %sp
40008b18:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40008b1c:	03 10 00 58 	sethi  %hi(0x40016000), %g1
40008b20:	82 10 60 04 	or  %g1, 4, %g1	! 40016004 <bgetLockAddr>
40008b24:	c2 00 40 00 	ld  [ %g1 ], %g1
40008b28:	90 10 00 01 	mov  %g1, %o0
40008b2c:	7f ff dd fc 	call  4000031c <cortos_lock_acquire_buzy>
40008b30:	01 00 00 00 	nop 
40008b34:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40008b38:	40 00 02 73 	call  40009504 <brel>
40008b3c:	01 00 00 00 	nop 
40008b40:	03 10 00 58 	sethi  %hi(0x40016000), %g1
40008b44:	82 10 60 04 	or  %g1, 4, %g1	! 40016004 <bgetLockAddr>
40008b48:	c2 00 40 00 	ld  [ %g1 ], %g1
40008b4c:	90 10 00 01 	mov  %g1, %o0
40008b50:	7f ff de 0d 	call  40000384 <cortos_lock_release>
40008b54:	01 00 00 00 	nop 
40008b58:	81 e8 00 00 	restore 
40008b5c:	81 c3 e0 08 	retl 
40008b60:	01 00 00 00 	nop 

40008b64 <__cortos_bpool_ncram>:
40008b64:	9d e3 bf 98 	save  %sp, -104, %sp
40008b68:	03 10 00 58 	sethi  %hi(0x40016000), %g1
40008b6c:	82 10 60 08 	or  %g1, 8, %g1	! 40016008 <bgetNcramLockAddr>
40008b70:	c2 00 40 00 	ld  [ %g1 ], %g1
40008b74:	80 a0 60 00 	cmp  %g1, 0
40008b78:	12 80 00 11 	bne  40008bbc <__cortos_bpool_ncram+0x58>
40008b7c:	01 00 00 00 	nop 
40008b80:	90 10 20 00 	clr  %o0	! 0 <__DYNAMIC>
40008b84:	92 10 3f ff 	mov  -1, %o1
40008b88:	40 00 00 b3 	call  40008e54 <bpool_ncram>
40008b8c:	01 00 00 00 	nop 
40008b90:	03 10 00 60 	sethi  %hi(0x40018000), %g1
40008b94:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40008b98:	03 10 00 58 	sethi  %hi(0x40016000), %g1
40008b9c:	82 10 60 70 	or  %g1, 0x70, %g1	! 40016070 <allocatedLocksNc>
40008ba0:	84 10 20 01 	mov  1, %g2
40008ba4:	c4 28 60 03 	stb  %g2, [ %g1 + 3 ]
40008ba8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40008bac:	84 00 60 03 	add  %g1, 3, %g2
40008bb0:	03 10 00 58 	sethi  %hi(0x40016000), %g1
40008bb4:	82 10 60 08 	or  %g1, 8, %g1	! 40016008 <bgetNcramLockAddr>
40008bb8:	c4 20 40 00 	st  %g2, [ %g1 ]
40008bbc:	81 e8 00 00 	restore 
40008bc0:	81 c3 e0 08 	retl 
40008bc4:	01 00 00 00 	nop 

40008bc8 <cortos_bget_ncram>:
40008bc8:	9d e3 bf 98 	save  %sp, -104, %sp
40008bcc:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40008bd0:	c0 27 bf fc 	clr  [ %fp + -4 ]
40008bd4:	03 10 00 58 	sethi  %hi(0x40016000), %g1
40008bd8:	82 10 60 08 	or  %g1, 8, %g1	! 40016008 <bgetNcramLockAddr>
40008bdc:	c2 00 40 00 	ld  [ %g1 ], %g1
40008be0:	90 10 00 01 	mov  %g1, %o0
40008be4:	7f ff dd ce 	call  4000031c <cortos_lock_acquire_buzy>
40008be8:	01 00 00 00 	nop 
40008bec:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40008bf0:	40 00 00 22 	call  40008c78 <bget_ncram>
40008bf4:	01 00 00 00 	nop 
40008bf8:	d0 27 bf fc 	st  %o0, [ %fp + -4 ]
40008bfc:	03 10 00 58 	sethi  %hi(0x40016000), %g1
40008c00:	82 10 60 08 	or  %g1, 8, %g1	! 40016008 <bgetNcramLockAddr>
40008c04:	c2 00 40 00 	ld  [ %g1 ], %g1
40008c08:	90 10 00 01 	mov  %g1, %o0
40008c0c:	7f ff dd de 	call  40000384 <cortos_lock_release>
40008c10:	01 00 00 00 	nop 
40008c14:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40008c18:	b0 10 00 01 	mov  %g1, %i0
40008c1c:	81 e8 00 00 	restore 
40008c20:	81 c3 e0 08 	retl 
40008c24:	01 00 00 00 	nop 

40008c28 <cortos_brel_ncram>:
40008c28:	9d e3 bf a0 	save  %sp, -96, %sp
40008c2c:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40008c30:	03 10 00 58 	sethi  %hi(0x40016000), %g1
40008c34:	82 10 60 08 	or  %g1, 8, %g1	! 40016008 <bgetNcramLockAddr>
40008c38:	c2 00 40 00 	ld  [ %g1 ], %g1
40008c3c:	90 10 00 01 	mov  %g1, %o0
40008c40:	7f ff dd b7 	call  4000031c <cortos_lock_acquire_buzy>
40008c44:	01 00 00 00 	nop 
40008c48:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40008c4c:	40 00 00 b0 	call  40008f0c <brel_ncram>
40008c50:	01 00 00 00 	nop 
40008c54:	03 10 00 58 	sethi  %hi(0x40016000), %g1
40008c58:	82 10 60 08 	or  %g1, 8, %g1	! 40016008 <bgetNcramLockAddr>
40008c5c:	c2 00 40 00 	ld  [ %g1 ], %g1
40008c60:	90 10 00 01 	mov  %g1, %o0
40008c64:	7f ff dd c8 	call  40000384 <cortos_lock_release>
40008c68:	01 00 00 00 	nop 
40008c6c:	81 e8 00 00 	restore 
40008c70:	81 c3 e0 08 	retl 
40008c74:	01 00 00 00 	nop 

40008c78 <bget_ncram>:
40008c78:	9d e3 bf 88 	save  %sp, -120, %sp
40008c7c:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40008c80:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
40008c84:	83 38 a0 1f 	sra  %g2, 0x1f, %g1
40008c88:	83 30 60 1c 	srl  %g1, 0x1c, %g1
40008c8c:	84 00 80 01 	add  %g2, %g1, %g2
40008c90:	84 08 a0 0f 	and  %g2, 0xf, %g2
40008c94:	82 20 80 01 	sub  %g2, %g1, %g1
40008c98:	84 10 00 01 	mov  %g1, %g2
40008c9c:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40008ca0:	82 00 80 01 	add  %g2, %g1, %g1
40008ca4:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40008ca8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40008cac:	80 a0 60 0f 	cmp  %g1, 0xf
40008cb0:	18 80 00 04 	bgu  40008cc0 <bget_ncram+0x48>
40008cb4:	01 00 00 00 	nop 
40008cb8:	82 10 20 10 	mov  0x10, %g1	! 10 <__DYNAMIC+0x10>
40008cbc:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40008cc0:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40008cc4:	82 00 60 0f 	add  %g1, 0xf, %g1
40008cc8:	82 08 7f f0 	and  %g1, -16, %g1
40008ccc:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40008cd0:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40008cd4:	82 00 60 08 	add  %g1, 8, %g1
40008cd8:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40008cdc:	03 10 00 55 	sethi  %hi(0x40015400), %g1
40008ce0:	82 10 63 c8 	or  %g1, 0x3c8, %g1	! 400157c8 <freelist_ncram>
40008ce4:	c2 00 60 08 	ld  [ %g1 + 8 ], %g1
40008ce8:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
40008cec:	10 80 00 4f 	b  40008e28 <bget_ncram+0x1b0>
40008cf0:	01 00 00 00 	nop 
40008cf4:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40008cf8:	c4 00 60 04 	ld  [ %g1 + 4 ], %g2
40008cfc:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40008d00:	80 a0 80 01 	cmp  %g2, %g1
40008d04:	06 80 00 46 	bl  40008e1c <bget_ncram+0x1a4>
40008d08:	01 00 00 00 	nop 
40008d0c:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40008d10:	c4 00 60 04 	ld  [ %g1 + 4 ], %g2
40008d14:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40008d18:	82 20 80 01 	sub  %g2, %g1, %g1
40008d1c:	80 a0 60 18 	cmp  %g1, 0x18
40008d20:	08 80 00 23 	bleu  40008dac <bget_ncram+0x134>
40008d24:	01 00 00 00 	nop 
40008d28:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40008d2c:	c4 00 60 04 	ld  [ %g1 + 4 ], %g2
40008d30:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40008d34:	82 20 80 01 	sub  %g2, %g1, %g1
40008d38:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
40008d3c:	82 00 80 01 	add  %g2, %g1, %g1
40008d40:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
40008d44:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40008d48:	c4 07 bf f4 	ld  [ %fp + -12 ], %g2
40008d4c:	82 00 80 01 	add  %g2, %g1, %g1
40008d50:	c2 27 bf f0 	st  %g1, [ %fp + -16 ]
40008d54:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40008d58:	c4 00 60 04 	ld  [ %g1 + 4 ], %g2
40008d5c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40008d60:	84 20 80 01 	sub  %g2, %g1, %g2
40008d64:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40008d68:	c4 20 60 04 	st  %g2, [ %g1 + 4 ]
40008d6c:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40008d70:	c4 00 60 04 	ld  [ %g1 + 4 ], %g2
40008d74:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40008d78:	c4 20 40 00 	st  %g2, [ %g1 ]
40008d7c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40008d80:	84 20 00 01 	neg  %g1, %g2
40008d84:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40008d88:	c4 20 60 04 	st  %g2, [ %g1 + 4 ]
40008d8c:	c2 07 bf f0 	ld  [ %fp + -16 ], %g1
40008d90:	c0 20 40 00 	clr  [ %g1 ]
40008d94:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40008d98:	82 00 60 08 	add  %g1, 8, %g1
40008d9c:	c2 27 bf ec 	st  %g1, [ %fp + -20 ]
40008da0:	c2 07 bf ec 	ld  [ %fp + -20 ], %g1
40008da4:	10 80 00 28 	b  40008e44 <bget_ncram+0x1cc>
40008da8:	01 00 00 00 	nop 
40008dac:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40008db0:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
40008db4:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
40008db8:	82 00 80 01 	add  %g2, %g1, %g1
40008dbc:	c2 27 bf e8 	st  %g1, [ %fp + -24 ]
40008dc0:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40008dc4:	c2 00 60 0c 	ld  [ %g1 + 0xc ], %g1
40008dc8:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
40008dcc:	c4 00 a0 08 	ld  [ %g2 + 8 ], %g2
40008dd0:	c4 20 60 08 	st  %g2, [ %g1 + 8 ]
40008dd4:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40008dd8:	c2 00 60 08 	ld  [ %g1 + 8 ], %g1
40008ddc:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
40008de0:	c4 00 a0 0c 	ld  [ %g2 + 0xc ], %g2
40008de4:	c4 20 60 0c 	st  %g2, [ %g1 + 0xc ]
40008de8:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40008dec:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
40008df0:	84 20 00 01 	neg  %g1, %g2
40008df4:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40008df8:	c4 20 60 04 	st  %g2, [ %g1 + 4 ]
40008dfc:	c2 07 bf e8 	ld  [ %fp + -24 ], %g1
40008e00:	c0 20 40 00 	clr  [ %g1 ]
40008e04:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40008e08:	82 00 60 08 	add  %g1, 8, %g1
40008e0c:	c2 27 bf ec 	st  %g1, [ %fp + -20 ]
40008e10:	c2 07 bf ec 	ld  [ %fp + -20 ], %g1
40008e14:	10 80 00 0c 	b  40008e44 <bget_ncram+0x1cc>
40008e18:	01 00 00 00 	nop 
40008e1c:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40008e20:	c2 00 60 08 	ld  [ %g1 + 8 ], %g1
40008e24:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
40008e28:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
40008e2c:	03 10 00 55 	sethi  %hi(0x40015400), %g1
40008e30:	82 10 63 c8 	or  %g1, 0x3c8, %g1	! 400157c8 <freelist_ncram>
40008e34:	80 a0 80 01 	cmp  %g2, %g1
40008e38:	12 bf ff af 	bne  40008cf4 <bget_ncram+0x7c>
40008e3c:	01 00 00 00 	nop 
40008e40:	82 10 20 00 	clr  %g1	! 0 <__DYNAMIC>
40008e44:	b0 10 00 01 	mov  %g1, %i0
40008e48:	81 e8 00 00 	restore 
40008e4c:	81 c3 e0 08 	retl 
40008e50:	01 00 00 00 	nop 

40008e54 <bpool_ncram>:
40008e54:	9d e3 bf 98 	save  %sp, -104, %sp
40008e58:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40008e5c:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40008e60:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40008e64:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40008e68:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40008e6c:	82 08 7f f0 	and  %g1, -16, %g1
40008e70:	c2 27 a0 48 	st  %g1, [ %fp + 0x48 ]
40008e74:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40008e78:	c0 20 40 00 	clr  [ %g1 ]
40008e7c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40008e80:	05 10 00 55 	sethi  %hi(0x40015400), %g2
40008e84:	84 10 a3 c8 	or  %g2, 0x3c8, %g2	! 400157c8 <freelist_ncram>
40008e88:	c4 20 60 08 	st  %g2, [ %g1 + 8 ]
40008e8c:	03 10 00 55 	sethi  %hi(0x40015400), %g1
40008e90:	82 10 63 c8 	or  %g1, 0x3c8, %g1	! 400157c8 <freelist_ncram>
40008e94:	c4 00 60 0c 	ld  [ %g1 + 0xc ], %g2
40008e98:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40008e9c:	c4 20 60 0c 	st  %g2, [ %g1 + 0xc ]
40008ea0:	03 10 00 55 	sethi  %hi(0x40015400), %g1
40008ea4:	82 10 63 c8 	or  %g1, 0x3c8, %g1	! 400157c8 <freelist_ncram>
40008ea8:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40008eac:	c4 20 60 0c 	st  %g2, [ %g1 + 0xc ]
40008eb0:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40008eb4:	c2 00 60 0c 	ld  [ %g1 + 0xc ], %g1
40008eb8:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40008ebc:	c4 20 60 08 	st  %g2, [ %g1 + 8 ]
40008ec0:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40008ec4:	82 00 7f f8 	add  %g1, -8, %g1
40008ec8:	c2 27 a0 48 	st  %g1, [ %fp + 0x48 ]
40008ecc:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40008ed0:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
40008ed4:	c4 20 60 04 	st  %g2, [ %g1 + 4 ]
40008ed8:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40008edc:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40008ee0:	82 00 80 01 	add  %g2, %g1, %g1
40008ee4:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
40008ee8:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40008eec:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
40008ef0:	c4 20 40 00 	st  %g2, [ %g1 ]
40008ef4:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40008ef8:	05 20 00 00 	sethi  %hi(0x80000000), %g2
40008efc:	c4 20 60 04 	st  %g2, [ %g1 + 4 ]
40008f00:	81 e8 00 00 	restore 
40008f04:	81 c3 e0 08 	retl 
40008f08:	01 00 00 00 	nop 

40008f0c <brel_ncram>:
40008f0c:	9d e3 bf 98 	save  %sp, -104, %sp
40008f10:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40008f14:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40008f18:	82 00 7f f8 	add  %g1, -8, %g1
40008f1c:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40008f20:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40008f24:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
40008f28:	80 a0 60 00 	cmp  %g1, 0
40008f2c:	06 80 00 03 	bl  40008f38 <brel_ncram+0x2c>
40008f30:	01 00 00 00 	nop 
40008f34:	c0 27 bf f8 	clr  [ %fp + -8 ]
40008f38:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40008f3c:	c2 00 40 00 	ld  [ %g1 ], %g1
40008f40:	80 a0 60 00 	cmp  %g1, 0
40008f44:	02 80 00 11 	be  40008f88 <brel_ncram+0x7c>
40008f48:	01 00 00 00 	nop 
40008f4c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40008f50:	fa 00 60 04 	ld  [ %g1 + 4 ], %i5
40008f54:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40008f58:	c2 00 40 00 	ld  [ %g1 ], %g1
40008f5c:	82 20 00 01 	neg  %g1
40008f60:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40008f64:	82 00 80 01 	add  %g2, %g1, %g1
40008f68:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40008f6c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40008f70:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
40008f74:	84 20 40 1d 	sub  %g1, %i5, %g2
40008f78:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40008f7c:	c4 20 60 04 	st  %g2, [ %g1 + 4 ]
40008f80:	10 80 00 18 	b  40008fe0 <brel_ncram+0xd4>
40008f84:	01 00 00 00 	nop 
40008f88:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40008f8c:	05 10 00 55 	sethi  %hi(0x40015400), %g2
40008f90:	84 10 a3 c8 	or  %g2, 0x3c8, %g2	! 400157c8 <freelist_ncram>
40008f94:	c4 20 60 08 	st  %g2, [ %g1 + 8 ]
40008f98:	03 10 00 55 	sethi  %hi(0x40015400), %g1
40008f9c:	82 10 63 c8 	or  %g1, 0x3c8, %g1	! 400157c8 <freelist_ncram>
40008fa0:	c4 00 60 0c 	ld  [ %g1 + 0xc ], %g2
40008fa4:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40008fa8:	c4 20 60 0c 	st  %g2, [ %g1 + 0xc ]
40008fac:	03 10 00 55 	sethi  %hi(0x40015400), %g1
40008fb0:	82 10 63 c8 	or  %g1, 0x3c8, %g1	! 400157c8 <freelist_ncram>
40008fb4:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40008fb8:	c4 20 60 0c 	st  %g2, [ %g1 + 0xc ]
40008fbc:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40008fc0:	c2 00 60 0c 	ld  [ %g1 + 0xc ], %g1
40008fc4:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40008fc8:	c4 20 60 08 	st  %g2, [ %g1 + 8 ]
40008fcc:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40008fd0:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
40008fd4:	84 20 00 01 	neg  %g1, %g2
40008fd8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40008fdc:	c4 20 60 04 	st  %g2, [ %g1 + 4 ]
40008fe0:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40008fe4:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
40008fe8:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40008fec:	82 00 80 01 	add  %g2, %g1, %g1
40008ff0:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
40008ff4:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40008ff8:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
40008ffc:	80 a0 60 00 	cmp  %g1, 0
40009000:	04 80 00 18 	ble  40009060 <brel_ncram+0x154>
40009004:	01 00 00 00 	nop 
40009008:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4000900c:	c2 00 60 0c 	ld  [ %g1 + 0xc ], %g1
40009010:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
40009014:	c4 00 a0 08 	ld  [ %g2 + 8 ], %g2
40009018:	c4 20 60 08 	st  %g2, [ %g1 + 8 ]
4000901c:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40009020:	c2 00 60 08 	ld  [ %g1 + 8 ], %g1
40009024:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
40009028:	c4 00 a0 0c 	ld  [ %g2 + 0xc ], %g2
4000902c:	c4 20 60 0c 	st  %g2, [ %g1 + 0xc ]
40009030:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40009034:	c4 00 60 04 	ld  [ %g1 + 4 ], %g2
40009038:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4000903c:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
40009040:	84 00 80 01 	add  %g2, %g1, %g2
40009044:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40009048:	c4 20 60 04 	st  %g2, [ %g1 + 4 ]
4000904c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40009050:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
40009054:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40009058:	82 00 80 01 	add  %g2, %g1, %g1
4000905c:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
40009060:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40009064:	c4 00 60 04 	ld  [ %g1 + 4 ], %g2
40009068:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4000906c:	c4 20 40 00 	st  %g2, [ %g1 ]
40009070:	81 e8 00 00 	restore 
40009074:	81 c3 e0 08 	retl 
40009078:	01 00 00 00 	nop 

4000907c <cortos_init_printing>:
4000907c:	9d e3 bf 98 	save  %sp, -104, %sp
40009080:	03 10 00 60 	sethi  %hi(0x40018000), %g1
40009084:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40009088:	03 10 00 58 	sethi  %hi(0x40016000), %g1
4000908c:	82 10 60 70 	or  %g1, 0x70, %g1	! 40016070 <allocatedLocksNc>
40009090:	84 10 20 01 	mov  1, %g2
40009094:	c4 28 60 05 	stb  %g2, [ %g1 + 5 ]
40009098:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4000909c:	84 00 60 05 	add  %g1, 5, %g2
400090a0:	03 10 00 58 	sethi  %hi(0x40016000), %g1
400090a4:	82 10 60 0c 	or  %g1, 0xc, %g1	! 4001600c <printingLockAddr>
400090a8:	c4 20 40 00 	st  %g2, [ %g1 ]
400090ac:	81 e8 00 00 	restore 
400090b0:	81 c3 e0 08 	retl 
400090b4:	01 00 00 00 	nop 

400090b8 <cortos_get_clock_time>:
400090b8:	9d e3 bf a0 	save  %sp, -96, %sp
400090bc:	7f ff f1 63 	call  40005648 <__ajit_get_clock_time>
400090c0:	01 00 00 00 	nop 
400090c4:	84 10 00 08 	mov  %o0, %g2
400090c8:	86 10 00 09 	mov  %o1, %g3
400090cc:	b0 10 00 02 	mov  %g2, %i0
400090d0:	b2 10 00 03 	mov  %g3, %i1
400090d4:	81 e8 00 00 	restore 
400090d8:	81 c3 e0 08 	retl 
400090dc:	01 00 00 00 	nop 

400090e0 <cortos_sleep>:
400090e0:	9d e3 bf a0 	save  %sp, -96, %sp
400090e4:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
400090e8:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
400090ec:	7f ff f1 73 	call  400056b8 <__ajit_sleep__>
400090f0:	01 00 00 00 	nop 
400090f4:	81 e8 00 00 	restore 
400090f8:	81 c3 e0 08 	retl 
400090fc:	01 00 00 00 	nop 

40009100 <cortos_get_thread_id>:
40009100:	9d e3 bf 98 	save  %sp, -104, %sp
40009104:	a3 47 40 00 	rd  %asr29, %l1
40009108:	ba 10 00 11 	mov  %l1, %i5
4000910c:	fa 27 bf fc 	st  %i5, [ %fp + -4 ]
40009110:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40009114:	03 00 00 3f 	sethi  %hi(0xfc00), %g1
40009118:	82 10 63 00 	or  %g1, 0x300, %g1	! ff00 <__DYNAMIC+0xff00>
4000911c:	82 08 80 01 	and  %g2, %g1, %g1
40009120:	83 30 60 08 	srl  %g1, 8, %g1
40009124:	82 00 40 01 	add  %g1, %g1, %g1
40009128:	84 10 00 01 	mov  %g1, %g2
4000912c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40009130:	82 00 80 01 	add  %g2, %g1, %g1
40009134:	83 28 60 18 	sll  %g1, 0x18, %g1
40009138:	83 38 60 18 	sra  %g1, 0x18, %g1
4000913c:	b0 10 00 01 	mov  %g1, %i0
40009140:	81 e8 00 00 	restore 
40009144:	81 c3 e0 08 	retl 
40009148:	01 00 00 00 	nop 

4000914c <cortos_IsNcRamAddr>:
4000914c:	9d e3 bf 98 	save  %sp, -104, %sp
40009150:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40009154:	c0 2f bf ff 	clrb  [ %fp + -1 ]
40009158:	82 10 20 00 	clr  %g1
4000915c:	82 08 60 ff 	and  %g1, 0xff, %g1
40009160:	b0 10 00 01 	mov  %g1, %i0
40009164:	81 e8 00 00 	restore 
40009168:	81 c3 e0 08 	retl 
4000916c:	01 00 00 00 	nop 

40009170 <cortos_printf>:
40009170:	9d e3 bf 98 	save  %sp, -104, %sp
40009174:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40009178:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
4000917c:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
40009180:	f8 27 a0 54 	st  %i4, [ %fp + 0x54 ]
40009184:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
40009188:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
4000918c:	c0 27 bf fc 	clr  [ %fp + -4 ]
40009190:	82 07 a0 48 	add  %fp, 0x48, %g1
40009194:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
40009198:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4000919c:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
400091a0:	92 10 00 01 	mov  %g1, %o1
400091a4:	40 00 00 08 	call  400091c4 <cortos_vprintf>
400091a8:	01 00 00 00 	nop 
400091ac:	d0 27 bf fc 	st  %o0, [ %fp + -4 ]
400091b0:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400091b4:	b0 10 00 01 	mov  %g1, %i0
400091b8:	81 e8 00 00 	restore 
400091bc:	81 c3 e0 08 	retl 
400091c0:	01 00 00 00 	nop 

400091c4 <cortos_vprintf>:
400091c4:	9d e3 bb 98 	save  %sp, -1128, %sp
400091c8:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
400091cc:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
400091d0:	82 07 bb f8 	add  %fp, -1032, %g1
400091d4:	90 10 00 01 	mov  %g1, %o0
400091d8:	d2 07 a0 44 	ld  [ %fp + 0x44 ], %o1
400091dc:	d4 07 a0 48 	ld  [ %fp + 0x48 ], %o2
400091e0:	7f ff ee e1 	call  40004d64 <vsprintf_>
400091e4:	01 00 00 00 	nop 
400091e8:	82 07 bb f8 	add  %fp, -1032, %g1
400091ec:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400091f0:	c0 27 bf f8 	clr  [ %fp + -8 ]
400091f4:	03 10 00 58 	sethi  %hi(0x40016000), %g1
400091f8:	82 10 60 0c 	or  %g1, 0xc, %g1	! 4001600c <printingLockAddr>
400091fc:	c2 00 40 00 	ld  [ %g1 ], %g1
40009200:	90 10 00 01 	mov  %g1, %o0
40009204:	7f ff dc 46 	call  4000031c <cortos_lock_acquire_buzy>
40009208:	01 00 00 00 	nop 
4000920c:	10 80 00 0f 	b  40009248 <cortos_vprintf+0x84>
40009210:	01 00 00 00 	nop 
40009214:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40009218:	c2 08 40 00 	ldub  [ %g1 ], %g1
4000921c:	83 28 60 18 	sll  %g1, 0x18, %g1
40009220:	83 38 60 18 	sra  %g1, 0x18, %g1
40009224:	90 10 00 01 	mov  %g1, %o0
40009228:	7f ff e0 df 	call  400015a4 <uart_send_char>
4000922c:	01 00 00 00 	nop 
40009230:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40009234:	82 00 60 01 	inc  %g1
40009238:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
4000923c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40009240:	82 00 60 01 	inc  %g1
40009244:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40009248:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4000924c:	c2 08 40 00 	ldub  [ %g1 ], %g1
40009250:	83 28 60 18 	sll  %g1, 0x18, %g1
40009254:	83 38 60 18 	sra  %g1, 0x18, %g1
40009258:	80 a0 60 00 	cmp  %g1, 0
4000925c:	12 bf ff ee 	bne  40009214 <cortos_vprintf+0x50>
40009260:	01 00 00 00 	nop 
40009264:	03 10 00 58 	sethi  %hi(0x40016000), %g1
40009268:	82 10 60 0c 	or  %g1, 0xc, %g1	! 4001600c <printingLockAddr>
4000926c:	c2 00 40 00 	ld  [ %g1 ], %g1
40009270:	90 10 00 01 	mov  %g1, %o0
40009274:	7f ff dc 44 	call  40000384 <cortos_lock_release>
40009278:	01 00 00 00 	nop 
4000927c:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40009280:	b0 10 00 01 	mov  %g1, %i0
40009284:	81 e8 00 00 	restore 
40009288:	81 c3 e0 08 	retl 
4000928c:	01 00 00 00 	nop 

40009290 <bget>:
40009290:	9d e3 bf 88 	save  %sp, -120, %sp
40009294:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40009298:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
4000929c:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400092a0:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400092a4:	80 a0 60 07 	cmp  %g1, 7
400092a8:	18 80 00 04 	bgu  400092b8 <bget+0x28>
400092ac:	01 00 00 00 	nop 
400092b0:	82 10 20 08 	mov  8, %g1	! 8 <__DYNAMIC+0x8>
400092b4:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400092b8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400092bc:	82 00 60 07 	add  %g1, 7, %g1
400092c0:	82 08 7f f8 	and  %g1, -8, %g1
400092c4:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400092c8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400092cc:	82 00 60 08 	add  %g1, 8, %g1
400092d0:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400092d4:	03 10 00 55 	sethi  %hi(0x40015400), %g1
400092d8:	82 10 63 d8 	or  %g1, 0x3d8, %g1	! 400157d8 <freelist>
400092dc:	c2 00 60 08 	ld  [ %g1 + 8 ], %g1
400092e0:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
400092e4:	10 80 00 4f 	b  40009420 <bget+0x190>
400092e8:	01 00 00 00 	nop 
400092ec:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
400092f0:	c4 00 60 04 	ld  [ %g1 + 4 ], %g2
400092f4:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400092f8:	80 a0 80 01 	cmp  %g2, %g1
400092fc:	06 80 00 46 	bl  40009414 <bget+0x184>
40009300:	01 00 00 00 	nop 
40009304:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40009308:	c4 00 60 04 	ld  [ %g1 + 4 ], %g2
4000930c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40009310:	82 20 80 01 	sub  %g2, %g1, %g1
40009314:	80 a0 60 10 	cmp  %g1, 0x10
40009318:	08 80 00 23 	bleu  400093a4 <bget+0x114>
4000931c:	01 00 00 00 	nop 
40009320:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40009324:	c4 00 60 04 	ld  [ %g1 + 4 ], %g2
40009328:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4000932c:	82 20 80 01 	sub  %g2, %g1, %g1
40009330:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
40009334:	82 00 80 01 	add  %g2, %g1, %g1
40009338:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
4000933c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40009340:	c4 07 bf f4 	ld  [ %fp + -12 ], %g2
40009344:	82 00 80 01 	add  %g2, %g1, %g1
40009348:	c2 27 bf f0 	st  %g1, [ %fp + -16 ]
4000934c:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40009350:	c4 00 60 04 	ld  [ %g1 + 4 ], %g2
40009354:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40009358:	84 20 80 01 	sub  %g2, %g1, %g2
4000935c:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40009360:	c4 20 60 04 	st  %g2, [ %g1 + 4 ]
40009364:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40009368:	c4 00 60 04 	ld  [ %g1 + 4 ], %g2
4000936c:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40009370:	c4 20 40 00 	st  %g2, [ %g1 ]
40009374:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40009378:	84 20 00 01 	neg  %g1, %g2
4000937c:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40009380:	c4 20 60 04 	st  %g2, [ %g1 + 4 ]
40009384:	c2 07 bf f0 	ld  [ %fp + -16 ], %g1
40009388:	c0 20 40 00 	clr  [ %g1 ]
4000938c:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40009390:	82 00 60 08 	add  %g1, 8, %g1
40009394:	c2 27 bf ec 	st  %g1, [ %fp + -20 ]
40009398:	c2 07 bf ec 	ld  [ %fp + -20 ], %g1
4000939c:	10 80 00 28 	b  4000943c <bget+0x1ac>
400093a0:	01 00 00 00 	nop 
400093a4:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
400093a8:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
400093ac:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
400093b0:	82 00 80 01 	add  %g2, %g1, %g1
400093b4:	c2 27 bf e8 	st  %g1, [ %fp + -24 ]
400093b8:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
400093bc:	c2 00 60 0c 	ld  [ %g1 + 0xc ], %g1
400093c0:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
400093c4:	c4 00 a0 08 	ld  [ %g2 + 8 ], %g2
400093c8:	c4 20 60 08 	st  %g2, [ %g1 + 8 ]
400093cc:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
400093d0:	c2 00 60 08 	ld  [ %g1 + 8 ], %g1
400093d4:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
400093d8:	c4 00 a0 0c 	ld  [ %g2 + 0xc ], %g2
400093dc:	c4 20 60 0c 	st  %g2, [ %g1 + 0xc ]
400093e0:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
400093e4:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
400093e8:	84 20 00 01 	neg  %g1, %g2
400093ec:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
400093f0:	c4 20 60 04 	st  %g2, [ %g1 + 4 ]
400093f4:	c2 07 bf e8 	ld  [ %fp + -24 ], %g1
400093f8:	c0 20 40 00 	clr  [ %g1 ]
400093fc:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40009400:	82 00 60 08 	add  %g1, 8, %g1
40009404:	c2 27 bf ec 	st  %g1, [ %fp + -20 ]
40009408:	c2 07 bf ec 	ld  [ %fp + -20 ], %g1
4000940c:	10 80 00 0c 	b  4000943c <bget+0x1ac>
40009410:	01 00 00 00 	nop 
40009414:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40009418:	c2 00 60 08 	ld  [ %g1 + 8 ], %g1
4000941c:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
40009420:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
40009424:	03 10 00 55 	sethi  %hi(0x40015400), %g1
40009428:	82 10 63 d8 	or  %g1, 0x3d8, %g1	! 400157d8 <freelist>
4000942c:	80 a0 80 01 	cmp  %g2, %g1
40009430:	12 bf ff af 	bne  400092ec <bget+0x5c>
40009434:	01 00 00 00 	nop 
40009438:	82 10 20 00 	clr  %g1	! 0 <__DYNAMIC>
4000943c:	b0 10 00 01 	mov  %g1, %i0
40009440:	81 e8 00 00 	restore 
40009444:	81 c3 e0 08 	retl 
40009448:	01 00 00 00 	nop 

4000944c <bpool>:
4000944c:	9d e3 bf 98 	save  %sp, -104, %sp
40009450:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40009454:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40009458:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
4000945c:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40009460:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40009464:	82 08 7f f8 	and  %g1, -8, %g1
40009468:	c2 27 a0 48 	st  %g1, [ %fp + 0x48 ]
4000946c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40009470:	c0 20 40 00 	clr  [ %g1 ]
40009474:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40009478:	05 10 00 55 	sethi  %hi(0x40015400), %g2
4000947c:	84 10 a3 d8 	or  %g2, 0x3d8, %g2	! 400157d8 <freelist>
40009480:	c4 20 60 08 	st  %g2, [ %g1 + 8 ]
40009484:	03 10 00 55 	sethi  %hi(0x40015400), %g1
40009488:	82 10 63 d8 	or  %g1, 0x3d8, %g1	! 400157d8 <freelist>
4000948c:	c4 00 60 0c 	ld  [ %g1 + 0xc ], %g2
40009490:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40009494:	c4 20 60 0c 	st  %g2, [ %g1 + 0xc ]
40009498:	03 10 00 55 	sethi  %hi(0x40015400), %g1
4000949c:	82 10 63 d8 	or  %g1, 0x3d8, %g1	! 400157d8 <freelist>
400094a0:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
400094a4:	c4 20 60 0c 	st  %g2, [ %g1 + 0xc ]
400094a8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400094ac:	c2 00 60 0c 	ld  [ %g1 + 0xc ], %g1
400094b0:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
400094b4:	c4 20 60 08 	st  %g2, [ %g1 + 8 ]
400094b8:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
400094bc:	82 00 7f f8 	add  %g1, -8, %g1
400094c0:	c2 27 a0 48 	st  %g1, [ %fp + 0x48 ]
400094c4:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400094c8:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
400094cc:	c4 20 60 04 	st  %g2, [ %g1 + 4 ]
400094d0:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
400094d4:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
400094d8:	82 00 80 01 	add  %g2, %g1, %g1
400094dc:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
400094e0:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
400094e4:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
400094e8:	c4 20 40 00 	st  %g2, [ %g1 ]
400094ec:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
400094f0:	05 20 00 00 	sethi  %hi(0x80000000), %g2
400094f4:	c4 20 60 04 	st  %g2, [ %g1 + 4 ]
400094f8:	81 e8 00 00 	restore 
400094fc:	81 c3 e0 08 	retl 
40009500:	01 00 00 00 	nop 

40009504 <brel>:
40009504:	9d e3 bf 98 	save  %sp, -104, %sp
40009508:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
4000950c:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40009510:	82 00 7f f8 	add  %g1, -8, %g1
40009514:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40009518:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4000951c:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
40009520:	80 a0 60 00 	cmp  %g1, 0
40009524:	06 80 00 03 	bl  40009530 <brel+0x2c>
40009528:	01 00 00 00 	nop 
4000952c:	c0 27 bf f8 	clr  [ %fp + -8 ]
40009530:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40009534:	c2 00 40 00 	ld  [ %g1 ], %g1
40009538:	80 a0 60 00 	cmp  %g1, 0
4000953c:	02 80 00 11 	be  40009580 <brel+0x7c>
40009540:	01 00 00 00 	nop 
40009544:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40009548:	fa 00 60 04 	ld  [ %g1 + 4 ], %i5
4000954c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40009550:	c2 00 40 00 	ld  [ %g1 ], %g1
40009554:	82 20 00 01 	neg  %g1
40009558:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
4000955c:	82 00 80 01 	add  %g2, %g1, %g1
40009560:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40009564:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40009568:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
4000956c:	84 20 40 1d 	sub  %g1, %i5, %g2
40009570:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40009574:	c4 20 60 04 	st  %g2, [ %g1 + 4 ]
40009578:	10 80 00 18 	b  400095d8 <brel+0xd4>
4000957c:	01 00 00 00 	nop 
40009580:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40009584:	05 10 00 55 	sethi  %hi(0x40015400), %g2
40009588:	84 10 a3 d8 	or  %g2, 0x3d8, %g2	! 400157d8 <freelist>
4000958c:	c4 20 60 08 	st  %g2, [ %g1 + 8 ]
40009590:	03 10 00 55 	sethi  %hi(0x40015400), %g1
40009594:	82 10 63 d8 	or  %g1, 0x3d8, %g1	! 400157d8 <freelist>
40009598:	c4 00 60 0c 	ld  [ %g1 + 0xc ], %g2
4000959c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400095a0:	c4 20 60 0c 	st  %g2, [ %g1 + 0xc ]
400095a4:	03 10 00 55 	sethi  %hi(0x40015400), %g1
400095a8:	82 10 63 d8 	or  %g1, 0x3d8, %g1	! 400157d8 <freelist>
400095ac:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
400095b0:	c4 20 60 0c 	st  %g2, [ %g1 + 0xc ]
400095b4:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400095b8:	c2 00 60 0c 	ld  [ %g1 + 0xc ], %g1
400095bc:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
400095c0:	c4 20 60 08 	st  %g2, [ %g1 + 8 ]
400095c4:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400095c8:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
400095cc:	84 20 00 01 	neg  %g1, %g2
400095d0:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400095d4:	c4 20 60 04 	st  %g2, [ %g1 + 4 ]
400095d8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400095dc:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
400095e0:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
400095e4:	82 00 80 01 	add  %g2, %g1, %g1
400095e8:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
400095ec:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
400095f0:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
400095f4:	80 a0 60 00 	cmp  %g1, 0
400095f8:	04 80 00 18 	ble  40009658 <brel+0x154>
400095fc:	01 00 00 00 	nop 
40009600:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40009604:	c2 00 60 0c 	ld  [ %g1 + 0xc ], %g1
40009608:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
4000960c:	c4 00 a0 08 	ld  [ %g2 + 8 ], %g2
40009610:	c4 20 60 08 	st  %g2, [ %g1 + 8 ]
40009614:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40009618:	c2 00 60 08 	ld  [ %g1 + 8 ], %g1
4000961c:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
40009620:	c4 00 a0 0c 	ld  [ %g2 + 0xc ], %g2
40009624:	c4 20 60 0c 	st  %g2, [ %g1 + 0xc ]
40009628:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4000962c:	c4 00 60 04 	ld  [ %g1 + 4 ], %g2
40009630:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40009634:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
40009638:	84 00 80 01 	add  %g2, %g1, %g2
4000963c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40009640:	c4 20 60 04 	st  %g2, [ %g1 + 4 ]
40009644:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40009648:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
4000964c:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40009650:	82 00 80 01 	add  %g2, %g1, %g1
40009654:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
40009658:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4000965c:	c4 00 60 04 	ld  [ %g1 + 4 ], %g2
40009660:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40009664:	c4 20 40 00 	st  %g2, [ %g1 ]
40009668:	81 e8 00 00 	restore 
4000966c:	81 c3 e0 08 	retl 
40009670:	01 00 00 00 	nop 

40009674 <__ieee754_log2>:
40009674:	9d e3 bf 90 	save  %sp, -112, %sp
40009678:	f0 3f bf f8 	std  %i0, [ %fp + -8 ]
4000967c:	2f 00 00 30 	sethi  %hi(0xc000), %l7
40009680:	40 00 1a 60 	call  40010000 <__sparc_get_pc_thunk.l7>
40009684:	ae 05 e1 68 	add  %l7, 0x168, %l7	! c168 <__DYNAMIC+0xc168>
40009688:	09 00 03 ff 	sethi  %hi(0xffc00), %g4
4000968c:	88 11 23 ff 	or  %g4, 0x3ff, %g4	! fffff <__DYNAMIC+0xfffff>
40009690:	d1 1f bf f8 	ldd  [ %fp + -8 ], %f8
40009694:	80 a6 00 04 	cmp  %i0, %g4
40009698:	14 80 00 1e 	bg  40009710 <__ieee754_log2+0x9c>
4000969c:	84 10 00 18 	mov  %i0, %g2
400096a0:	05 20 00 00 	sethi  %hi(0x80000000), %g2
400096a4:	84 2e 00 02 	andn  %i0, %g2, %g2
400096a8:	80 90 80 19 	orcc  %g2, %i1, %g0
400096ac:	32 80 00 0a 	bne,a   400096d4 <__ieee754_log2+0x60>
400096b0:	80 a6 20 00 	cmp  %i0, 0
400096b4:	91 a2 08 c8 	fsubd  %f8, %f8, %f8
400096b8:	03 00 00 00 	sethi  %hi(0), %g1
400096bc:	82 18 7f 38 	xor  %g1, -200, %g1
400096c0:	82 05 c0 01 	add  %l7, %g1, %g1
400096c4:	c1 18 40 00 	ldd  [ %g1 ], %f0
400096c8:	81 a0 09 c8 	fdivd  %f0, %f8, %f0
400096cc:	81 c7 e0 08 	ret 
400096d0:	81 e8 00 00 	restore 
400096d4:	16 80 00 06 	bge  400096ec <__ieee754_log2+0x78>
400096d8:	03 00 00 00 	sethi  %hi(0), %g1
400096dc:	91 a2 08 c8 	fsubd  %f8, %f8, %f8
400096e0:	81 a2 09 c8 	fdivd  %f8, %f8, %f0
400096e4:	81 c7 e0 08 	ret 
400096e8:	81 e8 00 00 	restore 
400096ec:	82 18 7f 40 	xor  %g1, -192, %g1
400096f0:	82 05 c0 01 	add  %l7, %g1, %g1
400096f4:	d5 18 40 00 	ldd  [ %g1 ], %f10
400096f8:	82 10 3f ca 	mov  -54, %g1
400096fc:	91 a2 09 4a 	fmuld  %f8, %f10, %f8
40009700:	d1 3f bf f8 	std  %f8, [ %fp + -8 ]
40009704:	f8 1f bf f8 	ldd  [ %fp + -8 ], %i4
40009708:	10 80 00 03 	b  40009714 <__ieee754_log2+0xa0>
4000970c:	84 10 00 1c 	mov  %i4, %g2
40009710:	82 10 20 00 	clr  %g1
40009714:	07 1f fb ff 	sethi  %hi(0x7feffc00), %g3
40009718:	86 10 e3 ff 	or  %g3, 0x3ff, %g3	! 7fefffff <ajit_global_sw_trap_handlers+0x3fee9d8f>
4000971c:	80 a0 80 03 	cmp  %g2, %g3
40009720:	04 80 00 05 	ble  40009734 <__ieee754_log2+0xc0>
40009724:	09 00 04 00 	sethi  %hi(0x100000), %g4
40009728:	81 a2 08 48 	faddd  %f8, %f8, %f0
4000972c:	81 c7 e0 08 	ret 
40009730:	81 e8 00 00 	restore 
40009734:	bb 38 a0 14 	sra  %g2, 0x14, %i5
40009738:	07 00 03 ff 	sethi  %hi(0xffc00), %g3
4000973c:	ba 07 7c 01 	add  %i5, -1023, %i5
40009740:	86 10 e3 ff 	or  %g3, 0x3ff, %g3
40009744:	ba 00 40 1d 	add  %g1, %i5, %i5
40009748:	84 08 80 03 	and  %g2, %g3, %g2
4000974c:	03 00 02 57 	sethi  %hi(0x95c00), %g1
40009750:	82 10 63 64 	or  %g1, 0x364, %g1	! 95f64 <__DYNAMIC+0x95f64>
40009754:	82 00 80 01 	add  %g2, %g1, %g1
40009758:	82 08 40 04 	and  %g1, %g4, %g1
4000975c:	09 0f fc 00 	sethi  %hi(0x3ff00000), %g4
40009760:	88 18 40 04 	xor  %g1, %g4, %g4
40009764:	88 11 00 02 	or  %g4, %g2, %g4
40009768:	c8 27 bf f4 	st  %g4, [ %fp + -12 ]
4000976c:	89 38 60 14 	sra  %g1, 0x14, %g4
40009770:	d1 07 bf f4 	ld  [ %fp + -12 ], %f8
40009774:	88 07 40 04 	add  %i5, %g4, %g4
40009778:	03 00 00 00 	sethi  %hi(0), %g1
4000977c:	c8 27 bf f4 	st  %g4, [ %fp + -12 ]
40009780:	82 18 7f 48 	xor  %g1, -184, %g1
40009784:	d5 07 bf f4 	ld  [ %fp + -12 ], %f10
40009788:	82 05 c0 01 	add  %l7, %g1, %g1
4000978c:	81 a0 19 0a 	fitod  %f10, %f0
40009790:	d5 18 40 00 	ldd  [ %g1 ], %f10
40009794:	82 00 a0 02 	add  %g2, 2, %g1
40009798:	86 08 40 03 	and  %g1, %g3, %g3
4000979c:	80 a0 e0 02 	cmp  %g3, 2
400097a0:	14 80 00 1c 	bg  40009810 <__ieee754_log2+0x19c>
400097a4:	91 a2 08 ca 	fsubd  %f8, %f10, %f8
400097a8:	03 00 00 00 	sethi  %hi(0), %g1
400097ac:	82 18 7f 50 	xor  %g1, -176, %g1
400097b0:	82 05 c0 01 	add  %l7, %g1, %g1
400097b4:	d5 18 40 00 	ldd  [ %g1 ], %f10
400097b8:	81 aa 0a 4a 	fcmpd  %f8, %f10
400097bc:	01 00 00 00 	nop 
400097c0:	13 bf ff c3 	fbe  400096cc <__ieee754_log2+0x58>
400097c4:	03 00 00 00 	sethi  %hi(0), %g1
400097c8:	82 18 7f 58 	xor  %g1, -168, %g1
400097cc:	82 05 c0 01 	add  %l7, %g1, %g1
400097d0:	99 a2 09 48 	fmuld  %f8, %f8, %f12
400097d4:	d5 18 40 00 	ldd  [ %g1 ], %f10
400097d8:	03 00 00 00 	sethi  %hi(0), %g1
400097dc:	95 a2 09 4a 	fmuld  %f8, %f10, %f10
400097e0:	82 18 7f 60 	xor  %g1, -160, %g1
400097e4:	82 05 c0 01 	add  %l7, %g1, %g1
400097e8:	dd 18 40 00 	ldd  [ %g1 ], %f14
400097ec:	95 a3 88 ca 	fsubd  %f14, %f10, %f10
400097f0:	95 a3 09 4a 	fmuld  %f12, %f10, %f10
400097f4:	03 00 00 00 	sethi  %hi(0), %g1
400097f8:	91 a2 88 c8 	fsubd  %f10, %f8, %f8
400097fc:	82 18 7f 68 	xor  %g1, -152, %g1
40009800:	82 05 c0 01 	add  %l7, %g1, %g1
40009804:	d5 18 40 00 	ldd  [ %g1 ], %f10
40009808:	10 80 00 4e 	b  40009940 <__ieee754_log2+0x2cc>
4000980c:	91 a2 09 ca 	fdivd  %f8, %f10, %f8
40009810:	03 00 00 00 	sethi  %hi(0), %g1
40009814:	82 18 7f 70 	xor  %g1, -144, %g1
40009818:	82 05 c0 01 	add  %l7, %g1, %g1
4000981c:	d9 18 40 00 	ldd  [ %g1 ], %f12
40009820:	03 00 00 00 	sethi  %hi(0), %g1
40009824:	82 18 7f 78 	xor  %g1, -136, %g1
40009828:	82 05 c0 01 	add  %l7, %g1, %g1
4000982c:	e1 18 40 00 	ldd  [ %g1 ], %f16
40009830:	03 00 00 00 	sethi  %hi(0), %g1
40009834:	82 18 7f 80 	xor  %g1, -128, %g1
40009838:	82 05 c0 01 	add  %l7, %g1, %g1
4000983c:	e5 18 40 00 	ldd  [ %g1 ], %f18
40009840:	03 00 00 00 	sethi  %hi(0), %g1
40009844:	82 18 7f 88 	xor  %g1, -120, %g1
40009848:	82 05 c0 01 	add  %l7, %g1, %g1
4000984c:	99 a2 08 4c 	faddd  %f8, %f12, %f12
40009850:	99 a2 09 cc 	fdivd  %f8, %f12, %f12
40009854:	9d a3 09 4c 	fmuld  %f12, %f12, %f14
40009858:	95 a3 89 4e 	fmuld  %f14, %f14, %f10
4000985c:	a1 a2 89 50 	fmuld  %f10, %f16, %f16
40009860:	a1 a4 08 52 	faddd  %f16, %f18, %f16
40009864:	e5 18 40 00 	ldd  [ %g1 ], %f18
40009868:	03 00 00 00 	sethi  %hi(0), %g1
4000986c:	82 18 7f 90 	xor  %g1, -112, %g1
40009870:	82 05 c0 01 	add  %l7, %g1, %g1
40009874:	a1 a2 89 50 	fmuld  %f10, %f16, %f16
40009878:	a1 a4 08 52 	faddd  %f16, %f18, %f16
4000987c:	e5 18 40 00 	ldd  [ %g1 ], %f18
40009880:	a1 a2 89 50 	fmuld  %f10, %f16, %f16
40009884:	03 00 00 00 	sethi  %hi(0), %g1
40009888:	a1 a4 08 52 	faddd  %f16, %f18, %f16
4000988c:	82 18 7f 98 	xor  %g1, -104, %g1
40009890:	82 05 c0 01 	add  %l7, %g1, %g1
40009894:	9d a3 89 50 	fmuld  %f14, %f16, %f14
40009898:	e1 18 40 00 	ldd  [ %g1 ], %f16
4000989c:	03 00 00 00 	sethi  %hi(0), %g1
400098a0:	82 18 7f a0 	xor  %g1, -96, %g1
400098a4:	82 05 c0 01 	add  %l7, %g1, %g1
400098a8:	e5 18 40 00 	ldd  [ %g1 ], %f18
400098ac:	03 00 00 00 	sethi  %hi(0), %g1
400098b0:	82 18 7f a8 	xor  %g1, -88, %g1
400098b4:	82 05 c0 01 	add  %l7, %g1, %g1
400098b8:	a1 a2 89 50 	fmuld  %f10, %f16, %f16
400098bc:	07 3f fe 7a 	sethi  %hi(0xfff9e800), %g3
400098c0:	a1 a4 08 52 	faddd  %f16, %f18, %f16
400098c4:	86 10 e3 86 	or  %g3, 0x386, %g3
400098c8:	a1 a2 89 50 	fmuld  %f10, %f16, %f16
400098cc:	86 00 80 03 	add  %g2, %g3, %g3
400098d0:	e5 18 40 00 	ldd  [ %g1 ], %f18
400098d4:	03 00 01 ae 	sethi  %hi(0x6b800), %g1
400098d8:	a1 a4 08 52 	faddd  %f16, %f18, %f16
400098dc:	82 10 60 51 	or  %g1, 0x51, %g1
400098e0:	95 a2 89 50 	fmuld  %f10, %f16, %f10
400098e4:	84 20 40 02 	sub  %g1, %g2, %g2
400098e8:	80 90 80 03 	orcc  %g2, %g3, %g0
400098ec:	04 80 00 0d 	ble  40009920 <__ieee754_log2+0x2ac>
400098f0:	95 a3 88 4a 	faddd  %f14, %f10, %f10
400098f4:	03 00 00 00 	sethi  %hi(0), %g1
400098f8:	82 18 7f 60 	xor  %g1, -160, %g1
400098fc:	82 05 c0 01 	add  %l7, %g1, %g1
40009900:	e1 18 40 00 	ldd  [ %g1 ], %f16
40009904:	a1 a2 09 50 	fmuld  %f8, %f16, %f16
40009908:	a1 a4 09 48 	fmuld  %f16, %f8, %f16
4000990c:	95 a4 08 4a 	faddd  %f16, %f10, %f10
40009910:	99 a3 09 4a 	fmuld  %f12, %f10, %f12
40009914:	a1 a4 08 cc 	fsubd  %f16, %f12, %f16
40009918:	10 80 00 05 	b  4000992c <__ieee754_log2+0x2b8>
4000991c:	91 a4 08 c8 	fsubd  %f16, %f8, %f8
40009920:	95 a2 08 ca 	fsubd  %f8, %f10, %f10
40009924:	99 a3 09 4a 	fmuld  %f12, %f10, %f12
40009928:	91 a3 08 c8 	fsubd  %f12, %f8, %f8
4000992c:	03 00 00 00 	sethi  %hi(0), %g1
40009930:	82 18 7f 68 	xor  %g1, -152, %g1
40009934:	82 05 c0 01 	add  %l7, %g1, %g1
40009938:	dd 18 40 00 	ldd  [ %g1 ], %f14
4000993c:	91 a2 09 ce 	fdivd  %f8, %f14, %f8
40009940:	81 a0 08 c8 	fsubd  %f0, %f8, %f0
40009944:	81 c7 e0 08 	ret 
40009948:	81 e8 00 00 	restore 

4000994c <bzero>:
4000994c:	10 80 00 13 	b  40009998 <__GI_memset+0x18>
40009950:	86 10 00 00 	mov  %g0, %g3
40009954:	80 a2 a0 03 	cmp  %o2, 3
40009958:	02 80 00 06 	be  40009970 <bzero+0x24>
4000995c:	c6 2a 00 00 	stb  %g3, [ %o0 ]
40009960:	80 a2 a0 02 	cmp  %o2, 2
40009964:	02 80 00 03 	be  40009970 <bzero+0x24>
40009968:	c6 2a 20 01 	stb  %g3, [ %o0 + 1 ]
4000996c:	c6 2a 20 02 	stb  %g3, [ %o0 + 2 ]
40009970:	94 22 a0 04 	sub  %o2, 4, %o2
40009974:	92 02 40 0a 	add  %o1, %o2, %o1
40009978:	10 80 00 0d 	b  400099ac <__GI_memset+0x2c>
4000997c:	90 22 00 0a 	sub  %o0, %o2, %o0

40009980 <__GI_memset>:
40009980:	86 0a 60 ff 	and  %o1, 0xff, %g3
40009984:	85 28 e0 08 	sll  %g3, 8, %g2
40009988:	86 10 c0 02 	or  %g3, %g2, %g3
4000998c:	85 28 e0 10 	sll  %g3, 0x10, %g2
40009990:	86 10 c0 02 	or  %g3, %g2, %g3
40009994:	92 92 80 00 	orcc  %o2, %g0, %o1
40009998:	80 a2 60 07 	cmp  %o1, 7
4000999c:	08 80 00 49 	bleu  40009ac0 <__GI_memset+0x140>
400099a0:	82 10 00 08 	mov  %o0, %g1
400099a4:	94 8a 20 03 	andcc  %o0, 3, %o2
400099a8:	12 bf ff eb 	bne  40009954 <bzero+0x8>
400099ac:	80 8a 20 04 	btst  4, %o0
400099b0:	02 80 00 05 	be  400099c4 <__GI_memset+0x44>
400099b4:	84 10 00 03 	mov  %g3, %g2
400099b8:	c6 22 00 00 	st  %g3, [ %o0 ]
400099bc:	92 22 60 04 	sub  %o1, 4, %o1
400099c0:	90 02 20 04 	add  %o0, 4, %o0
400099c4:	96 8a 7f 80 	andcc  %o1, -128, %o3
400099c8:	02 80 00 16 	be  40009a20 <__GI_memset+0xa0>
400099cc:	94 8a 60 78 	andcc  %o1, 0x78, %o2
400099d0:	c4 3a 20 00 	std  %g2, [ %o0 ]
400099d4:	c4 3a 20 08 	std  %g2, [ %o0 + 8 ]
400099d8:	c4 3a 20 10 	std  %g2, [ %o0 + 0x10 ]
400099dc:	c4 3a 20 18 	std  %g2, [ %o0 + 0x18 ]
400099e0:	c4 3a 20 20 	std  %g2, [ %o0 + 0x20 ]
400099e4:	c4 3a 20 28 	std  %g2, [ %o0 + 0x28 ]
400099e8:	c4 3a 20 30 	std  %g2, [ %o0 + 0x30 ]
400099ec:	c4 3a 20 38 	std  %g2, [ %o0 + 0x38 ]
400099f0:	96 a2 e0 80 	subcc  %o3, 0x80, %o3
400099f4:	c4 3a 20 40 	std  %g2, [ %o0 + 0x40 ]
400099f8:	c4 3a 20 48 	std  %g2, [ %o0 + 0x48 ]
400099fc:	c4 3a 20 50 	std  %g2, [ %o0 + 0x50 ]
40009a00:	c4 3a 20 58 	std  %g2, [ %o0 + 0x58 ]
40009a04:	c4 3a 20 60 	std  %g2, [ %o0 + 0x60 ]
40009a08:	c4 3a 20 68 	std  %g2, [ %o0 + 0x68 ]
40009a0c:	c4 3a 20 70 	std  %g2, [ %o0 + 0x70 ]
40009a10:	c4 3a 20 78 	std  %g2, [ %o0 + 0x78 ]
40009a14:	12 bf ff ef 	bne  400099d0 <__GI_memset+0x50>
40009a18:	90 02 20 80 	add  %o0, 0x80, %o0
40009a1c:	80 92 80 00 	tst  %o2
40009a20:	02 80 00 1a 	be  40009a88 <__GI_memset+0x108>
40009a24:	92 8a 60 07 	andcc  %o1, 7, %o1
40009a28:	88 10 00 0f 	mov  %o7, %g4
40009a2c:	40 00 00 05 	call  40009a40 <__GI_memset+0xc0>
40009a30:	97 32 a0 01 	srl  %o2, 1, %o3
40009a34:	9e 10 00 04 	mov  %g4, %o7
40009a38:	81 c3 20 5c 	jmp  %o4 + 0x5c
40009a3c:	90 02 00 0a 	add  %o0, %o2, %o0
40009a40:	81 c3 e0 08 	retl 
40009a44:	98 23 c0 0b 	sub  %o7, %o3, %o4
40009a48:	c4 3a 3f 80 	std  %g2, [ %o0 + -128 ]
40009a4c:	c4 3a 3f 88 	std  %g2, [ %o0 + -120 ]
40009a50:	c4 3a 3f 90 	std  %g2, [ %o0 + -112 ]
40009a54:	c4 3a 3f 98 	std  %g2, [ %o0 + -104 ]
40009a58:	c4 3a 3f a0 	std  %g2, [ %o0 + -96 ]
40009a5c:	c4 3a 3f a8 	std  %g2, [ %o0 + -88 ]
40009a60:	c4 3a 3f b0 	std  %g2, [ %o0 + -80 ]
40009a64:	c4 3a 3f b8 	std  %g2, [ %o0 + -72 ]
40009a68:	c4 3a 3f c0 	std  %g2, [ %o0 + -64 ]
40009a6c:	c4 3a 3f c8 	std  %g2, [ %o0 + -56 ]
40009a70:	c4 3a 3f d0 	std  %g2, [ %o0 + -48 ]
40009a74:	c4 3a 3f d8 	std  %g2, [ %o0 + -40 ]
40009a78:	c4 3a 3f e0 	std  %g2, [ %o0 + -32 ]
40009a7c:	c4 3a 3f e8 	std  %g2, [ %o0 + -24 ]
40009a80:	c4 3a 3f f0 	std  %g2, [ %o0 + -16 ]
40009a84:	c4 3a 3f f8 	std  %g2, [ %o0 + -8 ]
40009a88:	02 80 00 0c 	be  40009ab8 <__GI_memset+0x138>
40009a8c:	80 8a 60 04 	btst  4, %o1
40009a90:	02 80 00 04 	be  40009aa0 <__GI_memset+0x120>
40009a94:	80 8a 60 02 	btst  2, %o1
40009a98:	c6 22 00 00 	st  %g3, [ %o0 ]
40009a9c:	90 02 20 04 	add  %o0, 4, %o0
40009aa0:	02 80 00 04 	be  40009ab0 <__GI_memset+0x130>
40009aa4:	80 8a 60 01 	btst  1, %o1
40009aa8:	c6 32 00 00 	sth  %g3, [ %o0 ]
40009aac:	90 02 20 02 	add  %o0, 2, %o0
40009ab0:	32 80 00 02 	bne,a   40009ab8 <__GI_memset+0x138>
40009ab4:	c6 2a 00 00 	stb  %g3, [ %o0 ]
40009ab8:	81 c3 e0 08 	retl 
40009abc:	90 10 00 01 	mov  %g1, %o0
40009ac0:	80 92 60 00 	tst  %o1
40009ac4:	02 80 00 15 	be  40009b18 <__GI_memset+0x198>
40009ac8:	92 a2 60 01 	deccc  %o1
40009acc:	c6 2a 00 00 	stb  %g3, [ %o0 ]
40009ad0:	02 80 00 12 	be  40009b18 <__GI_memset+0x198>
40009ad4:	92 a2 60 01 	deccc  %o1
40009ad8:	c6 2a 20 01 	stb  %g3, [ %o0 + 1 ]
40009adc:	02 80 00 0f 	be  40009b18 <__GI_memset+0x198>
40009ae0:	92 a2 60 01 	deccc  %o1
40009ae4:	c6 2a 20 02 	stb  %g3, [ %o0 + 2 ]
40009ae8:	02 80 00 0c 	be  40009b18 <__GI_memset+0x198>
40009aec:	92 a2 60 01 	deccc  %o1
40009af0:	c6 2a 20 03 	stb  %g3, [ %o0 + 3 ]
40009af4:	02 80 00 09 	be  40009b18 <__GI_memset+0x198>
40009af8:	92 a2 60 01 	deccc  %o1
40009afc:	c6 2a 20 04 	stb  %g3, [ %o0 + 4 ]
40009b00:	02 80 00 06 	be  40009b18 <__GI_memset+0x198>
40009b04:	92 a2 60 01 	deccc  %o1
40009b08:	c6 2a 20 05 	stb  %g3, [ %o0 + 5 ]
40009b0c:	02 80 00 03 	be  40009b18 <__GI_memset+0x198>
40009b10:	92 a2 60 01 	deccc  %o1
40009b14:	c6 2a 20 06 	stb  %g3, [ %o0 + 6 ]
40009b18:	81 c3 e0 08 	retl 
40009b1c:	01 00 00 00 	nop 
40009b20:	80 8a 60 01 	btst  1, %o1
40009b24:	02 80 00 08 	be  40009b44 <__GI_memset+0x1c4>
40009b28:	80 8a 60 02 	btst  2, %o1
40009b2c:	c4 0a 7f ff 	ldub  [ %o1 + -1 ], %g2
40009b30:	92 22 60 01 	dec  %o1
40009b34:	c4 2a 3f ff 	stb  %g2, [ %o0 + -1 ]
40009b38:	94 22 a0 01 	dec  %o2
40009b3c:	02 80 00 1a 	be  40009ba4 <__GI_memmove+0x3c>
40009b40:	90 22 20 01 	dec  %o0
40009b44:	c4 12 7f fe 	lduh  [ %o1 + -2 ], %g2
40009b48:	92 22 60 02 	sub  %o1, 2, %o1
40009b4c:	c4 32 3f fe 	sth  %g2, [ %o0 + -2 ]
40009b50:	94 22 a0 02 	sub  %o2, 2, %o2
40009b54:	10 80 00 14 	b  40009ba4 <__GI_memmove+0x3c>
40009b58:	90 22 20 02 	sub  %o0, 2, %o0

40009b5c <bcopy>:
40009b5c:	96 10 00 08 	mov  %o0, %o3
40009b60:	90 10 00 09 	mov  %o1, %o0
40009b64:	92 10 00 0b 	mov  %o3, %o1

40009b68 <__GI_memmove>:
40009b68:	80 a2 00 09 	cmp  %o0, %o1
40009b6c:	d0 23 a0 40 	st  %o0, [ %sp + 0x40 ]
40009b70:	08 80 01 79 	bleu  4000a154 <__GI_memcpy+0x8>
40009b74:	98 22 00 09 	sub  %o0, %o1, %o4
40009b78:	96 02 40 0a 	add  %o1, %o2, %o3
40009b7c:	80 a2 c0 08 	cmp  %o3, %o0
40009b80:	08 80 01 76 	bleu  4000a158 <__GI_memcpy+0xc>
40009b84:	9a 8b 20 03 	andcc  %o4, 3, %o5
40009b88:	92 02 40 0a 	add  %o1, %o2, %o1
40009b8c:	90 02 00 0a 	add  %o0, %o2, %o0
40009b90:	12 80 00 f9 	bne  40009f74 <__GI_memmove+0x40c>
40009b94:	80 a2 a0 0f 	cmp  %o2, 0xf
40009b98:	08 80 00 eb 	bleu  40009f44 <__GI_memmove+0x3dc>
40009b9c:	80 8a 60 03 	btst  3, %o1
40009ba0:	12 bf ff e0 	bne  40009b20 <__GI_memset+0x1a0>
40009ba4:	80 8a 60 04 	btst  4, %o1
40009ba8:	02 80 00 07 	be  40009bc4 <__GI_memmove+0x5c>
40009bac:	82 10 00 0a 	mov  %o2, %g1
40009bb0:	d8 02 7f fc 	ld  [ %o1 + -4 ], %o4
40009bb4:	82 20 60 04 	sub  %g1, 4, %g1
40009bb8:	d8 22 3f fc 	st  %o4, [ %o0 + -4 ]
40009bbc:	92 22 60 04 	sub  %o1, 4, %o1
40009bc0:	90 22 20 04 	sub  %o0, 4, %o0
40009bc4:	8c 88 7f 80 	andcc  %g1, -128, %g6
40009bc8:	02 80 00 37 	be  40009ca4 <__GI_memmove+0x13c>
40009bcc:	80 8a 20 04 	btst  4, %o0
40009bd0:	02 80 00 84 	be  40009de0 <__GI_memmove+0x278>
40009bd4:	d4 1a 7f e0 	ldd  [ %o1 + -32 ], %o2
40009bd8:	d8 1a 7f e8 	ldd  [ %o1 + -24 ], %o4
40009bdc:	c4 1a 7f f0 	ldd  [ %o1 + -16 ], %g2
40009be0:	c8 1a 7f f8 	ldd  [ %o1 + -8 ], %g4
40009be4:	d4 22 3f e0 	st  %o2, [ %o0 + -32 ]
40009be8:	d6 22 3f e4 	st  %o3, [ %o0 + -28 ]
40009bec:	d8 22 3f e8 	st  %o4, [ %o0 + -24 ]
40009bf0:	da 22 3f ec 	st  %o5, [ %o0 + -20 ]
40009bf4:	c4 22 3f f0 	st  %g2, [ %o0 + -16 ]
40009bf8:	c6 22 3f f4 	st  %g3, [ %o0 + -12 ]
40009bfc:	c8 22 3f f8 	st  %g4, [ %o0 + -8 ]
40009c00:	ca 22 3f fc 	st  %g5, [ %o0 + -4 ]
40009c04:	d4 1a 7f c0 	ldd  [ %o1 + -64 ], %o2
40009c08:	d8 1a 7f c8 	ldd  [ %o1 + -56 ], %o4
40009c0c:	c4 1a 7f d0 	ldd  [ %o1 + -48 ], %g2
40009c10:	c8 1a 7f d8 	ldd  [ %o1 + -40 ], %g4
40009c14:	d4 22 3f c0 	st  %o2, [ %o0 + -64 ]
40009c18:	d6 22 3f c4 	st  %o3, [ %o0 + -60 ]
40009c1c:	d8 22 3f c8 	st  %o4, [ %o0 + -56 ]
40009c20:	da 22 3f cc 	st  %o5, [ %o0 + -52 ]
40009c24:	c4 22 3f d0 	st  %g2, [ %o0 + -48 ]
40009c28:	c6 22 3f d4 	st  %g3, [ %o0 + -44 ]
40009c2c:	c8 22 3f d8 	st  %g4, [ %o0 + -40 ]
40009c30:	ca 22 3f dc 	st  %g5, [ %o0 + -36 ]
40009c34:	d4 1a 7f a0 	ldd  [ %o1 + -96 ], %o2
40009c38:	d8 1a 7f a8 	ldd  [ %o1 + -88 ], %o4
40009c3c:	c4 1a 7f b0 	ldd  [ %o1 + -80 ], %g2
40009c40:	c8 1a 7f b8 	ldd  [ %o1 + -72 ], %g4
40009c44:	d4 22 3f a0 	st  %o2, [ %o0 + -96 ]
40009c48:	d6 22 3f a4 	st  %o3, [ %o0 + -92 ]
40009c4c:	d8 22 3f a8 	st  %o4, [ %o0 + -88 ]
40009c50:	da 22 3f ac 	st  %o5, [ %o0 + -84 ]
40009c54:	c4 22 3f b0 	st  %g2, [ %o0 + -80 ]
40009c58:	c6 22 3f b4 	st  %g3, [ %o0 + -76 ]
40009c5c:	c8 22 3f b8 	st  %g4, [ %o0 + -72 ]
40009c60:	ca 22 3f bc 	st  %g5, [ %o0 + -68 ]
40009c64:	d4 1a 7f 80 	ldd  [ %o1 + -128 ], %o2
40009c68:	d8 1a 7f 88 	ldd  [ %o1 + -120 ], %o4
40009c6c:	c4 1a 7f 90 	ldd  [ %o1 + -112 ], %g2
40009c70:	c8 1a 7f 98 	ldd  [ %o1 + -104 ], %g4
40009c74:	d4 22 3f 80 	st  %o2, [ %o0 + -128 ]
40009c78:	d6 22 3f 84 	st  %o3, [ %o0 + -124 ]
40009c7c:	d8 22 3f 88 	st  %o4, [ %o0 + -120 ]
40009c80:	da 22 3f 8c 	st  %o5, [ %o0 + -116 ]
40009c84:	c4 22 3f 90 	st  %g2, [ %o0 + -112 ]
40009c88:	c6 22 3f 94 	st  %g3, [ %o0 + -108 ]
40009c8c:	c8 22 3f 98 	st  %g4, [ %o0 + -104 ]
40009c90:	ca 22 3f 9c 	st  %g5, [ %o0 + -100 ]
40009c94:	8c a1 a0 80 	subcc  %g6, 0x80, %g6
40009c98:	92 22 60 80 	sub  %o1, 0x80, %o1
40009c9c:	12 bf ff ce 	bne  40009bd4 <__GI_memmove+0x6c>
40009ca0:	90 22 20 80 	sub  %o0, 0x80, %o0
40009ca4:	8c 88 60 70 	andcc  %g1, 0x70, %g6
40009ca8:	02 80 00 34 	be  40009d78 <__GI_memmove+0x210>
40009cac:	80 88 60 08 	btst  8, %g1
40009cb0:	99 31 a0 01 	srl  %g6, 1, %o4
40009cb4:	84 10 00 0f 	mov  %o7, %g2
40009cb8:	98 01 80 0c 	add  %g6, %o4, %o4
40009cbc:	40 00 05 3d 	call  4000b1b0 <__GI_memcpy+0x1064>
40009cc0:	92 22 40 06 	sub  %o1, %g6, %o1
40009cc4:	9e 10 00 02 	mov  %g2, %o7
40009cc8:	81 c3 60 bc 	jmp  %o5 + 0xbc
40009ccc:	90 22 00 06 	sub  %o0, %g6, %o0
40009cd0:	c4 1a 60 60 	ldd  [ %o1 + 0x60 ], %g2
40009cd4:	c8 1a 60 68 	ldd  [ %o1 + 0x68 ], %g4
40009cd8:	c4 22 20 60 	st  %g2, [ %o0 + 0x60 ]
40009cdc:	c6 22 20 64 	st  %g3, [ %o0 + 0x64 ]
40009ce0:	c8 22 20 68 	st  %g4, [ %o0 + 0x68 ]
40009ce4:	ca 22 20 6c 	st  %g5, [ %o0 + 0x6c ]
40009ce8:	c4 1a 60 50 	ldd  [ %o1 + 0x50 ], %g2
40009cec:	c8 1a 60 58 	ldd  [ %o1 + 0x58 ], %g4
40009cf0:	c4 22 20 50 	st  %g2, [ %o0 + 0x50 ]
40009cf4:	c6 22 20 54 	st  %g3, [ %o0 + 0x54 ]
40009cf8:	c8 22 20 58 	st  %g4, [ %o0 + 0x58 ]
40009cfc:	ca 22 20 5c 	st  %g5, [ %o0 + 0x5c ]
40009d00:	c4 1a 60 40 	ldd  [ %o1 + 0x40 ], %g2
40009d04:	c8 1a 60 48 	ldd  [ %o1 + 0x48 ], %g4
40009d08:	c4 22 20 40 	st  %g2, [ %o0 + 0x40 ]
40009d0c:	c6 22 20 44 	st  %g3, [ %o0 + 0x44 ]
40009d10:	c8 22 20 48 	st  %g4, [ %o0 + 0x48 ]
40009d14:	ca 22 20 4c 	st  %g5, [ %o0 + 0x4c ]
40009d18:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
40009d1c:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
40009d20:	c4 22 20 30 	st  %g2, [ %o0 + 0x30 ]
40009d24:	c6 22 20 34 	st  %g3, [ %o0 + 0x34 ]
40009d28:	c8 22 20 38 	st  %g4, [ %o0 + 0x38 ]
40009d2c:	ca 22 20 3c 	st  %g5, [ %o0 + 0x3c ]
40009d30:	c4 1a 60 20 	ldd  [ %o1 + 0x20 ], %g2
40009d34:	c8 1a 60 28 	ldd  [ %o1 + 0x28 ], %g4
40009d38:	c4 22 20 20 	st  %g2, [ %o0 + 0x20 ]
40009d3c:	c6 22 20 24 	st  %g3, [ %o0 + 0x24 ]
40009d40:	c8 22 20 28 	st  %g4, [ %o0 + 0x28 ]
40009d44:	ca 22 20 2c 	st  %g5, [ %o0 + 0x2c ]
40009d48:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
40009d4c:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
40009d50:	c4 22 20 10 	st  %g2, [ %o0 + 0x10 ]
40009d54:	c6 22 20 14 	st  %g3, [ %o0 + 0x14 ]
40009d58:	c8 22 20 18 	st  %g4, [ %o0 + 0x18 ]
40009d5c:	ca 22 20 1c 	st  %g5, [ %o0 + 0x1c ]
40009d60:	c4 1a 60 00 	ldd  [ %o1 ], %g2
40009d64:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
40009d68:	c4 22 20 00 	st  %g2, [ %o0 ]
40009d6c:	c6 22 20 04 	st  %g3, [ %o0 + 4 ]
40009d70:	c8 22 20 08 	st  %g4, [ %o0 + 8 ]
40009d74:	ca 22 20 0c 	st  %g5, [ %o0 + 0xc ]
40009d78:	02 80 00 07 	be  40009d94 <__GI_memmove+0x22c>
40009d7c:	80 88 60 04 	btst  4, %g1
40009d80:	c4 1a 7f f8 	ldd  [ %o1 + -8 ], %g2
40009d84:	90 22 20 08 	sub  %o0, 8, %o0
40009d88:	92 22 60 08 	sub  %o1, 8, %o1
40009d8c:	c4 22 00 00 	st  %g2, [ %o0 ]
40009d90:	c6 22 20 04 	st  %g3, [ %o0 + 4 ]
40009d94:	02 80 00 06 	be  40009dac <__GI_memmove+0x244>
40009d98:	80 88 60 02 	btst  2, %g1
40009d9c:	c4 02 7f fc 	ld  [ %o1 + -4 ], %g2
40009da0:	92 22 60 04 	sub  %o1, 4, %o1
40009da4:	c4 22 3f fc 	st  %g2, [ %o0 + -4 ]
40009da8:	90 22 20 04 	sub  %o0, 4, %o0
40009dac:	02 80 00 06 	be  40009dc4 <__GI_memmove+0x25c>
40009db0:	80 88 60 01 	btst  1, %g1
40009db4:	c4 12 7f fe 	lduh  [ %o1 + -2 ], %g2
40009db8:	92 22 60 02 	sub  %o1, 2, %o1
40009dbc:	c4 32 3f fe 	sth  %g2, [ %o0 + -2 ]
40009dc0:	90 22 20 02 	sub  %o0, 2, %o0
40009dc4:	02 80 00 04 	be  40009dd4 <__GI_memmove+0x26c>
40009dc8:	01 00 00 00 	nop 
40009dcc:	c4 0a 7f ff 	ldub  [ %o1 + -1 ], %g2
40009dd0:	c4 2a 3f ff 	stb  %g2, [ %o0 + -1 ]
40009dd4:	81 c3 e0 08 	retl 
40009dd8:	d0 03 a0 40 	ld  [ %sp + 0x40 ], %o0
40009ddc:	d4 1a 7f e0 	ldd  [ %o1 + -32 ], %o2
40009de0:	d8 1a 7f e8 	ldd  [ %o1 + -24 ], %o4
40009de4:	c4 1a 7f f0 	ldd  [ %o1 + -16 ], %g2
40009de8:	c8 1a 7f f8 	ldd  [ %o1 + -8 ], %g4
40009dec:	d4 3a 3f e0 	std  %o2, [ %o0 + -32 ]
40009df0:	d8 3a 3f e8 	std  %o4, [ %o0 + -24 ]
40009df4:	c4 3a 3f f0 	std  %g2, [ %o0 + -16 ]
40009df8:	c8 3a 3f f8 	std  %g4, [ %o0 + -8 ]
40009dfc:	d4 1a 7f c0 	ldd  [ %o1 + -64 ], %o2
40009e00:	d8 1a 7f c8 	ldd  [ %o1 + -56 ], %o4
40009e04:	c4 1a 7f d0 	ldd  [ %o1 + -48 ], %g2
40009e08:	c8 1a 7f d8 	ldd  [ %o1 + -40 ], %g4
40009e0c:	d4 3a 3f c0 	std  %o2, [ %o0 + -64 ]
40009e10:	d8 3a 3f c8 	std  %o4, [ %o0 + -56 ]
40009e14:	c4 3a 3f d0 	std  %g2, [ %o0 + -48 ]
40009e18:	c8 3a 3f d8 	std  %g4, [ %o0 + -40 ]
40009e1c:	d4 1a 7f a0 	ldd  [ %o1 + -96 ], %o2
40009e20:	d8 1a 7f a8 	ldd  [ %o1 + -88 ], %o4
40009e24:	c4 1a 7f b0 	ldd  [ %o1 + -80 ], %g2
40009e28:	c8 1a 7f b8 	ldd  [ %o1 + -72 ], %g4
40009e2c:	d4 3a 3f a0 	std  %o2, [ %o0 + -96 ]
40009e30:	d8 3a 3f a8 	std  %o4, [ %o0 + -88 ]
40009e34:	c4 3a 3f b0 	std  %g2, [ %o0 + -80 ]
40009e38:	c8 3a 3f b8 	std  %g4, [ %o0 + -72 ]
40009e3c:	d4 1a 7f 80 	ldd  [ %o1 + -128 ], %o2
40009e40:	d8 1a 7f 88 	ldd  [ %o1 + -120 ], %o4
40009e44:	c4 1a 7f 90 	ldd  [ %o1 + -112 ], %g2
40009e48:	c8 1a 7f 98 	ldd  [ %o1 + -104 ], %g4
40009e4c:	d4 3a 3f 80 	std  %o2, [ %o0 + -128 ]
40009e50:	d8 3a 3f 88 	std  %o4, [ %o0 + -120 ]
40009e54:	c4 3a 3f 90 	std  %g2, [ %o0 + -112 ]
40009e58:	c8 3a 3f 98 	std  %g4, [ %o0 + -104 ]
40009e5c:	8c a1 a0 80 	subcc  %g6, 0x80, %g6
40009e60:	92 22 60 80 	sub  %o1, 0x80, %o1
40009e64:	12 bf ff de 	bne  40009ddc <__GI_memmove+0x274>
40009e68:	90 22 20 80 	sub  %o0, 0x80, %o0
40009e6c:	8c 88 60 70 	andcc  %g1, 0x70, %g6
40009e70:	02 bf ff c2 	be  40009d78 <__GI_memmove+0x210>
40009e74:	80 88 60 08 	btst  8, %g1
40009e78:	99 31 a0 01 	srl  %g6, 1, %o4
40009e7c:	84 10 00 0f 	mov  %o7, %g2
40009e80:	98 01 80 0c 	add  %g6, %o4, %o4
40009e84:	40 00 04 cb 	call  4000b1b0 <__GI_memcpy+0x1064>
40009e88:	92 22 40 06 	sub  %o1, %g6, %o1
40009e8c:	9e 10 00 02 	mov  %g2, %o7
40009e90:	81 c3 7e f4 	jmp  %o5 + -268
40009e94:	90 22 00 06 	sub  %o0, %g6, %o0
40009e98:	96 0a a0 0e 	and  %o2, 0xe, %o3
40009e9c:	84 10 00 0f 	mov  %o7, %g2
40009ea0:	99 2a e0 03 	sll  %o3, 3, %o4
40009ea4:	90 22 00 0b 	sub  %o0, %o3, %o0
40009ea8:	40 00 04 c2 	call  4000b1b0 <__GI_memcpy+0x1064>
40009eac:	92 22 40 0b 	sub  %o1, %o3, %o1
40009eb0:	9e 10 00 02 	mov  %g2, %o7
40009eb4:	81 c3 60 84 	jmp  %o5 + 0x84
40009eb8:	80 8a a0 01 	btst  1, %o2
40009ebc:	c4 0a 60 0c 	ldub  [ %o1 + 0xc ], %g2
40009ec0:	c6 0a 60 0d 	ldub  [ %o1 + 0xd ], %g3
40009ec4:	c4 2a 20 0c 	stb  %g2, [ %o0 + 0xc ]
40009ec8:	c6 2a 20 0d 	stb  %g3, [ %o0 + 0xd ]
40009ecc:	c4 0a 60 0a 	ldub  [ %o1 + 0xa ], %g2
40009ed0:	c6 0a 60 0b 	ldub  [ %o1 + 0xb ], %g3
40009ed4:	c4 2a 20 0a 	stb  %g2, [ %o0 + 0xa ]
40009ed8:	c6 2a 20 0b 	stb  %g3, [ %o0 + 0xb ]
40009edc:	c4 0a 60 08 	ldub  [ %o1 + 8 ], %g2
40009ee0:	c6 0a 60 09 	ldub  [ %o1 + 9 ], %g3
40009ee4:	c4 2a 20 08 	stb  %g2, [ %o0 + 8 ]
40009ee8:	c6 2a 20 09 	stb  %g3, [ %o0 + 9 ]
40009eec:	c4 0a 60 06 	ldub  [ %o1 + 6 ], %g2
40009ef0:	c6 0a 60 07 	ldub  [ %o1 + 7 ], %g3
40009ef4:	c4 2a 20 06 	stb  %g2, [ %o0 + 6 ]
40009ef8:	c6 2a 20 07 	stb  %g3, [ %o0 + 7 ]
40009efc:	c4 0a 60 04 	ldub  [ %o1 + 4 ], %g2
40009f00:	c6 0a 60 05 	ldub  [ %o1 + 5 ], %g3
40009f04:	c4 2a 20 04 	stb  %g2, [ %o0 + 4 ]
40009f08:	c6 2a 20 05 	stb  %g3, [ %o0 + 5 ]
40009f0c:	c4 0a 60 02 	ldub  [ %o1 + 2 ], %g2
40009f10:	c6 0a 60 03 	ldub  [ %o1 + 3 ], %g3
40009f14:	c4 2a 20 02 	stb  %g2, [ %o0 + 2 ]
40009f18:	c6 2a 20 03 	stb  %g3, [ %o0 + 3 ]
40009f1c:	c4 0a 60 00 	ldub  [ %o1 ], %g2
40009f20:	c6 0a 60 01 	ldub  [ %o1 + 1 ], %g3
40009f24:	c4 2a 20 00 	stb  %g2, [ %o0 ]
40009f28:	c6 2a 20 01 	stb  %g3, [ %o0 + 1 ]
40009f2c:	02 80 00 04 	be  40009f3c <__GI_memmove+0x3d4>
40009f30:	01 00 00 00 	nop 
40009f34:	c4 0a 7f ff 	ldub  [ %o1 + -1 ], %g2
40009f38:	c4 2a 3f ff 	stb  %g2, [ %o0 + -1 ]
40009f3c:	81 c3 e0 08 	retl 
40009f40:	d0 03 a0 40 	ld  [ %sp + 0x40 ], %o0
40009f44:	12 bf ff d5 	bne  40009e98 <__GI_memmove+0x330>
40009f48:	80 8a a0 08 	btst  8, %o2
40009f4c:	02 80 00 08 	be  40009f6c <__GI_memmove+0x404>
40009f50:	80 8a a0 04 	btst  4, %o2
40009f54:	c4 02 7f f8 	ld  [ %o1 + -8 ], %g2
40009f58:	c6 02 7f fc 	ld  [ %o1 + -4 ], %g3
40009f5c:	92 22 60 08 	sub  %o1, 8, %o1
40009f60:	c4 22 3f f8 	st  %g2, [ %o0 + -8 ]
40009f64:	c6 22 3f fc 	st  %g3, [ %o0 + -4 ]
40009f68:	90 22 20 08 	sub  %o0, 8, %o0
40009f6c:	10 bf ff 8a 	b  40009d94 <__GI_memmove+0x22c>
40009f70:	82 10 00 0a 	mov  %o2, %g1
40009f74:	80 a2 a0 0f 	cmp  %o2, 0xf
40009f78:	08 bf ff c8 	bleu  40009e98 <__GI_memmove+0x330>
40009f7c:	80 8a 20 03 	btst  3, %o0
40009f80:	02 80 00 11 	be  40009fc4 <__GI_memmove+0x45c>
40009f84:	80 8a 20 01 	btst  1, %o0
40009f88:	02 80 00 08 	be  40009fa8 <__GI_memmove+0x440>
40009f8c:	80 8a 20 02 	btst  2, %o0
40009f90:	ca 0a 7f ff 	ldub  [ %o1 + -1 ], %g5
40009f94:	92 22 60 01 	dec  %o1
40009f98:	ca 2a 3f ff 	stb  %g5, [ %o0 + -1 ]
40009f9c:	90 22 20 01 	dec  %o0
40009fa0:	02 80 00 09 	be  40009fc4 <__GI_memmove+0x45c>
40009fa4:	94 22 a0 01 	dec  %o2
40009fa8:	ca 0a 7f ff 	ldub  [ %o1 + -1 ], %g5
40009fac:	92 22 60 02 	sub  %o1, 2, %o1
40009fb0:	ca 2a 3f ff 	stb  %g5, [ %o0 + -1 ]
40009fb4:	90 22 20 02 	sub  %o0, 2, %o0
40009fb8:	ca 0a 40 00 	ldub  [ %o1 ], %g5
40009fbc:	94 22 a0 02 	sub  %o2, 2, %o2
40009fc0:	ca 2a 00 00 	stb  %g5, [ %o0 ]
40009fc4:	84 0a 60 03 	and  %o1, 3, %g2
40009fc8:	92 0a 7f fc 	and  %o1, -4, %o1
40009fcc:	86 0a a0 0c 	and  %o2, 0xc, %g3
40009fd0:	92 02 60 04 	add  %o1, 4, %o1
40009fd4:	80 a0 e0 04 	cmp  %g3, 4
40009fd8:	89 28 a0 03 	sll  %g2, 3, %g4
40009fdc:	84 10 20 20 	mov  0x20, %g2
40009fe0:	02 80 00 18 	be  4000a040 <__GI_memmove+0x4d8>
40009fe4:	8c 20 80 04 	sub  %g2, %g4, %g6
40009fe8:	0a 80 00 10 	bcs  4000a028 <__GI_memmove+0x4c0>
40009fec:	80 a0 e0 08 	cmp  %g3, 8
40009ff0:	02 80 00 08 	be  4000a010 <__GI_memmove+0x4a8>
40009ff4:	87 32 a0 02 	srl  %o2, 2, %g3
40009ff8:	d6 02 7f fc 	ld  [ %o1 + -4 ], %o3
40009ffc:	90 02 3f f8 	add  %o0, -8, %o0
4000a000:	d8 02 7f f8 	ld  [ %o1 + -8 ], %o4
4000a004:	92 02 7f f0 	add  %o1, -16, %o1
4000a008:	10 80 00 1e 	b  4000a080 <__GI_memmove+0x518>
4000a00c:	86 00 e0 01 	inc  %g3
4000a010:	d8 02 7f fc 	ld  [ %o1 + -4 ], %o4
4000a014:	90 02 3f fc 	add  %o0, -4, %o0
4000a018:	c2 02 7f f8 	ld  [ %o1 + -8 ], %g1
4000a01c:	92 02 7f f4 	add  %o1, -12, %o1
4000a020:	10 80 00 1d 	b  4000a094 <__GI_memmove+0x52c>
4000a024:	86 00 e0 02 	add  %g3, 2, %g3
4000a028:	da 02 7f fc 	ld  [ %o1 + -4 ], %o5
4000a02c:	90 02 3f f4 	add  %o0, -12, %o0
4000a030:	d6 02 7f f8 	ld  [ %o1 + -8 ], %o3
4000a034:	92 02 7f ec 	add  %o1, -20, %o1
4000a038:	10 80 00 0d 	b  4000a06c <__GI_memmove+0x504>
4000a03c:	87 32 a0 02 	srl  %o2, 2, %g3
4000a040:	c2 02 7f fc 	ld  [ %o1 + -4 ], %g1
4000a044:	87 32 a0 02 	srl  %o2, 2, %g3
4000a048:	da 02 7f f8 	ld  [ %o1 + -8 ], %o5
4000a04c:	92 02 7f e8 	add  %o1, -24, %o1
4000a050:	90 02 3f f0 	add  %o0, -16, %o0
4000a054:	86 00 ff ff 	add  %g3, -1, %g3
4000a058:	d6 02 60 0c 	ld  [ %o1 + 0xc ], %o3
4000a05c:	85 2b 40 04 	sll  %o5, %g4, %g2
4000a060:	8b 30 40 06 	srl  %g1, %g6, %g5
4000a064:	84 10 80 05 	or  %g2, %g5, %g2
4000a068:	c4 22 20 0c 	st  %g2, [ %o0 + 0xc ]
4000a06c:	d8 02 60 08 	ld  [ %o1 + 8 ], %o4
4000a070:	85 2a c0 04 	sll  %o3, %g4, %g2
4000a074:	8b 33 40 06 	srl  %o5, %g6, %g5
4000a078:	84 10 80 05 	or  %g2, %g5, %g2
4000a07c:	c4 22 20 08 	st  %g2, [ %o0 + 8 ]
4000a080:	c2 02 60 04 	ld  [ %o1 + 4 ], %g1
4000a084:	85 2b 00 04 	sll  %o4, %g4, %g2
4000a088:	8b 32 c0 06 	srl  %o3, %g6, %g5
4000a08c:	84 10 80 05 	or  %g2, %g5, %g2
4000a090:	c4 22 20 04 	st  %g2, [ %o0 + 4 ]
4000a094:	da 02 40 00 	ld  [ %o1 ], %o5
4000a098:	85 28 40 04 	sll  %g1, %g4, %g2
4000a09c:	8b 33 00 06 	srl  %o4, %g6, %g5
4000a0a0:	86 80 ff fc 	addcc  %g3, -4, %g3
4000a0a4:	84 10 80 05 	or  %g2, %g5, %g2
4000a0a8:	92 02 7f f0 	add  %o1, -16, %o1
4000a0ac:	c4 22 00 00 	st  %g2, [ %o0 ]
4000a0b0:	90 02 3f f0 	add  %o0, -16, %o0
4000a0b4:	32 bf ff ea 	bne,a   4000a05c <__GI_memmove+0x4f4>
4000a0b8:	d6 02 60 0c 	ld  [ %o1 + 0xc ], %o3
4000a0bc:	85 2b 40 04 	sll  %o5, %g4, %g2
4000a0c0:	8b 30 40 06 	srl  %g1, %g6, %g5
4000a0c4:	87 31 20 03 	srl  %g4, 3, %g3
4000a0c8:	84 10 80 05 	or  %g2, %g5, %g2
4000a0cc:	92 02 40 03 	add  %o1, %g3, %o1
4000a0d0:	80 8a a0 02 	btst  2, %o2
4000a0d4:	c4 22 20 0c 	st  %g2, [ %o0 + 0xc ]
4000a0d8:	02 80 00 08 	be  4000a0f8 <__GI_memmove+0x590>
4000a0dc:	80 8a a0 01 	btst  1, %o2
4000a0e0:	ca 0a 60 0f 	ldub  [ %o1 + 0xf ], %g5
4000a0e4:	92 02 7f fe 	add  %o1, -2, %o1
4000a0e8:	ca 2a 20 0b 	stb  %g5, [ %o0 + 0xb ]
4000a0ec:	90 02 3f fe 	add  %o0, -2, %o0
4000a0f0:	ca 0a 60 10 	ldub  [ %o1 + 0x10 ], %g5
4000a0f4:	ca 2a 20 0c 	stb  %g5, [ %o0 + 0xc ]
4000a0f8:	02 80 00 04 	be  4000a108 <__GI_memmove+0x5a0>
4000a0fc:	01 00 00 00 	nop 
4000a100:	ca 0a 60 0f 	ldub  [ %o1 + 0xf ], %g5
4000a104:	ca 2a 20 0b 	stb  %g5, [ %o0 + 0xb ]
4000a108:	81 c3 e0 08 	retl 
4000a10c:	d0 03 a0 40 	ld  [ %sp + 0x40 ], %o0
4000a110:	80 8a 60 01 	btst  1, %o1
4000a114:	02 80 00 08 	be  4000a134 <__GI_memmove+0x5cc>
4000a118:	80 8a 60 02 	btst  2, %o1
4000a11c:	c4 0a 40 00 	ldub  [ %o1 ], %g2
4000a120:	92 02 60 01 	inc  %o1
4000a124:	c4 2a 00 00 	stb  %g2, [ %o0 ]
4000a128:	94 22 a0 01 	dec  %o2
4000a12c:	12 80 00 10 	bne  4000a16c <__GI_memcpy+0x20>
4000a130:	90 02 20 01 	inc  %o0
4000a134:	c4 12 40 00 	lduh  [ %o1 ], %g2
4000a138:	92 02 60 02 	add  %o1, 2, %o1
4000a13c:	c4 32 00 00 	sth  %g2, [ %o0 ]
4000a140:	94 22 a0 02 	sub  %o2, 2, %o2
4000a144:	10 80 00 0a 	b  4000a16c <__GI_memcpy+0x20>
4000a148:	90 02 20 02 	add  %o0, 2, %o0

4000a14c <__GI_memcpy>:
4000a14c:	98 22 00 09 	sub  %o0, %o1, %o4
4000a150:	d0 23 a0 40 	st  %o0, [ %sp + 0x40 ]
4000a154:	9a 8b 20 03 	andcc  %o4, 3, %o5
4000a158:	12 80 00 f4 	bne  4000a528 <__GI_memcpy+0x3dc>
4000a15c:	80 a2 a0 0f 	cmp  %o2, 0xf
4000a160:	08 80 04 08 	bleu  4000b180 <__GI_memcpy+0x1034>
4000a164:	80 8a 60 03 	btst  3, %o1
4000a168:	12 bf ff ea 	bne  4000a110 <__GI_memmove+0x5a8>
4000a16c:	80 8a 60 04 	btst  4, %o1
4000a170:	02 80 00 07 	be  4000a18c <__GI_memcpy+0x40>
4000a174:	82 10 00 0a 	mov  %o2, %g1
4000a178:	d8 02 40 00 	ld  [ %o1 ], %o4
4000a17c:	82 20 60 04 	sub  %g1, 4, %g1
4000a180:	d8 22 00 00 	st  %o4, [ %o0 ]
4000a184:	92 02 60 04 	add  %o1, 4, %o1
4000a188:	90 02 20 04 	add  %o0, 4, %o0
4000a18c:	8c 88 7f 80 	andcc  %g1, -128, %g6
4000a190:	02 80 00 37 	be  4000a26c <__GI_memcpy+0x120>
4000a194:	80 8a 20 04 	btst  4, %o0
4000a198:	02 80 00 84 	be  4000a3a8 <__GI_memcpy+0x25c>
4000a19c:	d4 1a 60 00 	ldd  [ %o1 ], %o2
4000a1a0:	d8 1a 60 08 	ldd  [ %o1 + 8 ], %o4
4000a1a4:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
4000a1a8:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
4000a1ac:	d4 22 20 00 	st  %o2, [ %o0 ]
4000a1b0:	d6 22 20 04 	st  %o3, [ %o0 + 4 ]
4000a1b4:	d8 22 20 08 	st  %o4, [ %o0 + 8 ]
4000a1b8:	da 22 20 0c 	st  %o5, [ %o0 + 0xc ]
4000a1bc:	c4 22 20 10 	st  %g2, [ %o0 + 0x10 ]
4000a1c0:	c6 22 20 14 	st  %g3, [ %o0 + 0x14 ]
4000a1c4:	c8 22 20 18 	st  %g4, [ %o0 + 0x18 ]
4000a1c8:	ca 22 20 1c 	st  %g5, [ %o0 + 0x1c ]
4000a1cc:	d4 1a 60 20 	ldd  [ %o1 + 0x20 ], %o2
4000a1d0:	d8 1a 60 28 	ldd  [ %o1 + 0x28 ], %o4
4000a1d4:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
4000a1d8:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
4000a1dc:	d4 22 20 20 	st  %o2, [ %o0 + 0x20 ]
4000a1e0:	d6 22 20 24 	st  %o3, [ %o0 + 0x24 ]
4000a1e4:	d8 22 20 28 	st  %o4, [ %o0 + 0x28 ]
4000a1e8:	da 22 20 2c 	st  %o5, [ %o0 + 0x2c ]
4000a1ec:	c4 22 20 30 	st  %g2, [ %o0 + 0x30 ]
4000a1f0:	c6 22 20 34 	st  %g3, [ %o0 + 0x34 ]
4000a1f4:	c8 22 20 38 	st  %g4, [ %o0 + 0x38 ]
4000a1f8:	ca 22 20 3c 	st  %g5, [ %o0 + 0x3c ]
4000a1fc:	d4 1a 60 40 	ldd  [ %o1 + 0x40 ], %o2
4000a200:	d8 1a 60 48 	ldd  [ %o1 + 0x48 ], %o4
4000a204:	c4 1a 60 50 	ldd  [ %o1 + 0x50 ], %g2
4000a208:	c8 1a 60 58 	ldd  [ %o1 + 0x58 ], %g4
4000a20c:	d4 22 20 40 	st  %o2, [ %o0 + 0x40 ]
4000a210:	d6 22 20 44 	st  %o3, [ %o0 + 0x44 ]
4000a214:	d8 22 20 48 	st  %o4, [ %o0 + 0x48 ]
4000a218:	da 22 20 4c 	st  %o5, [ %o0 + 0x4c ]
4000a21c:	c4 22 20 50 	st  %g2, [ %o0 + 0x50 ]
4000a220:	c6 22 20 54 	st  %g3, [ %o0 + 0x54 ]
4000a224:	c8 22 20 58 	st  %g4, [ %o0 + 0x58 ]
4000a228:	ca 22 20 5c 	st  %g5, [ %o0 + 0x5c ]
4000a22c:	d4 1a 60 60 	ldd  [ %o1 + 0x60 ], %o2
4000a230:	d8 1a 60 68 	ldd  [ %o1 + 0x68 ], %o4
4000a234:	c4 1a 60 70 	ldd  [ %o1 + 0x70 ], %g2
4000a238:	c8 1a 60 78 	ldd  [ %o1 + 0x78 ], %g4
4000a23c:	d4 22 20 60 	st  %o2, [ %o0 + 0x60 ]
4000a240:	d6 22 20 64 	st  %o3, [ %o0 + 0x64 ]
4000a244:	d8 22 20 68 	st  %o4, [ %o0 + 0x68 ]
4000a248:	da 22 20 6c 	st  %o5, [ %o0 + 0x6c ]
4000a24c:	c4 22 20 70 	st  %g2, [ %o0 + 0x70 ]
4000a250:	c6 22 20 74 	st  %g3, [ %o0 + 0x74 ]
4000a254:	c8 22 20 78 	st  %g4, [ %o0 + 0x78 ]
4000a258:	ca 22 20 7c 	st  %g5, [ %o0 + 0x7c ]
4000a25c:	8c a1 a0 80 	subcc  %g6, 0x80, %g6
4000a260:	92 02 60 80 	add  %o1, 0x80, %o1
4000a264:	12 bf ff ce 	bne  4000a19c <__GI_memcpy+0x50>
4000a268:	90 02 20 80 	add  %o0, 0x80, %o0
4000a26c:	8c 88 60 70 	andcc  %g1, 0x70, %g6
4000a270:	02 80 00 34 	be  4000a340 <__GI_memcpy+0x1f4>
4000a274:	80 88 60 08 	btst  8, %g1
4000a278:	99 31 a0 01 	srl  %g6, 1, %o4
4000a27c:	84 10 00 0f 	mov  %o7, %g2
4000a280:	98 01 80 0c 	add  %g6, %o4, %o4
4000a284:	92 02 40 06 	add  %o1, %g6, %o1
4000a288:	40 00 03 ca 	call  4000b1b0 <__GI_memcpy+0x1064>
4000a28c:	90 02 00 06 	add  %o0, %g6, %o0
4000a290:	81 c3 60 b8 	jmp  %o5 + 0xb8
4000a294:	9e 10 00 02 	mov  %g2, %o7
4000a298:	c4 1a 7f 90 	ldd  [ %o1 + -112 ], %g2
4000a29c:	c8 1a 7f 98 	ldd  [ %o1 + -104 ], %g4
4000a2a0:	c4 22 3f 90 	st  %g2, [ %o0 + -112 ]
4000a2a4:	c6 22 3f 94 	st  %g3, [ %o0 + -108 ]
4000a2a8:	c8 22 3f 98 	st  %g4, [ %o0 + -104 ]
4000a2ac:	ca 22 3f 9c 	st  %g5, [ %o0 + -100 ]
4000a2b0:	c4 1a 7f a0 	ldd  [ %o1 + -96 ], %g2
4000a2b4:	c8 1a 7f a8 	ldd  [ %o1 + -88 ], %g4
4000a2b8:	c4 22 3f a0 	st  %g2, [ %o0 + -96 ]
4000a2bc:	c6 22 3f a4 	st  %g3, [ %o0 + -92 ]
4000a2c0:	c8 22 3f a8 	st  %g4, [ %o0 + -88 ]
4000a2c4:	ca 22 3f ac 	st  %g5, [ %o0 + -84 ]
4000a2c8:	c4 1a 7f b0 	ldd  [ %o1 + -80 ], %g2
4000a2cc:	c8 1a 7f b8 	ldd  [ %o1 + -72 ], %g4
4000a2d0:	c4 22 3f b0 	st  %g2, [ %o0 + -80 ]
4000a2d4:	c6 22 3f b4 	st  %g3, [ %o0 + -76 ]
4000a2d8:	c8 22 3f b8 	st  %g4, [ %o0 + -72 ]
4000a2dc:	ca 22 3f bc 	st  %g5, [ %o0 + -68 ]
4000a2e0:	c4 1a 7f c0 	ldd  [ %o1 + -64 ], %g2
4000a2e4:	c8 1a 7f c8 	ldd  [ %o1 + -56 ], %g4
4000a2e8:	c4 22 3f c0 	st  %g2, [ %o0 + -64 ]
4000a2ec:	c6 22 3f c4 	st  %g3, [ %o0 + -60 ]
4000a2f0:	c8 22 3f c8 	st  %g4, [ %o0 + -56 ]
4000a2f4:	ca 22 3f cc 	st  %g5, [ %o0 + -52 ]
4000a2f8:	c4 1a 7f d0 	ldd  [ %o1 + -48 ], %g2
4000a2fc:	c8 1a 7f d8 	ldd  [ %o1 + -40 ], %g4
4000a300:	c4 22 3f d0 	st  %g2, [ %o0 + -48 ]
4000a304:	c6 22 3f d4 	st  %g3, [ %o0 + -44 ]
4000a308:	c8 22 3f d8 	st  %g4, [ %o0 + -40 ]
4000a30c:	ca 22 3f dc 	st  %g5, [ %o0 + -36 ]
4000a310:	c4 1a 7f e0 	ldd  [ %o1 + -32 ], %g2
4000a314:	c8 1a 7f e8 	ldd  [ %o1 + -24 ], %g4
4000a318:	c4 22 3f e0 	st  %g2, [ %o0 + -32 ]
4000a31c:	c6 22 3f e4 	st  %g3, [ %o0 + -28 ]
4000a320:	c8 22 3f e8 	st  %g4, [ %o0 + -24 ]
4000a324:	ca 22 3f ec 	st  %g5, [ %o0 + -20 ]
4000a328:	c4 1a 7f f0 	ldd  [ %o1 + -16 ], %g2
4000a32c:	c8 1a 7f f8 	ldd  [ %o1 + -8 ], %g4
4000a330:	c4 22 3f f0 	st  %g2, [ %o0 + -16 ]
4000a334:	c6 22 3f f4 	st  %g3, [ %o0 + -12 ]
4000a338:	c8 22 3f f8 	st  %g4, [ %o0 + -8 ]
4000a33c:	ca 22 3f fc 	st  %g5, [ %o0 + -4 ]
4000a340:	02 80 00 07 	be  4000a35c <__GI_memcpy+0x210>
4000a344:	80 88 60 04 	btst  4, %g1
4000a348:	c4 1a 40 00 	ldd  [ %o1 ], %g2
4000a34c:	90 02 20 08 	add  %o0, 8, %o0
4000a350:	c4 22 3f f8 	st  %g2, [ %o0 + -8 ]
4000a354:	92 02 60 08 	add  %o1, 8, %o1
4000a358:	c6 22 3f fc 	st  %g3, [ %o0 + -4 ]
4000a35c:	02 80 00 06 	be  4000a374 <__GI_memcpy+0x228>
4000a360:	80 88 60 02 	btst  2, %g1
4000a364:	c4 02 40 00 	ld  [ %o1 ], %g2
4000a368:	92 02 60 04 	add  %o1, 4, %o1
4000a36c:	c4 22 00 00 	st  %g2, [ %o0 ]
4000a370:	90 02 20 04 	add  %o0, 4, %o0
4000a374:	02 80 00 06 	be  4000a38c <__GI_memcpy+0x240>
4000a378:	80 88 60 01 	btst  1, %g1
4000a37c:	c4 12 40 00 	lduh  [ %o1 ], %g2
4000a380:	92 02 60 02 	add  %o1, 2, %o1
4000a384:	c4 32 00 00 	sth  %g2, [ %o0 ]
4000a388:	90 02 20 02 	add  %o0, 2, %o0
4000a38c:	02 80 00 04 	be  4000a39c <__GI_memcpy+0x250>
4000a390:	01 00 00 00 	nop 
4000a394:	c4 0a 40 00 	ldub  [ %o1 ], %g2
4000a398:	c4 2a 00 00 	stb  %g2, [ %o0 ]
4000a39c:	81 c3 e0 08 	retl 
4000a3a0:	d0 03 a0 40 	ld  [ %sp + 0x40 ], %o0
4000a3a4:	d4 1a 60 00 	ldd  [ %o1 ], %o2
4000a3a8:	d8 1a 60 08 	ldd  [ %o1 + 8 ], %o4
4000a3ac:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
4000a3b0:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
4000a3b4:	d4 3a 20 00 	std  %o2, [ %o0 ]
4000a3b8:	d8 3a 20 08 	std  %o4, [ %o0 + 8 ]
4000a3bc:	c4 3a 20 10 	std  %g2, [ %o0 + 0x10 ]
4000a3c0:	c8 3a 20 18 	std  %g4, [ %o0 + 0x18 ]
4000a3c4:	d4 1a 60 20 	ldd  [ %o1 + 0x20 ], %o2
4000a3c8:	d8 1a 60 28 	ldd  [ %o1 + 0x28 ], %o4
4000a3cc:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
4000a3d0:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
4000a3d4:	d4 3a 20 20 	std  %o2, [ %o0 + 0x20 ]
4000a3d8:	d8 3a 20 28 	std  %o4, [ %o0 + 0x28 ]
4000a3dc:	c4 3a 20 30 	std  %g2, [ %o0 + 0x30 ]
4000a3e0:	c8 3a 20 38 	std  %g4, [ %o0 + 0x38 ]
4000a3e4:	d4 1a 60 40 	ldd  [ %o1 + 0x40 ], %o2
4000a3e8:	d8 1a 60 48 	ldd  [ %o1 + 0x48 ], %o4
4000a3ec:	c4 1a 60 50 	ldd  [ %o1 + 0x50 ], %g2
4000a3f0:	c8 1a 60 58 	ldd  [ %o1 + 0x58 ], %g4
4000a3f4:	d4 3a 20 40 	std  %o2, [ %o0 + 0x40 ]
4000a3f8:	d8 3a 20 48 	std  %o4, [ %o0 + 0x48 ]
4000a3fc:	c4 3a 20 50 	std  %g2, [ %o0 + 0x50 ]
4000a400:	c8 3a 20 58 	std  %g4, [ %o0 + 0x58 ]
4000a404:	d4 1a 60 60 	ldd  [ %o1 + 0x60 ], %o2
4000a408:	d8 1a 60 68 	ldd  [ %o1 + 0x68 ], %o4
4000a40c:	c4 1a 60 70 	ldd  [ %o1 + 0x70 ], %g2
4000a410:	c8 1a 60 78 	ldd  [ %o1 + 0x78 ], %g4
4000a414:	d4 3a 20 60 	std  %o2, [ %o0 + 0x60 ]
4000a418:	d8 3a 20 68 	std  %o4, [ %o0 + 0x68 ]
4000a41c:	c4 3a 20 70 	std  %g2, [ %o0 + 0x70 ]
4000a420:	c8 3a 20 78 	std  %g4, [ %o0 + 0x78 ]
4000a424:	8c a1 a0 80 	subcc  %g6, 0x80, %g6
4000a428:	92 02 60 80 	add  %o1, 0x80, %o1
4000a42c:	12 bf ff de 	bne  4000a3a4 <__GI_memcpy+0x258>
4000a430:	90 02 20 80 	add  %o0, 0x80, %o0
4000a434:	8c 88 60 70 	andcc  %g1, 0x70, %g6
4000a438:	02 80 00 24 	be  4000a4c8 <__GI_memcpy+0x37c>
4000a43c:	80 88 60 08 	btst  8, %g1
4000a440:	84 10 00 0f 	mov  %o7, %g2
4000a444:	40 00 03 5d 	call  4000b1b8 <__GI_memcpy+0x106c>
4000a448:	92 02 40 06 	add  %o1, %g6, %o1
4000a44c:	9e 10 00 02 	mov  %g2, %o7
4000a450:	81 c3 60 84 	jmp  %o5 + 0x84
4000a454:	90 02 00 06 	add  %o0, %g6, %o0
4000a458:	c4 1a 7f 90 	ldd  [ %o1 + -112 ], %g2
4000a45c:	c8 1a 7f 98 	ldd  [ %o1 + -104 ], %g4
4000a460:	c4 3a 3f 90 	std  %g2, [ %o0 + -112 ]
4000a464:	c8 3a 3f 98 	std  %g4, [ %o0 + -104 ]
4000a468:	c4 1a 7f a0 	ldd  [ %o1 + -96 ], %g2
4000a46c:	c8 1a 7f a8 	ldd  [ %o1 + -88 ], %g4
4000a470:	c4 3a 3f a0 	std  %g2, [ %o0 + -96 ]
4000a474:	c8 3a 3f a8 	std  %g4, [ %o0 + -88 ]
4000a478:	c4 1a 7f b0 	ldd  [ %o1 + -80 ], %g2
4000a47c:	c8 1a 7f b8 	ldd  [ %o1 + -72 ], %g4
4000a480:	c4 3a 3f b0 	std  %g2, [ %o0 + -80 ]
4000a484:	c8 3a 3f b8 	std  %g4, [ %o0 + -72 ]
4000a488:	c4 1a 7f c0 	ldd  [ %o1 + -64 ], %g2
4000a48c:	c8 1a 7f c8 	ldd  [ %o1 + -56 ], %g4
4000a490:	c4 3a 3f c0 	std  %g2, [ %o0 + -64 ]
4000a494:	c8 3a 3f c8 	std  %g4, [ %o0 + -56 ]
4000a498:	c4 1a 7f d0 	ldd  [ %o1 + -48 ], %g2
4000a49c:	c8 1a 7f d8 	ldd  [ %o1 + -40 ], %g4
4000a4a0:	c4 3a 3f d0 	std  %g2, [ %o0 + -48 ]
4000a4a4:	c8 3a 3f d8 	std  %g4, [ %o0 + -40 ]
4000a4a8:	c4 1a 7f e0 	ldd  [ %o1 + -32 ], %g2
4000a4ac:	c8 1a 7f e8 	ldd  [ %o1 + -24 ], %g4
4000a4b0:	c4 3a 3f e0 	std  %g2, [ %o0 + -32 ]
4000a4b4:	c8 3a 3f e8 	std  %g4, [ %o0 + -24 ]
4000a4b8:	c4 1a 7f f0 	ldd  [ %o1 + -16 ], %g2
4000a4bc:	c8 1a 7f f8 	ldd  [ %o1 + -8 ], %g4
4000a4c0:	c4 3a 3f f0 	std  %g2, [ %o0 + -16 ]
4000a4c4:	c8 3a 3f f8 	std  %g4, [ %o0 + -8 ]
4000a4c8:	02 80 00 06 	be  4000a4e0 <__GI_memcpy+0x394>
4000a4cc:	80 88 60 04 	btst  4, %g1
4000a4d0:	c4 1a 40 00 	ldd  [ %o1 ], %g2
4000a4d4:	90 02 20 08 	add  %o0, 8, %o0
4000a4d8:	c4 3a 3f f8 	std  %g2, [ %o0 + -8 ]
4000a4dc:	92 02 60 08 	add  %o1, 8, %o1
4000a4e0:	02 80 00 06 	be  4000a4f8 <__GI_memcpy+0x3ac>
4000a4e4:	80 88 60 02 	btst  2, %g1
4000a4e8:	c4 02 40 00 	ld  [ %o1 ], %g2
4000a4ec:	92 02 60 04 	add  %o1, 4, %o1
4000a4f0:	c4 22 00 00 	st  %g2, [ %o0 ]
4000a4f4:	90 02 20 04 	add  %o0, 4, %o0
4000a4f8:	02 80 00 06 	be  4000a510 <__GI_memcpy+0x3c4>
4000a4fc:	80 88 60 01 	btst  1, %g1
4000a500:	c4 12 40 00 	lduh  [ %o1 ], %g2
4000a504:	92 02 60 02 	add  %o1, 2, %o1
4000a508:	c4 32 00 00 	sth  %g2, [ %o0 ]
4000a50c:	90 02 20 02 	add  %o0, 2, %o0
4000a510:	02 80 00 04 	be  4000a520 <__GI_memcpy+0x3d4>
4000a514:	01 00 00 00 	nop 
4000a518:	c4 0a 40 00 	ldub  [ %o1 ], %g2
4000a51c:	c4 2a 00 00 	stb  %g2, [ %o0 ]
4000a520:	81 c3 e0 08 	retl 
4000a524:	d0 03 a0 40 	ld  [ %sp + 0x40 ], %o0
4000a528:	80 a2 a0 06 	cmp  %o2, 6
4000a52c:	08 80 02 ea 	bleu  4000b0d4 <__GI_memcpy+0xf88>
4000a530:	80 a2 a1 00 	cmp  %o2, 0x100
4000a534:	1a 80 00 65 	bcc  4000a6c8 <__GI_memcpy+0x57c>
4000a538:	80 8a 20 03 	btst  3, %o0
4000a53c:	02 80 00 11 	be  4000a580 <__GI_memcpy+0x434>
4000a540:	80 8a 20 01 	btst  1, %o0
4000a544:	02 80 00 08 	be  4000a564 <__GI_memcpy+0x418>
4000a548:	80 8a 20 02 	btst  2, %o0
4000a54c:	ca 0a 40 00 	ldub  [ %o1 ], %g5
4000a550:	92 02 60 01 	inc  %o1
4000a554:	ca 2a 00 00 	stb  %g5, [ %o0 ]
4000a558:	94 22 a0 01 	dec  %o2
4000a55c:	12 80 00 09 	bne  4000a580 <__GI_memcpy+0x434>
4000a560:	90 02 20 01 	inc  %o0
4000a564:	c6 0a 40 00 	ldub  [ %o1 ], %g3
4000a568:	92 02 60 02 	add  %o1, 2, %o1
4000a56c:	c6 2a 00 00 	stb  %g3, [ %o0 ]
4000a570:	94 22 a0 02 	sub  %o2, 2, %o2
4000a574:	c6 0a 7f ff 	ldub  [ %o1 + -1 ], %g3
4000a578:	90 02 20 02 	add  %o0, 2, %o0
4000a57c:	c6 2a 3f ff 	stb  %g3, [ %o0 + -1 ]
4000a580:	84 0a 60 03 	and  %o1, 3, %g2
4000a584:	86 0a a0 0c 	and  %o2, 0xc, %g3
4000a588:	92 0a 7f fc 	and  %o1, -4, %o1
4000a58c:	80 a0 e0 04 	cmp  %g3, 4
4000a590:	89 28 a0 03 	sll  %g2, 3, %g4
4000a594:	84 10 20 20 	mov  0x20, %g2
4000a598:	02 80 00 17 	be  4000a5f4 <__GI_memcpy+0x4a8>
4000a59c:	8c 20 80 04 	sub  %g2, %g4, %g6
4000a5a0:	0a 80 00 0f 	bcs  4000a5dc <__GI_memcpy+0x490>
4000a5a4:	80 a0 e0 08 	cmp  %g3, 8
4000a5a8:	02 80 00 07 	be  4000a5c4 <__GI_memcpy+0x478>
4000a5ac:	87 32 a0 02 	srl  %o2, 2, %g3
4000a5b0:	d6 02 40 00 	ld  [ %o1 ], %o3
4000a5b4:	90 02 3f f8 	add  %o0, -8, %o0
4000a5b8:	d8 02 60 04 	ld  [ %o1 + 4 ], %o4
4000a5bc:	10 80 00 1f 	b  4000a638 <__GI_memcpy+0x4ec>
4000a5c0:	86 00 e0 01 	inc  %g3
4000a5c4:	d8 02 40 00 	ld  [ %o1 ], %o4
4000a5c8:	90 02 3f f4 	add  %o0, -12, %o0
4000a5cc:	da 02 60 04 	ld  [ %o1 + 4 ], %o5
4000a5d0:	86 00 e0 02 	add  %g3, 2, %g3
4000a5d4:	10 80 00 1e 	b  4000a64c <__GI_memcpy+0x500>
4000a5d8:	92 02 7f fc 	add  %o1, -4, %o1
4000a5dc:	c2 02 40 00 	ld  [ %o1 ], %g1
4000a5e0:	90 02 3f fc 	add  %o0, -4, %o0
4000a5e4:	d6 02 60 04 	ld  [ %o1 + 4 ], %o3
4000a5e8:	87 32 a0 02 	srl  %o2, 2, %g3
4000a5ec:	10 80 00 0e 	b  4000a624 <__GI_memcpy+0x4d8>
4000a5f0:	92 02 60 04 	add  %o1, 4, %o1
4000a5f4:	da 02 40 00 	ld  [ %o1 ], %o5
4000a5f8:	80 a2 a0 07 	cmp  %o2, 7
4000a5fc:	c2 02 60 04 	ld  [ %o1 + 4 ], %g1
4000a600:	87 32 a0 02 	srl  %o2, 2, %g3
4000a604:	08 80 00 1c 	bleu  4000a674 <__GI_memcpy+0x528>
4000a608:	92 02 60 08 	add  %o1, 8, %o1
4000a60c:	d6 02 40 00 	ld  [ %o1 ], %o3
4000a610:	86 00 ff ff 	add  %g3, -1, %g3
4000a614:	85 2b 40 04 	sll  %o5, %g4, %g2
4000a618:	8b 30 40 06 	srl  %g1, %g6, %g5
4000a61c:	84 10 80 05 	or  %g2, %g5, %g2
4000a620:	c4 22 00 00 	st  %g2, [ %o0 ]
4000a624:	d8 02 60 04 	ld  [ %o1 + 4 ], %o4
4000a628:	85 28 40 04 	sll  %g1, %g4, %g2
4000a62c:	8b 32 c0 06 	srl  %o3, %g6, %g5
4000a630:	84 10 80 05 	or  %g2, %g5, %g2
4000a634:	c4 22 20 04 	st  %g2, [ %o0 + 4 ]
4000a638:	da 02 60 08 	ld  [ %o1 + 8 ], %o5
4000a63c:	85 2a c0 04 	sll  %o3, %g4, %g2
4000a640:	8b 33 00 06 	srl  %o4, %g6, %g5
4000a644:	84 10 80 05 	or  %g2, %g5, %g2
4000a648:	c4 22 20 08 	st  %g2, [ %o0 + 8 ]
4000a64c:	c2 02 60 0c 	ld  [ %o1 + 0xc ], %g1
4000a650:	85 2b 00 04 	sll  %o4, %g4, %g2
4000a654:	8b 33 40 06 	srl  %o5, %g6, %g5
4000a658:	86 80 ff fc 	addcc  %g3, -4, %g3
4000a65c:	84 10 80 05 	or  %g2, %g5, %g2
4000a660:	92 02 60 10 	add  %o1, 0x10, %o1
4000a664:	c4 22 20 0c 	st  %g2, [ %o0 + 0xc ]
4000a668:	90 02 20 10 	add  %o0, 0x10, %o0
4000a66c:	32 bf ff ea 	bne,a   4000a614 <__GI_memcpy+0x4c8>
4000a670:	d6 02 40 00 	ld  [ %o1 ], %o3
4000a674:	85 2b 40 04 	sll  %o5, %g4, %g2
4000a678:	8b 30 40 06 	srl  %g1, %g6, %g5
4000a67c:	87 31 a0 03 	srl  %g6, 3, %g3
4000a680:	84 10 80 05 	or  %g2, %g5, %g2
4000a684:	92 22 40 03 	sub  %o1, %g3, %o1
4000a688:	80 8a a0 02 	btst  2, %o2
4000a68c:	c4 22 00 00 	st  %g2, [ %o0 ]
4000a690:	02 80 00 08 	be  4000a6b0 <__GI_memcpy+0x564>
4000a694:	80 8a a0 01 	btst  1, %o2
4000a698:	c4 0a 40 00 	ldub  [ %o1 ], %g2
4000a69c:	92 02 60 02 	add  %o1, 2, %o1
4000a6a0:	c4 2a 20 04 	stb  %g2, [ %o0 + 4 ]
4000a6a4:	90 02 20 02 	add  %o0, 2, %o0
4000a6a8:	c4 0a 7f ff 	ldub  [ %o1 + -1 ], %g2
4000a6ac:	c4 2a 20 03 	stb  %g2, [ %o0 + 3 ]
4000a6b0:	02 80 00 04 	be  4000a6c0 <__GI_memcpy+0x574>
4000a6b4:	01 00 00 00 	nop 
4000a6b8:	c4 0a 40 00 	ldub  [ %o1 ], %g2
4000a6bc:	c4 2a 20 04 	stb  %g2, [ %o0 + 4 ]
4000a6c0:	81 c3 e0 08 	retl 
4000a6c4:	d0 03 a0 40 	ld  [ %sp + 0x40 ], %o0
4000a6c8:	80 8a 60 03 	btst  3, %o1
4000a6cc:	02 80 00 11 	be  4000a710 <__GI_memcpy+0x5c4>
4000a6d0:	80 8a 60 01 	btst  1, %o1
4000a6d4:	02 80 00 08 	be  4000a6f4 <__GI_memcpy+0x5a8>
4000a6d8:	80 8a 60 02 	btst  2, %o1
4000a6dc:	c4 0a 40 00 	ldub  [ %o1 ], %g2
4000a6e0:	92 02 60 01 	inc  %o1
4000a6e4:	c4 2a 00 00 	stb  %g2, [ %o0 ]
4000a6e8:	94 22 a0 01 	dec  %o2
4000a6ec:	12 80 00 09 	bne  4000a710 <__GI_memcpy+0x5c4>
4000a6f0:	90 02 20 01 	inc  %o0
4000a6f4:	c4 12 40 00 	lduh  [ %o1 ], %g2
4000a6f8:	92 02 60 02 	add  %o1, 2, %o1
4000a6fc:	87 30 a0 08 	srl  %g2, 8, %g3
4000a700:	94 22 a0 02 	sub  %o2, 2, %o2
4000a704:	c6 2a 00 00 	stb  %g3, [ %o0 ]
4000a708:	90 02 20 02 	add  %o0, 2, %o0
4000a70c:	c4 2a 3f ff 	stb  %g2, [ %o0 + -1 ]
4000a710:	80 8a 60 04 	btst  4, %o1
4000a714:	12 80 00 0d 	bne  4000a748 <__GI_memcpy+0x5fc>
4000a718:	80 a3 60 01 	cmp  %o5, 1
4000a71c:	d8 02 40 00 	ld  [ %o1 ], %o4
4000a720:	85 33 20 18 	srl  %o4, 0x18, %g2
4000a724:	c4 2a 00 00 	stb  %g2, [ %o0 ]
4000a728:	87 33 20 10 	srl  %o4, 0x10, %g3
4000a72c:	c6 2a 20 01 	stb  %g3, [ %o0 + 1 ]
4000a730:	85 33 20 08 	srl  %o4, 8, %g2
4000a734:	c4 2a 20 02 	stb  %g2, [ %o0 + 2 ]
4000a738:	94 22 a0 04 	sub  %o2, 4, %o2
4000a73c:	d8 2a 20 03 	stb  %o4, [ %o0 + 3 ]
4000a740:	92 02 60 04 	add  %o1, 4, %o1
4000a744:	90 02 20 04 	add  %o0, 4, %o0
4000a748:	02 80 00 da 	be  4000aab0 <__GI_memcpy+0x964>
4000a74c:	80 a3 60 02 	cmp  %o5, 2
4000a750:	02 80 00 6e 	be  4000a908 <__GI_memcpy+0x7bc>
4000a754:	94 22 a0 04 	sub  %o2, 4, %o2
4000a758:	c4 02 40 00 	ld  [ %o1 ], %g2
4000a75c:	92 02 60 04 	add  %o1, 4, %o1
4000a760:	87 30 a0 18 	srl  %g2, 0x18, %g3
4000a764:	8a 0a 20 07 	and  %o0, 7, %g5
4000a768:	c6 2a 00 00 	stb  %g3, [ %o0 ]
4000a76c:	80 a1 60 07 	cmp  %g5, 7
4000a770:	83 28 a0 08 	sll  %g2, 8, %g1
4000a774:	90 02 20 04 	add  %o0, 4, %o0
4000a778:	02 80 01 3b 	be  4000ac64 <__GI_memcpy+0xb18>
4000a77c:	96 0a bf c0 	and  %o2, -64, %o3
4000a780:	d8 02 3f f9 	ld  [ %o0 + -7 ], %o4
4000a784:	c4 1a 60 00 	ldd  [ %o1 ], %g2
4000a788:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
4000a78c:	9b 30 a0 18 	srl  %g2, 0x18, %o5
4000a790:	8d 30 e0 18 	srl  %g3, 0x18, %g6
4000a794:	85 28 a0 08 	sll  %g2, 8, %g2
4000a798:	9a 13 40 01 	or  %o5, %g1, %o5
4000a79c:	83 28 e0 08 	sll  %g3, 8, %g1
4000a7a0:	84 11 80 02 	or  %g6, %g2, %g2
4000a7a4:	87 31 20 18 	srl  %g4, 0x18, %g3
4000a7a8:	8d 31 60 18 	srl  %g5, 0x18, %g6
4000a7ac:	89 29 20 08 	sll  %g4, 8, %g4
4000a7b0:	86 10 c0 01 	or  %g3, %g1, %g3
4000a7b4:	d8 3a 3f f9 	std  %o4, [ %o0 + -7 ]
4000a7b8:	c4 3a 20 01 	std  %g2, [ %o0 + 1 ]
4000a7bc:	83 29 60 08 	sll  %g5, 8, %g1
4000a7c0:	98 11 80 04 	or  %g6, %g4, %o4
4000a7c4:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
4000a7c8:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
4000a7cc:	9b 30 a0 18 	srl  %g2, 0x18, %o5
4000a7d0:	8d 30 e0 18 	srl  %g3, 0x18, %g6
4000a7d4:	85 28 a0 08 	sll  %g2, 8, %g2
4000a7d8:	9a 13 40 01 	or  %o5, %g1, %o5
4000a7dc:	83 28 e0 08 	sll  %g3, 8, %g1
4000a7e0:	84 11 80 02 	or  %g6, %g2, %g2
4000a7e4:	87 31 20 18 	srl  %g4, 0x18, %g3
4000a7e8:	8d 31 60 18 	srl  %g5, 0x18, %g6
4000a7ec:	89 29 20 08 	sll  %g4, 8, %g4
4000a7f0:	86 10 c0 01 	or  %g3, %g1, %g3
4000a7f4:	d8 3a 20 09 	std  %o4, [ %o0 + 9 ]
4000a7f8:	c4 3a 20 11 	std  %g2, [ %o0 + 0x11 ]
4000a7fc:	83 29 60 08 	sll  %g5, 8, %g1
4000a800:	98 11 80 04 	or  %g6, %g4, %o4
4000a804:	c4 1a 60 20 	ldd  [ %o1 + 0x20 ], %g2
4000a808:	c8 1a 60 28 	ldd  [ %o1 + 0x28 ], %g4
4000a80c:	9b 30 a0 18 	srl  %g2, 0x18, %o5
4000a810:	8d 30 e0 18 	srl  %g3, 0x18, %g6
4000a814:	85 28 a0 08 	sll  %g2, 8, %g2
4000a818:	9a 13 40 01 	or  %o5, %g1, %o5
4000a81c:	83 28 e0 08 	sll  %g3, 8, %g1
4000a820:	84 11 80 02 	or  %g6, %g2, %g2
4000a824:	87 31 20 18 	srl  %g4, 0x18, %g3
4000a828:	8d 31 60 18 	srl  %g5, 0x18, %g6
4000a82c:	89 29 20 08 	sll  %g4, 8, %g4
4000a830:	86 10 c0 01 	or  %g3, %g1, %g3
4000a834:	d8 3a 20 19 	std  %o4, [ %o0 + 0x19 ]
4000a838:	c4 3a 20 21 	std  %g2, [ %o0 + 0x21 ]
4000a83c:	83 29 60 08 	sll  %g5, 8, %g1
4000a840:	98 11 80 04 	or  %g6, %g4, %o4
4000a844:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
4000a848:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
4000a84c:	9b 30 a0 18 	srl  %g2, 0x18, %o5
4000a850:	8d 30 e0 18 	srl  %g3, 0x18, %g6
4000a854:	85 28 a0 08 	sll  %g2, 8, %g2
4000a858:	9a 13 40 01 	or  %o5, %g1, %o5
4000a85c:	83 28 e0 08 	sll  %g3, 8, %g1
4000a860:	84 11 80 02 	or  %g6, %g2, %g2
4000a864:	87 31 20 18 	srl  %g4, 0x18, %g3
4000a868:	8d 31 60 18 	srl  %g5, 0x18, %g6
4000a86c:	89 29 20 08 	sll  %g4, 8, %g4
4000a870:	86 10 c0 01 	or  %g3, %g1, %g3
4000a874:	d8 3a 20 29 	std  %o4, [ %o0 + 0x29 ]
4000a878:	c4 3a 20 31 	std  %g2, [ %o0 + 0x31 ]
4000a87c:	83 29 60 08 	sll  %g5, 8, %g1
4000a880:	98 11 80 04 	or  %g6, %g4, %o4
4000a884:	96 a2 e0 40 	subcc  %o3, 0x40, %o3
4000a888:	92 02 60 40 	add  %o1, 0x40, %o1
4000a88c:	12 bf ff be 	bne  4000a784 <__GI_memcpy+0x638>
4000a890:	90 02 20 40 	add  %o0, 0x40, %o0
4000a894:	96 8a a0 30 	andcc  %o2, 0x30, %o3
4000a898:	22 80 00 17 	be,a   4000a8f4 <__GI_memcpy+0x7a8>
4000a89c:	85 30 60 10 	srl  %g1, 0x10, %g2
4000a8a0:	c4 1a 60 00 	ldd  [ %o1 ], %g2
4000a8a4:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
4000a8a8:	9b 30 a0 18 	srl  %g2, 0x18, %o5
4000a8ac:	8d 30 e0 18 	srl  %g3, 0x18, %g6
4000a8b0:	85 28 a0 08 	sll  %g2, 8, %g2
4000a8b4:	9a 13 40 01 	or  %o5, %g1, %o5
4000a8b8:	83 28 e0 08 	sll  %g3, 8, %g1
4000a8bc:	84 11 80 02 	or  %g6, %g2, %g2
4000a8c0:	87 31 20 18 	srl  %g4, 0x18, %g3
4000a8c4:	8d 31 60 18 	srl  %g5, 0x18, %g6
4000a8c8:	89 29 20 08 	sll  %g4, 8, %g4
4000a8cc:	86 10 c0 01 	or  %g3, %g1, %g3
4000a8d0:	d8 3a 3f f9 	std  %o4, [ %o0 + -7 ]
4000a8d4:	c4 3a 20 01 	std  %g2, [ %o0 + 1 ]
4000a8d8:	83 29 60 08 	sll  %g5, 8, %g1
4000a8dc:	98 11 80 04 	or  %g6, %g4, %o4
4000a8e0:	96 a2 e0 10 	subcc  %o3, 0x10, %o3
4000a8e4:	92 02 60 10 	add  %o1, 0x10, %o1
4000a8e8:	12 bf ff ee 	bne  4000a8a0 <__GI_memcpy+0x754>
4000a8ec:	90 02 20 10 	add  %o0, 0x10, %o0
4000a8f0:	85 30 60 10 	srl  %g1, 0x10, %g2
4000a8f4:	d8 22 3f f9 	st  %o4, [ %o0 + -7 ]
4000a8f8:	c4 32 3f fd 	sth  %g2, [ %o0 + -3 ]
4000a8fc:	89 30 60 08 	srl  %g1, 8, %g4
4000a900:	10 80 01 f5 	b  4000b0d4 <__GI_memcpy+0xf88>
4000a904:	c8 2a 3f ff 	stb  %g4, [ %o0 + -1 ]
4000a908:	c4 02 40 00 	ld  [ %o1 ], %g2
4000a90c:	92 02 60 04 	add  %o1, 4, %o1
4000a910:	87 30 a0 10 	srl  %g2, 0x10, %g3
4000a914:	8a 0a 20 07 	and  %o0, 7, %g5
4000a918:	c6 32 00 00 	sth  %g3, [ %o0 ]
4000a91c:	80 a1 60 06 	cmp  %g5, 6
4000a920:	83 28 a0 10 	sll  %g2, 0x10, %g1
4000a924:	90 02 20 04 	add  %o0, 4, %o0
4000a928:	02 80 01 8e 	be  4000af60 <__GI_memcpy+0xe14>
4000a92c:	96 0a bf c0 	and  %o2, -64, %o3
4000a930:	d8 02 3f fa 	ld  [ %o0 + -6 ], %o4
4000a934:	c4 1a 60 00 	ldd  [ %o1 ], %g2
4000a938:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
4000a93c:	9b 30 a0 10 	srl  %g2, 0x10, %o5
4000a940:	8d 30 e0 10 	srl  %g3, 0x10, %g6
4000a944:	85 28 a0 10 	sll  %g2, 0x10, %g2
4000a948:	9a 13 40 01 	or  %o5, %g1, %o5
4000a94c:	83 28 e0 10 	sll  %g3, 0x10, %g1
4000a950:	84 11 80 02 	or  %g6, %g2, %g2
4000a954:	87 31 20 10 	srl  %g4, 0x10, %g3
4000a958:	8d 31 60 10 	srl  %g5, 0x10, %g6
4000a95c:	89 29 20 10 	sll  %g4, 0x10, %g4
4000a960:	86 10 c0 01 	or  %g3, %g1, %g3
4000a964:	d8 3a 3f fa 	std  %o4, [ %o0 + -6 ]
4000a968:	c4 3a 20 02 	std  %g2, [ %o0 + 2 ]
4000a96c:	83 29 60 10 	sll  %g5, 0x10, %g1
4000a970:	98 11 80 04 	or  %g6, %g4, %o4
4000a974:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
4000a978:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
4000a97c:	9b 30 a0 10 	srl  %g2, 0x10, %o5
4000a980:	8d 30 e0 10 	srl  %g3, 0x10, %g6
4000a984:	85 28 a0 10 	sll  %g2, 0x10, %g2
4000a988:	9a 13 40 01 	or  %o5, %g1, %o5
4000a98c:	83 28 e0 10 	sll  %g3, 0x10, %g1
4000a990:	84 11 80 02 	or  %g6, %g2, %g2
4000a994:	87 31 20 10 	srl  %g4, 0x10, %g3
4000a998:	8d 31 60 10 	srl  %g5, 0x10, %g6
4000a99c:	89 29 20 10 	sll  %g4, 0x10, %g4
4000a9a0:	86 10 c0 01 	or  %g3, %g1, %g3
4000a9a4:	d8 3a 20 0a 	std  %o4, [ %o0 + 0xa ]
4000a9a8:	c4 3a 20 12 	std  %g2, [ %o0 + 0x12 ]
4000a9ac:	83 29 60 10 	sll  %g5, 0x10, %g1
4000a9b0:	98 11 80 04 	or  %g6, %g4, %o4
4000a9b4:	c4 1a 60 20 	ldd  [ %o1 + 0x20 ], %g2
4000a9b8:	c8 1a 60 28 	ldd  [ %o1 + 0x28 ], %g4
4000a9bc:	9b 30 a0 10 	srl  %g2, 0x10, %o5
4000a9c0:	8d 30 e0 10 	srl  %g3, 0x10, %g6
4000a9c4:	85 28 a0 10 	sll  %g2, 0x10, %g2
4000a9c8:	9a 13 40 01 	or  %o5, %g1, %o5
4000a9cc:	83 28 e0 10 	sll  %g3, 0x10, %g1
4000a9d0:	84 11 80 02 	or  %g6, %g2, %g2
4000a9d4:	87 31 20 10 	srl  %g4, 0x10, %g3
4000a9d8:	8d 31 60 10 	srl  %g5, 0x10, %g6
4000a9dc:	89 29 20 10 	sll  %g4, 0x10, %g4
4000a9e0:	86 10 c0 01 	or  %g3, %g1, %g3
4000a9e4:	d8 3a 20 1a 	std  %o4, [ %o0 + 0x1a ]
4000a9e8:	c4 3a 20 22 	std  %g2, [ %o0 + 0x22 ]
4000a9ec:	83 29 60 10 	sll  %g5, 0x10, %g1
4000a9f0:	98 11 80 04 	or  %g6, %g4, %o4
4000a9f4:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
4000a9f8:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
4000a9fc:	9b 30 a0 10 	srl  %g2, 0x10, %o5
4000aa00:	8d 30 e0 10 	srl  %g3, 0x10, %g6
4000aa04:	85 28 a0 10 	sll  %g2, 0x10, %g2
4000aa08:	9a 13 40 01 	or  %o5, %g1, %o5
4000aa0c:	83 28 e0 10 	sll  %g3, 0x10, %g1
4000aa10:	84 11 80 02 	or  %g6, %g2, %g2
4000aa14:	87 31 20 10 	srl  %g4, 0x10, %g3
4000aa18:	8d 31 60 10 	srl  %g5, 0x10, %g6
4000aa1c:	89 29 20 10 	sll  %g4, 0x10, %g4
4000aa20:	86 10 c0 01 	or  %g3, %g1, %g3
4000aa24:	d8 3a 20 2a 	std  %o4, [ %o0 + 0x2a ]
4000aa28:	c4 3a 20 32 	std  %g2, [ %o0 + 0x32 ]
4000aa2c:	83 29 60 10 	sll  %g5, 0x10, %g1
4000aa30:	98 11 80 04 	or  %g6, %g4, %o4
4000aa34:	96 a2 e0 40 	subcc  %o3, 0x40, %o3
4000aa38:	92 02 60 40 	add  %o1, 0x40, %o1
4000aa3c:	12 bf ff be 	bne  4000a934 <__GI_memcpy+0x7e8>
4000aa40:	90 02 20 40 	add  %o0, 0x40, %o0
4000aa44:	96 8a a0 30 	andcc  %o2, 0x30, %o3
4000aa48:	22 80 00 17 	be,a   4000aaa4 <__GI_memcpy+0x958>
4000aa4c:	85 30 60 10 	srl  %g1, 0x10, %g2
4000aa50:	c4 1a 60 00 	ldd  [ %o1 ], %g2
4000aa54:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
4000aa58:	9b 30 a0 10 	srl  %g2, 0x10, %o5
4000aa5c:	8d 30 e0 10 	srl  %g3, 0x10, %g6
4000aa60:	85 28 a0 10 	sll  %g2, 0x10, %g2
4000aa64:	9a 13 40 01 	or  %o5, %g1, %o5
4000aa68:	83 28 e0 10 	sll  %g3, 0x10, %g1
4000aa6c:	84 11 80 02 	or  %g6, %g2, %g2
4000aa70:	87 31 20 10 	srl  %g4, 0x10, %g3
4000aa74:	8d 31 60 10 	srl  %g5, 0x10, %g6
4000aa78:	89 29 20 10 	sll  %g4, 0x10, %g4
4000aa7c:	86 10 c0 01 	or  %g3, %g1, %g3
4000aa80:	d8 3a 3f fa 	std  %o4, [ %o0 + -6 ]
4000aa84:	c4 3a 20 02 	std  %g2, [ %o0 + 2 ]
4000aa88:	83 29 60 10 	sll  %g5, 0x10, %g1
4000aa8c:	98 11 80 04 	or  %g6, %g4, %o4
4000aa90:	96 a2 e0 10 	subcc  %o3, 0x10, %o3
4000aa94:	92 02 60 10 	add  %o1, 0x10, %o1
4000aa98:	12 bf ff ee 	bne  4000aa50 <__GI_memcpy+0x904>
4000aa9c:	90 02 20 10 	add  %o0, 0x10, %o0
4000aaa0:	85 30 60 10 	srl  %g1, 0x10, %g2
4000aaa4:	d8 22 3f fa 	st  %o4, [ %o0 + -6 ]
4000aaa8:	10 80 01 8b 	b  4000b0d4 <__GI_memcpy+0xf88>
4000aaac:	c4 32 3f fe 	sth  %g2, [ %o0 + -2 ]
4000aab0:	c4 02 40 00 	ld  [ %o1 ], %g2
4000aab4:	94 22 a0 04 	sub  %o2, 4, %o2
4000aab8:	87 30 a0 18 	srl  %g2, 0x18, %g3
4000aabc:	8a 0a 20 07 	and  %o0, 7, %g5
4000aac0:	c6 2a 00 00 	stb  %g3, [ %o0 ]
4000aac4:	80 a1 60 05 	cmp  %g5, 5
4000aac8:	89 30 a0 08 	srl  %g2, 8, %g4
4000aacc:	83 28 a0 18 	sll  %g2, 0x18, %g1
4000aad0:	c8 32 20 01 	sth  %g4, [ %o0 + 1 ]
4000aad4:	92 02 60 04 	add  %o1, 4, %o1
4000aad8:	02 80 00 c3 	be  4000ade4 <__GI_memcpy+0xc98>
4000aadc:	96 0a bf c0 	and  %o2, -64, %o3
4000aae0:	d8 02 3f ff 	ld  [ %o0 + -1 ], %o4
4000aae4:	90 02 20 04 	add  %o0, 4, %o0
4000aae8:	c4 1a 60 00 	ldd  [ %o1 ], %g2
4000aaec:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
4000aaf0:	9b 30 a0 08 	srl  %g2, 8, %o5
4000aaf4:	8d 30 e0 08 	srl  %g3, 8, %g6
4000aaf8:	85 28 a0 18 	sll  %g2, 0x18, %g2
4000aafc:	9a 13 40 01 	or  %o5, %g1, %o5
4000ab00:	83 28 e0 18 	sll  %g3, 0x18, %g1
4000ab04:	84 11 80 02 	or  %g6, %g2, %g2
4000ab08:	87 31 20 08 	srl  %g4, 8, %g3
4000ab0c:	8d 31 60 08 	srl  %g5, 8, %g6
4000ab10:	89 29 20 18 	sll  %g4, 0x18, %g4
4000ab14:	86 10 c0 01 	or  %g3, %g1, %g3
4000ab18:	d8 3a 3f fb 	std  %o4, [ %o0 + -5 ]
4000ab1c:	c4 3a 20 03 	std  %g2, [ %o0 + 3 ]
4000ab20:	83 29 60 18 	sll  %g5, 0x18, %g1
4000ab24:	98 11 80 04 	or  %g6, %g4, %o4
4000ab28:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
4000ab2c:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
4000ab30:	9b 30 a0 08 	srl  %g2, 8, %o5
4000ab34:	8d 30 e0 08 	srl  %g3, 8, %g6
4000ab38:	85 28 a0 18 	sll  %g2, 0x18, %g2
4000ab3c:	9a 13 40 01 	or  %o5, %g1, %o5
4000ab40:	83 28 e0 18 	sll  %g3, 0x18, %g1
4000ab44:	84 11 80 02 	or  %g6, %g2, %g2
4000ab48:	87 31 20 08 	srl  %g4, 8, %g3
4000ab4c:	8d 31 60 08 	srl  %g5, 8, %g6
4000ab50:	89 29 20 18 	sll  %g4, 0x18, %g4
4000ab54:	86 10 c0 01 	or  %g3, %g1, %g3
4000ab58:	d8 3a 20 0b 	std  %o4, [ %o0 + 0xb ]
4000ab5c:	c4 3a 20 13 	std  %g2, [ %o0 + 0x13 ]
4000ab60:	83 29 60 18 	sll  %g5, 0x18, %g1
4000ab64:	98 11 80 04 	or  %g6, %g4, %o4
4000ab68:	c4 1a 60 20 	ldd  [ %o1 + 0x20 ], %g2
4000ab6c:	c8 1a 60 28 	ldd  [ %o1 + 0x28 ], %g4
4000ab70:	9b 30 a0 08 	srl  %g2, 8, %o5
4000ab74:	8d 30 e0 08 	srl  %g3, 8, %g6
4000ab78:	85 28 a0 18 	sll  %g2, 0x18, %g2
4000ab7c:	9a 13 40 01 	or  %o5, %g1, %o5
4000ab80:	83 28 e0 18 	sll  %g3, 0x18, %g1
4000ab84:	84 11 80 02 	or  %g6, %g2, %g2
4000ab88:	87 31 20 08 	srl  %g4, 8, %g3
4000ab8c:	8d 31 60 08 	srl  %g5, 8, %g6
4000ab90:	89 29 20 18 	sll  %g4, 0x18, %g4
4000ab94:	86 10 c0 01 	or  %g3, %g1, %g3
4000ab98:	d8 3a 20 1b 	std  %o4, [ %o0 + 0x1b ]
4000ab9c:	c4 3a 20 23 	std  %g2, [ %o0 + 0x23 ]
4000aba0:	83 29 60 18 	sll  %g5, 0x18, %g1
4000aba4:	98 11 80 04 	or  %g6, %g4, %o4
4000aba8:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
4000abac:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
4000abb0:	9b 30 a0 08 	srl  %g2, 8, %o5
4000abb4:	8d 30 e0 08 	srl  %g3, 8, %g6
4000abb8:	85 28 a0 18 	sll  %g2, 0x18, %g2
4000abbc:	9a 13 40 01 	or  %o5, %g1, %o5
4000abc0:	83 28 e0 18 	sll  %g3, 0x18, %g1
4000abc4:	84 11 80 02 	or  %g6, %g2, %g2
4000abc8:	87 31 20 08 	srl  %g4, 8, %g3
4000abcc:	8d 31 60 08 	srl  %g5, 8, %g6
4000abd0:	89 29 20 18 	sll  %g4, 0x18, %g4
4000abd4:	86 10 c0 01 	or  %g3, %g1, %g3
4000abd8:	d8 3a 20 2b 	std  %o4, [ %o0 + 0x2b ]
4000abdc:	c4 3a 20 33 	std  %g2, [ %o0 + 0x33 ]
4000abe0:	83 29 60 18 	sll  %g5, 0x18, %g1
4000abe4:	98 11 80 04 	or  %g6, %g4, %o4
4000abe8:	96 a2 e0 40 	subcc  %o3, 0x40, %o3
4000abec:	92 02 60 40 	add  %o1, 0x40, %o1
4000abf0:	12 bf ff be 	bne  4000aae8 <__GI_memcpy+0x99c>
4000abf4:	90 02 20 40 	add  %o0, 0x40, %o0
4000abf8:	96 8a a0 30 	andcc  %o2, 0x30, %o3
4000abfc:	22 80 00 17 	be,a   4000ac58 <__GI_memcpy+0xb0c>
4000ac00:	85 30 60 18 	srl  %g1, 0x18, %g2
4000ac04:	c4 1a 60 00 	ldd  [ %o1 ], %g2
4000ac08:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
4000ac0c:	9b 30 a0 08 	srl  %g2, 8, %o5
4000ac10:	8d 30 e0 08 	srl  %g3, 8, %g6
4000ac14:	85 28 a0 18 	sll  %g2, 0x18, %g2
4000ac18:	9a 13 40 01 	or  %o5, %g1, %o5
4000ac1c:	83 28 e0 18 	sll  %g3, 0x18, %g1
4000ac20:	84 11 80 02 	or  %g6, %g2, %g2
4000ac24:	87 31 20 08 	srl  %g4, 8, %g3
4000ac28:	8d 31 60 08 	srl  %g5, 8, %g6
4000ac2c:	89 29 20 18 	sll  %g4, 0x18, %g4
4000ac30:	86 10 c0 01 	or  %g3, %g1, %g3
4000ac34:	d8 3a 3f fb 	std  %o4, [ %o0 + -5 ]
4000ac38:	c4 3a 20 03 	std  %g2, [ %o0 + 3 ]
4000ac3c:	83 29 60 18 	sll  %g5, 0x18, %g1
4000ac40:	98 11 80 04 	or  %g6, %g4, %o4
4000ac44:	96 a2 e0 10 	subcc  %o3, 0x10, %o3
4000ac48:	92 02 60 10 	add  %o1, 0x10, %o1
4000ac4c:	12 bf ff ee 	bne  4000ac04 <__GI_memcpy+0xab8>
4000ac50:	90 02 20 10 	add  %o0, 0x10, %o0
4000ac54:	85 30 60 18 	srl  %g1, 0x18, %g2
4000ac58:	d8 22 3f fb 	st  %o4, [ %o0 + -5 ]
4000ac5c:	10 80 01 1e 	b  4000b0d4 <__GI_memcpy+0xf88>
4000ac60:	c4 2a 3f ff 	stb  %g2, [ %o0 + -1 ]
4000ac64:	c4 1a 60 00 	ldd  [ %o1 ], %g2
4000ac68:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
4000ac6c:	99 30 a0 18 	srl  %g2, 0x18, %o4
4000ac70:	9b 30 e0 18 	srl  %g3, 0x18, %o5
4000ac74:	8d 28 a0 08 	sll  %g2, 8, %g6
4000ac78:	84 13 00 01 	or  %o4, %g1, %g2
4000ac7c:	83 28 e0 08 	sll  %g3, 8, %g1
4000ac80:	86 13 40 06 	or  %o5, %g6, %g3
4000ac84:	99 31 20 18 	srl  %g4, 0x18, %o4
4000ac88:	9b 31 60 18 	srl  %g5, 0x18, %o5
4000ac8c:	8d 29 20 08 	sll  %g4, 8, %g6
4000ac90:	88 13 00 01 	or  %o4, %g1, %g4
4000ac94:	83 29 60 08 	sll  %g5, 8, %g1
4000ac98:	8a 13 40 06 	or  %o5, %g6, %g5
4000ac9c:	c4 3a 3f fd 	std  %g2, [ %o0 + -3 ]
4000aca0:	c8 3a 20 05 	std  %g4, [ %o0 + 5 ]
4000aca4:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
4000aca8:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
4000acac:	99 30 a0 18 	srl  %g2, 0x18, %o4
4000acb0:	9b 30 e0 18 	srl  %g3, 0x18, %o5
4000acb4:	8d 28 a0 08 	sll  %g2, 8, %g6
4000acb8:	84 13 00 01 	or  %o4, %g1, %g2
4000acbc:	83 28 e0 08 	sll  %g3, 8, %g1
4000acc0:	86 13 40 06 	or  %o5, %g6, %g3
4000acc4:	99 31 20 18 	srl  %g4, 0x18, %o4
4000acc8:	9b 31 60 18 	srl  %g5, 0x18, %o5
4000accc:	8d 29 20 08 	sll  %g4, 8, %g6
4000acd0:	88 13 00 01 	or  %o4, %g1, %g4
4000acd4:	83 29 60 08 	sll  %g5, 8, %g1
4000acd8:	8a 13 40 06 	or  %o5, %g6, %g5
4000acdc:	c4 3a 20 0d 	std  %g2, [ %o0 + 0xd ]
4000ace0:	c8 3a 20 15 	std  %g4, [ %o0 + 0x15 ]
4000ace4:	c4 1a 60 20 	ldd  [ %o1 + 0x20 ], %g2
4000ace8:	c8 1a 60 28 	ldd  [ %o1 + 0x28 ], %g4
4000acec:	99 30 a0 18 	srl  %g2, 0x18, %o4
4000acf0:	9b 30 e0 18 	srl  %g3, 0x18, %o5
4000acf4:	8d 28 a0 08 	sll  %g2, 8, %g6
4000acf8:	84 13 00 01 	or  %o4, %g1, %g2
4000acfc:	83 28 e0 08 	sll  %g3, 8, %g1
4000ad00:	86 13 40 06 	or  %o5, %g6, %g3
4000ad04:	99 31 20 18 	srl  %g4, 0x18, %o4
4000ad08:	9b 31 60 18 	srl  %g5, 0x18, %o5
4000ad0c:	8d 29 20 08 	sll  %g4, 8, %g6
4000ad10:	88 13 00 01 	or  %o4, %g1, %g4
4000ad14:	83 29 60 08 	sll  %g5, 8, %g1
4000ad18:	8a 13 40 06 	or  %o5, %g6, %g5
4000ad1c:	c4 3a 20 1d 	std  %g2, [ %o0 + 0x1d ]
4000ad20:	c8 3a 20 25 	std  %g4, [ %o0 + 0x25 ]
4000ad24:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
4000ad28:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
4000ad2c:	99 30 a0 18 	srl  %g2, 0x18, %o4
4000ad30:	9b 30 e0 18 	srl  %g3, 0x18, %o5
4000ad34:	8d 28 a0 08 	sll  %g2, 8, %g6
4000ad38:	84 13 00 01 	or  %o4, %g1, %g2
4000ad3c:	83 28 e0 08 	sll  %g3, 8, %g1
4000ad40:	86 13 40 06 	or  %o5, %g6, %g3
4000ad44:	99 31 20 18 	srl  %g4, 0x18, %o4
4000ad48:	9b 31 60 18 	srl  %g5, 0x18, %o5
4000ad4c:	8d 29 20 08 	sll  %g4, 8, %g6
4000ad50:	88 13 00 01 	or  %o4, %g1, %g4
4000ad54:	83 29 60 08 	sll  %g5, 8, %g1
4000ad58:	8a 13 40 06 	or  %o5, %g6, %g5
4000ad5c:	c4 3a 20 2d 	std  %g2, [ %o0 + 0x2d ]
4000ad60:	c8 3a 20 35 	std  %g4, [ %o0 + 0x35 ]
4000ad64:	96 a2 e0 40 	subcc  %o3, 0x40, %o3
4000ad68:	92 02 60 40 	add  %o1, 0x40, %o1
4000ad6c:	12 bf ff be 	bne  4000ac64 <__GI_memcpy+0xb18>
4000ad70:	90 02 20 40 	add  %o0, 0x40, %o0
4000ad74:	96 8a a0 30 	andcc  %o2, 0x30, %o3
4000ad78:	22 80 00 17 	be,a   4000add4 <__GI_memcpy+0xc88>
4000ad7c:	85 30 60 10 	srl  %g1, 0x10, %g2
4000ad80:	c4 1a 60 00 	ldd  [ %o1 ], %g2
4000ad84:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
4000ad88:	99 30 a0 18 	srl  %g2, 0x18, %o4
4000ad8c:	9b 30 e0 18 	srl  %g3, 0x18, %o5
4000ad90:	8d 28 a0 08 	sll  %g2, 8, %g6
4000ad94:	84 13 00 01 	or  %o4, %g1, %g2
4000ad98:	83 28 e0 08 	sll  %g3, 8, %g1
4000ad9c:	86 13 40 06 	or  %o5, %g6, %g3
4000ada0:	99 31 20 18 	srl  %g4, 0x18, %o4
4000ada4:	9b 31 60 18 	srl  %g5, 0x18, %o5
4000ada8:	8d 29 20 08 	sll  %g4, 8, %g6
4000adac:	88 13 00 01 	or  %o4, %g1, %g4
4000adb0:	83 29 60 08 	sll  %g5, 8, %g1
4000adb4:	8a 13 40 06 	or  %o5, %g6, %g5
4000adb8:	c4 3a 3f fd 	std  %g2, [ %o0 + -3 ]
4000adbc:	c8 3a 20 05 	std  %g4, [ %o0 + 5 ]
4000adc0:	96 a2 e0 10 	subcc  %o3, 0x10, %o3
4000adc4:	92 02 60 10 	add  %o1, 0x10, %o1
4000adc8:	12 bf ff ee 	bne  4000ad80 <__GI_memcpy+0xc34>
4000adcc:	90 02 20 10 	add  %o0, 0x10, %o0
4000add0:	85 30 60 10 	srl  %g1, 0x10, %g2
4000add4:	c4 32 3f fd 	sth  %g2, [ %o0 + -3 ]
4000add8:	89 30 60 08 	srl  %g1, 8, %g4
4000addc:	10 80 00 be 	b  4000b0d4 <__GI_memcpy+0xf88>
4000ade0:	c8 2a 3f ff 	stb  %g4, [ %o0 + -1 ]
4000ade4:	c4 1a 60 00 	ldd  [ %o1 ], %g2
4000ade8:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
4000adec:	99 30 a0 08 	srl  %g2, 8, %o4
4000adf0:	9b 30 e0 08 	srl  %g3, 8, %o5
4000adf4:	8d 28 a0 18 	sll  %g2, 0x18, %g6
4000adf8:	84 13 00 01 	or  %o4, %g1, %g2
4000adfc:	83 28 e0 18 	sll  %g3, 0x18, %g1
4000ae00:	86 13 40 06 	or  %o5, %g6, %g3
4000ae04:	99 31 20 08 	srl  %g4, 8, %o4
4000ae08:	9b 31 60 08 	srl  %g5, 8, %o5
4000ae0c:	8d 29 20 18 	sll  %g4, 0x18, %g6
4000ae10:	88 13 00 01 	or  %o4, %g1, %g4
4000ae14:	83 29 60 18 	sll  %g5, 0x18, %g1
4000ae18:	8a 13 40 06 	or  %o5, %g6, %g5
4000ae1c:	c4 3a 20 03 	std  %g2, [ %o0 + 3 ]
4000ae20:	c8 3a 20 0b 	std  %g4, [ %o0 + 0xb ]
4000ae24:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
4000ae28:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
4000ae2c:	99 30 a0 08 	srl  %g2, 8, %o4
4000ae30:	9b 30 e0 08 	srl  %g3, 8, %o5
4000ae34:	8d 28 a0 18 	sll  %g2, 0x18, %g6
4000ae38:	84 13 00 01 	or  %o4, %g1, %g2
4000ae3c:	83 28 e0 18 	sll  %g3, 0x18, %g1
4000ae40:	86 13 40 06 	or  %o5, %g6, %g3
4000ae44:	99 31 20 08 	srl  %g4, 8, %o4
4000ae48:	9b 31 60 08 	srl  %g5, 8, %o5
4000ae4c:	8d 29 20 18 	sll  %g4, 0x18, %g6
4000ae50:	88 13 00 01 	or  %o4, %g1, %g4
4000ae54:	83 29 60 18 	sll  %g5, 0x18, %g1
4000ae58:	8a 13 40 06 	or  %o5, %g6, %g5
4000ae5c:	c4 3a 20 13 	std  %g2, [ %o0 + 0x13 ]
4000ae60:	c8 3a 20 1b 	std  %g4, [ %o0 + 0x1b ]
4000ae64:	c4 1a 60 20 	ldd  [ %o1 + 0x20 ], %g2
4000ae68:	c8 1a 60 28 	ldd  [ %o1 + 0x28 ], %g4
4000ae6c:	99 30 a0 08 	srl  %g2, 8, %o4
4000ae70:	9b 30 e0 08 	srl  %g3, 8, %o5
4000ae74:	8d 28 a0 18 	sll  %g2, 0x18, %g6
4000ae78:	84 13 00 01 	or  %o4, %g1, %g2
4000ae7c:	83 28 e0 18 	sll  %g3, 0x18, %g1
4000ae80:	86 13 40 06 	or  %o5, %g6, %g3
4000ae84:	99 31 20 08 	srl  %g4, 8, %o4
4000ae88:	9b 31 60 08 	srl  %g5, 8, %o5
4000ae8c:	8d 29 20 18 	sll  %g4, 0x18, %g6
4000ae90:	88 13 00 01 	or  %o4, %g1, %g4
4000ae94:	83 29 60 18 	sll  %g5, 0x18, %g1
4000ae98:	8a 13 40 06 	or  %o5, %g6, %g5
4000ae9c:	c4 3a 20 23 	std  %g2, [ %o0 + 0x23 ]
4000aea0:	c8 3a 20 2b 	std  %g4, [ %o0 + 0x2b ]
4000aea4:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
4000aea8:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
4000aeac:	99 30 a0 08 	srl  %g2, 8, %o4
4000aeb0:	9b 30 e0 08 	srl  %g3, 8, %o5
4000aeb4:	8d 28 a0 18 	sll  %g2, 0x18, %g6
4000aeb8:	84 13 00 01 	or  %o4, %g1, %g2
4000aebc:	83 28 e0 18 	sll  %g3, 0x18, %g1
4000aec0:	86 13 40 06 	or  %o5, %g6, %g3
4000aec4:	99 31 20 08 	srl  %g4, 8, %o4
4000aec8:	9b 31 60 08 	srl  %g5, 8, %o5
4000aecc:	8d 29 20 18 	sll  %g4, 0x18, %g6
4000aed0:	88 13 00 01 	or  %o4, %g1, %g4
4000aed4:	83 29 60 18 	sll  %g5, 0x18, %g1
4000aed8:	8a 13 40 06 	or  %o5, %g6, %g5
4000aedc:	c4 3a 20 33 	std  %g2, [ %o0 + 0x33 ]
4000aee0:	c8 3a 20 3b 	std  %g4, [ %o0 + 0x3b ]
4000aee4:	96 a2 e0 40 	subcc  %o3, 0x40, %o3
4000aee8:	92 02 60 40 	add  %o1, 0x40, %o1
4000aeec:	12 bf ff be 	bne  4000ade4 <__GI_memcpy+0xc98>
4000aef0:	90 02 20 40 	add  %o0, 0x40, %o0
4000aef4:	96 8a a0 30 	andcc  %o2, 0x30, %o3
4000aef8:	22 80 00 17 	be,a   4000af54 <__GI_memcpy+0xe08>
4000aefc:	85 30 60 18 	srl  %g1, 0x18, %g2
4000af00:	c4 1a 60 00 	ldd  [ %o1 ], %g2
4000af04:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
4000af08:	99 30 a0 08 	srl  %g2, 8, %o4
4000af0c:	9b 30 e0 08 	srl  %g3, 8, %o5
4000af10:	8d 28 a0 18 	sll  %g2, 0x18, %g6
4000af14:	84 13 00 01 	or  %o4, %g1, %g2
4000af18:	83 28 e0 18 	sll  %g3, 0x18, %g1
4000af1c:	86 13 40 06 	or  %o5, %g6, %g3
4000af20:	99 31 20 08 	srl  %g4, 8, %o4
4000af24:	9b 31 60 08 	srl  %g5, 8, %o5
4000af28:	8d 29 20 18 	sll  %g4, 0x18, %g6
4000af2c:	88 13 00 01 	or  %o4, %g1, %g4
4000af30:	83 29 60 18 	sll  %g5, 0x18, %g1
4000af34:	8a 13 40 06 	or  %o5, %g6, %g5
4000af38:	c4 3a 20 03 	std  %g2, [ %o0 + 3 ]
4000af3c:	c8 3a 20 0b 	std  %g4, [ %o0 + 0xb ]
4000af40:	96 a2 e0 10 	subcc  %o3, 0x10, %o3
4000af44:	92 02 60 10 	add  %o1, 0x10, %o1
4000af48:	12 bf ff ee 	bne  4000af00 <__GI_memcpy+0xdb4>
4000af4c:	90 02 20 10 	add  %o0, 0x10, %o0
4000af50:	85 30 60 18 	srl  %g1, 0x18, %g2
4000af54:	c4 2a 20 03 	stb  %g2, [ %o0 + 3 ]
4000af58:	10 80 00 5f 	b  4000b0d4 <__GI_memcpy+0xf88>
4000af5c:	90 02 20 04 	add  %o0, 4, %o0
4000af60:	c4 1a 60 00 	ldd  [ %o1 ], %g2
4000af64:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
4000af68:	99 30 a0 10 	srl  %g2, 0x10, %o4
4000af6c:	9b 30 e0 10 	srl  %g3, 0x10, %o5
4000af70:	8d 28 a0 10 	sll  %g2, 0x10, %g6
4000af74:	84 13 00 01 	or  %o4, %g1, %g2
4000af78:	83 28 e0 10 	sll  %g3, 0x10, %g1
4000af7c:	86 13 40 06 	or  %o5, %g6, %g3
4000af80:	99 31 20 10 	srl  %g4, 0x10, %o4
4000af84:	9b 31 60 10 	srl  %g5, 0x10, %o5
4000af88:	8d 29 20 10 	sll  %g4, 0x10, %g6
4000af8c:	88 13 00 01 	or  %o4, %g1, %g4
4000af90:	83 29 60 10 	sll  %g5, 0x10, %g1
4000af94:	8a 13 40 06 	or  %o5, %g6, %g5
4000af98:	c4 3a 3f fe 	std  %g2, [ %o0 + -2 ]
4000af9c:	c8 3a 20 06 	std  %g4, [ %o0 + 6 ]
4000afa0:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
4000afa4:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
4000afa8:	99 30 a0 10 	srl  %g2, 0x10, %o4
4000afac:	9b 30 e0 10 	srl  %g3, 0x10, %o5
4000afb0:	8d 28 a0 10 	sll  %g2, 0x10, %g6
4000afb4:	84 13 00 01 	or  %o4, %g1, %g2
4000afb8:	83 28 e0 10 	sll  %g3, 0x10, %g1
4000afbc:	86 13 40 06 	or  %o5, %g6, %g3
4000afc0:	99 31 20 10 	srl  %g4, 0x10, %o4
4000afc4:	9b 31 60 10 	srl  %g5, 0x10, %o5
4000afc8:	8d 29 20 10 	sll  %g4, 0x10, %g6
4000afcc:	88 13 00 01 	or  %o4, %g1, %g4
4000afd0:	83 29 60 10 	sll  %g5, 0x10, %g1
4000afd4:	8a 13 40 06 	or  %o5, %g6, %g5
4000afd8:	c4 3a 20 0e 	std  %g2, [ %o0 + 0xe ]
4000afdc:	c8 3a 20 16 	std  %g4, [ %o0 + 0x16 ]
4000afe0:	c4 1a 60 20 	ldd  [ %o1 + 0x20 ], %g2
4000afe4:	c8 1a 60 28 	ldd  [ %o1 + 0x28 ], %g4
4000afe8:	99 30 a0 10 	srl  %g2, 0x10, %o4
4000afec:	9b 30 e0 10 	srl  %g3, 0x10, %o5
4000aff0:	8d 28 a0 10 	sll  %g2, 0x10, %g6
4000aff4:	84 13 00 01 	or  %o4, %g1, %g2
4000aff8:	83 28 e0 10 	sll  %g3, 0x10, %g1
4000affc:	86 13 40 06 	or  %o5, %g6, %g3
4000b000:	99 31 20 10 	srl  %g4, 0x10, %o4
4000b004:	9b 31 60 10 	srl  %g5, 0x10, %o5
4000b008:	8d 29 20 10 	sll  %g4, 0x10, %g6
4000b00c:	88 13 00 01 	or  %o4, %g1, %g4
4000b010:	83 29 60 10 	sll  %g5, 0x10, %g1
4000b014:	8a 13 40 06 	or  %o5, %g6, %g5
4000b018:	c4 3a 20 1e 	std  %g2, [ %o0 + 0x1e ]
4000b01c:	c8 3a 20 26 	std  %g4, [ %o0 + 0x26 ]
4000b020:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
4000b024:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
4000b028:	99 30 a0 10 	srl  %g2, 0x10, %o4
4000b02c:	9b 30 e0 10 	srl  %g3, 0x10, %o5
4000b030:	8d 28 a0 10 	sll  %g2, 0x10, %g6
4000b034:	84 13 00 01 	or  %o4, %g1, %g2
4000b038:	83 28 e0 10 	sll  %g3, 0x10, %g1
4000b03c:	86 13 40 06 	or  %o5, %g6, %g3
4000b040:	99 31 20 10 	srl  %g4, 0x10, %o4
4000b044:	9b 31 60 10 	srl  %g5, 0x10, %o5
4000b048:	8d 29 20 10 	sll  %g4, 0x10, %g6
4000b04c:	88 13 00 01 	or  %o4, %g1, %g4
4000b050:	83 29 60 10 	sll  %g5, 0x10, %g1
4000b054:	8a 13 40 06 	or  %o5, %g6, %g5
4000b058:	c4 3a 20 2e 	std  %g2, [ %o0 + 0x2e ]
4000b05c:	c8 3a 20 36 	std  %g4, [ %o0 + 0x36 ]
4000b060:	96 a2 e0 40 	subcc  %o3, 0x40, %o3
4000b064:	92 02 60 40 	add  %o1, 0x40, %o1
4000b068:	12 bf ff be 	bne  4000af60 <__GI_memcpy+0xe14>
4000b06c:	90 02 20 40 	add  %o0, 0x40, %o0
4000b070:	96 8a a0 30 	andcc  %o2, 0x30, %o3
4000b074:	22 80 00 17 	be,a   4000b0d0 <__GI_memcpy+0xf84>
4000b078:	85 30 60 10 	srl  %g1, 0x10, %g2
4000b07c:	c4 1a 60 00 	ldd  [ %o1 ], %g2
4000b080:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
4000b084:	99 30 a0 10 	srl  %g2, 0x10, %o4
4000b088:	9b 30 e0 10 	srl  %g3, 0x10, %o5
4000b08c:	8d 28 a0 10 	sll  %g2, 0x10, %g6
4000b090:	84 13 00 01 	or  %o4, %g1, %g2
4000b094:	83 28 e0 10 	sll  %g3, 0x10, %g1
4000b098:	86 13 40 06 	or  %o5, %g6, %g3
4000b09c:	99 31 20 10 	srl  %g4, 0x10, %o4
4000b0a0:	9b 31 60 10 	srl  %g5, 0x10, %o5
4000b0a4:	8d 29 20 10 	sll  %g4, 0x10, %g6
4000b0a8:	88 13 00 01 	or  %o4, %g1, %g4
4000b0ac:	83 29 60 10 	sll  %g5, 0x10, %g1
4000b0b0:	8a 13 40 06 	or  %o5, %g6, %g5
4000b0b4:	c4 3a 3f fe 	std  %g2, [ %o0 + -2 ]
4000b0b8:	c8 3a 20 06 	std  %g4, [ %o0 + 6 ]
4000b0bc:	96 a2 e0 10 	subcc  %o3, 0x10, %o3
4000b0c0:	92 02 60 10 	add  %o1, 0x10, %o1
4000b0c4:	12 bf ff ee 	bne  4000b07c <__GI_memcpy+0xf30>
4000b0c8:	90 02 20 10 	add  %o0, 0x10, %o0
4000b0cc:	85 30 60 10 	srl  %g1, 0x10, %g2
4000b0d0:	c4 32 3f fe 	sth  %g2, [ %o0 + -2 ]
4000b0d4:	96 0a a0 0e 	and  %o2, 0xe, %o3
4000b0d8:	84 10 00 0f 	mov  %o7, %g2
4000b0dc:	99 2a e0 03 	sll  %o3, 3, %o4
4000b0e0:	90 02 00 0b 	add  %o0, %o3, %o0
4000b0e4:	40 00 00 33 	call  4000b1b0 <__GI_memcpy+0x1064>
4000b0e8:	92 02 40 0b 	add  %o1, %o3, %o1
4000b0ec:	9e 10 00 02 	mov  %g2, %o7
4000b0f0:	81 c3 60 84 	jmp  %o5 + 0x84
4000b0f4:	80 8a a0 01 	btst  1, %o2
4000b0f8:	c4 0a 7f f2 	ldub  [ %o1 + -14 ], %g2
4000b0fc:	c6 0a 7f f3 	ldub  [ %o1 + -13 ], %g3
4000b100:	c4 2a 3f f2 	stb  %g2, [ %o0 + -14 ]
4000b104:	c6 2a 3f f3 	stb  %g3, [ %o0 + -13 ]
4000b108:	c4 0a 7f f4 	ldub  [ %o1 + -12 ], %g2
4000b10c:	c6 0a 7f f5 	ldub  [ %o1 + -11 ], %g3
4000b110:	c4 2a 3f f4 	stb  %g2, [ %o0 + -12 ]
4000b114:	c6 2a 3f f5 	stb  %g3, [ %o0 + -11 ]
4000b118:	c4 0a 7f f6 	ldub  [ %o1 + -10 ], %g2
4000b11c:	c6 0a 7f f7 	ldub  [ %o1 + -9 ], %g3
4000b120:	c4 2a 3f f6 	stb  %g2, [ %o0 + -10 ]
4000b124:	c6 2a 3f f7 	stb  %g3, [ %o0 + -9 ]
4000b128:	c4 0a 7f f8 	ldub  [ %o1 + -8 ], %g2
4000b12c:	c6 0a 7f f9 	ldub  [ %o1 + -7 ], %g3
4000b130:	c4 2a 3f f8 	stb  %g2, [ %o0 + -8 ]
4000b134:	c6 2a 3f f9 	stb  %g3, [ %o0 + -7 ]
4000b138:	c4 0a 7f fa 	ldub  [ %o1 + -6 ], %g2
4000b13c:	c6 0a 7f fb 	ldub  [ %o1 + -5 ], %g3
4000b140:	c4 2a 3f fa 	stb  %g2, [ %o0 + -6 ]
4000b144:	c6 2a 3f fb 	stb  %g3, [ %o0 + -5 ]
4000b148:	c4 0a 7f fc 	ldub  [ %o1 + -4 ], %g2
4000b14c:	c6 0a 7f fd 	ldub  [ %o1 + -3 ], %g3
4000b150:	c4 2a 3f fc 	stb  %g2, [ %o0 + -4 ]
4000b154:	c6 2a 3f fd 	stb  %g3, [ %o0 + -3 ]
4000b158:	c4 0a 7f fe 	ldub  [ %o1 + -2 ], %g2
4000b15c:	c6 0a 7f ff 	ldub  [ %o1 + -1 ], %g3
4000b160:	c4 2a 3f fe 	stb  %g2, [ %o0 + -2 ]
4000b164:	c6 2a 3f ff 	stb  %g3, [ %o0 + -1 ]
4000b168:	02 80 00 04 	be  4000b178 <__GI_memcpy+0x102c>
4000b16c:	01 00 00 00 	nop 
4000b170:	c4 0a 40 00 	ldub  [ %o1 ], %g2
4000b174:	c4 2a 00 00 	stb  %g2, [ %o0 ]
4000b178:	81 c3 e0 08 	retl 
4000b17c:	d0 03 a0 40 	ld  [ %sp + 0x40 ], %o0
4000b180:	12 bf ff d5 	bne  4000b0d4 <__GI_memcpy+0xf88>
4000b184:	80 8a a0 08 	btst  8, %o2
4000b188:	02 80 00 08 	be  4000b1a8 <__GI_memcpy+0x105c>
4000b18c:	80 8a a0 04 	btst  4, %o2
4000b190:	c4 02 60 00 	ld  [ %o1 ], %g2
4000b194:	c6 02 60 04 	ld  [ %o1 + 4 ], %g3
4000b198:	92 02 60 08 	add  %o1, 8, %o1
4000b19c:	c4 22 20 00 	st  %g2, [ %o0 ]
4000b1a0:	c6 22 20 04 	st  %g3, [ %o0 + 4 ]
4000b1a4:	90 02 20 08 	add  %o0, 8, %o0
4000b1a8:	10 bf fc 6d 	b  4000a35c <__GI_memcpy+0x210>
4000b1ac:	82 10 00 0a 	mov  %o2, %g1
4000b1b0:	81 c3 e0 08 	retl 
4000b1b4:	9a 23 c0 0c 	sub  %o7, %o4, %o5
4000b1b8:	81 c3 e0 08 	retl 
4000b1bc:	9a 23 c0 06 	sub  %o7, %g6, %o5

4000b1c0 <__fixdfdi>:
4000b1c0:	9d e3 bf 98 	save  %sp, -104, %sp
4000b1c4:	f0 3f bf f8 	std  %i0, [ %fp + -8 ]
4000b1c8:	2f 00 00 29 	sethi  %hi(0xa400), %l7
4000b1cc:	40 00 13 8d 	call  40010000 <__sparc_get_pc_thunk.l7>
4000b1d0:	ae 05 e2 1c 	add  %l7, 0x21c, %l7	! a61c <__DYNAMIC+0xa61c>
4000b1d4:	d1 1f bf f8 	ldd  [ %fp + -8 ], %f8
4000b1d8:	03 00 00 00 	sethi  %hi(0), %g1
4000b1dc:	82 18 7f 50 	xor  %g1, -176, %g1
4000b1e0:	82 05 c0 01 	add  %l7, %g1, %g1
4000b1e4:	d5 18 40 00 	ldd  [ %g1 ], %f10
4000b1e8:	81 aa 0a ca 	fcmped  %f8, %f10
4000b1ec:	01 00 00 00 	nop 
4000b1f0:	09 80 00 04 	fbl  4000b200 <__fixdfdi+0x40>
4000b1f4:	95 a0 00 a8 	fnegs  %f8, %f10
4000b1f8:	40 00 00 0b 	call  4000b224 <__fixunsdfdi>
4000b1fc:	81 e8 00 00 	restore 
4000b200:	97 a0 00 29 	fmovs  %f9, %f11
4000b204:	d5 3f bf f8 	std  %f10, [ %fp + -8 ]
4000b208:	40 00 00 07 	call  4000b224 <__fixunsdfdi>
4000b20c:	d0 1f bf f8 	ldd  [ %fp + -8 ], %o0
4000b210:	92 a0 00 09 	subcc  %g0, %o1, %o1
4000b214:	90 60 00 08 	subx  %g0, %o0, %o0
4000b218:	b2 10 00 09 	mov  %o1, %i1
4000b21c:	81 c7 e0 08 	ret 
4000b220:	91 e8 00 08 	restore  %g0, %o0, %o0

4000b224 <__fixunsdfdi>:
4000b224:	9d e3 bf 90 	save  %sp, -112, %sp
4000b228:	2f 00 00 29 	sethi  %hi(0xa400), %l7
4000b22c:	40 00 13 75 	call  40010000 <__sparc_get_pc_thunk.l7>
4000b230:	ae 05 e1 bc 	add  %l7, 0x1bc, %l7	! a5bc <__DYNAMIC+0xa5bc>
4000b234:	f0 3f bf f8 	std  %i0, [ %fp + -8 ]
4000b238:	03 00 00 00 	sethi  %hi(0), %g1
4000b23c:	82 18 7f b0 	xor  %g1, -80, %g1
4000b240:	82 05 c0 01 	add  %l7, %g1, %g1
4000b244:	d9 1f bf f8 	ldd  [ %fp + -8 ], %f12
4000b248:	d5 18 40 00 	ldd  [ %g1 ], %f10
4000b24c:	95 a3 09 4a 	fmuld  %f12, %f10, %f10
4000b250:	03 00 00 00 	sethi  %hi(0), %g1
4000b254:	82 18 7f b8 	xor  %g1, -72, %g1
4000b258:	82 05 c0 01 	add  %l7, %g1, %g1
4000b25c:	d1 18 40 00 	ldd  [ %g1 ], %f8
4000b260:	81 aa 8a c8 	fcmped  %f10, %f8
4000b264:	01 00 00 00 	nop 
4000b268:	37 80 00 06 	fbge,a   4000b280 <__fixunsdfdi+0x5c>
4000b26c:	95 a2 88 c8 	fsubd  %f10, %f8, %f10
4000b270:	91 a0 1a 4a 	fdtoi  %f10, %f8
4000b274:	d1 27 bf f4 	st  %f8, [ %fp + -12 ]
4000b278:	10 80 00 07 	b  4000b294 <__fixunsdfdi+0x70>
4000b27c:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
4000b280:	05 20 00 00 	sethi  %hi(0x80000000), %g2
4000b284:	91 a0 1a 4a 	fdtoi  %f10, %f8
4000b288:	d1 27 bf f4 	st  %f8, [ %fp + -12 ]
4000b28c:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
4000b290:	82 18 40 02 	xor  %g1, %g2, %g1
4000b294:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
4000b298:	80 a0 60 00 	cmp  %g1, 0
4000b29c:	d1 07 bf f4 	ld  [ %fp + -12 ], %f8
4000b2a0:	16 80 00 07 	bge  4000b2bc <__fixunsdfdi+0x98>
4000b2a4:	95 a0 19 08 	fitod  %f8, %f10
4000b2a8:	05 00 00 00 	sethi  %hi(0), %g2
4000b2ac:	84 18 bf c0 	xor  %g2, -64, %g2
4000b2b0:	84 05 c0 02 	add  %l7, %g2, %g2
4000b2b4:	dd 18 80 00 	ldd  [ %g2 ], %f14
4000b2b8:	95 a2 88 4e 	faddd  %f10, %f14, %f10
4000b2bc:	05 00 00 00 	sethi  %hi(0), %g2
4000b2c0:	84 18 bf c0 	xor  %g2, -64, %g2
4000b2c4:	84 05 c0 02 	add  %l7, %g2, %g2
4000b2c8:	d1 18 80 00 	ldd  [ %g2 ], %f8
4000b2cc:	05 00 00 00 	sethi  %hi(0), %g2
4000b2d0:	91 a2 89 48 	fmuld  %f10, %f8, %f8
4000b2d4:	84 18 bf b8 	xor  %g2, -72, %g2
4000b2d8:	91 a3 08 c8 	fsubd  %f12, %f8, %f8
4000b2dc:	84 05 c0 02 	add  %l7, %g2, %g2
4000b2e0:	d9 18 80 00 	ldd  [ %g2 ], %f12
4000b2e4:	81 aa 0a cc 	fcmped  %f8, %f12
4000b2e8:	01 00 00 00 	nop 
4000b2ec:	37 80 00 06 	fbge,a   4000b304 <__fixunsdfdi+0xe0>
4000b2f0:	99 a2 08 cc 	fsubd  %f8, %f12, %f12
4000b2f4:	95 a0 1a 48 	fdtoi  %f8, %f10
4000b2f8:	d5 27 bf f4 	st  %f10, [ %fp + -12 ]
4000b2fc:	10 80 00 07 	b  4000b318 <__fixunsdfdi+0xf4>
4000b300:	f8 07 bf f4 	ld  [ %fp + -12 ], %i4
4000b304:	05 20 00 00 	sethi  %hi(0x80000000), %g2
4000b308:	91 a0 1a 4c 	fdtoi  %f12, %f8
4000b30c:	d1 27 bf f4 	st  %f8, [ %fp + -12 ]
4000b310:	f8 07 bf f4 	ld  [ %fp + -12 ], %i4
4000b314:	b8 1f 00 02 	xor  %i4, %g2, %i4
4000b318:	ba 10 00 1c 	mov  %i4, %i5
4000b31c:	86 10 20 00 	clr  %g3
4000b320:	b8 10 20 00 	clr  %i4
4000b324:	86 17 40 03 	or  %i5, %g3, %g3
4000b328:	84 17 00 01 	or  %i4, %g1, %g2
4000b32c:	b2 10 00 03 	mov  %g3, %i1
4000b330:	81 c7 e0 08 	ret 
4000b334:	91 e8 00 02 	restore  %g0, %g2, %o0

4000b338 <__floatdidf>:
4000b338:	9d e3 bf 98 	save  %sp, -104, %sp
4000b33c:	f0 27 bf fc 	st  %i0, [ %fp + -4 ]
4000b340:	d1 07 bf fc 	ld  [ %fp + -4 ], %f8
4000b344:	f2 27 bf fc 	st  %i1, [ %fp + -4 ]
4000b348:	2f 00 00 29 	sethi  %hi(0xa400), %l7
4000b34c:	40 00 13 2d 	call  40010000 <__sparc_get_pc_thunk.l7>
4000b350:	ae 05 e0 9c 	add  %l7, 0x9c, %l7	! a49c <__DYNAMIC+0xa49c>
4000b354:	81 a0 19 08 	fitod  %f8, %f0
4000b358:	03 00 00 00 	sethi  %hi(0), %g1
4000b35c:	d9 07 bf fc 	ld  [ %fp + -4 ], %f12
4000b360:	82 18 7f c0 	xor  %g1, -64, %g1
4000b364:	82 05 c0 01 	add  %l7, %g1, %g1
4000b368:	91 a0 19 0c 	fitod  %f12, %f8
4000b36c:	d5 18 40 00 	ldd  [ %g1 ], %f10
4000b370:	80 a6 60 00 	cmp  %i1, 0
4000b374:	16 80 00 03 	bge  4000b380 <__floatdidf+0x48>
4000b378:	81 a0 09 4a 	fmuld  %f0, %f10, %f0
4000b37c:	91 a2 08 4a 	faddd  %f8, %f10, %f8
4000b380:	81 a0 08 48 	faddd  %f0, %f8, %f0
4000b384:	81 c7 e0 08 	ret 
4000b388:	81 e8 00 00 	restore 

4000b38c <__floatundidf>:
4000b38c:	9d e3 bf 98 	save  %sp, -104, %sp
4000b390:	f0 27 bf fc 	st  %i0, [ %fp + -4 ]
4000b394:	2f 00 00 29 	sethi  %hi(0xa400), %l7
4000b398:	40 00 13 1a 	call  40010000 <__sparc_get_pc_thunk.l7>
4000b39c:	ae 05 e0 50 	add  %l7, 0x50, %l7	! a450 <__DYNAMIC+0xa450>
4000b3a0:	d1 07 bf fc 	ld  [ %fp + -4 ], %f8
4000b3a4:	80 a6 20 00 	cmp  %i0, 0
4000b3a8:	16 80 00 07 	bge  4000b3c4 <__floatundidf+0x38>
4000b3ac:	81 a0 19 08 	fitod  %f8, %f0
4000b3b0:	03 00 00 00 	sethi  %hi(0), %g1
4000b3b4:	82 18 7f c0 	xor  %g1, -64, %g1
4000b3b8:	82 05 c0 01 	add  %l7, %g1, %g1
4000b3bc:	d1 18 40 00 	ldd  [ %g1 ], %f8
4000b3c0:	81 a0 08 48 	faddd  %f0, %f8, %f0
4000b3c4:	f2 27 bf fc 	st  %i1, [ %fp + -4 ]
4000b3c8:	03 00 00 00 	sethi  %hi(0), %g1
4000b3cc:	d9 07 bf fc 	ld  [ %fp + -4 ], %f12
4000b3d0:	82 18 7f c0 	xor  %g1, -64, %g1
4000b3d4:	91 a0 19 0c 	fitod  %f12, %f8
4000b3d8:	82 05 c0 01 	add  %l7, %g1, %g1
4000b3dc:	80 a6 60 00 	cmp  %i1, 0
4000b3e0:	d5 18 40 00 	ldd  [ %g1 ], %f10
4000b3e4:	16 80 00 03 	bge  4000b3f0 <__floatundidf+0x64>
4000b3e8:	81 a0 09 4a 	fmuld  %f0, %f10, %f0
4000b3ec:	91 a2 08 4a 	faddd  %f8, %f10, %f8
4000b3f0:	81 a0 08 48 	faddd  %f0, %f8, %f0
4000b3f4:	81 c7 e0 08 	ret 
4000b3f8:	81 e8 00 00 	restore 

4000b3fc <__divdi3>:
4000b3fc:	9d e3 bf a0 	save  %sp, -96, %sp
4000b400:	2f 00 00 28 	sethi  %hi(0xa000), %l7
4000b404:	40 00 12 ff 	call  40010000 <__sparc_get_pc_thunk.l7>
4000b408:	ae 05 e3 e4 	add  %l7, 0x3e4, %l7	! a3e4 <__DYNAMIC+0xa3e4>
4000b40c:	ba 10 00 18 	mov  %i0, %i5
4000b410:	b8 10 00 19 	mov  %i1, %i4
4000b414:	82 10 00 1a 	mov  %i2, %g1
4000b418:	84 10 00 1b 	mov  %i3, %g2
4000b41c:	80 a6 20 00 	cmp  %i0, 0
4000b420:	16 80 00 07 	bge  4000b43c <__divdi3+0x40>
4000b424:	a0 10 20 00 	clr  %l0
4000b428:	b2 a0 00 19 	subcc  %g0, %i1, %i1
4000b42c:	a0 10 3f ff 	mov  -1, %l0
4000b430:	b0 60 00 18 	subx  %g0, %i0, %i0
4000b434:	b8 10 00 19 	mov  %i1, %i4
4000b438:	ba 10 00 18 	mov  %i0, %i5
4000b43c:	80 a0 60 00 	cmp  %g1, 0
4000b440:	16 80 00 08 	bge  4000b460 <__divdi3+0x64>
4000b444:	01 00 00 00 	nop 
4000b448:	b6 a0 00 1b 	subcc  %g0, %i3, %i3
4000b44c:	a0 38 00 10 	xnor  %g0, %l0, %l0
4000b450:	b4 60 00 1a 	subx  %g0, %i2, %i2
4000b454:	84 10 00 1b 	mov  %i3, %g2
4000b458:	82 10 00 1a 	mov  %i2, %g1
4000b45c:	80 a0 60 00 	cmp  %g1, 0
4000b460:	12 80 00 50 	bne  4000b5a0 <__divdi3+0x1a4>
4000b464:	90 10 00 02 	mov  %g2, %o0
4000b468:	80 a0 80 1d 	cmp  %g2, %i5
4000b46c:	08 80 00 1a 	bleu  4000b4d4 <__divdi3+0xd8>
4000b470:	80 a0 a0 00 	cmp  %g2, 0
4000b474:	88 10 00 1c 	mov  %i4, %g4
4000b478:	82 10 20 20 	mov  0x20, %g1
4000b47c:	80 a7 40 02 	cmp  %i5, %g2
4000b480:	0a 80 00 0c 	bcs  4000b4b0 <__divdi3+0xb4>
4000b484:	88 c1 00 04 	addxcc  %g4, %g4, %g4
4000b488:	ba 27 40 02 	sub  %i5, %g2, %i5
4000b48c:	ba 47 40 1d 	addx  %i5, %i5, %i5
4000b490:	82 a0 60 01 	deccc  %g1
4000b494:	12 bf ff fb 	bne  4000b480 <__divdi3+0x84>
4000b498:	80 a7 40 02 	cmp  %i5, %g2
4000b49c:	0a 80 00 0b 	bcs  4000b4c8 <__divdi3+0xcc>
4000b4a0:	88 c1 00 04 	addxcc  %g4, %g4, %g4
4000b4a4:	10 80 00 09 	b  4000b4c8 <__divdi3+0xcc>
4000b4a8:	ba 27 40 02 	sub  %i5, %g2, %i5
4000b4ac:	ba 27 40 02 	sub  %i5, %g2, %i5
4000b4b0:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
4000b4b4:	1a bf ff f8 	bcc  4000b494 <__divdi3+0x98>
4000b4b8:	82 a0 60 01 	deccc  %g1
4000b4bc:	12 bf ff fc 	bne  4000b4ac <__divdi3+0xb0>
4000b4c0:	88 81 00 04 	addcc  %g4, %g4, %g4
4000b4c4:	ba 27 40 02 	sub  %i5, %g2, %i5
4000b4c8:	88 39 20 00 	xnor  %g4, 0, %g4
4000b4cc:	10 80 00 ab 	b  4000b778 <__divdi3+0x37c>
4000b4d0:	ba 10 20 00 	clr  %i5
4000b4d4:	32 80 00 06 	bne,a   4000b4ec <__divdi3+0xf0>
4000b4d8:	84 10 20 00 	clr  %g2
4000b4dc:	90 10 20 01 	mov  1, %o0
4000b4e0:	40 00 03 29 	call  4000c184 <.udiv>
4000b4e4:	92 10 20 00 	clr  %o1
4000b4e8:	84 10 20 00 	clr  %g2
4000b4ec:	88 10 00 1c 	mov  %i4, %g4
4000b4f0:	82 10 20 20 	mov  0x20, %g1
4000b4f4:	80 a0 80 08 	cmp  %g2, %o0
4000b4f8:	0a 80 00 0c 	bcs  4000b528 <__divdi3+0x12c>
4000b4fc:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
4000b500:	84 20 80 08 	sub  %g2, %o0, %g2
4000b504:	84 40 80 02 	addx  %g2, %g2, %g2
4000b508:	82 a0 60 01 	deccc  %g1
4000b50c:	12 bf ff fb 	bne  4000b4f8 <__divdi3+0xfc>
4000b510:	80 a0 80 08 	cmp  %g2, %o0
4000b514:	0a 80 00 0b 	bcs  4000b540 <__divdi3+0x144>
4000b518:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
4000b51c:	10 80 00 09 	b  4000b540 <__divdi3+0x144>
4000b520:	84 20 80 08 	sub  %g2, %o0, %g2
4000b524:	84 20 80 08 	sub  %g2, %o0, %g2
4000b528:	84 c0 80 02 	addxcc  %g2, %g2, %g2
4000b52c:	1a bf ff f8 	bcc  4000b50c <__divdi3+0x110>
4000b530:	82 a0 60 01 	deccc  %g1
4000b534:	12 bf ff fc 	bne  4000b524 <__divdi3+0x128>
4000b538:	ba 87 40 1d 	addcc  %i5, %i5, %i5
4000b53c:	84 20 80 08 	sub  %g2, %o0, %g2
4000b540:	ba 3f 60 00 	xnor  %i5, 0, %i5
4000b544:	82 10 20 20 	mov  0x20, %g1
4000b548:	80 a0 80 08 	cmp  %g2, %o0
4000b54c:	0a 80 00 0c 	bcs  4000b57c <__divdi3+0x180>
4000b550:	88 c1 00 04 	addxcc  %g4, %g4, %g4
4000b554:	84 20 80 08 	sub  %g2, %o0, %g2
4000b558:	84 40 80 02 	addx  %g2, %g2, %g2
4000b55c:	82 a0 60 01 	deccc  %g1
4000b560:	12 bf ff fb 	bne  4000b54c <__divdi3+0x150>
4000b564:	80 a0 80 08 	cmp  %g2, %o0
4000b568:	0a 80 00 0b 	bcs  4000b594 <__divdi3+0x198>
4000b56c:	88 c1 00 04 	addxcc  %g4, %g4, %g4
4000b570:	10 80 00 09 	b  4000b594 <__divdi3+0x198>
4000b574:	84 20 80 08 	sub  %g2, %o0, %g2
4000b578:	84 20 80 08 	sub  %g2, %o0, %g2
4000b57c:	84 c0 80 02 	addxcc  %g2, %g2, %g2
4000b580:	1a bf ff f8 	bcc  4000b560 <__divdi3+0x164>
4000b584:	82 a0 60 01 	deccc  %g1
4000b588:	12 bf ff fc 	bne  4000b578 <__divdi3+0x17c>
4000b58c:	88 81 00 04 	addcc  %g4, %g4, %g4
4000b590:	84 20 80 08 	sub  %g2, %o0, %g2
4000b594:	88 39 20 00 	xnor  %g4, 0, %g4
4000b598:	10 80 00 79 	b  4000b77c <__divdi3+0x380>
4000b59c:	84 10 00 1d 	mov  %i5, %g2
4000b5a0:	80 a0 40 1d 	cmp  %g1, %i5
4000b5a4:	38 80 00 72 	bgu,a   4000b76c <__divdi3+0x370>
4000b5a8:	ba 10 20 00 	clr  %i5
4000b5ac:	07 00 00 3f 	sethi  %hi(0xfc00), %g3
4000b5b0:	86 10 e3 ff 	or  %g3, 0x3ff, %g3	! ffff <__DYNAMIC+0xffff>
4000b5b4:	80 a0 40 03 	cmp  %g1, %g3
4000b5b8:	38 80 00 07 	bgu,a   4000b5d4 <__divdi3+0x1d8>
4000b5bc:	07 00 3f ff 	sethi  %hi(0xfffc00), %g3
4000b5c0:	80 a0 60 ff 	cmp  %g1, 0xff
4000b5c4:	18 80 00 09 	bgu  4000b5e8 <__divdi3+0x1ec>
4000b5c8:	86 10 20 08 	mov  8, %g3
4000b5cc:	10 80 00 07 	b  4000b5e8 <__divdi3+0x1ec>
4000b5d0:	86 10 20 00 	clr  %g3
4000b5d4:	86 10 e3 ff 	or  %g3, 0x3ff, %g3
4000b5d8:	80 a0 c0 01 	cmp  %g3, %g1
4000b5dc:	86 60 20 00 	subx  %g0, 0, %g3
4000b5e0:	86 08 e0 08 	and  %g3, 8, %g3
4000b5e4:	86 00 e0 10 	add  %g3, 0x10, %g3
4000b5e8:	b7 30 40 03 	srl  %g1, %g3, %i3
4000b5ec:	09 00 00 00 	sethi  %hi(0), %g4
4000b5f0:	b4 10 20 20 	mov  0x20, %i2
4000b5f4:	88 19 3e 38 	xor  %g4, -456, %g4
4000b5f8:	88 05 c0 04 	add  %l7, %g4, %g4
4000b5fc:	c8 09 00 1b 	ldub  [ %g4 + %i3 ], %g4
4000b600:	86 01 00 03 	add  %g4, %g3, %g3
4000b604:	b4 a6 80 03 	subcc  %i2, %g3, %i2
4000b608:	32 80 00 0a 	bne,a   4000b630 <__divdi3+0x234>
4000b60c:	83 28 40 1a 	sll  %g1, %i2, %g1
4000b610:	80 a7 00 02 	cmp  %i4, %g2
4000b614:	3a 80 00 05 	bcc,a   4000b628 <__divdi3+0x22c>
4000b618:	ba 10 20 00 	clr  %i5
4000b61c:	80 a0 40 1d 	cmp  %g1, %i5
4000b620:	1a 80 00 53 	bcc  4000b76c <__divdi3+0x370>
4000b624:	ba 10 20 00 	clr  %i5
4000b628:	10 80 00 54 	b  4000b778 <__divdi3+0x37c>
4000b62c:	88 10 20 01 	mov  1, %g4
4000b630:	89 30 80 03 	srl  %g2, %g3, %g4
4000b634:	88 10 40 04 	or  %g1, %g4, %g4
4000b638:	b7 37 40 03 	srl  %i5, %g3, %i3
4000b63c:	85 28 80 1a 	sll  %g2, %i2, %g2
4000b640:	87 37 00 03 	srl  %i4, %g3, %g3
4000b644:	bb 2f 40 1a 	sll  %i5, %i2, %i5
4000b648:	ba 17 40 03 	or  %i5, %g3, %i5
4000b64c:	82 10 20 20 	mov  0x20, %g1
4000b650:	80 a6 c0 04 	cmp  %i3, %g4
4000b654:	0a 80 00 0c 	bcs  4000b684 <__divdi3+0x288>
4000b658:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
4000b65c:	b6 26 c0 04 	sub  %i3, %g4, %i3
4000b660:	b6 46 c0 1b 	addx  %i3, %i3, %i3
4000b664:	82 a0 60 01 	deccc  %g1
4000b668:	12 bf ff fb 	bne  4000b654 <__divdi3+0x258>
4000b66c:	80 a6 c0 04 	cmp  %i3, %g4
4000b670:	0a 80 00 0b 	bcs  4000b69c <__divdi3+0x2a0>
4000b674:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
4000b678:	10 80 00 09 	b  4000b69c <__divdi3+0x2a0>
4000b67c:	b6 26 c0 04 	sub  %i3, %g4, %i3
4000b680:	b6 26 c0 04 	sub  %i3, %g4, %i3
4000b684:	b6 c6 c0 1b 	addxcc  %i3, %i3, %i3
4000b688:	1a bf ff f8 	bcc  4000b668 <__divdi3+0x26c>
4000b68c:	82 a0 60 01 	deccc  %g1
4000b690:	12 bf ff fc 	bne  4000b680 <__divdi3+0x284>
4000b694:	ba 87 40 1d 	addcc  %i5, %i5, %i5
4000b698:	b6 26 c0 04 	sub  %i3, %g4, %i3
4000b69c:	ba 3f 60 00 	xnor  %i5, 0, %i5
4000b6a0:	81 80 00 1d 	mov  %i5, %y
4000b6a4:	9b 38 a0 1f 	sra  %g2, 0x1f, %o5
4000b6a8:	9a 0f 40 0d 	and  %i5, %o5, %o5
4000b6ac:	82 88 20 00 	andcc  %g0, 0, %g1
4000b6b0:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000b6b4:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000b6b8:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000b6bc:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000b6c0:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000b6c4:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000b6c8:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000b6cc:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000b6d0:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000b6d4:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000b6d8:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000b6dc:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000b6e0:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000b6e4:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000b6e8:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000b6ec:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000b6f0:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000b6f4:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000b6f8:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000b6fc:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000b700:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000b704:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000b708:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000b70c:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000b710:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000b714:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000b718:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000b71c:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000b720:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000b724:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000b728:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000b72c:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000b730:	83 20 60 00 	mulscc  %g1, 0, %g1
4000b734:	84 00 40 0d 	add  %g1, %o5, %g2
4000b738:	87 40 00 00 	rd  %y, %g3
4000b73c:	80 a0 80 1b 	cmp  %g2, %i3
4000b740:	18 80 00 09 	bgu  4000b764 <__divdi3+0x368>
4000b744:	88 10 00 1d 	mov  %i5, %g4
4000b748:	b9 2f 00 1a 	sll  %i4, %i2, %i4
4000b74c:	80 a7 00 03 	cmp  %i4, %g3
4000b750:	3a 80 00 0a 	bcc,a   4000b778 <__divdi3+0x37c>
4000b754:	ba 10 20 00 	clr  %i5
4000b758:	80 a0 80 1b 	cmp  %g2, %i3
4000b75c:	32 80 00 07 	bne,a   4000b778 <__divdi3+0x37c>
4000b760:	ba 10 20 00 	clr  %i5
4000b764:	10 80 00 04 	b  4000b774 <__divdi3+0x378>
4000b768:	88 07 7f ff 	add  %i5, -1, %g4
4000b76c:	10 80 00 03 	b  4000b778 <__divdi3+0x37c>
4000b770:	88 10 20 00 	clr  %g4
4000b774:	ba 10 20 00 	clr  %i5
4000b778:	84 10 00 1d 	mov  %i5, %g2
4000b77c:	80 a4 20 00 	cmp  %l0, 0
4000b780:	02 80 00 04 	be  4000b790 <__divdi3+0x394>
4000b784:	86 10 00 04 	mov  %g4, %g3
4000b788:	86 a0 00 04 	subcc  %g0, %g4, %g3
4000b78c:	84 60 00 1d 	subx  %g0, %i5, %g2
4000b790:	b0 10 00 02 	mov  %g2, %i0
4000b794:	b2 10 00 03 	mov  %g3, %i1
4000b798:	81 c7 e0 08 	ret 
4000b79c:	81 e8 00 00 	restore 

4000b7a0 <__moddi3>:
4000b7a0:	9d e3 bf a0 	save  %sp, -96, %sp
4000b7a4:	2f 00 00 28 	sethi  %hi(0xa000), %l7
4000b7a8:	40 00 12 16 	call  40010000 <__sparc_get_pc_thunk.l7>
4000b7ac:	ae 05 e0 40 	add  %l7, 0x40, %l7	! a040 <__DYNAMIC+0xa040>
4000b7b0:	ba 10 00 18 	mov  %i0, %i5
4000b7b4:	b8 10 00 19 	mov  %i1, %i4
4000b7b8:	82 10 00 1a 	mov  %i2, %g1
4000b7bc:	84 10 00 1b 	mov  %i3, %g2
4000b7c0:	80 a6 20 00 	cmp  %i0, 0
4000b7c4:	16 80 00 07 	bge  4000b7e0 <__moddi3+0x40>
4000b7c8:	a0 10 20 00 	clr  %l0
4000b7cc:	b2 a0 00 19 	subcc  %g0, %i1, %i1
4000b7d0:	a0 10 3f ff 	mov  -1, %l0
4000b7d4:	b0 60 00 18 	subx  %g0, %i0, %i0
4000b7d8:	b8 10 00 19 	mov  %i1, %i4
4000b7dc:	ba 10 00 18 	mov  %i0, %i5
4000b7e0:	80 a0 60 00 	cmp  %g1, 0
4000b7e4:	16 80 00 07 	bge  4000b800 <__moddi3+0x60>
4000b7e8:	90 10 00 02 	mov  %g2, %o0
4000b7ec:	b6 a0 00 1b 	subcc  %g0, %i3, %i3
4000b7f0:	b4 60 00 1a 	subx  %g0, %i2, %i2
4000b7f4:	84 10 00 1b 	mov  %i3, %g2
4000b7f8:	82 10 00 1a 	mov  %i2, %g1
4000b7fc:	90 10 00 02 	mov  %g2, %o0
4000b800:	b4 10 00 1c 	mov  %i4, %i2
4000b804:	80 a0 60 00 	cmp  %g1, 0
4000b808:	12 80 00 50 	bne  4000b948 <__moddi3+0x1a8>
4000b80c:	b2 10 00 1d 	mov  %i5, %i1
4000b810:	80 a0 80 1d 	cmp  %g2, %i5
4000b814:	08 80 00 19 	bleu  4000b878 <__moddi3+0xd8>
4000b818:	80 a0 a0 00 	cmp  %g2, 0
4000b81c:	82 10 20 20 	mov  0x20, %g1
4000b820:	80 a7 40 02 	cmp  %i5, %g2
4000b824:	0a 80 00 0c 	bcs  4000b854 <__moddi3+0xb4>
4000b828:	b8 c7 00 1c 	addxcc  %i4, %i4, %i4
4000b82c:	ba 27 40 02 	sub  %i5, %g2, %i5
4000b830:	ba 47 40 1d 	addx  %i5, %i5, %i5
4000b834:	82 a0 60 01 	deccc  %g1
4000b838:	12 bf ff fb 	bne  4000b824 <__moddi3+0x84>
4000b83c:	80 a7 40 02 	cmp  %i5, %g2
4000b840:	0a 80 00 0b 	bcs  4000b86c <__moddi3+0xcc>
4000b844:	b8 c7 00 1c 	addxcc  %i4, %i4, %i4
4000b848:	10 80 00 09 	b  4000b86c <__moddi3+0xcc>
4000b84c:	ba 27 40 02 	sub  %i5, %g2, %i5
4000b850:	ba 27 40 02 	sub  %i5, %g2, %i5
4000b854:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
4000b858:	1a bf ff f8 	bcc  4000b838 <__moddi3+0x98>
4000b85c:	82 a0 60 01 	deccc  %g1
4000b860:	12 bf ff fc 	bne  4000b850 <__moddi3+0xb0>
4000b864:	b8 87 00 1c 	addcc  %i4, %i4, %i4
4000b868:	ba 27 40 02 	sub  %i5, %g2, %i5
4000b86c:	b8 3f 20 00 	xnor  %i4, 0, %i4
4000b870:	10 80 00 34 	b  4000b940 <__moddi3+0x1a0>
4000b874:	84 10 20 00 	clr  %g2
4000b878:	32 80 00 06 	bne,a   4000b890 <__moddi3+0xf0>
4000b87c:	84 10 20 00 	clr  %g2
4000b880:	90 10 20 01 	mov  1, %o0
4000b884:	40 00 02 40 	call  4000c184 <.udiv>
4000b888:	92 10 20 00 	clr  %o1
4000b88c:	84 10 20 00 	clr  %g2
4000b890:	82 10 20 20 	mov  0x20, %g1
4000b894:	80 a0 80 08 	cmp  %g2, %o0
4000b898:	0a 80 00 0c 	bcs  4000b8c8 <__moddi3+0x128>
4000b89c:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
4000b8a0:	84 20 80 08 	sub  %g2, %o0, %g2
4000b8a4:	84 40 80 02 	addx  %g2, %g2, %g2
4000b8a8:	82 a0 60 01 	deccc  %g1
4000b8ac:	12 bf ff fb 	bne  4000b898 <__moddi3+0xf8>
4000b8b0:	80 a0 80 08 	cmp  %g2, %o0
4000b8b4:	0a 80 00 0b 	bcs  4000b8e0 <__moddi3+0x140>
4000b8b8:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
4000b8bc:	10 80 00 09 	b  4000b8e0 <__moddi3+0x140>
4000b8c0:	84 20 80 08 	sub  %g2, %o0, %g2
4000b8c4:	84 20 80 08 	sub  %g2, %o0, %g2
4000b8c8:	84 c0 80 02 	addxcc  %g2, %g2, %g2
4000b8cc:	1a bf ff f8 	bcc  4000b8ac <__moddi3+0x10c>
4000b8d0:	82 a0 60 01 	deccc  %g1
4000b8d4:	12 bf ff fc 	bne  4000b8c4 <__moddi3+0x124>
4000b8d8:	ba 87 40 1d 	addcc  %i5, %i5, %i5
4000b8dc:	84 20 80 08 	sub  %g2, %o0, %g2
4000b8e0:	ba 3f 60 00 	xnor  %i5, 0, %i5
4000b8e4:	ba 10 00 02 	mov  %g2, %i5
4000b8e8:	82 10 20 20 	mov  0x20, %g1
4000b8ec:	80 a7 40 08 	cmp  %i5, %o0
4000b8f0:	0a 80 00 0c 	bcs  4000b920 <__moddi3+0x180>
4000b8f4:	b8 c7 00 1c 	addxcc  %i4, %i4, %i4
4000b8f8:	ba 27 40 08 	sub  %i5, %o0, %i5
4000b8fc:	ba 47 40 1d 	addx  %i5, %i5, %i5
4000b900:	82 a0 60 01 	deccc  %g1
4000b904:	12 bf ff fb 	bne  4000b8f0 <__moddi3+0x150>
4000b908:	80 a7 40 08 	cmp  %i5, %o0
4000b90c:	0a 80 00 0b 	bcs  4000b938 <__moddi3+0x198>
4000b910:	b8 c7 00 1c 	addxcc  %i4, %i4, %i4
4000b914:	10 80 00 09 	b  4000b938 <__moddi3+0x198>
4000b918:	ba 27 40 08 	sub  %i5, %o0, %i5
4000b91c:	ba 27 40 08 	sub  %i5, %o0, %i5
4000b920:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
4000b924:	1a bf ff f8 	bcc  4000b904 <__moddi3+0x164>
4000b928:	82 a0 60 01 	deccc  %g1
4000b92c:	12 bf ff fc 	bne  4000b91c <__moddi3+0x17c>
4000b930:	b8 87 00 1c 	addcc  %i4, %i4, %i4
4000b934:	ba 27 40 08 	sub  %i5, %o0, %i5
4000b938:	b8 3f 20 00 	xnor  %i4, 0, %i4
4000b93c:	84 10 20 00 	clr  %g2
4000b940:	10 80 00 7f 	b  4000bb3c <__moddi3+0x39c>
4000b944:	86 10 00 1d 	mov  %i5, %g3
4000b948:	80 a0 40 1d 	cmp  %g1, %i5
4000b94c:	28 80 00 05 	bleu,a   4000b960 <__moddi3+0x1c0>
4000b950:	07 00 00 3f 	sethi  %hi(0xfc00), %g3
4000b954:	84 10 00 1d 	mov  %i5, %g2
4000b958:	10 80 00 79 	b  4000bb3c <__moddi3+0x39c>
4000b95c:	86 10 00 1c 	mov  %i4, %g3
4000b960:	86 10 e3 ff 	or  %g3, 0x3ff, %g3
4000b964:	80 a0 40 03 	cmp  %g1, %g3
4000b968:	18 80 00 07 	bgu  4000b984 <__moddi3+0x1e4>
4000b96c:	07 00 3f ff 	sethi  %hi(0xfffc00), %g3
4000b970:	80 a0 60 ff 	cmp  %g1, 0xff
4000b974:	18 80 00 09 	bgu  4000b998 <__moddi3+0x1f8>
4000b978:	b6 10 20 08 	mov  8, %i3
4000b97c:	10 80 00 07 	b  4000b998 <__moddi3+0x1f8>
4000b980:	b6 10 20 00 	clr  %i3
4000b984:	86 10 e3 ff 	or  %g3, 0x3ff, %g3
4000b988:	80 a0 c0 01 	cmp  %g3, %g1
4000b98c:	b6 60 20 00 	subx  %g0, 0, %i3
4000b990:	b6 0e e0 08 	and  %i3, 8, %i3
4000b994:	b6 06 e0 10 	add  %i3, 0x10, %i3
4000b998:	89 30 40 1b 	srl  %g1, %i3, %g4
4000b99c:	07 00 00 00 	sethi  %hi(0), %g3
4000b9a0:	86 18 fe 38 	xor  %g3, -456, %g3
4000b9a4:	86 05 c0 03 	add  %l7, %g3, %g3
4000b9a8:	c6 08 c0 04 	ldub  [ %g3 + %g4 ], %g3
4000b9ac:	88 10 20 20 	mov  0x20, %g4
4000b9b0:	b6 00 c0 1b 	add  %g3, %i3, %i3
4000b9b4:	88 a1 00 1b 	subcc  %g4, %i3, %g4
4000b9b8:	32 80 00 0c 	bne,a   4000b9e8 <__moddi3+0x248>
4000b9bc:	83 28 40 04 	sll  %g1, %g4, %g1
4000b9c0:	80 a7 00 02 	cmp  %i4, %g2
4000b9c4:	1a 80 00 04 	bcc  4000b9d4 <__moddi3+0x234>
4000b9c8:	80 a0 40 1d 	cmp  %g1, %i5
4000b9cc:	3a 80 00 05 	bcc,a   4000b9e0 <__moddi3+0x240>
4000b9d0:	84 10 00 19 	mov  %i1, %g2
4000b9d4:	b4 a7 00 02 	subcc  %i4, %g2, %i2
4000b9d8:	b2 67 40 01 	subx  %i5, %g1, %i1
4000b9dc:	84 10 00 19 	mov  %i1, %g2
4000b9e0:	10 80 00 57 	b  4000bb3c <__moddi3+0x39c>
4000b9e4:	86 10 00 1a 	mov  %i2, %g3
4000b9e8:	87 30 80 1b 	srl  %g2, %i3, %g3
4000b9ec:	b4 10 40 03 	or  %g1, %g3, %i2
4000b9f0:	83 37 00 1b 	srl  %i4, %i3, %g1
4000b9f4:	87 37 40 1b 	srl  %i5, %i3, %g3
4000b9f8:	85 28 80 04 	sll  %g2, %g4, %g2
4000b9fc:	bb 2f 40 04 	sll  %i5, %g4, %i5
4000ba00:	b9 2f 00 04 	sll  %i4, %g4, %i4
4000ba04:	ba 17 40 01 	or  %i5, %g1, %i5
4000ba08:	82 10 20 20 	mov  0x20, %g1
4000ba0c:	80 a0 c0 1a 	cmp  %g3, %i2
4000ba10:	0a 80 00 0c 	bcs  4000ba40 <__moddi3+0x2a0>
4000ba14:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
4000ba18:	86 20 c0 1a 	sub  %g3, %i2, %g3
4000ba1c:	86 40 c0 03 	addx  %g3, %g3, %g3
4000ba20:	82 a0 60 01 	deccc  %g1
4000ba24:	12 bf ff fb 	bne  4000ba10 <__moddi3+0x270>
4000ba28:	80 a0 c0 1a 	cmp  %g3, %i2
4000ba2c:	0a 80 00 0b 	bcs  4000ba58 <__moddi3+0x2b8>
4000ba30:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
4000ba34:	10 80 00 09 	b  4000ba58 <__moddi3+0x2b8>
4000ba38:	86 20 c0 1a 	sub  %g3, %i2, %g3
4000ba3c:	86 20 c0 1a 	sub  %g3, %i2, %g3
4000ba40:	86 c0 c0 03 	addxcc  %g3, %g3, %g3
4000ba44:	1a bf ff f8 	bcc  4000ba24 <__moddi3+0x284>
4000ba48:	82 a0 60 01 	deccc  %g1
4000ba4c:	12 bf ff fc 	bne  4000ba3c <__moddi3+0x29c>
4000ba50:	ba 87 40 1d 	addcc  %i5, %i5, %i5
4000ba54:	86 20 c0 1a 	sub  %g3, %i2, %g3
4000ba58:	ba 3f 60 00 	xnor  %i5, 0, %i5
4000ba5c:	81 80 00 1d 	mov  %i5, %y
4000ba60:	9b 38 a0 1f 	sra  %g2, 0x1f, %o5
4000ba64:	9a 0f 40 0d 	and  %i5, %o5, %o5
4000ba68:	82 88 20 00 	andcc  %g0, 0, %g1
4000ba6c:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000ba70:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000ba74:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000ba78:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000ba7c:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000ba80:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000ba84:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000ba88:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000ba8c:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000ba90:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000ba94:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000ba98:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000ba9c:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000baa0:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000baa4:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000baa8:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000baac:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000bab0:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000bab4:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000bab8:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000babc:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000bac0:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000bac4:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000bac8:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000bacc:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000bad0:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000bad4:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000bad8:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000badc:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000bae0:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000bae4:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000bae8:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000baec:	83 20 60 00 	mulscc  %g1, 0, %g1
4000baf0:	ba 00 40 0d 	add  %g1, %o5, %i5
4000baf4:	b3 40 00 00 	rd  %y, %i1
4000baf8:	82 10 00 1d 	mov  %i5, %g1
4000bafc:	80 a7 40 03 	cmp  %i5, %g3
4000bb00:	18 80 00 07 	bgu  4000bb1c <__moddi3+0x37c>
4000bb04:	b0 10 00 19 	mov  %i1, %i0
4000bb08:	80 a7 00 19 	cmp  %i4, %i1
4000bb0c:	1a 80 00 06 	bcc  4000bb24 <__moddi3+0x384>
4000bb10:	80 a7 40 03 	cmp  %i5, %g3
4000bb14:	12 80 00 04 	bne  4000bb24 <__moddi3+0x384>
4000bb18:	01 00 00 00 	nop 
4000bb1c:	b0 a6 40 02 	subcc  %i1, %g2, %i0
4000bb20:	82 67 40 1a 	subx  %i5, %i2, %g1
4000bb24:	84 a7 00 18 	subcc  %i4, %i0, %g2
4000bb28:	b8 60 c0 01 	subx  %g3, %g1, %i4
4000bb2c:	83 30 80 04 	srl  %g2, %g4, %g1
4000bb30:	b7 2f 00 1b 	sll  %i4, %i3, %i3
4000bb34:	85 37 00 04 	srl  %i4, %g4, %g2
4000bb38:	86 10 40 1b 	or  %g1, %i3, %g3
4000bb3c:	80 a4 20 00 	cmp  %l0, 0
4000bb40:	02 80 00 04 	be  4000bb50 <__moddi3+0x3b0>
4000bb44:	01 00 00 00 	nop 
4000bb48:	86 a0 00 03 	subcc  %g0, %g3, %g3
4000bb4c:	84 60 00 02 	subx  %g0, %g2, %g2
4000bb50:	b0 10 00 02 	mov  %g2, %i0
4000bb54:	b2 10 00 03 	mov  %g3, %i1
4000bb58:	81 c7 e0 08 	ret 
4000bb5c:	81 e8 00 00 	restore 

4000bb60 <__udivdi3>:
4000bb60:	9d e3 bf a0 	save  %sp, -96, %sp
4000bb64:	2f 00 00 27 	sethi  %hi(0x9c00), %l7
4000bb68:	40 00 11 26 	call  40010000 <__sparc_get_pc_thunk.l7>
4000bb6c:	ae 05 e0 80 	add  %l7, 0x80, %l7	! 9c80 <__DYNAMIC+0x9c80>
4000bb70:	80 a6 a0 00 	cmp  %i2, 0
4000bb74:	12 80 00 50 	bne  4000bcb4 <__udivdi3+0x154>
4000bb78:	84 10 00 1b 	mov  %i3, %g2
4000bb7c:	80 a6 c0 18 	cmp  %i3, %i0
4000bb80:	08 80 00 1a 	bleu  4000bbe8 <__udivdi3+0x88>
4000bb84:	80 a6 e0 00 	cmp  %i3, 0
4000bb88:	84 10 00 19 	mov  %i1, %g2
4000bb8c:	82 10 20 20 	mov  0x20, %g1
4000bb90:	80 a6 00 1b 	cmp  %i0, %i3
4000bb94:	0a 80 00 0c 	bcs  4000bbc4 <__udivdi3+0x64>
4000bb98:	84 c0 80 02 	addxcc  %g2, %g2, %g2
4000bb9c:	b0 26 00 1b 	sub  %i0, %i3, %i0
4000bba0:	b0 46 00 18 	addx  %i0, %i0, %i0
4000bba4:	82 a0 60 01 	deccc  %g1
4000bba8:	12 bf ff fb 	bne  4000bb94 <__udivdi3+0x34>
4000bbac:	80 a6 00 1b 	cmp  %i0, %i3
4000bbb0:	0a 80 00 0b 	bcs  4000bbdc <__udivdi3+0x7c>
4000bbb4:	84 c0 80 02 	addxcc  %g2, %g2, %g2
4000bbb8:	10 80 00 09 	b  4000bbdc <__udivdi3+0x7c>
4000bbbc:	b0 26 00 1b 	sub  %i0, %i3, %i0
4000bbc0:	b0 26 00 1b 	sub  %i0, %i3, %i0
4000bbc4:	b0 c6 00 18 	addxcc  %i0, %i0, %i0
4000bbc8:	1a bf ff f8 	bcc  4000bba8 <__udivdi3+0x48>
4000bbcc:	82 a0 60 01 	deccc  %g1
4000bbd0:	12 bf ff fc 	bne  4000bbc0 <__udivdi3+0x60>
4000bbd4:	84 80 80 02 	addcc  %g2, %g2, %g2
4000bbd8:	b0 26 00 1b 	sub  %i0, %i3, %i0
4000bbdc:	84 38 a0 00 	xnor  %g2, 0, %g2
4000bbe0:	10 80 00 aa 	b  4000be88 <__udivdi3+0x328>
4000bbe4:	b0 10 20 00 	clr  %i0
4000bbe8:	12 80 00 05 	bne  4000bbfc <__udivdi3+0x9c>
4000bbec:	90 10 20 01 	mov  1, %o0
4000bbf0:	40 00 01 65 	call  4000c184 <.udiv>
4000bbf4:	92 10 20 00 	clr  %o1
4000bbf8:	b6 10 00 08 	mov  %o0, %i3
4000bbfc:	84 10 20 00 	clr  %g2
4000bc00:	82 10 20 20 	mov  0x20, %g1
4000bc04:	80 a0 80 1b 	cmp  %g2, %i3
4000bc08:	0a 80 00 0c 	bcs  4000bc38 <__udivdi3+0xd8>
4000bc0c:	b0 c6 00 18 	addxcc  %i0, %i0, %i0
4000bc10:	84 20 80 1b 	sub  %g2, %i3, %g2
4000bc14:	84 40 80 02 	addx  %g2, %g2, %g2
4000bc18:	82 a0 60 01 	deccc  %g1
4000bc1c:	12 bf ff fb 	bne  4000bc08 <__udivdi3+0xa8>
4000bc20:	80 a0 80 1b 	cmp  %g2, %i3
4000bc24:	0a 80 00 0b 	bcs  4000bc50 <__udivdi3+0xf0>
4000bc28:	b0 c6 00 18 	addxcc  %i0, %i0, %i0
4000bc2c:	10 80 00 09 	b  4000bc50 <__udivdi3+0xf0>
4000bc30:	84 20 80 1b 	sub  %g2, %i3, %g2
4000bc34:	84 20 80 1b 	sub  %g2, %i3, %g2
4000bc38:	84 c0 80 02 	addxcc  %g2, %g2, %g2
4000bc3c:	1a bf ff f8 	bcc  4000bc1c <__udivdi3+0xbc>
4000bc40:	82 a0 60 01 	deccc  %g1
4000bc44:	12 bf ff fc 	bne  4000bc34 <__udivdi3+0xd4>
4000bc48:	b0 86 00 18 	addcc  %i0, %i0, %i0
4000bc4c:	84 20 80 1b 	sub  %g2, %i3, %g2
4000bc50:	b0 3e 20 00 	xnor  %i0, 0, %i0
4000bc54:	86 10 00 02 	mov  %g2, %g3
4000bc58:	84 10 00 19 	mov  %i1, %g2
4000bc5c:	82 10 20 20 	mov  0x20, %g1
4000bc60:	80 a0 c0 1b 	cmp  %g3, %i3
4000bc64:	0a 80 00 0c 	bcs  4000bc94 <__udivdi3+0x134>
4000bc68:	84 c0 80 02 	addxcc  %g2, %g2, %g2
4000bc6c:	86 20 c0 1b 	sub  %g3, %i3, %g3
4000bc70:	86 40 c0 03 	addx  %g3, %g3, %g3
4000bc74:	82 a0 60 01 	deccc  %g1
4000bc78:	12 bf ff fb 	bne  4000bc64 <__udivdi3+0x104>
4000bc7c:	80 a0 c0 1b 	cmp  %g3, %i3
4000bc80:	0a 80 00 0b 	bcs  4000bcac <__udivdi3+0x14c>
4000bc84:	84 c0 80 02 	addxcc  %g2, %g2, %g2
4000bc88:	10 80 00 09 	b  4000bcac <__udivdi3+0x14c>
4000bc8c:	86 20 c0 1b 	sub  %g3, %i3, %g3
4000bc90:	86 20 c0 1b 	sub  %g3, %i3, %g3
4000bc94:	86 c0 c0 03 	addxcc  %g3, %g3, %g3
4000bc98:	1a bf ff f8 	bcc  4000bc78 <__udivdi3+0x118>
4000bc9c:	82 a0 60 01 	deccc  %g1
4000bca0:	12 bf ff fc 	bne  4000bc90 <__udivdi3+0x130>
4000bca4:	84 80 80 02 	addcc  %g2, %g2, %g2
4000bca8:	86 20 c0 1b 	sub  %g3, %i3, %g3
4000bcac:	84 38 a0 00 	xnor  %g2, 0, %g2
4000bcb0:	30 80 00 76 	b,a   4000be88 <__udivdi3+0x328>
4000bcb4:	80 a6 80 18 	cmp  %i2, %i0
4000bcb8:	18 80 00 70 	bgu  4000be78 <__udivdi3+0x318>
4000bcbc:	03 00 00 3f 	sethi  %hi(0xfc00), %g1
4000bcc0:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! ffff <__DYNAMIC+0xffff>
4000bcc4:	80 a6 80 01 	cmp  %i2, %g1
4000bcc8:	38 80 00 07 	bgu,a   4000bce4 <__udivdi3+0x184>
4000bccc:	03 00 3f ff 	sethi  %hi(0xfffc00), %g1
4000bcd0:	80 a6 a0 ff 	cmp  %i2, 0xff
4000bcd4:	18 80 00 09 	bgu  4000bcf8 <__udivdi3+0x198>
4000bcd8:	82 10 20 08 	mov  8, %g1
4000bcdc:	10 80 00 07 	b  4000bcf8 <__udivdi3+0x198>
4000bce0:	82 10 20 00 	clr  %g1
4000bce4:	82 10 63 ff 	or  %g1, 0x3ff, %g1
4000bce8:	80 a0 40 1a 	cmp  %g1, %i2
4000bcec:	82 60 20 00 	subx  %g0, 0, %g1
4000bcf0:	82 08 60 08 	and  %g1, 8, %g1
4000bcf4:	82 00 60 10 	add  %g1, 0x10, %g1
4000bcf8:	89 36 80 01 	srl  %i2, %g1, %g4
4000bcfc:	07 00 00 00 	sethi  %hi(0), %g3
4000bd00:	86 18 fe 38 	xor  %g3, -456, %g3
4000bd04:	86 05 c0 03 	add  %l7, %g3, %g3
4000bd08:	c6 08 c0 04 	ldub  [ %g3 + %g4 ], %g3
4000bd0c:	88 10 20 20 	mov  0x20, %g4
4000bd10:	82 00 c0 01 	add  %g3, %g1, %g1
4000bd14:	88 a1 00 01 	subcc  %g4, %g1, %g4
4000bd18:	32 80 00 0a 	bne,a   4000bd40 <__udivdi3+0x1e0>
4000bd1c:	87 30 80 01 	srl  %g2, %g1, %g3
4000bd20:	80 a6 40 02 	cmp  %i1, %g2
4000bd24:	3a 80 00 05 	bcc,a   4000bd38 <__udivdi3+0x1d8>
4000bd28:	b0 10 20 00 	clr  %i0
4000bd2c:	80 a6 80 18 	cmp  %i2, %i0
4000bd30:	1a 80 00 53 	bcc  4000be7c <__udivdi3+0x31c>
4000bd34:	b0 10 20 00 	clr  %i0
4000bd38:	10 80 00 54 	b  4000be88 <__udivdi3+0x328>
4000bd3c:	84 10 20 01 	mov  1, %g2
4000bd40:	bb 28 80 04 	sll  %g2, %g4, %i5
4000bd44:	b5 2e 80 04 	sll  %i2, %g4, %i2
4000bd48:	b4 16 80 03 	or  %i2, %g3, %i2
4000bd4c:	87 36 00 01 	srl  %i0, %g1, %g3
4000bd50:	83 36 40 01 	srl  %i1, %g1, %g1
4000bd54:	b1 2e 00 04 	sll  %i0, %g4, %i0
4000bd58:	b0 16 00 01 	or  %i0, %g1, %i0
4000bd5c:	82 10 20 20 	mov  0x20, %g1
4000bd60:	80 a0 c0 1a 	cmp  %g3, %i2
4000bd64:	0a 80 00 0c 	bcs  4000bd94 <__udivdi3+0x234>
4000bd68:	b0 c6 00 18 	addxcc  %i0, %i0, %i0
4000bd6c:	86 20 c0 1a 	sub  %g3, %i2, %g3
4000bd70:	86 40 c0 03 	addx  %g3, %g3, %g3
4000bd74:	82 a0 60 01 	deccc  %g1
4000bd78:	12 bf ff fb 	bne  4000bd64 <__udivdi3+0x204>
4000bd7c:	80 a0 c0 1a 	cmp  %g3, %i2
4000bd80:	0a 80 00 0b 	bcs  4000bdac <__udivdi3+0x24c>
4000bd84:	b0 c6 00 18 	addxcc  %i0, %i0, %i0
4000bd88:	10 80 00 09 	b  4000bdac <__udivdi3+0x24c>
4000bd8c:	86 20 c0 1a 	sub  %g3, %i2, %g3
4000bd90:	86 20 c0 1a 	sub  %g3, %i2, %g3
4000bd94:	86 c0 c0 03 	addxcc  %g3, %g3, %g3
4000bd98:	1a bf ff f8 	bcc  4000bd78 <__udivdi3+0x218>
4000bd9c:	82 a0 60 01 	deccc  %g1
4000bda0:	12 bf ff fc 	bne  4000bd90 <__udivdi3+0x230>
4000bda4:	b0 86 00 18 	addcc  %i0, %i0, %i0
4000bda8:	86 20 c0 1a 	sub  %g3, %i2, %g3
4000bdac:	b0 3e 20 00 	xnor  %i0, 0, %i0
4000bdb0:	81 80 00 18 	mov  %i0, %y
4000bdb4:	9b 3f 60 1f 	sra  %i5, 0x1f, %o5
4000bdb8:	9a 0e 00 0d 	and  %i0, %o5, %o5
4000bdbc:	82 88 20 00 	andcc  %g0, 0, %g1
4000bdc0:	83 20 40 1d 	mulscc  %g1, %i5, %g1
4000bdc4:	83 20 40 1d 	mulscc  %g1, %i5, %g1
4000bdc8:	83 20 40 1d 	mulscc  %g1, %i5, %g1
4000bdcc:	83 20 40 1d 	mulscc  %g1, %i5, %g1
4000bdd0:	83 20 40 1d 	mulscc  %g1, %i5, %g1
4000bdd4:	83 20 40 1d 	mulscc  %g1, %i5, %g1
4000bdd8:	83 20 40 1d 	mulscc  %g1, %i5, %g1
4000bddc:	83 20 40 1d 	mulscc  %g1, %i5, %g1
4000bde0:	83 20 40 1d 	mulscc  %g1, %i5, %g1
4000bde4:	83 20 40 1d 	mulscc  %g1, %i5, %g1
4000bde8:	83 20 40 1d 	mulscc  %g1, %i5, %g1
4000bdec:	83 20 40 1d 	mulscc  %g1, %i5, %g1
4000bdf0:	83 20 40 1d 	mulscc  %g1, %i5, %g1
4000bdf4:	83 20 40 1d 	mulscc  %g1, %i5, %g1
4000bdf8:	83 20 40 1d 	mulscc  %g1, %i5, %g1
4000bdfc:	83 20 40 1d 	mulscc  %g1, %i5, %g1
4000be00:	83 20 40 1d 	mulscc  %g1, %i5, %g1
4000be04:	83 20 40 1d 	mulscc  %g1, %i5, %g1
4000be08:	83 20 40 1d 	mulscc  %g1, %i5, %g1
4000be0c:	83 20 40 1d 	mulscc  %g1, %i5, %g1
4000be10:	83 20 40 1d 	mulscc  %g1, %i5, %g1
4000be14:	83 20 40 1d 	mulscc  %g1, %i5, %g1
4000be18:	83 20 40 1d 	mulscc  %g1, %i5, %g1
4000be1c:	83 20 40 1d 	mulscc  %g1, %i5, %g1
4000be20:	83 20 40 1d 	mulscc  %g1, %i5, %g1
4000be24:	83 20 40 1d 	mulscc  %g1, %i5, %g1
4000be28:	83 20 40 1d 	mulscc  %g1, %i5, %g1
4000be2c:	83 20 40 1d 	mulscc  %g1, %i5, %g1
4000be30:	83 20 40 1d 	mulscc  %g1, %i5, %g1
4000be34:	83 20 40 1d 	mulscc  %g1, %i5, %g1
4000be38:	83 20 40 1d 	mulscc  %g1, %i5, %g1
4000be3c:	83 20 40 1d 	mulscc  %g1, %i5, %g1
4000be40:	83 20 60 00 	mulscc  %g1, 0, %g1
4000be44:	ba 00 40 0d 	add  %g1, %o5, %i5
4000be48:	b9 40 00 00 	rd  %y, %i4
4000be4c:	80 a7 40 03 	cmp  %i5, %g3
4000be50:	18 80 00 08 	bgu  4000be70 <__udivdi3+0x310>
4000be54:	84 10 00 18 	mov  %i0, %g2
4000be58:	b3 2e 40 04 	sll  %i1, %g4, %i1
4000be5c:	80 a6 40 1c 	cmp  %i1, %i4
4000be60:	1a 80 00 09 	bcc  4000be84 <__udivdi3+0x324>
4000be64:	80 a7 40 03 	cmp  %i5, %g3
4000be68:	32 80 00 08 	bne,a   4000be88 <__udivdi3+0x328>
4000be6c:	b0 10 20 00 	clr  %i0
4000be70:	10 80 00 05 	b  4000be84 <__udivdi3+0x324>
4000be74:	84 06 3f ff 	add  %i0, -1, %g2
4000be78:	b0 10 20 00 	clr  %i0
4000be7c:	10 80 00 03 	b  4000be88 <__udivdi3+0x328>
4000be80:	84 10 20 00 	clr  %g2
4000be84:	b0 10 20 00 	clr  %i0
4000be88:	b2 10 00 02 	mov  %g2, %i1
4000be8c:	81 c7 e0 08 	ret 
4000be90:	81 e8 00 00 	restore 

4000be94 <__umoddi3>:
4000be94:	9d e3 bf a0 	save  %sp, -96, %sp
4000be98:	2f 00 00 26 	sethi  %hi(0x9800), %l7
4000be9c:	40 00 10 59 	call  40010000 <__sparc_get_pc_thunk.l7>
4000bea0:	ae 05 e1 4c 	add  %l7, 0x14c, %l7	! 994c <__DYNAMIC+0x994c>
4000bea4:	b8 10 00 1b 	mov  %i3, %i4
4000bea8:	84 10 00 19 	mov  %i1, %g2
4000beac:	80 a6 a0 00 	cmp  %i2, 0
4000beb0:	12 80 00 39 	bne  4000bf94 <__umoddi3+0x100>
4000beb4:	86 10 00 18 	mov  %i0, %g3
4000beb8:	80 a6 c0 18 	cmp  %i3, %i0
4000bebc:	18 80 00 1f 	bgu  4000bf38 <__umoddi3+0xa4>
4000bec0:	84 10 00 18 	mov  %i0, %g2
4000bec4:	80 a6 e0 00 	cmp  %i3, 0
4000bec8:	32 80 00 07 	bne,a   4000bee4 <__umoddi3+0x50>
4000becc:	84 10 20 00 	clr  %g2
4000bed0:	90 10 20 01 	mov  1, %o0
4000bed4:	40 00 00 ac 	call  4000c184 <.udiv>
4000bed8:	92 10 20 00 	clr  %o1
4000bedc:	b6 10 00 08 	mov  %o0, %i3
4000bee0:	84 10 20 00 	clr  %g2
4000bee4:	82 10 20 20 	mov  0x20, %g1
4000bee8:	80 a0 80 1b 	cmp  %g2, %i3
4000beec:	0a 80 00 0c 	bcs  4000bf1c <__umoddi3+0x88>
4000bef0:	b0 c6 00 18 	addxcc  %i0, %i0, %i0
4000bef4:	84 20 80 1b 	sub  %g2, %i3, %g2
4000bef8:	84 40 80 02 	addx  %g2, %g2, %g2
4000befc:	82 a0 60 01 	deccc  %g1
4000bf00:	12 bf ff fb 	bne  4000beec <__umoddi3+0x58>
4000bf04:	80 a0 80 1b 	cmp  %g2, %i3
4000bf08:	0a 80 00 0b 	bcs  4000bf34 <__umoddi3+0xa0>
4000bf0c:	b0 c6 00 18 	addxcc  %i0, %i0, %i0
4000bf10:	10 80 00 09 	b  4000bf34 <__umoddi3+0xa0>
4000bf14:	84 20 80 1b 	sub  %g2, %i3, %g2
4000bf18:	84 20 80 1b 	sub  %g2, %i3, %g2
4000bf1c:	84 c0 80 02 	addxcc  %g2, %g2, %g2
4000bf20:	1a bf ff f8 	bcc  4000bf00 <__umoddi3+0x6c>
4000bf24:	82 a0 60 01 	deccc  %g1
4000bf28:	12 bf ff fc 	bne  4000bf18 <__umoddi3+0x84>
4000bf2c:	b0 86 00 18 	addcc  %i0, %i0, %i0
4000bf30:	84 20 80 1b 	sub  %g2, %i3, %g2
4000bf34:	b0 3e 20 00 	xnor  %i0, 0, %i0
4000bf38:	82 10 20 20 	mov  0x20, %g1
4000bf3c:	80 a0 80 1b 	cmp  %g2, %i3
4000bf40:	0a 80 00 0c 	bcs  4000bf70 <__umoddi3+0xdc>
4000bf44:	b2 c6 40 19 	addxcc  %i1, %i1, %i1
4000bf48:	84 20 80 1b 	sub  %g2, %i3, %g2
4000bf4c:	84 40 80 02 	addx  %g2, %g2, %g2
4000bf50:	82 a0 60 01 	deccc  %g1
4000bf54:	12 bf ff fb 	bne  4000bf40 <__umoddi3+0xac>
4000bf58:	80 a0 80 1b 	cmp  %g2, %i3
4000bf5c:	0a 80 00 0b 	bcs  4000bf88 <__umoddi3+0xf4>
4000bf60:	b2 c6 40 19 	addxcc  %i1, %i1, %i1
4000bf64:	10 80 00 09 	b  4000bf88 <__umoddi3+0xf4>
4000bf68:	84 20 80 1b 	sub  %g2, %i3, %g2
4000bf6c:	84 20 80 1b 	sub  %g2, %i3, %g2
4000bf70:	84 c0 80 02 	addxcc  %g2, %g2, %g2
4000bf74:	1a bf ff f8 	bcc  4000bf54 <__umoddi3+0xc0>
4000bf78:	82 a0 60 01 	deccc  %g1
4000bf7c:	12 bf ff fc 	bne  4000bf6c <__umoddi3+0xd8>
4000bf80:	b2 86 40 19 	addcc  %i1, %i1, %i1
4000bf84:	84 20 80 1b 	sub  %g2, %i3, %g2
4000bf88:	b2 3e 60 00 	xnor  %i1, 0, %i1
4000bf8c:	10 80 00 25 	b  4000c020 <__umoddi3+0x18c>
4000bf90:	b0 10 20 00 	clr  %i0
4000bf94:	80 a6 80 18 	cmp  %i2, %i0
4000bf98:	18 80 00 79 	bgu  4000c17c <__umoddi3+0x2e8>
4000bf9c:	03 00 00 3f 	sethi  %hi(0xfc00), %g1
4000bfa0:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! ffff <__DYNAMIC+0xffff>
4000bfa4:	80 a6 80 01 	cmp  %i2, %g1
4000bfa8:	38 80 00 07 	bgu,a   4000bfc4 <__umoddi3+0x130>
4000bfac:	03 00 3f ff 	sethi  %hi(0xfffc00), %g1
4000bfb0:	80 a6 a0 ff 	cmp  %i2, 0xff
4000bfb4:	18 80 00 09 	bgu  4000bfd8 <__umoddi3+0x144>
4000bfb8:	82 10 20 08 	mov  8, %g1
4000bfbc:	10 80 00 07 	b  4000bfd8 <__umoddi3+0x144>
4000bfc0:	82 10 20 00 	clr  %g1
4000bfc4:	82 10 63 ff 	or  %g1, 0x3ff, %g1
4000bfc8:	80 a0 40 1a 	cmp  %g1, %i2
4000bfcc:	82 60 20 00 	subx  %g0, 0, %g1
4000bfd0:	82 08 60 08 	and  %g1, 8, %g1
4000bfd4:	82 00 60 10 	add  %g1, 0x10, %g1
4000bfd8:	89 36 80 01 	srl  %i2, %g1, %g4
4000bfdc:	37 00 00 00 	sethi  %hi(0), %i3
4000bfe0:	b6 1e fe 38 	xor  %i3, -456, %i3
4000bfe4:	b6 05 c0 1b 	add  %l7, %i3, %i3
4000bfe8:	fa 0e c0 04 	ldub  [ %i3 + %g4 ], %i5
4000bfec:	88 10 20 20 	mov  0x20, %g4
4000bff0:	ba 07 40 01 	add  %i5, %g1, %i5
4000bff4:	88 a1 00 1d 	subcc  %g4, %i5, %g4
4000bff8:	32 80 00 0c 	bne,a   4000c028 <__umoddi3+0x194>
4000bffc:	83 37 00 1d 	srl  %i4, %i5, %g1
4000c000:	80 a6 40 1c 	cmp  %i1, %i4
4000c004:	1a 80 00 04 	bcc  4000c014 <__umoddi3+0x180>
4000c008:	80 a6 80 18 	cmp  %i2, %i0
4000c00c:	3a 80 00 05 	bcc,a   4000c020 <__umoddi3+0x18c>
4000c010:	b0 10 00 03 	mov  %g3, %i0
4000c014:	84 a6 40 1c 	subcc  %i1, %i4, %g2
4000c018:	86 66 00 1a 	subx  %i0, %i2, %g3
4000c01c:	b0 10 00 03 	mov  %g3, %i0
4000c020:	10 80 00 57 	b  4000c17c <__umoddi3+0x2e8>
4000c024:	b2 10 00 02 	mov  %g2, %i1
4000c028:	b5 2e 80 04 	sll  %i2, %g4, %i2
4000c02c:	b4 16 80 01 	or  %i2, %g1, %i2
4000c030:	83 36 40 1d 	srl  %i1, %i5, %g1
4000c034:	87 36 00 1d 	srl  %i0, %i5, %g3
4000c038:	85 2e 00 04 	sll  %i0, %g4, %g2
4000c03c:	b9 2f 00 04 	sll  %i4, %g4, %i4
4000c040:	84 10 80 01 	or  %g2, %g1, %g2
4000c044:	b3 2e 40 04 	sll  %i1, %g4, %i1
4000c048:	82 10 20 20 	mov  0x20, %g1
4000c04c:	80 a0 c0 1a 	cmp  %g3, %i2
4000c050:	0a 80 00 0c 	bcs  4000c080 <__umoddi3+0x1ec>
4000c054:	84 c0 80 02 	addxcc  %g2, %g2, %g2
4000c058:	86 20 c0 1a 	sub  %g3, %i2, %g3
4000c05c:	86 40 c0 03 	addx  %g3, %g3, %g3
4000c060:	82 a0 60 01 	deccc  %g1
4000c064:	12 bf ff fb 	bne  4000c050 <__umoddi3+0x1bc>
4000c068:	80 a0 c0 1a 	cmp  %g3, %i2
4000c06c:	0a 80 00 0b 	bcs  4000c098 <__umoddi3+0x204>
4000c070:	84 c0 80 02 	addxcc  %g2, %g2, %g2
4000c074:	10 80 00 09 	b  4000c098 <__umoddi3+0x204>
4000c078:	86 20 c0 1a 	sub  %g3, %i2, %g3
4000c07c:	86 20 c0 1a 	sub  %g3, %i2, %g3
4000c080:	86 c0 c0 03 	addxcc  %g3, %g3, %g3
4000c084:	1a bf ff f8 	bcc  4000c064 <__umoddi3+0x1d0>
4000c088:	82 a0 60 01 	deccc  %g1
4000c08c:	12 bf ff fc 	bne  4000c07c <__umoddi3+0x1e8>
4000c090:	84 80 80 02 	addcc  %g2, %g2, %g2
4000c094:	86 20 c0 1a 	sub  %g3, %i2, %g3
4000c098:	84 38 a0 00 	xnor  %g2, 0, %g2
4000c09c:	81 80 00 02 	mov  %g2, %y
4000c0a0:	9b 3f 20 1f 	sra  %i4, 0x1f, %o5
4000c0a4:	9a 08 80 0d 	and  %g2, %o5, %o5
4000c0a8:	82 88 20 00 	andcc  %g0, 0, %g1
4000c0ac:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000c0b0:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000c0b4:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000c0b8:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000c0bc:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000c0c0:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000c0c4:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000c0c8:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000c0cc:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000c0d0:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000c0d4:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000c0d8:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000c0dc:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000c0e0:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000c0e4:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000c0e8:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000c0ec:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000c0f0:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000c0f4:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000c0f8:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000c0fc:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000c100:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000c104:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000c108:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000c10c:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000c110:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000c114:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000c118:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000c11c:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000c120:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000c124:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000c128:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000c12c:	83 20 60 00 	mulscc  %g1, 0, %g1
4000c130:	84 00 40 0d 	add  %g1, %o5, %g2
4000c134:	b7 40 00 00 	rd  %y, %i3
4000c138:	82 10 00 02 	mov  %g2, %g1
4000c13c:	80 a0 80 03 	cmp  %g2, %g3
4000c140:	18 80 00 07 	bgu  4000c15c <__umoddi3+0x2c8>
4000c144:	b0 10 00 1b 	mov  %i3, %i0
4000c148:	80 a6 40 1b 	cmp  %i1, %i3
4000c14c:	1a 80 00 06 	bcc  4000c164 <__umoddi3+0x2d0>
4000c150:	80 a0 80 03 	cmp  %g2, %g3
4000c154:	12 80 00 04 	bne  4000c164 <__umoddi3+0x2d0>
4000c158:	01 00 00 00 	nop 
4000c15c:	b0 a6 c0 1c 	subcc  %i3, %i4, %i0
4000c160:	82 60 80 1a 	subx  %g2, %i2, %g1
4000c164:	84 a6 40 18 	subcc  %i1, %i0, %g2
4000c168:	b0 60 c0 01 	subx  %g3, %g1, %i0
4000c16c:	bb 2e 00 1d 	sll  %i0, %i5, %i5
4000c170:	b3 30 80 04 	srl  %g2, %g4, %i1
4000c174:	b1 36 00 04 	srl  %i0, %g4, %i0
4000c178:	b2 16 40 1d 	or  %i1, %i5, %i1
4000c17c:	81 c7 e0 08 	ret 
4000c180:	81 e8 00 00 	restore 

4000c184 <.udiv>:
4000c184:	10 80 00 0b 	b  4000c1b0 <ready_to_divide>
4000c188:	86 10 20 00 	clr  %g3

4000c18c <.div>:
4000c18c:	80 92 40 08 	orcc  %o1, %o0, %g0
4000c190:	16 80 00 08 	bge  4000c1b0 <ready_to_divide>
4000c194:	86 1a 40 08 	xor  %o1, %o0, %g3
4000c198:	80 92 40 00 	tst  %o1
4000c19c:	16 80 00 04 	bge  4000c1ac <.div+0x20>
4000c1a0:	80 92 00 00 	tst  %o0
4000c1a4:	16 80 00 03 	bge  4000c1b0 <ready_to_divide>
4000c1a8:	92 20 00 09 	neg  %o1
4000c1ac:	90 20 00 08 	neg  %o0

4000c1b0 <ready_to_divide>:
4000c1b0:	9a 92 40 00 	orcc  %o1, %g0, %o5
4000c1b4:	12 80 00 05 	bne  4000c1c8 <ready_to_divide+0x18>
4000c1b8:	96 10 00 08 	mov  %o0, %o3
4000c1bc:	91 d0 20 02 	ta  2
4000c1c0:	81 c3 e0 08 	retl 
4000c1c4:	90 10 00 00 	mov  %g0, %o0
4000c1c8:	80 a2 c0 0d 	cmp  %o3, %o5
4000c1cc:	0a 80 00 95 	bcs  4000c420 <got_result>
4000c1d0:	94 10 00 00 	mov  %g0, %o2
4000c1d4:	03 02 00 00 	sethi  %hi(0x8000000), %g1
4000c1d8:	80 a2 c0 01 	cmp  %o3, %g1
4000c1dc:	0a 80 00 28 	bcs  4000c27c <not_really_big>
4000c1e0:	98 10 00 00 	mov  %g0, %o4
4000c1e4:	80 a3 40 01 	cmp  %o5, %g1
4000c1e8:	1a 80 00 0d 	bcc  4000c21c <not_too_big>
4000c1ec:	84 10 20 01 	mov  1, %g2
4000c1f0:	9b 2b 60 04 	sll  %o5, 4, %o5
4000c1f4:	10 bf ff fc 	b  4000c1e4 <ready_to_divide+0x34>
4000c1f8:	98 03 20 01 	inc  %o4
4000c1fc:	9a 83 40 0d 	addcc  %o5, %o5, %o5
4000c200:	1a 80 00 07 	bcc  4000c21c <not_too_big>
4000c204:	84 00 a0 01 	inc  %g2
4000c208:	83 28 60 04 	sll  %g1, 4, %g1
4000c20c:	9b 33 60 01 	srl  %o5, 1, %o5
4000c210:	9a 03 40 01 	add  %o5, %g1, %o5
4000c214:	10 80 00 07 	b  4000c230 <do_single_div>
4000c218:	84 20 a0 01 	dec  %g2

4000c21c <not_too_big>:
4000c21c:	80 a3 40 0b 	cmp  %o5, %o3
4000c220:	0a bf ff f7 	bcs  4000c1fc <ready_to_divide+0x4c>
4000c224:	01 00 00 00 	nop 
4000c228:	02 80 00 02 	be  4000c230 <do_single_div>
4000c22c:	01 00 00 00 	nop 

4000c230 <do_single_div>:
4000c230:	84 a0 a0 01 	deccc  %g2
4000c234:	06 80 00 76 	bl  4000c40c <end_regular_divide>
4000c238:	01 00 00 00 	nop 
4000c23c:	96 22 c0 0d 	sub  %o3, %o5, %o3
4000c240:	94 10 20 01 	mov  1, %o2
4000c244:	10 80 00 0a 	b  4000c26c <end_single_divloop>
4000c248:	01 00 00 00 	nop 

4000c24c <single_divloop>:
4000c24c:	95 2a a0 01 	sll  %o2, 1, %o2
4000c250:	06 80 00 05 	bl  4000c264 <single_divloop+0x18>
4000c254:	9b 33 60 01 	srl  %o5, 1, %o5
4000c258:	96 22 c0 0d 	sub  %o3, %o5, %o3
4000c25c:	10 80 00 04 	b  4000c26c <end_single_divloop>
4000c260:	94 02 a0 01 	inc  %o2
4000c264:	96 02 c0 0d 	add  %o3, %o5, %o3
4000c268:	94 22 a0 01 	dec  %o2

4000c26c <end_single_divloop>:
4000c26c:	84 a0 a0 01 	deccc  %g2
4000c270:	16 bf ff f7 	bge  4000c24c <single_divloop>
4000c274:	80 92 c0 00 	tst  %o3
4000c278:	30 80 00 65 	b,a   4000c40c <end_regular_divide>

4000c27c <not_really_big>:
4000c27c:	9b 2b 60 04 	sll  %o5, 4, %o5
4000c280:	80 a3 40 0b 	cmp  %o5, %o3
4000c284:	08 bf ff fe 	bleu  4000c27c <not_really_big>
4000c288:	98 83 20 01 	inccc  %o4
4000c28c:	02 80 00 65 	be  4000c420 <got_result>
4000c290:	98 23 20 01 	dec  %o4
4000c294:	80 92 c0 00 	tst  %o3

4000c298 <divloop>:
4000c298:	95 2a a0 04 	sll  %o2, 4, %o2
4000c29c:	06 80 00 2f 	bl  4000c358 <L1.16>
4000c2a0:	9b 33 60 01 	srl  %o5, 1, %o5
4000c2a4:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000c2a8:	06 80 00 17 	bl  4000c304 <L2.17>
4000c2ac:	9b 33 60 01 	srl  %o5, 1, %o5
4000c2b0:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000c2b4:	06 80 00 0b 	bl  4000c2e0 <L3.19>
4000c2b8:	9b 33 60 01 	srl  %o5, 1, %o5
4000c2bc:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000c2c0:	06 80 00 05 	bl  4000c2d4 <L4.23>
4000c2c4:	9b 33 60 01 	srl  %o5, 1, %o5
4000c2c8:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000c2cc:	10 80 00 50 	b  4000c40c <end_regular_divide>
4000c2d0:	94 02 a0 0f 	add  %o2, 0xf, %o2

4000c2d4 <L4.23>:
4000c2d4:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000c2d8:	10 80 00 4d 	b  4000c40c <end_regular_divide>
4000c2dc:	94 02 a0 0d 	add  %o2, 0xd, %o2

4000c2e0 <L3.19>:
4000c2e0:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000c2e4:	06 80 00 05 	bl  4000c2f8 <L4.21>
4000c2e8:	9b 33 60 01 	srl  %o5, 1, %o5
4000c2ec:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000c2f0:	10 80 00 47 	b  4000c40c <end_regular_divide>
4000c2f4:	94 02 a0 0b 	add  %o2, 0xb, %o2

4000c2f8 <L4.21>:
4000c2f8:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000c2fc:	10 80 00 44 	b  4000c40c <end_regular_divide>
4000c300:	94 02 a0 09 	add  %o2, 9, %o2

4000c304 <L2.17>:
4000c304:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000c308:	06 80 00 0b 	bl  4000c334 <L3.17>
4000c30c:	9b 33 60 01 	srl  %o5, 1, %o5
4000c310:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000c314:	06 80 00 05 	bl  4000c328 <L4.19>
4000c318:	9b 33 60 01 	srl  %o5, 1, %o5
4000c31c:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000c320:	10 80 00 3b 	b  4000c40c <end_regular_divide>
4000c324:	94 02 a0 07 	add  %o2, 7, %o2

4000c328 <L4.19>:
4000c328:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000c32c:	10 80 00 38 	b  4000c40c <end_regular_divide>
4000c330:	94 02 a0 05 	add  %o2, 5, %o2

4000c334 <L3.17>:
4000c334:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000c338:	06 80 00 05 	bl  4000c34c <L4.17>
4000c33c:	9b 33 60 01 	srl  %o5, 1, %o5
4000c340:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000c344:	10 80 00 32 	b  4000c40c <end_regular_divide>
4000c348:	94 02 a0 03 	add  %o2, 3, %o2

4000c34c <L4.17>:
4000c34c:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000c350:	10 80 00 2f 	b  4000c40c <end_regular_divide>
4000c354:	94 02 a0 01 	inc  %o2

4000c358 <L1.16>:
4000c358:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000c35c:	06 80 00 17 	bl  4000c3b8 <L2.15>
4000c360:	9b 33 60 01 	srl  %o5, 1, %o5
4000c364:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000c368:	06 80 00 0b 	bl  4000c394 <L3.15>
4000c36c:	9b 33 60 01 	srl  %o5, 1, %o5
4000c370:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000c374:	06 80 00 05 	bl  4000c388 <L4.15>
4000c378:	9b 33 60 01 	srl  %o5, 1, %o5
4000c37c:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000c380:	10 80 00 23 	b  4000c40c <end_regular_divide>
4000c384:	94 02 bf ff 	add  %o2, -1, %o2

4000c388 <L4.15>:
4000c388:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000c38c:	10 80 00 20 	b  4000c40c <end_regular_divide>
4000c390:	94 02 bf fd 	add  %o2, -3, %o2

4000c394 <L3.15>:
4000c394:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000c398:	06 80 00 05 	bl  4000c3ac <L4.13>
4000c39c:	9b 33 60 01 	srl  %o5, 1, %o5
4000c3a0:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000c3a4:	10 80 00 1a 	b  4000c40c <end_regular_divide>
4000c3a8:	94 02 bf fb 	add  %o2, -5, %o2

4000c3ac <L4.13>:
4000c3ac:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000c3b0:	10 80 00 17 	b  4000c40c <end_regular_divide>
4000c3b4:	94 02 bf f9 	add  %o2, -7, %o2

4000c3b8 <L2.15>:
4000c3b8:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000c3bc:	06 80 00 0b 	bl  4000c3e8 <L3.13>
4000c3c0:	9b 33 60 01 	srl  %o5, 1, %o5
4000c3c4:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000c3c8:	06 80 00 05 	bl  4000c3dc <L4.11>
4000c3cc:	9b 33 60 01 	srl  %o5, 1, %o5
4000c3d0:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000c3d4:	10 80 00 0e 	b  4000c40c <end_regular_divide>
4000c3d8:	94 02 bf f7 	add  %o2, -9, %o2

4000c3dc <L4.11>:
4000c3dc:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000c3e0:	10 80 00 0b 	b  4000c40c <end_regular_divide>
4000c3e4:	94 02 bf f5 	add  %o2, -11, %o2

4000c3e8 <L3.13>:
4000c3e8:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000c3ec:	06 80 00 05 	bl  4000c400 <L4.9>
4000c3f0:	9b 33 60 01 	srl  %o5, 1, %o5
4000c3f4:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000c3f8:	10 80 00 05 	b  4000c40c <end_regular_divide>
4000c3fc:	94 02 bf f3 	add  %o2, -13, %o2

4000c400 <L4.9>:
4000c400:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000c404:	10 80 00 02 	b  4000c40c <end_regular_divide>
4000c408:	94 02 bf f1 	add  %o2, -15, %o2

4000c40c <end_regular_divide>:
4000c40c:	98 a3 20 01 	deccc  %o4
4000c410:	16 bf ff a2 	bge  4000c298 <divloop>
4000c414:	80 92 c0 00 	tst  %o3
4000c418:	26 80 00 02 	bl,a   4000c420 <got_result>
4000c41c:	94 22 a0 01 	dec  %o2

4000c420 <got_result>:
4000c420:	80 90 c0 00 	tst  %g3
4000c424:	26 80 00 02 	bl,a   4000c42c <got_result+0xc>
4000c428:	94 20 00 0a 	neg  %o2
4000c42c:	81 c3 e0 08 	retl 
4000c430:	90 10 00 0a 	mov  %o2, %o0

4000c434 <generic_vectored_isr>:
4000c434:	a9 50 00 00 	rd  %wim, %l4
4000c438:	a9 35 00 10 	srl  %l4, %l0, %l4
4000c43c:	80 a5 20 01 	cmp  %l4, 1
4000c440:	12 80 00 13 	bne  4000c48c <continue_with_valid_T>
4000c444:	01 00 00 00 	nop 

4000c448 <handle_invalid_T>:
4000c448:	a7 50 00 00 	rd  %wim, %l3
4000c44c:	a9 2c e0 07 	sll  %l3, 7, %l4
4000c450:	a7 34 e0 01 	srl  %l3, 1, %l3
4000c454:	a6 14 c0 14 	or  %l3, %l4, %l3
4000c458:	a6 0c e0 ff 	and  %l3, 0xff, %l3
4000c45c:	81 90 00 00 	mov  %g0, %wim
4000c460:	81 e0 00 00 	save 
4000c464:	e0 3b a0 00 	std  %l0, [ %sp ]
4000c468:	e4 3b a0 08 	std  %l2, [ %sp + 8 ]
4000c46c:	e8 3b a0 10 	std  %l4, [ %sp + 0x10 ]
4000c470:	ec 3b a0 18 	std  %l6, [ %sp + 0x18 ]
4000c474:	f0 3b a0 20 	std  %i0, [ %sp + 0x20 ]
4000c478:	f4 3b a0 28 	std  %i2, [ %sp + 0x28 ]
4000c47c:	f8 3b a0 30 	std  %i4, [ %sp + 0x30 ]
4000c480:	fc 3b a0 38 	std  %fp, [ %sp + 0x38 ]
4000c484:	81 e8 00 00 	restore 
4000c488:	81 90 00 13 	mov  %l3, %wim

4000c48c <continue_with_valid_T>:
4000c48c:	9c 27 a0 60 	sub  %fp, 0x60, %sp
4000c490:	e0 23 80 00 	st  %l0, [ %sp ]
4000c494:	c2 23 a0 04 	st  %g1, [ %sp + 4 ]
4000c498:	c4 3b a0 08 	std  %g2, [ %sp + 8 ]
4000c49c:	c8 3b a0 10 	std  %g4, [ %sp + 0x10 ]
4000c4a0:	cc 3b a0 18 	std  %g6, [ %sp + 0x18 ]
4000c4a4:	e2 23 a0 20 	st  %l1, [ %sp + 0x20 ]
4000c4a8:	e4 23 a0 24 	st  %l2, [ %sp + 0x24 ]
4000c4ac:	af 40 00 00 	rd  %y, %l7
4000c4b0:	ee 23 a0 28 	st  %l7, [ %sp + 0x28 ]
4000c4b4:	9c 23 a0 60 	sub  %sp, 0x60, %sp
4000c4b8:	91 58 00 00 	rd  %tbr, %o0
4000c4bc:	a7 32 20 04 	srl  %o0, 4, %l3
4000c4c0:	a6 0c e0 0f 	and  %l3, 0xf, %l3
4000c4c4:	a6 a4 e0 0f 	subcc  %l3, 0xf, %l3
4000c4c8:	02 80 00 05 	be  4000c4dc <continue_after_enabling_traps_or_nmi>
4000c4cc:	01 00 00 00 	nop 
4000c4d0:	ae 14 20 20 	or  %l0, 0x20, %l7
4000c4d4:	ae 15 ef 00 	or  %l7, 0xf00, %l7
4000c4d8:	81 88 00 17 	mov  %l7, %psr

4000c4dc <continue_after_enabling_traps_or_nmi>:
4000c4dc:	7f ff cf df 	call  40000458 <ajit_generic_interrupt_handler>
4000c4e0:	01 00 00 00 	nop 

4000c4e4 <prepare_window_for_rett>:
4000c4e4:	81 e8 00 00 	restore 
4000c4e8:	81 e0 00 00 	save 

4000c4ec <recover_and_leave>:
4000c4ec:	9c 03 a0 60 	add  %sp, 0x60, %sp
4000c4f0:	ee 03 80 00 	ld  [ %sp ], %l7
4000c4f4:	81 88 00 17 	mov  %l7, %psr
4000c4f8:	c2 03 a0 04 	ld  [ %sp + 4 ], %g1
4000c4fc:	c4 1b a0 08 	ldd  [ %sp + 8 ], %g2
4000c500:	c8 1b a0 10 	ldd  [ %sp + 0x10 ], %g4
4000c504:	cc 1b a0 18 	ldd  [ %sp + 0x18 ], %g6
4000c508:	e2 03 a0 20 	ld  [ %sp + 0x20 ], %l1
4000c50c:	e4 03 a0 24 	ld  [ %sp + 0x24 ], %l2
4000c510:	ee 03 a0 28 	ld  [ %sp + 0x28 ], %l7
4000c514:	81 80 00 17 	mov  %l7, %y

4000c518 <jmpl_and_return>:
4000c518:	81 c4 40 00 	jmp  %l1
4000c51c:	81 cc 80 00 	rett  %l2
4000c520:	01 00 00 00 	nop 

4000c524 <generic_vectored_sw_trap>:
4000c524:	a9 50 00 00 	rd  %wim, %l4
4000c528:	a9 35 00 10 	srl  %l4, %l0, %l4
4000c52c:	80 a5 20 01 	cmp  %l4, 1
4000c530:	12 80 00 13 	bne  4000c57c <continue_with_valid_T>
4000c534:	01 00 00 00 	nop 

4000c538 <handle_invalid_T>:
4000c538:	a7 50 00 00 	rd  %wim, %l3
4000c53c:	a9 2c e0 07 	sll  %l3, 7, %l4
4000c540:	a7 34 e0 01 	srl  %l3, 1, %l3
4000c544:	a6 14 c0 14 	or  %l3, %l4, %l3
4000c548:	a6 0c e0 ff 	and  %l3, 0xff, %l3
4000c54c:	81 90 00 00 	mov  %g0, %wim
4000c550:	81 e0 00 00 	save 
4000c554:	e0 3b a0 00 	std  %l0, [ %sp ]
4000c558:	e4 3b a0 08 	std  %l2, [ %sp + 8 ]
4000c55c:	e8 3b a0 10 	std  %l4, [ %sp + 0x10 ]
4000c560:	ec 3b a0 18 	std  %l6, [ %sp + 0x18 ]
4000c564:	f0 3b a0 20 	std  %i0, [ %sp + 0x20 ]
4000c568:	f4 3b a0 28 	std  %i2, [ %sp + 0x28 ]
4000c56c:	f8 3b a0 30 	std  %i4, [ %sp + 0x30 ]
4000c570:	fc 3b a0 38 	std  %fp, [ %sp + 0x38 ]
4000c574:	81 e8 00 00 	restore 
4000c578:	81 90 00 13 	mov  %l3, %wim

4000c57c <continue_with_valid_T>:
4000c57c:	9c 27 a0 60 	sub  %fp, 0x60, %sp
4000c580:	e0 23 80 00 	st  %l0, [ %sp ]
4000c584:	c2 23 a0 04 	st  %g1, [ %sp + 4 ]
4000c588:	c4 3b a0 08 	std  %g2, [ %sp + 8 ]
4000c58c:	c8 3b a0 10 	std  %g4, [ %sp + 0x10 ]
4000c590:	cc 3b a0 18 	std  %g6, [ %sp + 0x18 ]
4000c594:	e2 23 a0 20 	st  %l1, [ %sp + 0x20 ]
4000c598:	e4 23 a0 24 	st  %l2, [ %sp + 0x24 ]
4000c59c:	af 40 00 00 	rd  %y, %l7
4000c5a0:	ee 23 a0 28 	st  %l7, [ %sp + 0x28 ]
4000c5a4:	9c 23 a0 60 	sub  %sp, 0x60, %sp
4000c5a8:	ae 14 20 20 	or  %l0, 0x20, %l7
4000c5ac:	ae 15 ef 00 	or  %l7, 0xf00, %l7
4000c5b0:	81 88 00 17 	mov  %l7, %psr
4000c5b4:	91 58 00 00 	rd  %tbr, %o0
4000c5b8:	81 e8 00 00 	restore 
4000c5bc:	90 10 00 18 	mov  %i0, %o0
4000c5c0:	92 10 00 19 	mov  %i1, %o1
4000c5c4:	94 10 00 1a 	mov  %i2, %o2
4000c5c8:	81 e0 00 00 	save 
4000c5cc:	92 10 00 18 	mov  %i0, %o1
4000c5d0:	94 10 00 19 	mov  %i1, %o2
4000c5d4:	96 10 00 1a 	mov  %i2, %o3
4000c5d8:	7f ff ed bd 	call  40007ccc <ajit_generic_sw_trap_handler>
4000c5dc:	01 00 00 00 	nop 
4000c5e0:	81 e8 00 00 	restore 
4000c5e4:	81 e0 00 00 	save 

4000c5e8 <recover_and_leave>:
4000c5e8:	9c 03 a0 60 	add  %sp, 0x60, %sp
4000c5ec:	ee 03 80 00 	ld  [ %sp ], %l7
4000c5f0:	81 88 00 17 	mov  %l7, %psr
4000c5f4:	c2 03 a0 04 	ld  [ %sp + 4 ], %g1
4000c5f8:	c4 1b a0 08 	ldd  [ %sp + 8 ], %g2
4000c5fc:	c8 1b a0 10 	ldd  [ %sp + 0x10 ], %g4
4000c600:	cc 1b a0 18 	ldd  [ %sp + 0x18 ], %g6
4000c604:	e2 03 a0 20 	ld  [ %sp + 0x20 ], %l1
4000c608:	e4 03 a0 24 	ld  [ %sp + 0x24 ], %l2
4000c60c:	ee 03 a0 28 	ld  [ %sp + 0x28 ], %l7
4000c610:	81 80 00 17 	mov  %l7, %y

4000c614 <jmpl_and_return>:
4000c614:	81 c4 80 00 	jmp  %l2
4000c618:	81 cc a0 04 	rett  %l2 + 4
4000c61c:	01 00 00 00 	nop 

4000c620 <generic_read_asr>:
4000c620:	81 e8 00 00 	restore 
4000c624:	80 a2 20 1f 	cmp  %o0, 0x1f
4000c628:	02 80 00 62 	be  4000c7b0 <read_31>
4000c62c:	01 00 00 00 	nop 
4000c630:	80 a2 20 1e 	cmp  %o0, 0x1e
4000c634:	02 80 00 62 	be  4000c7bc <read_30>
4000c638:	01 00 00 00 	nop 
4000c63c:	80 a2 20 1d 	cmp  %o0, 0x1d
4000c640:	02 80 00 62 	be  4000c7c8 <read_29>
4000c644:	01 00 00 00 	nop 
4000c648:	80 a2 20 1c 	cmp  %o0, 0x1c
4000c64c:	02 80 00 62 	be  4000c7d4 <read_28>
4000c650:	01 00 00 00 	nop 
4000c654:	80 a2 20 1b 	cmp  %o0, 0x1b
4000c658:	02 80 00 62 	be  4000c7e0 <read_27>
4000c65c:	01 00 00 00 	nop 
4000c660:	80 a2 20 1a 	cmp  %o0, 0x1a
4000c664:	02 80 00 62 	be  4000c7ec <read_26>
4000c668:	01 00 00 00 	nop 
4000c66c:	80 a2 20 19 	cmp  %o0, 0x19
4000c670:	02 80 00 62 	be  4000c7f8 <read_25>
4000c674:	01 00 00 00 	nop 
4000c678:	80 a2 20 18 	cmp  %o0, 0x18
4000c67c:	02 80 00 62 	be  4000c804 <read_24>
4000c680:	01 00 00 00 	nop 
4000c684:	80 a2 20 17 	cmp  %o0, 0x17
4000c688:	02 80 00 62 	be  4000c810 <read_23>
4000c68c:	01 00 00 00 	nop 
4000c690:	80 a2 20 16 	cmp  %o0, 0x16
4000c694:	02 80 00 62 	be  4000c81c <read_22>
4000c698:	01 00 00 00 	nop 
4000c69c:	80 a2 20 15 	cmp  %o0, 0x15
4000c6a0:	02 80 00 62 	be  4000c828 <read_21>
4000c6a4:	01 00 00 00 	nop 
4000c6a8:	80 a2 20 14 	cmp  %o0, 0x14
4000c6ac:	02 80 00 62 	be  4000c834 <read_20>
4000c6b0:	01 00 00 00 	nop 
4000c6b4:	80 a2 20 13 	cmp  %o0, 0x13
4000c6b8:	02 80 00 62 	be  4000c840 <read_19>
4000c6bc:	01 00 00 00 	nop 
4000c6c0:	80 a2 20 12 	cmp  %o0, 0x12
4000c6c4:	02 80 00 62 	be  4000c84c <read_18>
4000c6c8:	01 00 00 00 	nop 
4000c6cc:	80 a2 20 11 	cmp  %o0, 0x11
4000c6d0:	02 80 00 62 	be  4000c858 <read_17>
4000c6d4:	01 00 00 00 	nop 
4000c6d8:	80 a2 20 10 	cmp  %o0, 0x10
4000c6dc:	02 80 00 62 	be  4000c864 <read_16>
4000c6e0:	01 00 00 00 	nop 
4000c6e4:	80 a2 20 0f 	cmp  %o0, 0xf
4000c6e8:	02 80 00 62 	be  4000c870 <read_15>
4000c6ec:	01 00 00 00 	nop 
4000c6f0:	80 a2 20 0e 	cmp  %o0, 0xe
4000c6f4:	02 80 00 62 	be  4000c87c <read_14>
4000c6f8:	01 00 00 00 	nop 
4000c6fc:	80 a2 20 0d 	cmp  %o0, 0xd
4000c700:	02 80 00 62 	be  4000c888 <read_13>
4000c704:	01 00 00 00 	nop 
4000c708:	80 a2 20 0c 	cmp  %o0, 0xc
4000c70c:	02 80 00 62 	be  4000c894 <read_12>
4000c710:	01 00 00 00 	nop 
4000c714:	80 a2 20 0b 	cmp  %o0, 0xb
4000c718:	02 80 00 62 	be  4000c8a0 <read_11>
4000c71c:	01 00 00 00 	nop 
4000c720:	80 a2 20 0a 	cmp  %o0, 0xa
4000c724:	02 80 00 62 	be  4000c8ac <read_10>
4000c728:	01 00 00 00 	nop 
4000c72c:	80 a2 20 09 	cmp  %o0, 9
4000c730:	02 80 00 62 	be  4000c8b8 <read_9>
4000c734:	01 00 00 00 	nop 
4000c738:	80 a2 20 08 	cmp  %o0, 8
4000c73c:	02 80 00 62 	be  4000c8c4 <read_8>
4000c740:	01 00 00 00 	nop 
4000c744:	80 a2 20 07 	cmp  %o0, 7
4000c748:	02 80 00 62 	be  4000c8d0 <read_7>
4000c74c:	01 00 00 00 	nop 
4000c750:	80 a2 20 06 	cmp  %o0, 6
4000c754:	02 80 00 62 	be  4000c8dc <read_6>
4000c758:	01 00 00 00 	nop 
4000c75c:	80 a2 20 05 	cmp  %o0, 5
4000c760:	02 80 00 62 	be  4000c8e8 <read_5>
4000c764:	01 00 00 00 	nop 
4000c768:	80 a2 20 04 	cmp  %o0, 4
4000c76c:	02 80 00 62 	be  4000c8f4 <read_4>
4000c770:	01 00 00 00 	nop 
4000c774:	80 a2 20 03 	cmp  %o0, 3
4000c778:	02 80 00 62 	be  4000c900 <read_3>
4000c77c:	01 00 00 00 	nop 
4000c780:	80 a2 20 02 	cmp  %o0, 2
4000c784:	02 80 00 62 	be  4000c90c <read_2>
4000c788:	01 00 00 00 	nop 
4000c78c:	80 a2 20 01 	cmp  %o0, 1
4000c790:	02 80 00 62 	be  4000c918 <read_1>
4000c794:	01 00 00 00 	nop 
4000c798:	80 a2 20 00 	cmp  %o0, 0
4000c79c:	02 80 00 62 	be  4000c924 <read_0>
4000c7a0:	01 00 00 00 	nop 
4000c7a4:	90 10 00 00 	mov  %g0, %o0
4000c7a8:	10 80 00 62 	b  4000c930 <ret_block>
4000c7ac:	01 00 00 00 	nop 

4000c7b0 <read_31>:
4000c7b0:	91 47 c0 00 	rd  %asr31, %o0
4000c7b4:	10 80 00 5f 	b  4000c930 <ret_block>
4000c7b8:	01 00 00 00 	nop 

4000c7bc <read_30>:
4000c7bc:	91 47 80 00 	rd  %asr30, %o0
4000c7c0:	10 80 00 5c 	b  4000c930 <ret_block>
4000c7c4:	01 00 00 00 	nop 

4000c7c8 <read_29>:
4000c7c8:	91 47 40 00 	rd  %asr29, %o0
4000c7cc:	10 80 00 59 	b  4000c930 <ret_block>
4000c7d0:	01 00 00 00 	nop 

4000c7d4 <read_28>:
4000c7d4:	91 47 00 00 	rd  %asr28, %o0
4000c7d8:	10 80 00 56 	b  4000c930 <ret_block>
4000c7dc:	01 00 00 00 	nop 

4000c7e0 <read_27>:
4000c7e0:	91 46 c0 00 	rd  %asr27, %o0
4000c7e4:	10 80 00 53 	b  4000c930 <ret_block>
4000c7e8:	01 00 00 00 	nop 

4000c7ec <read_26>:
4000c7ec:	91 46 80 00 	rd  %asr26, %o0
4000c7f0:	10 80 00 50 	b  4000c930 <ret_block>
4000c7f4:	01 00 00 00 	nop 

4000c7f8 <read_25>:
4000c7f8:	91 46 40 00 	rd  %asr25, %o0
4000c7fc:	10 80 00 4d 	b  4000c930 <ret_block>
4000c800:	01 00 00 00 	nop 

4000c804 <read_24>:
4000c804:	91 46 00 00 	rd  %asr24, %o0
4000c808:	10 80 00 4a 	b  4000c930 <ret_block>
4000c80c:	01 00 00 00 	nop 

4000c810 <read_23>:
4000c810:	91 45 c0 00 	rd  %asr23, %o0
4000c814:	10 80 00 47 	b  4000c930 <ret_block>
4000c818:	01 00 00 00 	nop 

4000c81c <read_22>:
4000c81c:	91 45 80 00 	rd  %asr22, %o0
4000c820:	10 80 00 44 	b  4000c930 <ret_block>
4000c824:	01 00 00 00 	nop 

4000c828 <read_21>:
4000c828:	91 45 40 00 	rd  %asr21, %o0
4000c82c:	10 80 00 41 	b  4000c930 <ret_block>
4000c830:	01 00 00 00 	nop 

4000c834 <read_20>:
4000c834:	91 45 00 00 	rd  %asr20, %o0
4000c838:	10 80 00 3e 	b  4000c930 <ret_block>
4000c83c:	01 00 00 00 	nop 

4000c840 <read_19>:
4000c840:	91 44 c0 00 	rd  %asr19, %o0
4000c844:	10 80 00 3b 	b  4000c930 <ret_block>
4000c848:	01 00 00 00 	nop 

4000c84c <read_18>:
4000c84c:	91 44 80 00 	rd  %asr18, %o0
4000c850:	10 80 00 38 	b  4000c930 <ret_block>
4000c854:	01 00 00 00 	nop 

4000c858 <read_17>:
4000c858:	91 44 40 00 	rd  %asr17, %o0
4000c85c:	10 80 00 35 	b  4000c930 <ret_block>
4000c860:	01 00 00 00 	nop 

4000c864 <read_16>:
4000c864:	91 44 00 00 	rd  %asr16, %o0
4000c868:	10 80 00 32 	b  4000c930 <ret_block>
4000c86c:	01 00 00 00 	nop 

4000c870 <read_15>:
4000c870:	91 43 c0 00 	rd  %asr15, %o0
4000c874:	10 80 00 2f 	b  4000c930 <ret_block>
4000c878:	01 00 00 00 	nop 

4000c87c <read_14>:
4000c87c:	91 43 80 00 	rd  %asr14, %o0
4000c880:	10 80 00 2c 	b  4000c930 <ret_block>
4000c884:	01 00 00 00 	nop 

4000c888 <read_13>:
4000c888:	91 43 40 00 	rd  %asr13, %o0
4000c88c:	10 80 00 29 	b  4000c930 <ret_block>
4000c890:	01 00 00 00 	nop 

4000c894 <read_12>:
4000c894:	91 43 00 00 	rd  %asr12, %o0
4000c898:	10 80 00 26 	b  4000c930 <ret_block>
4000c89c:	01 00 00 00 	nop 

4000c8a0 <read_11>:
4000c8a0:	91 42 c0 00 	rd  %asr11, %o0
4000c8a4:	10 80 00 23 	b  4000c930 <ret_block>
4000c8a8:	01 00 00 00 	nop 

4000c8ac <read_10>:
4000c8ac:	91 42 80 00 	rd  %asr10, %o0
4000c8b0:	10 80 00 20 	b  4000c930 <ret_block>
4000c8b4:	01 00 00 00 	nop 

4000c8b8 <read_9>:
4000c8b8:	91 42 40 00 	rd  %asr9, %o0
4000c8bc:	10 80 00 1d 	b  4000c930 <ret_block>
4000c8c0:	01 00 00 00 	nop 

4000c8c4 <read_8>:
4000c8c4:	91 42 00 00 	rd  %asr8, %o0
4000c8c8:	10 80 00 1a 	b  4000c930 <ret_block>
4000c8cc:	01 00 00 00 	nop 

4000c8d0 <read_7>:
4000c8d0:	91 41 c0 00 	rd  %asr7, %o0
4000c8d4:	10 80 00 17 	b  4000c930 <ret_block>
4000c8d8:	01 00 00 00 	nop 

4000c8dc <read_6>:
4000c8dc:	91 41 80 00 	rd  %asr6, %o0
4000c8e0:	10 80 00 14 	b  4000c930 <ret_block>
4000c8e4:	01 00 00 00 	nop 

4000c8e8 <read_5>:
4000c8e8:	91 41 40 00 	rd  %asr5, %o0
4000c8ec:	10 80 00 11 	b  4000c930 <ret_block>
4000c8f0:	01 00 00 00 	nop 

4000c8f4 <read_4>:
4000c8f4:	91 41 00 00 	rd  %asr4, %o0
4000c8f8:	10 80 00 0e 	b  4000c930 <ret_block>
4000c8fc:	01 00 00 00 	nop 

4000c900 <read_3>:
4000c900:	91 40 c0 00 	rd  %asr3, %o0
4000c904:	10 80 00 0b 	b  4000c930 <ret_block>
4000c908:	01 00 00 00 	nop 

4000c90c <read_2>:
4000c90c:	91 40 80 00 	rd  %asr2, %o0
4000c910:	10 80 00 08 	b  4000c930 <ret_block>
4000c914:	01 00 00 00 	nop 

4000c918 <read_1>:
4000c918:	91 40 40 00 	rd  %asr1, %o0
4000c91c:	10 80 00 05 	b  4000c930 <ret_block>
4000c920:	01 00 00 00 	nop 

4000c924 <read_0>:
4000c924:	91 40 00 00 	rd  %y, %o0
4000c928:	10 80 00 02 	b  4000c930 <ret_block>
4000c92c:	01 00 00 00 	nop 

4000c930 <ret_block>:
4000c930:	81 e0 00 00 	save 
4000c934:	81 c4 80 00 	jmp  %l2
4000c938:	81 cc a0 04 	rett  %l2 + 4
4000c93c:	01 00 00 00 	nop 

4000c940 <ajit_sys_read_asr>:
4000c940:	91 d0 20 10 	ta  0x10
4000c944:	01 00 00 00 	nop 
4000c948:	81 c3 e0 08 	retl 
4000c94c:	01 00 00 00 	nop 

4000c950 <ajit_sys_go_to_supervisor_mode>:
4000c950:	91 d0 20 11 	ta  0x11
4000c954:	01 00 00 00 	nop 
4000c958:	81 c3 e0 08 	retl 
4000c95c:	01 00 00 00 	nop 

4000c960 <generic_sys_go_to_supervisor>:
4000c960:	ab 48 00 00 	rd  %psr, %l5
4000c964:	b1 2e 20 05 	sll  %i0, 5, %i0
4000c968:	b0 16 20 80 	or  %i0, 0x80, %i0
4000c96c:	aa 15 40 18 	or  %l5, %i0, %l5
4000c970:	81 88 00 15 	mov  %l5, %psr
4000c974:	81 c4 80 00 	jmp  %l2
4000c978:	81 e8 00 00 	restore 
4000c97c:	01 00 00 00 	nop 
	...

4000cc00 <page_table_setup>:
4000cc00:	03 10 00 35 	sethi  %hi(0x4000d400), %g1
4000cc04:	82 10 60 00 	mov  %g1, %g1	! 4000d400 <PAGE_TABLE_BASE>
4000cc08:	88 10 24 00 	mov  0x400, %g4
4000cc0c:	88 00 40 04 	add  %g1, %g4, %g4
4000cc10:	89 31 20 04 	srl  %g4, 4, %g4
4000cc14:	88 11 20 01 	or  %g4, 1, %g4
4000cc18:	8a 10 28 00 	mov  0x800, %g5
4000cc1c:	86 01 40 01 	add  %g5, %g1, %g3
4000cc20:	c8 20 c0 00 	st  %g4, [ %g3 ]
4000cc24:	88 10 21 00 	mov  0x100, %g4
4000cc28:	88 00 40 04 	add  %g1, %g4, %g4
4000cc2c:	89 31 20 04 	srl  %g4, 4, %g4
4000cc30:	88 11 20 01 	or  %g4, 1, %g4
4000cc34:	8a 10 25 00 	mov  0x500, %g5
4000cc38:	86 01 40 01 	add  %g5, %g1, %g3
4000cc3c:	c8 20 c0 00 	st  %g4, [ %g3 ]
4000cc40:	88 10 20 00 	clr  %g4
4000cc44:	88 00 40 04 	add  %g1, %g4, %g4
4000cc48:	89 31 20 04 	srl  %g4, 4, %g4
4000cc4c:	88 11 20 01 	or  %g4, 1, %g4
4000cc50:	8a 10 21 00 	mov  0x100, %g5
4000cc54:	86 01 40 01 	add  %g5, %g1, %g3
4000cc58:	c8 20 c0 00 	st  %g4, [ %g3 ]
4000cc5c:	05 01 00 00 	sethi  %hi(0x4000000), %g2
4000cc60:	84 10 a0 8a 	or  %g2, 0x8a, %g2	! 400008a <__DYNAMIC+0x400008a>
4000cc64:	8a 10 20 00 	clr  %g5
4000cc68:	86 01 40 01 	add  %g5, %g1, %g3
4000cc6c:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000cc70:	05 01 00 00 	sethi  %hi(0x4000000), %g2
4000cc74:	84 10 a1 8a 	or  %g2, 0x18a, %g2	! 400018a <__DYNAMIC+0x400018a>
4000cc78:	8a 10 20 04 	mov  4, %g5
4000cc7c:	86 01 40 01 	add  %g5, %g1, %g3
4000cc80:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000cc84:	05 01 00 00 	sethi  %hi(0x4000000), %g2
4000cc88:	84 10 a2 8a 	or  %g2, 0x28a, %g2	! 400028a <__DYNAMIC+0x400028a>
4000cc8c:	8a 10 20 08 	mov  8, %g5
4000cc90:	86 01 40 01 	add  %g5, %g1, %g3
4000cc94:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000cc98:	05 01 00 00 	sethi  %hi(0x4000000), %g2
4000cc9c:	84 10 a3 8a 	or  %g2, 0x38a, %g2	! 400038a <__DYNAMIC+0x400038a>
4000cca0:	8a 10 20 0c 	mov  0xc, %g5
4000cca4:	86 01 40 01 	add  %g5, %g1, %g3
4000cca8:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000ccac:	05 01 00 01 	sethi  %hi(0x4000400), %g2
4000ccb0:	84 10 a0 8a 	or  %g2, 0x8a, %g2	! 400048a <__DYNAMIC+0x400048a>
4000ccb4:	8a 10 20 10 	mov  0x10, %g5
4000ccb8:	86 01 40 01 	add  %g5, %g1, %g3
4000ccbc:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000ccc0:	05 01 00 01 	sethi  %hi(0x4000400), %g2
4000ccc4:	84 10 a1 8a 	or  %g2, 0x18a, %g2	! 400058a <__DYNAMIC+0x400058a>
4000ccc8:	8a 10 20 14 	mov  0x14, %g5
4000cccc:	86 01 40 01 	add  %g5, %g1, %g3
4000ccd0:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000ccd4:	05 01 00 01 	sethi  %hi(0x4000400), %g2
4000ccd8:	84 10 a2 8a 	or  %g2, 0x28a, %g2	! 400068a <__DYNAMIC+0x400068a>
4000ccdc:	8a 10 20 18 	mov  0x18, %g5
4000cce0:	86 01 40 01 	add  %g5, %g1, %g3
4000cce4:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000cce8:	05 01 00 01 	sethi  %hi(0x4000400), %g2
4000ccec:	84 10 a3 8a 	or  %g2, 0x38a, %g2	! 400078a <__DYNAMIC+0x400078a>
4000ccf0:	8a 10 20 1c 	mov  0x1c, %g5
4000ccf4:	86 01 40 01 	add  %g5, %g1, %g3
4000ccf8:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000ccfc:	05 01 00 02 	sethi  %hi(0x4000800), %g2
4000cd00:	84 10 a0 8a 	or  %g2, 0x8a, %g2	! 400088a <__DYNAMIC+0x400088a>
4000cd04:	8a 10 20 20 	mov  0x20, %g5
4000cd08:	86 01 40 01 	add  %g5, %g1, %g3
4000cd0c:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000cd10:	05 01 00 02 	sethi  %hi(0x4000800), %g2
4000cd14:	84 10 a1 8a 	or  %g2, 0x18a, %g2	! 400098a <__DYNAMIC+0x400098a>
4000cd18:	8a 10 20 24 	mov  0x24, %g5
4000cd1c:	86 01 40 01 	add  %g5, %g1, %g3
4000cd20:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000cd24:	05 01 00 02 	sethi  %hi(0x4000800), %g2
4000cd28:	84 10 a2 8a 	or  %g2, 0x28a, %g2	! 4000a8a <__DYNAMIC+0x4000a8a>
4000cd2c:	8a 10 20 28 	mov  0x28, %g5
4000cd30:	86 01 40 01 	add  %g5, %g1, %g3
4000cd34:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000cd38:	05 01 00 02 	sethi  %hi(0x4000800), %g2
4000cd3c:	84 10 a3 8a 	or  %g2, 0x38a, %g2	! 4000b8a <__DYNAMIC+0x4000b8a>
4000cd40:	8a 10 20 2c 	mov  0x2c, %g5
4000cd44:	86 01 40 01 	add  %g5, %g1, %g3
4000cd48:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000cd4c:	05 01 00 03 	sethi  %hi(0x4000c00), %g2
4000cd50:	84 10 a0 8a 	or  %g2, 0x8a, %g2	! 4000c8a <__DYNAMIC+0x4000c8a>
4000cd54:	8a 10 20 30 	mov  0x30, %g5
4000cd58:	86 01 40 01 	add  %g5, %g1, %g3
4000cd5c:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000cd60:	05 01 00 03 	sethi  %hi(0x4000c00), %g2
4000cd64:	84 10 a1 8a 	or  %g2, 0x18a, %g2	! 4000d8a <__DYNAMIC+0x4000d8a>
4000cd68:	8a 10 20 34 	mov  0x34, %g5
4000cd6c:	86 01 40 01 	add  %g5, %g1, %g3
4000cd70:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000cd74:	05 01 00 03 	sethi  %hi(0x4000c00), %g2
4000cd78:	84 10 a2 8a 	or  %g2, 0x28a, %g2	! 4000e8a <__DYNAMIC+0x4000e8a>
4000cd7c:	8a 10 20 38 	mov  0x38, %g5
4000cd80:	86 01 40 01 	add  %g5, %g1, %g3
4000cd84:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000cd88:	05 01 00 03 	sethi  %hi(0x4000c00), %g2
4000cd8c:	84 10 a3 8a 	or  %g2, 0x38a, %g2	! 4000f8a <__DYNAMIC+0x4000f8a>
4000cd90:	8a 10 20 3c 	mov  0x3c, %g5
4000cd94:	86 01 40 01 	add  %g5, %g1, %g3
4000cd98:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000cd9c:	05 01 00 04 	sethi  %hi(0x4001000), %g2
4000cda0:	84 10 a0 8a 	or  %g2, 0x8a, %g2	! 400108a <__DYNAMIC+0x400108a>
4000cda4:	8a 10 20 40 	mov  0x40, %g5
4000cda8:	86 01 40 01 	add  %g5, %g1, %g3
4000cdac:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000cdb0:	05 01 00 04 	sethi  %hi(0x4001000), %g2
4000cdb4:	84 10 a1 8a 	or  %g2, 0x18a, %g2	! 400118a <__DYNAMIC+0x400118a>
4000cdb8:	8a 10 20 44 	mov  0x44, %g5
4000cdbc:	86 01 40 01 	add  %g5, %g1, %g3
4000cdc0:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000cdc4:	05 01 00 04 	sethi  %hi(0x4001000), %g2
4000cdc8:	84 10 a2 8a 	or  %g2, 0x28a, %g2	! 400128a <__DYNAMIC+0x400128a>
4000cdcc:	8a 10 20 48 	mov  0x48, %g5
4000cdd0:	86 01 40 01 	add  %g5, %g1, %g3
4000cdd4:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000cdd8:	05 01 00 04 	sethi  %hi(0x4001000), %g2
4000cddc:	84 10 a3 8a 	or  %g2, 0x38a, %g2	! 400138a <__DYNAMIC+0x400138a>
4000cde0:	8a 10 20 4c 	mov  0x4c, %g5
4000cde4:	86 01 40 01 	add  %g5, %g1, %g3
4000cde8:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000cdec:	05 01 00 05 	sethi  %hi(0x4001400), %g2
4000cdf0:	84 10 a0 8a 	or  %g2, 0x8a, %g2	! 400148a <__DYNAMIC+0x400148a>
4000cdf4:	8a 10 20 50 	mov  0x50, %g5
4000cdf8:	86 01 40 01 	add  %g5, %g1, %g3
4000cdfc:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000ce00:	05 01 00 05 	sethi  %hi(0x4001400), %g2
4000ce04:	84 10 a1 8e 	or  %g2, 0x18e, %g2	! 400158e <__DYNAMIC+0x400158e>
4000ce08:	8a 10 20 54 	mov  0x54, %g5
4000ce0c:	86 01 40 01 	add  %g5, %g1, %g3
4000ce10:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000ce14:	05 01 00 05 	sethi  %hi(0x4001400), %g2
4000ce18:	84 10 a2 8e 	or  %g2, 0x28e, %g2	! 400168e <__DYNAMIC+0x400168e>
4000ce1c:	8a 10 20 58 	mov  0x58, %g5
4000ce20:	86 01 40 01 	add  %g5, %g1, %g3
4000ce24:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000ce28:	05 01 00 05 	sethi  %hi(0x4001400), %g2
4000ce2c:	84 10 a3 8e 	or  %g2, 0x38e, %g2	! 400178e <__DYNAMIC+0x400178e>
4000ce30:	8a 10 20 5c 	mov  0x5c, %g5
4000ce34:	86 01 40 01 	add  %g5, %g1, %g3
4000ce38:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000ce3c:	05 01 00 06 	sethi  %hi(0x4001800), %g2
4000ce40:	84 10 a0 0e 	or  %g2, 0xe, %g2	! 400180e <__DYNAMIC+0x400180e>
4000ce44:	8a 10 20 60 	mov  0x60, %g5
4000ce48:	86 01 40 01 	add  %g5, %g1, %g3
4000ce4c:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000ce50:	05 01 00 06 	sethi  %hi(0x4001800), %g2
4000ce54:	84 10 a1 8e 	or  %g2, 0x18e, %g2	! 400198e <__DYNAMIC+0x400198e>
4000ce58:	8a 10 20 64 	mov  0x64, %g5
4000ce5c:	86 01 40 01 	add  %g5, %g1, %g3
4000ce60:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000ce64:	05 01 00 06 	sethi  %hi(0x4001800), %g2
4000ce68:	84 10 a2 92 	or  %g2, 0x292, %g2	! 4001a92 <__DYNAMIC+0x4001a92>
4000ce6c:	8a 10 20 68 	mov  0x68, %g5
4000ce70:	86 01 40 01 	add  %g5, %g1, %g3
4000ce74:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000ce78:	05 01 00 06 	sethi  %hi(0x4001800), %g2
4000ce7c:	84 10 a3 8e 	or  %g2, 0x38e, %g2	! 4001b8e <__DYNAMIC+0x4001b8e>
4000ce80:	8a 10 20 6c 	mov  0x6c, %g5
4000ce84:	86 01 40 01 	add  %g5, %g1, %g3
4000ce88:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000ce8c:	05 01 00 07 	sethi  %hi(0x4001c00), %g2
4000ce90:	84 10 a0 8e 	or  %g2, 0x8e, %g2	! 4001c8e <__DYNAMIC+0x4001c8e>
4000ce94:	8a 10 20 70 	mov  0x70, %g5
4000ce98:	86 01 40 01 	add  %g5, %g1, %g3
4000ce9c:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000cea0:	05 01 00 07 	sethi  %hi(0x4001c00), %g2
4000cea4:	84 10 a1 92 	or  %g2, 0x192, %g2	! 4001d92 <__DYNAMIC+0x4001d92>
4000cea8:	8a 10 20 74 	mov  0x74, %g5
4000ceac:	86 01 40 01 	add  %g5, %g1, %g3
4000ceb0:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000ceb4:	05 01 00 07 	sethi  %hi(0x4001c00), %g2
4000ceb8:	84 10 a2 8e 	or  %g2, 0x28e, %g2	! 4001e8e <__DYNAMIC+0x4001e8e>
4000cebc:	8a 10 20 78 	mov  0x78, %g5
4000cec0:	86 01 40 01 	add  %g5, %g1, %g3
4000cec4:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000cec8:	05 01 00 07 	sethi  %hi(0x4001c00), %g2
4000cecc:	84 10 a3 8e 	or  %g2, 0x38e, %g2	! 4001f8e <__DYNAMIC+0x4001f8e>
4000ced0:	8a 10 20 7c 	mov  0x7c, %g5
4000ced4:	86 01 40 01 	add  %g5, %g1, %g3
4000ced8:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000cedc:	05 01 00 08 	sethi  %hi(0x4002000), %g2
4000cee0:	84 10 a0 92 	or  %g2, 0x92, %g2	! 4002092 <__DYNAMIC+0x4002092>
4000cee4:	8a 10 20 80 	mov  0x80, %g5
4000cee8:	86 01 40 01 	add  %g5, %g1, %g3
4000ceec:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000cef0:	88 10 23 00 	mov  0x300, %g4
4000cef4:	88 00 40 04 	add  %g1, %g4, %g4
4000cef8:	89 31 20 04 	srl  %g4, 4, %g4
4000cefc:	88 11 20 01 	or  %g4, 1, %g4
4000cf00:	8a 10 27 fc 	mov  0x7fc, %g5
4000cf04:	86 01 40 01 	add  %g5, %g1, %g3
4000cf08:	c8 20 c0 00 	st  %g4, [ %g3 ]
4000cf0c:	88 10 22 00 	mov  0x200, %g4
4000cf10:	88 00 40 04 	add  %g1, %g4, %g4
4000cf14:	89 31 20 04 	srl  %g4, 4, %g4
4000cf18:	88 11 20 01 	or  %g4, 1, %g4
4000cf1c:	8a 10 23 fc 	mov  0x3fc, %g5
4000cf20:	86 01 40 01 	add  %g5, %g1, %g3
4000cf24:	c8 20 c0 00 	st  %g4, [ %g3 ]
4000cf28:	05 03 ff fc 	sethi  %hi(0xffff000), %g2
4000cf2c:	84 10 a0 16 	or  %g2, 0x16, %g2	! ffff016 <__DYNAMIC+0xffff016>
4000cf30:	8a 10 22 c0 	mov  0x2c0, %g5
4000cf34:	86 01 40 01 	add  %g5, %g1, %g3
4000cf38:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000cf3c:	05 03 ff fc 	sethi  %hi(0xffff000), %g2
4000cf40:	84 10 a1 16 	or  %g2, 0x116, %g2	! ffff116 <__DYNAMIC+0xffff116>
4000cf44:	8a 10 22 c4 	mov  0x2c4, %g5
4000cf48:	86 01 40 01 	add  %g5, %g1, %g3
4000cf4c:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000cf50:	05 03 ff fc 	sethi  %hi(0xffff000), %g2
4000cf54:	84 10 a2 16 	or  %g2, 0x216, %g2	! ffff216 <__DYNAMIC+0xffff216>
4000cf58:	8a 10 22 c8 	mov  0x2c8, %g5
4000cf5c:	86 01 40 01 	add  %g5, %g1, %g3
4000cf60:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000cf64:	05 03 ff fc 	sethi  %hi(0xffff000), %g2
4000cf68:	84 10 a3 16 	or  %g2, 0x316, %g2	! ffff316 <__DYNAMIC+0xffff316>
4000cf6c:	8a 10 22 cc 	mov  0x2cc, %g5
4000cf70:	86 01 40 01 	add  %g5, %g1, %g3
4000cf74:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000cf78:	05 03 ff fd 	sethi  %hi(0xffff400), %g2
4000cf7c:	84 10 a0 16 	or  %g2, 0x16, %g2	! ffff416 <__DYNAMIC+0xffff416>
4000cf80:	8a 10 22 d0 	mov  0x2d0, %g5
4000cf84:	86 01 40 01 	add  %g5, %g1, %g3
4000cf88:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000cf8c:	05 03 ff fd 	sethi  %hi(0xffff400), %g2
4000cf90:	84 10 a1 16 	or  %g2, 0x116, %g2	! ffff516 <__DYNAMIC+0xffff516>
4000cf94:	8a 10 22 d4 	mov  0x2d4, %g5
4000cf98:	86 01 40 01 	add  %g5, %g1, %g3
4000cf9c:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000cfa0:	05 03 ff fd 	sethi  %hi(0xffff400), %g2
4000cfa4:	84 10 a2 16 	or  %g2, 0x216, %g2	! ffff616 <__DYNAMIC+0xffff616>
4000cfa8:	8a 10 22 d8 	mov  0x2d8, %g5
4000cfac:	86 01 40 01 	add  %g5, %g1, %g3
4000cfb0:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000cfb4:	05 03 ff fd 	sethi  %hi(0xffff400), %g2
4000cfb8:	84 10 a3 16 	or  %g2, 0x316, %g2	! ffff716 <__DYNAMIC+0xffff716>
4000cfbc:	8a 10 22 dc 	mov  0x2dc, %g5
4000cfc0:	86 01 40 01 	add  %g5, %g1, %g3
4000cfc4:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000cfc8:	05 03 ff fe 	sethi  %hi(0xffff800), %g2
4000cfcc:	84 10 a0 16 	or  %g2, 0x16, %g2	! ffff816 <__DYNAMIC+0xffff816>
4000cfd0:	8a 10 22 e0 	mov  0x2e0, %g5
4000cfd4:	86 01 40 01 	add  %g5, %g1, %g3
4000cfd8:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000cfdc:	05 03 ff fe 	sethi  %hi(0xffff800), %g2
4000cfe0:	84 10 a1 16 	or  %g2, 0x116, %g2	! ffff916 <__DYNAMIC+0xffff916>
4000cfe4:	8a 10 22 e4 	mov  0x2e4, %g5
4000cfe8:	86 01 40 01 	add  %g5, %g1, %g3
4000cfec:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000cff0:	05 03 ff fe 	sethi  %hi(0xffff800), %g2
4000cff4:	84 10 a2 16 	or  %g2, 0x216, %g2	! ffffa16 <__DYNAMIC+0xffffa16>
4000cff8:	8a 10 22 e8 	mov  0x2e8, %g5
4000cffc:	86 01 40 01 	add  %g5, %g1, %g3
4000d000:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000d004:	05 03 ff fe 	sethi  %hi(0xffff800), %g2
4000d008:	84 10 a3 16 	or  %g2, 0x316, %g2	! ffffb16 <__DYNAMIC+0xffffb16>
4000d00c:	8a 10 22 ec 	mov  0x2ec, %g5
4000d010:	86 01 40 01 	add  %g5, %g1, %g3
4000d014:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000d018:	05 03 ff ff 	sethi  %hi(0xffffc00), %g2
4000d01c:	84 10 a0 16 	or  %g2, 0x16, %g2	! ffffc16 <__DYNAMIC+0xffffc16>
4000d020:	8a 10 22 f0 	mov  0x2f0, %g5
4000d024:	86 01 40 01 	add  %g5, %g1, %g3
4000d028:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000d02c:	05 03 ff ff 	sethi  %hi(0xffffc00), %g2
4000d030:	84 10 a1 16 	or  %g2, 0x116, %g2	! ffffd16 <__DYNAMIC+0xffffd16>
4000d034:	8a 10 22 f4 	mov  0x2f4, %g5
4000d038:	86 01 40 01 	add  %g5, %g1, %g3
4000d03c:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000d040:	05 03 ff ff 	sethi  %hi(0xffffc00), %g2
4000d044:	84 10 a2 16 	or  %g2, 0x216, %g2	! ffffe16 <__DYNAMIC+0xffffe16>
4000d048:	8a 10 22 f8 	mov  0x2f8, %g5
4000d04c:	86 01 40 01 	add  %g5, %g1, %g3
4000d050:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000d054:	05 03 ff ff 	sethi  %hi(0xffffc00), %g2
4000d058:	84 10 a3 16 	or  %g2, 0x316, %g2	! fffff16 <__DYNAMIC+0xfffff16>
4000d05c:	8a 10 22 fc 	mov  0x2fc, %g5
4000d060:	86 01 40 01 	add  %g5, %g1, %g3
4000d064:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000d068:	81 c3 e0 08 	retl 
4000d06c:	01 00 00 00 	nop 

4000d070 <set_context_table_pointer>:
4000d070:	03 10 00 35 	sethi  %hi(0x4000d400), %g1
4000d074:	82 10 60 00 	mov  %g1, %g1	! 4000d400 <PAGE_TABLE_BASE>
4000d078:	8a 10 28 00 	mov  0x800, %g5
4000d07c:	84 01 40 01 	add  %g5, %g1, %g2
4000d080:	85 30 a0 04 	srl  %g2, 4, %g2
4000d084:	84 10 a0 01 	or  %g2, 1, %g2
4000d088:	86 10 21 00 	mov  0x100, %g3
4000d08c:	c4 a0 c0 80 	sta  %g2, [ %g3 ] #ASI_N
4000d090:	81 c3 e0 08 	retl 
4000d094:	01 00 00 00 	nop 
4000d098:	01 00 00 00 	nop 
4000d09c:	01 00 00 00 	nop 
4000d0a0:	01 00 00 00 	nop 
4000d0a4:	01 00 00 00 	nop 
4000d0a8:	01 00 00 00 	nop 
4000d0ac:	01 00 00 00 	nop 
4000d0b0:	01 00 00 00 	nop 
4000d0b4:	01 00 00 00 	nop 
4000d0b8:	01 00 00 00 	nop 
4000d0bc:	01 00 00 00 	nop 
4000d0c0:	01 00 00 00 	nop 
4000d0c4:	01 00 00 00 	nop 
4000d0c8:	01 00 00 00 	nop 
4000d0cc:	01 00 00 00 	nop 
4000d0d0:	01 00 00 00 	nop 
4000d0d4:	01 00 00 00 	nop 
4000d0d8:	01 00 00 00 	nop 
4000d0dc:	01 00 00 00 	nop 
4000d0e0:	01 00 00 00 	nop 
4000d0e4:	01 00 00 00 	nop 
4000d0e8:	01 00 00 00 	nop 
4000d0ec:	01 00 00 00 	nop 
4000d0f0:	01 00 00 00 	nop 
4000d0f4:	01 00 00 00 	nop 
4000d0f8:	01 00 00 00 	nop 
4000d0fc:	01 00 00 00 	nop 
4000d100:	01 00 00 00 	nop 
4000d104:	01 00 00 00 	nop 
4000d108:	01 00 00 00 	nop 
4000d10c:	01 00 00 00 	nop 
4000d110:	01 00 00 00 	nop 
4000d114:	01 00 00 00 	nop 
4000d118:	01 00 00 00 	nop 
4000d11c:	01 00 00 00 	nop 
4000d120:	01 00 00 00 	nop 
4000d124:	01 00 00 00 	nop 
4000d128:	01 00 00 00 	nop 
4000d12c:	01 00 00 00 	nop 
4000d130:	01 00 00 00 	nop 
4000d134:	01 00 00 00 	nop 
4000d138:	01 00 00 00 	nop 
4000d13c:	01 00 00 00 	nop 
4000d140:	01 00 00 00 	nop 
4000d144:	01 00 00 00 	nop 
4000d148:	01 00 00 00 	nop 
4000d14c:	01 00 00 00 	nop 
4000d150:	01 00 00 00 	nop 
4000d154:	01 00 00 00 	nop 
4000d158:	01 00 00 00 	nop 
4000d15c:	01 00 00 00 	nop 
4000d160:	01 00 00 00 	nop 
4000d164:	01 00 00 00 	nop 
4000d168:	01 00 00 00 	nop 
4000d16c:	01 00 00 00 	nop 
4000d170:	01 00 00 00 	nop 
4000d174:	01 00 00 00 	nop 
4000d178:	01 00 00 00 	nop 
4000d17c:	01 00 00 00 	nop 
4000d180:	01 00 00 00 	nop 
4000d184:	01 00 00 00 	nop 
4000d188:	01 00 00 00 	nop 
4000d18c:	01 00 00 00 	nop 
4000d190:	01 00 00 00 	nop 
4000d194:	01 00 00 00 	nop 
4000d198:	01 00 00 00 	nop 
4000d19c:	01 00 00 00 	nop 
4000d1a0:	01 00 00 00 	nop 
4000d1a4:	01 00 00 00 	nop 
4000d1a8:	01 00 00 00 	nop 
4000d1ac:	01 00 00 00 	nop 
4000d1b0:	01 00 00 00 	nop 
4000d1b4:	01 00 00 00 	nop 
4000d1b8:	01 00 00 00 	nop 
4000d1bc:	01 00 00 00 	nop 
4000d1c0:	01 00 00 00 	nop 
4000d1c4:	01 00 00 00 	nop 
4000d1c8:	01 00 00 00 	nop 
4000d1cc:	01 00 00 00 	nop 
4000d1d0:	01 00 00 00 	nop 
4000d1d4:	01 00 00 00 	nop 
4000d1d8:	01 00 00 00 	nop 
4000d1dc:	01 00 00 00 	nop 
4000d1e0:	01 00 00 00 	nop 
4000d1e4:	01 00 00 00 	nop 
4000d1e8:	01 00 00 00 	nop 
4000d1ec:	01 00 00 00 	nop 
4000d1f0:	01 00 00 00 	nop 
4000d1f4:	01 00 00 00 	nop 
4000d1f8:	01 00 00 00 	nop 
4000d1fc:	01 00 00 00 	nop 
4000d200:	01 00 00 00 	nop 
4000d204:	01 00 00 00 	nop 
4000d208:	01 00 00 00 	nop 
4000d20c:	01 00 00 00 	nop 
4000d210:	01 00 00 00 	nop 
4000d214:	01 00 00 00 	nop 
4000d218:	01 00 00 00 	nop 
4000d21c:	01 00 00 00 	nop 
4000d220:	01 00 00 00 	nop 
4000d224:	01 00 00 00 	nop 
4000d228:	01 00 00 00 	nop 
4000d22c:	01 00 00 00 	nop 
4000d230:	01 00 00 00 	nop 
4000d234:	01 00 00 00 	nop 
4000d238:	01 00 00 00 	nop 
4000d23c:	01 00 00 00 	nop 
4000d240:	01 00 00 00 	nop 
4000d244:	01 00 00 00 	nop 
4000d248:	01 00 00 00 	nop 
4000d24c:	01 00 00 00 	nop 
4000d250:	01 00 00 00 	nop 
4000d254:	01 00 00 00 	nop 
4000d258:	01 00 00 00 	nop 
4000d25c:	01 00 00 00 	nop 
4000d260:	01 00 00 00 	nop 
4000d264:	01 00 00 00 	nop 
4000d268:	01 00 00 00 	nop 
4000d26c:	01 00 00 00 	nop 
4000d270:	01 00 00 00 	nop 
4000d274:	01 00 00 00 	nop 
4000d278:	01 00 00 00 	nop 
4000d27c:	01 00 00 00 	nop 
4000d280:	01 00 00 00 	nop 
4000d284:	01 00 00 00 	nop 
4000d288:	01 00 00 00 	nop 
4000d28c:	01 00 00 00 	nop 
4000d290:	01 00 00 00 	nop 
4000d294:	01 00 00 00 	nop 
4000d298:	01 00 00 00 	nop 
4000d29c:	01 00 00 00 	nop 
4000d2a0:	01 00 00 00 	nop 
4000d2a4:	01 00 00 00 	nop 
4000d2a8:	01 00 00 00 	nop 
4000d2ac:	01 00 00 00 	nop 
4000d2b0:	01 00 00 00 	nop 
4000d2b4:	01 00 00 00 	nop 
4000d2b8:	01 00 00 00 	nop 
4000d2bc:	01 00 00 00 	nop 
4000d2c0:	01 00 00 00 	nop 
4000d2c4:	01 00 00 00 	nop 
4000d2c8:	01 00 00 00 	nop 
4000d2cc:	01 00 00 00 	nop 
4000d2d0:	01 00 00 00 	nop 
4000d2d4:	01 00 00 00 	nop 
4000d2d8:	01 00 00 00 	nop 
4000d2dc:	01 00 00 00 	nop 
4000d2e0:	01 00 00 00 	nop 
4000d2e4:	01 00 00 00 	nop 
4000d2e8:	01 00 00 00 	nop 
4000d2ec:	01 00 00 00 	nop 
4000d2f0:	01 00 00 00 	nop 
4000d2f4:	01 00 00 00 	nop 
4000d2f8:	01 00 00 00 	nop 
4000d2fc:	01 00 00 00 	nop 
4000d300:	01 00 00 00 	nop 
4000d304:	01 00 00 00 	nop 
4000d308:	01 00 00 00 	nop 
4000d30c:	01 00 00 00 	nop 
4000d310:	01 00 00 00 	nop 
4000d314:	01 00 00 00 	nop 
4000d318:	01 00 00 00 	nop 
4000d31c:	01 00 00 00 	nop 
4000d320:	01 00 00 00 	nop 
4000d324:	01 00 00 00 	nop 
4000d328:	01 00 00 00 	nop 
4000d32c:	01 00 00 00 	nop 
4000d330:	01 00 00 00 	nop 
4000d334:	01 00 00 00 	nop 
4000d338:	01 00 00 00 	nop 
4000d33c:	01 00 00 00 	nop 
4000d340:	01 00 00 00 	nop 
4000d344:	01 00 00 00 	nop 
4000d348:	01 00 00 00 	nop 
4000d34c:	01 00 00 00 	nop 
4000d350:	01 00 00 00 	nop 
4000d354:	01 00 00 00 	nop 
4000d358:	01 00 00 00 	nop 
4000d35c:	01 00 00 00 	nop 
4000d360:	01 00 00 00 	nop 
4000d364:	01 00 00 00 	nop 
4000d368:	01 00 00 00 	nop 
4000d36c:	01 00 00 00 	nop 
4000d370:	01 00 00 00 	nop 
4000d374:	01 00 00 00 	nop 
4000d378:	01 00 00 00 	nop 
4000d37c:	01 00 00 00 	nop 
4000d380:	01 00 00 00 	nop 
4000d384:	01 00 00 00 	nop 
4000d388:	01 00 00 00 	nop 
4000d38c:	01 00 00 00 	nop 
4000d390:	01 00 00 00 	nop 
4000d394:	01 00 00 00 	nop 
4000d398:	01 00 00 00 	nop 
4000d39c:	01 00 00 00 	nop 
4000d3a0:	01 00 00 00 	nop 
4000d3a4:	01 00 00 00 	nop 
4000d3a8:	01 00 00 00 	nop 
4000d3ac:	01 00 00 00 	nop 
4000d3b0:	01 00 00 00 	nop 
4000d3b4:	01 00 00 00 	nop 
4000d3b8:	01 00 00 00 	nop 
4000d3bc:	01 00 00 00 	nop 
4000d3c0:	01 00 00 00 	nop 
4000d3c4:	01 00 00 00 	nop 
4000d3c8:	01 00 00 00 	nop 
4000d3cc:	01 00 00 00 	nop 
4000d3d0:	01 00 00 00 	nop 
4000d3d4:	01 00 00 00 	nop 
4000d3d8:	01 00 00 00 	nop 
4000d3dc:	01 00 00 00 	nop 
4000d3e0:	01 00 00 00 	nop 
4000d3e4:	01 00 00 00 	nop 
4000d3e8:	01 00 00 00 	nop 
4000d3ec:	01 00 00 00 	nop 
4000d3f0:	01 00 00 00 	nop 
4000d3f4:	01 00 00 00 	nop 
4000d3f8:	01 00 00 00 	nop 
4000d3fc:	01 00 00 00 	nop 

4000d400 <PAGE_TABLE_BASE>:
	...

4000e000 <window_overflow_trap_handler>:
4000e000:	a7 50 00 00 	rd  %wim, %l3
4000e004:	a9 2c e0 07 	sll  %l3, 7, %l4
4000e008:	a7 34 e0 01 	srl  %l3, 1, %l3
4000e00c:	a6 14 c0 14 	or  %l3, %l4, %l3
4000e010:	a6 0c e0 ff 	and  %l3, 0xff, %l3
4000e014:	81 90 00 00 	mov  %g0, %wim
4000e018:	01 00 00 00 	nop 
4000e01c:	01 00 00 00 	nop 
4000e020:	01 00 00 00 	nop 
4000e024:	81 e0 00 00 	save 
4000e028:	e0 3b a0 00 	std  %l0, [ %sp ]
4000e02c:	e4 3b a0 08 	std  %l2, [ %sp + 8 ]
4000e030:	e8 3b a0 10 	std  %l4, [ %sp + 0x10 ]
4000e034:	ec 3b a0 18 	std  %l6, [ %sp + 0x18 ]
4000e038:	f0 3b a0 20 	std  %i0, [ %sp + 0x20 ]
4000e03c:	f4 3b a0 28 	std  %i2, [ %sp + 0x28 ]
4000e040:	f8 3b a0 30 	std  %i4, [ %sp + 0x30 ]
4000e044:	fc 3b a0 38 	std  %fp, [ %sp + 0x38 ]
4000e048:	81 e8 00 00 	restore 
4000e04c:	81 90 00 13 	mov  %l3, %wim
4000e050:	01 00 00 00 	nop 
4000e054:	01 00 00 00 	nop 
4000e058:	01 00 00 00 	nop 
4000e05c:	81 c4 40 00 	jmp  %l1
4000e060:	81 cc 80 00 	rett  %l2

4000e064 <window_underflow_trap_handler>:
4000e064:	a7 50 00 00 	rd  %wim, %l3
4000e068:	a9 34 e0 07 	srl  %l3, 7, %l4
4000e06c:	a7 2c e0 01 	sll  %l3, 1, %l3
4000e070:	a6 14 c0 14 	or  %l3, %l4, %l3
4000e074:	a6 0c e0 ff 	and  %l3, 0xff, %l3
4000e078:	81 90 00 00 	mov  %g0, %wim
4000e07c:	01 00 00 00 	nop 
4000e080:	01 00 00 00 	nop 
4000e084:	01 00 00 00 	nop 
4000e088:	81 e8 00 00 	restore 
4000e08c:	81 e8 00 00 	restore 
4000e090:	e0 1b a0 00 	ldd  [ %sp ], %l0
4000e094:	e4 1b a0 08 	ldd  [ %sp + 8 ], %l2
4000e098:	e8 1b a0 10 	ldd  [ %sp + 0x10 ], %l4
4000e09c:	ec 1b a0 18 	ldd  [ %sp + 0x18 ], %l6
4000e0a0:	f0 1b a0 20 	ldd  [ %sp + 0x20 ], %i0
4000e0a4:	f4 1b a0 28 	ldd  [ %sp + 0x28 ], %i2
4000e0a8:	f8 1b a0 30 	ldd  [ %sp + 0x30 ], %i4
4000e0ac:	fc 1b a0 38 	ldd  [ %sp + 0x38 ], %fp
4000e0b0:	81 e0 00 00 	save 
4000e0b4:	81 e0 00 00 	save 
4000e0b8:	81 90 00 13 	mov  %l3, %wim
4000e0bc:	01 00 00 00 	nop 
4000e0c0:	01 00 00 00 	nop 
4000e0c4:	01 00 00 00 	nop 
4000e0c8:	81 c4 40 00 	jmp  %l1
4000e0cc:	81 cc 80 00 	rett  %l2
4000e0d0:	00 00 00 00 	unimp  0
	...

4000f000 <trap_table_base>:
4000f000:	91 d0 20 00 	ta  0
4000f004:	01 00 00 00 	nop 
4000f008:	01 00 00 00 	nop 
4000f00c:	01 00 00 00 	nop 

4000f010 <HW_trap_0x01>:
4000f010:	91 d0 20 00 	ta  0
4000f014:	01 00 00 00 	nop 
4000f018:	01 00 00 00 	nop 
4000f01c:	01 00 00 00 	nop 

4000f020 <HW_trap_0x02>:
4000f020:	91 d0 20 00 	ta  0
4000f024:	01 00 00 00 	nop 
4000f028:	01 00 00 00 	nop 
4000f02c:	01 00 00 00 	nop 

4000f030 <HW_trap_0x03>:
4000f030:	91 d0 20 00 	ta  0
4000f034:	01 00 00 00 	nop 
4000f038:	01 00 00 00 	nop 
4000f03c:	01 00 00 00 	nop 

4000f040 <HW_trap_0x04>:
4000f040:	91 d0 20 00 	ta  0
4000f044:	01 00 00 00 	nop 
4000f048:	01 00 00 00 	nop 
4000f04c:	01 00 00 00 	nop 

4000f050 <HW_trap_0x05>:
4000f050:	10 bf fb ec 	b  4000e000 <window_overflow_trap_handler>
4000f054:	01 00 00 00 	nop 
4000f058:	01 00 00 00 	nop 
4000f05c:	01 00 00 00 	nop 

4000f060 <HW_trap_0x06>:
4000f060:	10 bf fc 01 	b  4000e064 <window_underflow_trap_handler>
4000f064:	01 00 00 00 	nop 
4000f068:	01 00 00 00 	nop 
4000f06c:	01 00 00 00 	nop 

4000f070 <HW_trap_0x07>:
4000f070:	91 d0 20 00 	ta  0
4000f074:	01 00 00 00 	nop 
4000f078:	01 00 00 00 	nop 
4000f07c:	01 00 00 00 	nop 

4000f080 <HW_trap_0x08>:
4000f080:	91 d0 20 00 	ta  0
4000f084:	01 00 00 00 	nop 
4000f088:	01 00 00 00 	nop 
4000f08c:	01 00 00 00 	nop 

4000f090 <HW_trap_0x09>:
4000f090:	91 d0 20 00 	ta  0
4000f094:	01 00 00 00 	nop 
4000f098:	01 00 00 00 	nop 
4000f09c:	01 00 00 00 	nop 

4000f0a0 <HW_trap_0x0a>:
4000f0a0:	91 d0 20 00 	ta  0
4000f0a4:	01 00 00 00 	nop 
4000f0a8:	01 00 00 00 	nop 
4000f0ac:	01 00 00 00 	nop 

4000f0b0 <HW_trap_0x0b>:
4000f0b0:	91 d0 20 00 	ta  0
4000f0b4:	01 00 00 00 	nop 
4000f0b8:	01 00 00 00 	nop 
4000f0bc:	01 00 00 00 	nop 

4000f0c0 <HW_trap_0x0c>:
4000f0c0:	91 d0 20 00 	ta  0
4000f0c4:	01 00 00 00 	nop 
4000f0c8:	01 00 00 00 	nop 
4000f0cc:	01 00 00 00 	nop 

4000f0d0 <HW_trap_0x0d>:
4000f0d0:	91 d0 20 00 	ta  0
4000f0d4:	01 00 00 00 	nop 
4000f0d8:	01 00 00 00 	nop 
4000f0dc:	01 00 00 00 	nop 

4000f0e0 <HW_trap_0x0e>:
4000f0e0:	91 d0 20 00 	ta  0
4000f0e4:	01 00 00 00 	nop 
4000f0e8:	01 00 00 00 	nop 
4000f0ec:	01 00 00 00 	nop 

4000f0f0 <HW_trap_0x0f>:
4000f0f0:	91 d0 20 00 	ta  0
4000f0f4:	01 00 00 00 	nop 
4000f0f8:	01 00 00 00 	nop 
4000f0fc:	01 00 00 00 	nop 

4000f100 <HW_trap_0x10>:
4000f100:	91 d0 20 00 	ta  0
4000f104:	01 00 00 00 	nop 
4000f108:	01 00 00 00 	nop 
4000f10c:	01 00 00 00 	nop 

4000f110 <HW_trap_0x11>:
4000f110:	a1 48 00 00 	rd  %psr, %l0
4000f114:	a7 58 00 00 	rd  %tbr, %l3
4000f118:	10 bf f4 c7 	b  4000c434 <generic_vectored_isr>
4000f11c:	01 00 00 00 	nop 

4000f120 <HW_trap_0x12>:
4000f120:	a1 48 00 00 	rd  %psr, %l0
4000f124:	a7 58 00 00 	rd  %tbr, %l3
4000f128:	10 bf f4 c3 	b  4000c434 <generic_vectored_isr>
4000f12c:	01 00 00 00 	nop 

4000f130 <HW_trap_0x13>:
4000f130:	a1 48 00 00 	rd  %psr, %l0
4000f134:	a7 58 00 00 	rd  %tbr, %l3
4000f138:	10 bf f4 bf 	b  4000c434 <generic_vectored_isr>
4000f13c:	01 00 00 00 	nop 

4000f140 <HW_trap_0x14>:
4000f140:	a1 48 00 00 	rd  %psr, %l0
4000f144:	a7 58 00 00 	rd  %tbr, %l3
4000f148:	10 bf f4 bb 	b  4000c434 <generic_vectored_isr>
4000f14c:	01 00 00 00 	nop 

4000f150 <HW_trap_0x15>:
4000f150:	a1 48 00 00 	rd  %psr, %l0
4000f154:	a7 58 00 00 	rd  %tbr, %l3
4000f158:	10 bf f4 b7 	b  4000c434 <generic_vectored_isr>
4000f15c:	01 00 00 00 	nop 

4000f160 <HW_trap_0x16>:
4000f160:	a1 48 00 00 	rd  %psr, %l0
4000f164:	a7 58 00 00 	rd  %tbr, %l3
4000f168:	10 bf f4 b3 	b  4000c434 <generic_vectored_isr>
4000f16c:	01 00 00 00 	nop 

4000f170 <HW_trap_0x17>:
4000f170:	a1 48 00 00 	rd  %psr, %l0
4000f174:	a7 58 00 00 	rd  %tbr, %l3
4000f178:	10 bf f4 af 	b  4000c434 <generic_vectored_isr>
4000f17c:	01 00 00 00 	nop 

4000f180 <HW_trap_0x18>:
4000f180:	a1 48 00 00 	rd  %psr, %l0
4000f184:	a7 58 00 00 	rd  %tbr, %l3
4000f188:	10 bf f4 ab 	b  4000c434 <generic_vectored_isr>
4000f18c:	01 00 00 00 	nop 

4000f190 <HW_trap_0x19>:
4000f190:	a1 48 00 00 	rd  %psr, %l0
4000f194:	a7 58 00 00 	rd  %tbr, %l3
4000f198:	10 bf f4 a7 	b  4000c434 <generic_vectored_isr>
4000f19c:	01 00 00 00 	nop 

4000f1a0 <HW_trap_0x1a>:
4000f1a0:	a1 48 00 00 	rd  %psr, %l0
4000f1a4:	a7 58 00 00 	rd  %tbr, %l3
4000f1a8:	10 bf f4 a3 	b  4000c434 <generic_vectored_isr>
4000f1ac:	01 00 00 00 	nop 

4000f1b0 <HW_trap_0x1b>:
4000f1b0:	a1 48 00 00 	rd  %psr, %l0
4000f1b4:	a7 58 00 00 	rd  %tbr, %l3
4000f1b8:	10 bf f4 9f 	b  4000c434 <generic_vectored_isr>
4000f1bc:	01 00 00 00 	nop 

4000f1c0 <HW_trap_0x1c>:
4000f1c0:	a1 48 00 00 	rd  %psr, %l0
4000f1c4:	a7 58 00 00 	rd  %tbr, %l3
4000f1c8:	10 bf f4 9b 	b  4000c434 <generic_vectored_isr>
4000f1cc:	01 00 00 00 	nop 

4000f1d0 <HW_trap_0x1d>:
4000f1d0:	a1 48 00 00 	rd  %psr, %l0
4000f1d4:	a7 58 00 00 	rd  %tbr, %l3
4000f1d8:	10 bf f4 97 	b  4000c434 <generic_vectored_isr>
4000f1dc:	01 00 00 00 	nop 

4000f1e0 <HW_trap_0x1e>:
4000f1e0:	a1 48 00 00 	rd  %psr, %l0
4000f1e4:	a7 58 00 00 	rd  %tbr, %l3
4000f1e8:	10 bf f4 93 	b  4000c434 <generic_vectored_isr>
4000f1ec:	01 00 00 00 	nop 

4000f1f0 <HW_trap_0x1f>:
4000f1f0:	a1 48 00 00 	rd  %psr, %l0
4000f1f4:	a7 58 00 00 	rd  %tbr, %l3
4000f1f8:	10 bf f4 8f 	b  4000c434 <generic_vectored_isr>
4000f1fc:	01 00 00 00 	nop 

4000f200 <HW_trap_0x20>:
4000f200:	91 d0 20 00 	ta  0
4000f204:	01 00 00 00 	nop 
4000f208:	01 00 00 00 	nop 
4000f20c:	01 00 00 00 	nop 

4000f210 <HW_trap_0x21>:
4000f210:	91 d0 20 00 	ta  0
4000f214:	01 00 00 00 	nop 
4000f218:	01 00 00 00 	nop 
4000f21c:	01 00 00 00 	nop 

4000f220 <HW_trap_0x22>:
4000f220:	91 d0 20 00 	ta  0
4000f224:	01 00 00 00 	nop 
4000f228:	01 00 00 00 	nop 
4000f22c:	01 00 00 00 	nop 

4000f230 <HW_trap_0x23>:
4000f230:	91 d0 20 00 	ta  0
4000f234:	01 00 00 00 	nop 
4000f238:	01 00 00 00 	nop 
4000f23c:	01 00 00 00 	nop 

4000f240 <HW_trap_0x24>:
4000f240:	91 d0 20 00 	ta  0
4000f244:	01 00 00 00 	nop 
4000f248:	01 00 00 00 	nop 
4000f24c:	01 00 00 00 	nop 

4000f250 <HW_trap_0x25>:
4000f250:	91 d0 20 00 	ta  0
4000f254:	01 00 00 00 	nop 
4000f258:	01 00 00 00 	nop 
4000f25c:	01 00 00 00 	nop 

4000f260 <HW_trap_0x26>:
4000f260:	91 d0 20 00 	ta  0
4000f264:	01 00 00 00 	nop 
4000f268:	01 00 00 00 	nop 
4000f26c:	01 00 00 00 	nop 

4000f270 <HW_trap_0x27>:
4000f270:	91 d0 20 00 	ta  0
4000f274:	01 00 00 00 	nop 
4000f278:	01 00 00 00 	nop 
4000f27c:	01 00 00 00 	nop 

4000f280 <HW_trap_0x28>:
4000f280:	91 d0 20 00 	ta  0
4000f284:	01 00 00 00 	nop 
4000f288:	01 00 00 00 	nop 
4000f28c:	01 00 00 00 	nop 

4000f290 <HW_trap_0x29>:
4000f290:	91 d0 20 00 	ta  0
4000f294:	01 00 00 00 	nop 
4000f298:	01 00 00 00 	nop 
4000f29c:	01 00 00 00 	nop 

4000f2a0 <HW_trap_0x2a>:
4000f2a0:	91 d0 20 00 	ta  0
4000f2a4:	01 00 00 00 	nop 
4000f2a8:	01 00 00 00 	nop 
4000f2ac:	01 00 00 00 	nop 

4000f2b0 <HW_trap_0x2b>:
4000f2b0:	91 d0 20 00 	ta  0
4000f2b4:	01 00 00 00 	nop 
4000f2b8:	01 00 00 00 	nop 
4000f2bc:	01 00 00 00 	nop 

4000f2c0 <HW_trap_0x2c>:
4000f2c0:	91 d0 20 00 	ta  0
4000f2c4:	01 00 00 00 	nop 
4000f2c8:	01 00 00 00 	nop 
4000f2cc:	01 00 00 00 	nop 

4000f2d0 <HW_trap_0x2d>:
4000f2d0:	91 d0 20 00 	ta  0
4000f2d4:	01 00 00 00 	nop 
4000f2d8:	01 00 00 00 	nop 
4000f2dc:	01 00 00 00 	nop 

4000f2e0 <HW_trap_0x2e>:
4000f2e0:	91 d0 20 00 	ta  0
4000f2e4:	01 00 00 00 	nop 
4000f2e8:	01 00 00 00 	nop 
4000f2ec:	01 00 00 00 	nop 

4000f2f0 <HW_trap_0x2f>:
4000f2f0:	91 d0 20 00 	ta  0
4000f2f4:	01 00 00 00 	nop 
4000f2f8:	01 00 00 00 	nop 
4000f2fc:	01 00 00 00 	nop 

4000f300 <HW_trap_0x30>:
4000f300:	91 d0 20 00 	ta  0
4000f304:	01 00 00 00 	nop 
4000f308:	01 00 00 00 	nop 
4000f30c:	01 00 00 00 	nop 

4000f310 <HW_trap_0x31>:
4000f310:	91 d0 20 00 	ta  0
4000f314:	01 00 00 00 	nop 
4000f318:	01 00 00 00 	nop 
4000f31c:	01 00 00 00 	nop 

4000f320 <HW_trap_0x32>:
4000f320:	91 d0 20 00 	ta  0
4000f324:	01 00 00 00 	nop 
4000f328:	01 00 00 00 	nop 
4000f32c:	01 00 00 00 	nop 

4000f330 <HW_trap_0x33>:
4000f330:	91 d0 20 00 	ta  0
4000f334:	01 00 00 00 	nop 
4000f338:	01 00 00 00 	nop 
4000f33c:	01 00 00 00 	nop 

4000f340 <HW_trap_0x34>:
4000f340:	91 d0 20 00 	ta  0
4000f344:	01 00 00 00 	nop 
4000f348:	01 00 00 00 	nop 
4000f34c:	01 00 00 00 	nop 

4000f350 <HW_trap_0x35>:
4000f350:	91 d0 20 00 	ta  0
4000f354:	01 00 00 00 	nop 
4000f358:	01 00 00 00 	nop 
4000f35c:	01 00 00 00 	nop 

4000f360 <HW_trap_0x36>:
4000f360:	91 d0 20 00 	ta  0
4000f364:	01 00 00 00 	nop 
4000f368:	01 00 00 00 	nop 
4000f36c:	01 00 00 00 	nop 

4000f370 <HW_trap_0x37>:
4000f370:	91 d0 20 00 	ta  0
4000f374:	01 00 00 00 	nop 
4000f378:	01 00 00 00 	nop 
4000f37c:	01 00 00 00 	nop 

4000f380 <HW_trap_0x38>:
4000f380:	91 d0 20 00 	ta  0
4000f384:	01 00 00 00 	nop 
4000f388:	01 00 00 00 	nop 
4000f38c:	01 00 00 00 	nop 

4000f390 <HW_trap_0x39>:
4000f390:	91 d0 20 00 	ta  0
4000f394:	01 00 00 00 	nop 
4000f398:	01 00 00 00 	nop 
4000f39c:	01 00 00 00 	nop 

4000f3a0 <HW_trap_0x3a>:
4000f3a0:	91 d0 20 00 	ta  0
4000f3a4:	01 00 00 00 	nop 
4000f3a8:	01 00 00 00 	nop 
4000f3ac:	01 00 00 00 	nop 

4000f3b0 <HW_trap_0x3b>:
4000f3b0:	91 d0 20 00 	ta  0
4000f3b4:	01 00 00 00 	nop 
4000f3b8:	01 00 00 00 	nop 
4000f3bc:	01 00 00 00 	nop 

4000f3c0 <HW_trap_0x3c>:
4000f3c0:	91 d0 20 00 	ta  0
4000f3c4:	01 00 00 00 	nop 
4000f3c8:	01 00 00 00 	nop 
4000f3cc:	01 00 00 00 	nop 

4000f3d0 <HW_trap_0x3d>:
4000f3d0:	91 d0 20 00 	ta  0
4000f3d4:	01 00 00 00 	nop 
4000f3d8:	01 00 00 00 	nop 
4000f3dc:	01 00 00 00 	nop 

4000f3e0 <HW_trap_0x3e>:
4000f3e0:	91 d0 20 00 	ta  0
4000f3e4:	01 00 00 00 	nop 
4000f3e8:	01 00 00 00 	nop 
4000f3ec:	01 00 00 00 	nop 

4000f3f0 <HW_trap_0x3f>:
4000f3f0:	91 d0 20 00 	ta  0
4000f3f4:	01 00 00 00 	nop 
4000f3f8:	01 00 00 00 	nop 
4000f3fc:	01 00 00 00 	nop 

4000f400 <HW_trap_0x40>:
4000f400:	91 d0 20 00 	ta  0
4000f404:	01 00 00 00 	nop 
4000f408:	01 00 00 00 	nop 
4000f40c:	01 00 00 00 	nop 

4000f410 <HW_trap_0x41>:
4000f410:	91 d0 20 00 	ta  0
4000f414:	01 00 00 00 	nop 
4000f418:	01 00 00 00 	nop 
4000f41c:	01 00 00 00 	nop 

4000f420 <HW_trap_0x42>:
4000f420:	91 d0 20 00 	ta  0
4000f424:	01 00 00 00 	nop 
4000f428:	01 00 00 00 	nop 
4000f42c:	01 00 00 00 	nop 

4000f430 <HW_trap_0x43>:
4000f430:	91 d0 20 00 	ta  0
4000f434:	01 00 00 00 	nop 
4000f438:	01 00 00 00 	nop 
4000f43c:	01 00 00 00 	nop 

4000f440 <HW_trap_0x44>:
4000f440:	91 d0 20 00 	ta  0
4000f444:	01 00 00 00 	nop 
4000f448:	01 00 00 00 	nop 
4000f44c:	01 00 00 00 	nop 

4000f450 <HW_trap_0x45>:
4000f450:	91 d0 20 00 	ta  0
4000f454:	01 00 00 00 	nop 
4000f458:	01 00 00 00 	nop 
4000f45c:	01 00 00 00 	nop 

4000f460 <HW_trap_0x46>:
4000f460:	91 d0 20 00 	ta  0
4000f464:	01 00 00 00 	nop 
4000f468:	01 00 00 00 	nop 
4000f46c:	01 00 00 00 	nop 

4000f470 <HW_trap_0x47>:
4000f470:	91 d0 20 00 	ta  0
4000f474:	01 00 00 00 	nop 
4000f478:	01 00 00 00 	nop 
4000f47c:	01 00 00 00 	nop 

4000f480 <HW_trap_0x48>:
4000f480:	91 d0 20 00 	ta  0
4000f484:	01 00 00 00 	nop 
4000f488:	01 00 00 00 	nop 
4000f48c:	01 00 00 00 	nop 

4000f490 <HW_trap_0x49>:
4000f490:	91 d0 20 00 	ta  0
4000f494:	01 00 00 00 	nop 
4000f498:	01 00 00 00 	nop 
4000f49c:	01 00 00 00 	nop 

4000f4a0 <HW_trap_0x4a>:
4000f4a0:	91 d0 20 00 	ta  0
4000f4a4:	01 00 00 00 	nop 
4000f4a8:	01 00 00 00 	nop 
4000f4ac:	01 00 00 00 	nop 

4000f4b0 <HW_trap_0x4b>:
4000f4b0:	91 d0 20 00 	ta  0
4000f4b4:	01 00 00 00 	nop 
4000f4b8:	01 00 00 00 	nop 
4000f4bc:	01 00 00 00 	nop 

4000f4c0 <HW_trap_0x4c>:
4000f4c0:	91 d0 20 00 	ta  0
4000f4c4:	01 00 00 00 	nop 
4000f4c8:	01 00 00 00 	nop 
4000f4cc:	01 00 00 00 	nop 

4000f4d0 <HW_trap_0x4d>:
4000f4d0:	91 d0 20 00 	ta  0
4000f4d4:	01 00 00 00 	nop 
4000f4d8:	01 00 00 00 	nop 
4000f4dc:	01 00 00 00 	nop 

4000f4e0 <HW_trap_0x4e>:
4000f4e0:	91 d0 20 00 	ta  0
4000f4e4:	01 00 00 00 	nop 
4000f4e8:	01 00 00 00 	nop 
4000f4ec:	01 00 00 00 	nop 

4000f4f0 <HW_trap_0x4f>:
4000f4f0:	91 d0 20 00 	ta  0
4000f4f4:	01 00 00 00 	nop 
4000f4f8:	01 00 00 00 	nop 
4000f4fc:	01 00 00 00 	nop 

4000f500 <HW_trap_0x50>:
4000f500:	91 d0 20 00 	ta  0
4000f504:	01 00 00 00 	nop 
4000f508:	01 00 00 00 	nop 
4000f50c:	01 00 00 00 	nop 

4000f510 <HW_trap_0x51>:
4000f510:	91 d0 20 00 	ta  0
4000f514:	01 00 00 00 	nop 
4000f518:	01 00 00 00 	nop 
4000f51c:	01 00 00 00 	nop 

4000f520 <HW_trap_0x52>:
4000f520:	91 d0 20 00 	ta  0
4000f524:	01 00 00 00 	nop 
4000f528:	01 00 00 00 	nop 
4000f52c:	01 00 00 00 	nop 

4000f530 <HW_trap_0x53>:
4000f530:	91 d0 20 00 	ta  0
4000f534:	01 00 00 00 	nop 
4000f538:	01 00 00 00 	nop 
4000f53c:	01 00 00 00 	nop 

4000f540 <HW_trap_0x54>:
4000f540:	91 d0 20 00 	ta  0
4000f544:	01 00 00 00 	nop 
4000f548:	01 00 00 00 	nop 
4000f54c:	01 00 00 00 	nop 

4000f550 <HW_trap_0x55>:
4000f550:	91 d0 20 00 	ta  0
4000f554:	01 00 00 00 	nop 
4000f558:	01 00 00 00 	nop 
4000f55c:	01 00 00 00 	nop 

4000f560 <HW_trap_0x56>:
4000f560:	91 d0 20 00 	ta  0
4000f564:	01 00 00 00 	nop 
4000f568:	01 00 00 00 	nop 
4000f56c:	01 00 00 00 	nop 

4000f570 <HW_trap_0x57>:
4000f570:	91 d0 20 00 	ta  0
4000f574:	01 00 00 00 	nop 
4000f578:	01 00 00 00 	nop 
4000f57c:	01 00 00 00 	nop 

4000f580 <HW_trap_0x58>:
4000f580:	91 d0 20 00 	ta  0
4000f584:	01 00 00 00 	nop 
4000f588:	01 00 00 00 	nop 
4000f58c:	01 00 00 00 	nop 

4000f590 <HW_trap_0x59>:
4000f590:	91 d0 20 00 	ta  0
4000f594:	01 00 00 00 	nop 
4000f598:	01 00 00 00 	nop 
4000f59c:	01 00 00 00 	nop 

4000f5a0 <HW_trap_0x5a>:
4000f5a0:	91 d0 20 00 	ta  0
4000f5a4:	01 00 00 00 	nop 
4000f5a8:	01 00 00 00 	nop 
4000f5ac:	01 00 00 00 	nop 

4000f5b0 <HW_trap_0x5b>:
4000f5b0:	91 d0 20 00 	ta  0
4000f5b4:	01 00 00 00 	nop 
4000f5b8:	01 00 00 00 	nop 
4000f5bc:	01 00 00 00 	nop 

4000f5c0 <HW_trap_0x5c>:
4000f5c0:	91 d0 20 00 	ta  0
4000f5c4:	01 00 00 00 	nop 
4000f5c8:	01 00 00 00 	nop 
4000f5cc:	01 00 00 00 	nop 

4000f5d0 <HW_trap_0x5d>:
4000f5d0:	91 d0 20 00 	ta  0
4000f5d4:	01 00 00 00 	nop 
4000f5d8:	01 00 00 00 	nop 
4000f5dc:	01 00 00 00 	nop 

4000f5e0 <HW_trap_0x5e>:
4000f5e0:	91 d0 20 00 	ta  0
4000f5e4:	01 00 00 00 	nop 
4000f5e8:	01 00 00 00 	nop 
4000f5ec:	01 00 00 00 	nop 

4000f5f0 <HW_trap_0x5f>:
4000f5f0:	91 d0 20 00 	ta  0
4000f5f4:	01 00 00 00 	nop 
4000f5f8:	01 00 00 00 	nop 
4000f5fc:	01 00 00 00 	nop 

4000f600 <HW_trap_0x60>:
4000f600:	91 d0 20 00 	ta  0
4000f604:	01 00 00 00 	nop 
4000f608:	01 00 00 00 	nop 
4000f60c:	01 00 00 00 	nop 

4000f610 <HW_trap_0x61>:
4000f610:	91 d0 20 00 	ta  0
4000f614:	01 00 00 00 	nop 
4000f618:	01 00 00 00 	nop 
4000f61c:	01 00 00 00 	nop 

4000f620 <HW_trap_0x62>:
4000f620:	91 d0 20 00 	ta  0
4000f624:	01 00 00 00 	nop 
4000f628:	01 00 00 00 	nop 
4000f62c:	01 00 00 00 	nop 

4000f630 <HW_trap_0x63>:
4000f630:	91 d0 20 00 	ta  0
4000f634:	01 00 00 00 	nop 
4000f638:	01 00 00 00 	nop 
4000f63c:	01 00 00 00 	nop 

4000f640 <HW_trap_0x64>:
4000f640:	91 d0 20 00 	ta  0
4000f644:	01 00 00 00 	nop 
4000f648:	01 00 00 00 	nop 
4000f64c:	01 00 00 00 	nop 

4000f650 <HW_trap_0x65>:
4000f650:	91 d0 20 00 	ta  0
4000f654:	01 00 00 00 	nop 
4000f658:	01 00 00 00 	nop 
4000f65c:	01 00 00 00 	nop 

4000f660 <HW_trap_0x66>:
4000f660:	91 d0 20 00 	ta  0
4000f664:	01 00 00 00 	nop 
4000f668:	01 00 00 00 	nop 
4000f66c:	01 00 00 00 	nop 

4000f670 <HW_trap_0x67>:
4000f670:	91 d0 20 00 	ta  0
4000f674:	01 00 00 00 	nop 
4000f678:	01 00 00 00 	nop 
4000f67c:	01 00 00 00 	nop 

4000f680 <HW_trap_0x68>:
4000f680:	91 d0 20 00 	ta  0
4000f684:	01 00 00 00 	nop 
4000f688:	01 00 00 00 	nop 
4000f68c:	01 00 00 00 	nop 

4000f690 <HW_trap_0x69>:
4000f690:	91 d0 20 00 	ta  0
4000f694:	01 00 00 00 	nop 
4000f698:	01 00 00 00 	nop 
4000f69c:	01 00 00 00 	nop 

4000f6a0 <HW_trap_0x6a>:
4000f6a0:	91 d0 20 00 	ta  0
4000f6a4:	01 00 00 00 	nop 
4000f6a8:	01 00 00 00 	nop 
4000f6ac:	01 00 00 00 	nop 

4000f6b0 <HW_trap_0x6b>:
4000f6b0:	91 d0 20 00 	ta  0
4000f6b4:	01 00 00 00 	nop 
4000f6b8:	01 00 00 00 	nop 
4000f6bc:	01 00 00 00 	nop 

4000f6c0 <HW_trap_0x6c>:
4000f6c0:	91 d0 20 00 	ta  0
4000f6c4:	01 00 00 00 	nop 
4000f6c8:	01 00 00 00 	nop 
4000f6cc:	01 00 00 00 	nop 

4000f6d0 <HW_trap_0x6d>:
4000f6d0:	91 d0 20 00 	ta  0
4000f6d4:	01 00 00 00 	nop 
4000f6d8:	01 00 00 00 	nop 
4000f6dc:	01 00 00 00 	nop 

4000f6e0 <HW_trap_0x6e>:
4000f6e0:	91 d0 20 00 	ta  0
4000f6e4:	01 00 00 00 	nop 
4000f6e8:	01 00 00 00 	nop 
4000f6ec:	01 00 00 00 	nop 

4000f6f0 <HW_trap_0x6f>:
4000f6f0:	91 d0 20 00 	ta  0
4000f6f4:	01 00 00 00 	nop 
4000f6f8:	01 00 00 00 	nop 
4000f6fc:	01 00 00 00 	nop 

4000f700 <HW_trap_0x70>:
4000f700:	91 d0 20 00 	ta  0
4000f704:	01 00 00 00 	nop 
4000f708:	01 00 00 00 	nop 
4000f70c:	01 00 00 00 	nop 

4000f710 <HW_trap_0x71>:
4000f710:	91 d0 20 00 	ta  0
4000f714:	01 00 00 00 	nop 
4000f718:	01 00 00 00 	nop 
4000f71c:	01 00 00 00 	nop 

4000f720 <HW_trap_0x72>:
4000f720:	91 d0 20 00 	ta  0
4000f724:	01 00 00 00 	nop 
4000f728:	01 00 00 00 	nop 
4000f72c:	01 00 00 00 	nop 

4000f730 <HW_trap_0x73>:
4000f730:	91 d0 20 00 	ta  0
4000f734:	01 00 00 00 	nop 
4000f738:	01 00 00 00 	nop 
4000f73c:	01 00 00 00 	nop 

4000f740 <HW_trap_0x74>:
4000f740:	91 d0 20 00 	ta  0
4000f744:	01 00 00 00 	nop 
4000f748:	01 00 00 00 	nop 
4000f74c:	01 00 00 00 	nop 

4000f750 <HW_trap_0x75>:
4000f750:	91 d0 20 00 	ta  0
4000f754:	01 00 00 00 	nop 
4000f758:	01 00 00 00 	nop 
4000f75c:	01 00 00 00 	nop 

4000f760 <HW_trap_0x76>:
4000f760:	91 d0 20 00 	ta  0
4000f764:	01 00 00 00 	nop 
4000f768:	01 00 00 00 	nop 
4000f76c:	01 00 00 00 	nop 

4000f770 <HW_trap_0x77>:
4000f770:	91 d0 20 00 	ta  0
4000f774:	01 00 00 00 	nop 
4000f778:	01 00 00 00 	nop 
4000f77c:	01 00 00 00 	nop 

4000f780 <HW_trap_0x78>:
4000f780:	91 d0 20 00 	ta  0
4000f784:	01 00 00 00 	nop 
4000f788:	01 00 00 00 	nop 
4000f78c:	01 00 00 00 	nop 

4000f790 <HW_trap_0x79>:
4000f790:	91 d0 20 00 	ta  0
4000f794:	01 00 00 00 	nop 
4000f798:	01 00 00 00 	nop 
4000f79c:	01 00 00 00 	nop 

4000f7a0 <HW_trap_0x7a>:
4000f7a0:	91 d0 20 00 	ta  0
4000f7a4:	01 00 00 00 	nop 
4000f7a8:	01 00 00 00 	nop 
4000f7ac:	01 00 00 00 	nop 

4000f7b0 <HW_trap_0x7b>:
4000f7b0:	91 d0 20 00 	ta  0
4000f7b4:	01 00 00 00 	nop 
4000f7b8:	01 00 00 00 	nop 
4000f7bc:	01 00 00 00 	nop 

4000f7c0 <HW_trap_0x7c>:
4000f7c0:	91 d0 20 00 	ta  0
4000f7c4:	01 00 00 00 	nop 
4000f7c8:	01 00 00 00 	nop 
4000f7cc:	01 00 00 00 	nop 

4000f7d0 <HW_trap_0x7d>:
4000f7d0:	91 d0 20 00 	ta  0
4000f7d4:	01 00 00 00 	nop 
4000f7d8:	01 00 00 00 	nop 
4000f7dc:	01 00 00 00 	nop 

4000f7e0 <HW_trap_0x7e>:
4000f7e0:	91 d0 20 00 	ta  0
4000f7e4:	01 00 00 00 	nop 
4000f7e8:	01 00 00 00 	nop 
4000f7ec:	01 00 00 00 	nop 

4000f7f0 <HW_trap_0x7f>:
4000f7f0:	91 d0 20 00 	ta  0
4000f7f4:	01 00 00 00 	nop 
4000f7f8:	01 00 00 00 	nop 
4000f7fc:	01 00 00 00 	nop 

4000f800 <SW_trap_0x80>:
4000f800:	91 d0 20 00 	ta  0
4000f804:	01 00 00 00 	nop 
4000f808:	01 00 00 00 	nop 
4000f80c:	01 00 00 00 	nop 

4000f810 <SW_trap_0x81>:
4000f810:	a1 48 00 00 	rd  %psr, %l0
4000f814:	a7 58 00 00 	rd  %tbr, %l3
4000f818:	10 bf f3 43 	b  4000c524 <generic_vectored_sw_trap>
4000f81c:	01 00 00 00 	nop 

4000f820 <SW_trap_0x82>:
4000f820:	a1 48 00 00 	rd  %psr, %l0
4000f824:	a7 58 00 00 	rd  %tbr, %l3
4000f828:	10 bf f3 3f 	b  4000c524 <generic_vectored_sw_trap>
4000f82c:	01 00 00 00 	nop 

4000f830 <SW_trap_0x83>:
4000f830:	a1 48 00 00 	rd  %psr, %l0
4000f834:	a7 58 00 00 	rd  %tbr, %l3
4000f838:	10 bf f3 3b 	b  4000c524 <generic_vectored_sw_trap>
4000f83c:	01 00 00 00 	nop 

4000f840 <SW_trap_0x84>:
4000f840:	a1 48 00 00 	rd  %psr, %l0
4000f844:	a7 58 00 00 	rd  %tbr, %l3
4000f848:	10 bf f3 37 	b  4000c524 <generic_vectored_sw_trap>
4000f84c:	01 00 00 00 	nop 

4000f850 <SW_trap_0x85>:
4000f850:	a1 48 00 00 	rd  %psr, %l0
4000f854:	a7 58 00 00 	rd  %tbr, %l3
4000f858:	10 bf f3 33 	b  4000c524 <generic_vectored_sw_trap>
4000f85c:	01 00 00 00 	nop 

4000f860 <SW_trap_0x86>:
4000f860:	a1 48 00 00 	rd  %psr, %l0
4000f864:	a7 58 00 00 	rd  %tbr, %l3
4000f868:	10 bf f3 2f 	b  4000c524 <generic_vectored_sw_trap>
4000f86c:	01 00 00 00 	nop 

4000f870 <SW_trap_0x87>:
4000f870:	a1 48 00 00 	rd  %psr, %l0
4000f874:	a7 58 00 00 	rd  %tbr, %l3
4000f878:	10 bf f3 2b 	b  4000c524 <generic_vectored_sw_trap>
4000f87c:	01 00 00 00 	nop 

4000f880 <SW_trap_0x88>:
4000f880:	a1 48 00 00 	rd  %psr, %l0
4000f884:	a7 58 00 00 	rd  %tbr, %l3
4000f888:	10 bf f3 27 	b  4000c524 <generic_vectored_sw_trap>
4000f88c:	01 00 00 00 	nop 

4000f890 <SW_trap_0x89>:
4000f890:	a1 48 00 00 	rd  %psr, %l0
4000f894:	a7 58 00 00 	rd  %tbr, %l3
4000f898:	10 bf f3 23 	b  4000c524 <generic_vectored_sw_trap>
4000f89c:	01 00 00 00 	nop 

4000f8a0 <SW_trap_0x8a>:
4000f8a0:	a1 48 00 00 	rd  %psr, %l0
4000f8a4:	a7 58 00 00 	rd  %tbr, %l3
4000f8a8:	10 bf f3 1f 	b  4000c524 <generic_vectored_sw_trap>
4000f8ac:	01 00 00 00 	nop 

4000f8b0 <SW_trap_0x8b>:
4000f8b0:	a1 48 00 00 	rd  %psr, %l0
4000f8b4:	a7 58 00 00 	rd  %tbr, %l3
4000f8b8:	10 bf f3 1b 	b  4000c524 <generic_vectored_sw_trap>
4000f8bc:	01 00 00 00 	nop 

4000f8c0 <SW_trap_0x8c>:
4000f8c0:	a1 48 00 00 	rd  %psr, %l0
4000f8c4:	a7 58 00 00 	rd  %tbr, %l3
4000f8c8:	10 bf f3 17 	b  4000c524 <generic_vectored_sw_trap>
4000f8cc:	01 00 00 00 	nop 

4000f8d0 <SW_trap_0x8d>:
4000f8d0:	a1 48 00 00 	rd  %psr, %l0
4000f8d4:	a7 58 00 00 	rd  %tbr, %l3
4000f8d8:	10 bf f3 13 	b  4000c524 <generic_vectored_sw_trap>
4000f8dc:	01 00 00 00 	nop 

4000f8e0 <SW_trap_0x8e>:
4000f8e0:	a1 48 00 00 	rd  %psr, %l0
4000f8e4:	a7 58 00 00 	rd  %tbr, %l3
4000f8e8:	10 bf f3 0f 	b  4000c524 <generic_vectored_sw_trap>
4000f8ec:	01 00 00 00 	nop 

4000f8f0 <SW_trap_0x8f>:
4000f8f0:	a1 48 00 00 	rd  %psr, %l0
4000f8f4:	a7 58 00 00 	rd  %tbr, %l3
4000f8f8:	10 bf f3 0b 	b  4000c524 <generic_vectored_sw_trap>
4000f8fc:	01 00 00 00 	nop 

4000f900 <SW_trap_0x90>:
4000f900:	a1 48 00 00 	rd  %psr, %l0
4000f904:	a7 58 00 00 	rd  %tbr, %l3
4000f908:	10 bf f3 46 	b  4000c620 <generic_read_asr>
4000f90c:	01 00 00 00 	nop 

4000f910 <SW_trap_0x91>:
4000f910:	10 bf f4 14 	b  4000c960 <generic_sys_go_to_supervisor>
4000f914:	01 00 00 00 	nop 
4000f918:	01 00 00 00 	nop 
4000f91c:	01 00 00 00 	nop 

4000f920 <SW_trap_0x92>:
4000f920:	91 d0 20 00 	ta  0
4000f924:	01 00 00 00 	nop 
4000f928:	01 00 00 00 	nop 
4000f92c:	01 00 00 00 	nop 

4000f930 <SW_trap_0x93>:
4000f930:	91 d0 20 00 	ta  0
4000f934:	01 00 00 00 	nop 
4000f938:	01 00 00 00 	nop 
4000f93c:	01 00 00 00 	nop 

4000f940 <SW_trap_0x94>:
4000f940:	91 d0 20 00 	ta  0
4000f944:	01 00 00 00 	nop 
4000f948:	01 00 00 00 	nop 
4000f94c:	01 00 00 00 	nop 

4000f950 <SW_trap_0x95>:
4000f950:	91 d0 20 00 	ta  0
4000f954:	01 00 00 00 	nop 
4000f958:	01 00 00 00 	nop 
4000f95c:	01 00 00 00 	nop 

4000f960 <SW_trap_0x96>:
4000f960:	91 d0 20 00 	ta  0
4000f964:	01 00 00 00 	nop 
4000f968:	01 00 00 00 	nop 
4000f96c:	01 00 00 00 	nop 

4000f970 <SW_trap_0x97>:
4000f970:	91 d0 20 00 	ta  0
4000f974:	01 00 00 00 	nop 
4000f978:	01 00 00 00 	nop 
4000f97c:	01 00 00 00 	nop 

4000f980 <SW_trap_0x98>:
4000f980:	91 d0 20 00 	ta  0
4000f984:	01 00 00 00 	nop 
4000f988:	01 00 00 00 	nop 
4000f98c:	01 00 00 00 	nop 

4000f990 <SW_trap_0x99>:
4000f990:	91 d0 20 00 	ta  0
4000f994:	01 00 00 00 	nop 
4000f998:	01 00 00 00 	nop 
4000f99c:	01 00 00 00 	nop 

4000f9a0 <SW_trap_0x9a>:
4000f9a0:	91 d0 20 00 	ta  0
4000f9a4:	01 00 00 00 	nop 
4000f9a8:	01 00 00 00 	nop 
4000f9ac:	01 00 00 00 	nop 

4000f9b0 <SW_trap_0x9b>:
4000f9b0:	91 d0 20 00 	ta  0
4000f9b4:	01 00 00 00 	nop 
4000f9b8:	01 00 00 00 	nop 
4000f9bc:	01 00 00 00 	nop 

4000f9c0 <SW_trap_0x9c>:
4000f9c0:	91 d0 20 00 	ta  0
4000f9c4:	01 00 00 00 	nop 
4000f9c8:	01 00 00 00 	nop 
4000f9cc:	01 00 00 00 	nop 

4000f9d0 <SW_trap_0x9d>:
4000f9d0:	91 d0 20 00 	ta  0
4000f9d4:	01 00 00 00 	nop 
4000f9d8:	01 00 00 00 	nop 
4000f9dc:	01 00 00 00 	nop 

4000f9e0 <SW_trap_0x9e>:
4000f9e0:	91 d0 20 00 	ta  0
4000f9e4:	01 00 00 00 	nop 
4000f9e8:	01 00 00 00 	nop 
4000f9ec:	01 00 00 00 	nop 

4000f9f0 <SW_trap_0x9f>:
4000f9f0:	91 d0 20 00 	ta  0
4000f9f4:	01 00 00 00 	nop 
4000f9f8:	01 00 00 00 	nop 
4000f9fc:	01 00 00 00 	nop 

4000fa00 <SW_trap_0xa0>:
4000fa00:	91 d0 20 00 	ta  0
4000fa04:	01 00 00 00 	nop 
4000fa08:	01 00 00 00 	nop 
4000fa0c:	01 00 00 00 	nop 

4000fa10 <SW_trap_0xa1>:
4000fa10:	91 d0 20 00 	ta  0
4000fa14:	01 00 00 00 	nop 
4000fa18:	01 00 00 00 	nop 
4000fa1c:	01 00 00 00 	nop 

4000fa20 <SW_trap_0xa2>:
4000fa20:	91 d0 20 00 	ta  0
4000fa24:	01 00 00 00 	nop 
4000fa28:	01 00 00 00 	nop 
4000fa2c:	01 00 00 00 	nop 

4000fa30 <SW_trap_0xa3>:
4000fa30:	91 d0 20 00 	ta  0
4000fa34:	01 00 00 00 	nop 
4000fa38:	01 00 00 00 	nop 
4000fa3c:	01 00 00 00 	nop 

4000fa40 <SW_trap_0xa4>:
4000fa40:	91 d0 20 00 	ta  0
4000fa44:	01 00 00 00 	nop 
4000fa48:	01 00 00 00 	nop 
4000fa4c:	01 00 00 00 	nop 

4000fa50 <SW_trap_0xa5>:
4000fa50:	91 d0 20 00 	ta  0
4000fa54:	01 00 00 00 	nop 
4000fa58:	01 00 00 00 	nop 
4000fa5c:	01 00 00 00 	nop 

4000fa60 <SW_trap_0xa6>:
4000fa60:	91 d0 20 00 	ta  0
4000fa64:	01 00 00 00 	nop 
4000fa68:	01 00 00 00 	nop 
4000fa6c:	01 00 00 00 	nop 

4000fa70 <SW_trap_0xa7>:
4000fa70:	91 d0 20 00 	ta  0
4000fa74:	01 00 00 00 	nop 
4000fa78:	01 00 00 00 	nop 
4000fa7c:	01 00 00 00 	nop 

4000fa80 <SW_trap_0xa8>:
4000fa80:	91 d0 20 00 	ta  0
4000fa84:	01 00 00 00 	nop 
4000fa88:	01 00 00 00 	nop 
4000fa8c:	01 00 00 00 	nop 

4000fa90 <SW_trap_0xa9>:
4000fa90:	91 d0 20 00 	ta  0
4000fa94:	01 00 00 00 	nop 
4000fa98:	01 00 00 00 	nop 
4000fa9c:	01 00 00 00 	nop 

4000faa0 <SW_trap_0xaa>:
4000faa0:	91 d0 20 00 	ta  0
4000faa4:	01 00 00 00 	nop 
4000faa8:	01 00 00 00 	nop 
4000faac:	01 00 00 00 	nop 

4000fab0 <SW_trap_0xab>:
4000fab0:	91 d0 20 00 	ta  0
4000fab4:	01 00 00 00 	nop 
4000fab8:	01 00 00 00 	nop 
4000fabc:	01 00 00 00 	nop 

4000fac0 <SW_trap_0xac>:
4000fac0:	91 d0 20 00 	ta  0
4000fac4:	01 00 00 00 	nop 
4000fac8:	01 00 00 00 	nop 
4000facc:	01 00 00 00 	nop 

4000fad0 <SW_trap_0xad>:
4000fad0:	91 d0 20 00 	ta  0
4000fad4:	01 00 00 00 	nop 
4000fad8:	01 00 00 00 	nop 
4000fadc:	01 00 00 00 	nop 

4000fae0 <SW_trap_0xae>:
4000fae0:	91 d0 20 00 	ta  0
4000fae4:	01 00 00 00 	nop 
4000fae8:	01 00 00 00 	nop 
4000faec:	01 00 00 00 	nop 

4000faf0 <SW_trap_0xaf>:
4000faf0:	91 d0 20 00 	ta  0
4000faf4:	01 00 00 00 	nop 
4000faf8:	01 00 00 00 	nop 
4000fafc:	01 00 00 00 	nop 

4000fb00 <SW_trap_0xb0>:
4000fb00:	91 d0 20 00 	ta  0
4000fb04:	01 00 00 00 	nop 
4000fb08:	01 00 00 00 	nop 
4000fb0c:	01 00 00 00 	nop 

4000fb10 <SW_trap_0xb1>:
4000fb10:	91 d0 20 00 	ta  0
4000fb14:	01 00 00 00 	nop 
4000fb18:	01 00 00 00 	nop 
4000fb1c:	01 00 00 00 	nop 

4000fb20 <SW_trap_0xb2>:
4000fb20:	91 d0 20 00 	ta  0
4000fb24:	01 00 00 00 	nop 
4000fb28:	01 00 00 00 	nop 
4000fb2c:	01 00 00 00 	nop 

4000fb30 <SW_trap_0xb3>:
4000fb30:	91 d0 20 00 	ta  0
4000fb34:	01 00 00 00 	nop 
4000fb38:	01 00 00 00 	nop 
4000fb3c:	01 00 00 00 	nop 

4000fb40 <SW_trap_0xb4>:
4000fb40:	91 d0 20 00 	ta  0
4000fb44:	01 00 00 00 	nop 
4000fb48:	01 00 00 00 	nop 
4000fb4c:	01 00 00 00 	nop 

4000fb50 <SW_trap_0xb5>:
4000fb50:	91 d0 20 00 	ta  0
4000fb54:	01 00 00 00 	nop 
4000fb58:	01 00 00 00 	nop 
4000fb5c:	01 00 00 00 	nop 

4000fb60 <SW_trap_0xb6>:
4000fb60:	91 d0 20 00 	ta  0
4000fb64:	01 00 00 00 	nop 
4000fb68:	01 00 00 00 	nop 
4000fb6c:	01 00 00 00 	nop 

4000fb70 <SW_trap_0xb7>:
4000fb70:	91 d0 20 00 	ta  0
4000fb74:	01 00 00 00 	nop 
4000fb78:	01 00 00 00 	nop 
4000fb7c:	01 00 00 00 	nop 

4000fb80 <SW_trap_0xb8>:
4000fb80:	91 d0 20 00 	ta  0
4000fb84:	01 00 00 00 	nop 
4000fb88:	01 00 00 00 	nop 
4000fb8c:	01 00 00 00 	nop 

4000fb90 <SW_trap_0xb9>:
4000fb90:	91 d0 20 00 	ta  0
4000fb94:	01 00 00 00 	nop 
4000fb98:	01 00 00 00 	nop 
4000fb9c:	01 00 00 00 	nop 

4000fba0 <SW_trap_0xba>:
4000fba0:	91 d0 20 00 	ta  0
4000fba4:	01 00 00 00 	nop 
4000fba8:	01 00 00 00 	nop 
4000fbac:	01 00 00 00 	nop 

4000fbb0 <SW_trap_0xbb>:
4000fbb0:	91 d0 20 00 	ta  0
4000fbb4:	01 00 00 00 	nop 
4000fbb8:	01 00 00 00 	nop 
4000fbbc:	01 00 00 00 	nop 

4000fbc0 <SW_trap_0xbc>:
4000fbc0:	91 d0 20 00 	ta  0
4000fbc4:	01 00 00 00 	nop 
4000fbc8:	01 00 00 00 	nop 
4000fbcc:	01 00 00 00 	nop 

4000fbd0 <SW_trap_0xbd>:
4000fbd0:	91 d0 20 00 	ta  0
4000fbd4:	01 00 00 00 	nop 
4000fbd8:	01 00 00 00 	nop 
4000fbdc:	01 00 00 00 	nop 

4000fbe0 <SW_trap_0xbe>:
4000fbe0:	91 d0 20 00 	ta  0
4000fbe4:	01 00 00 00 	nop 
4000fbe8:	01 00 00 00 	nop 
4000fbec:	01 00 00 00 	nop 

4000fbf0 <SW_trap_0xbf>:
4000fbf0:	91 d0 20 00 	ta  0
4000fbf4:	01 00 00 00 	nop 
4000fbf8:	01 00 00 00 	nop 
4000fbfc:	01 00 00 00 	nop 

4000fc00 <SW_trap_0xc0>:
4000fc00:	91 d0 20 00 	ta  0
4000fc04:	01 00 00 00 	nop 
4000fc08:	01 00 00 00 	nop 
4000fc0c:	01 00 00 00 	nop 

4000fc10 <SW_trap_0xc1>:
4000fc10:	91 d0 20 00 	ta  0
4000fc14:	01 00 00 00 	nop 
4000fc18:	01 00 00 00 	nop 
4000fc1c:	01 00 00 00 	nop 

4000fc20 <SW_trap_0xc2>:
4000fc20:	91 d0 20 00 	ta  0
4000fc24:	01 00 00 00 	nop 
4000fc28:	01 00 00 00 	nop 
4000fc2c:	01 00 00 00 	nop 

4000fc30 <SW_trap_0xc3>:
4000fc30:	91 d0 20 00 	ta  0
4000fc34:	01 00 00 00 	nop 
4000fc38:	01 00 00 00 	nop 
4000fc3c:	01 00 00 00 	nop 

4000fc40 <SW_trap_0xc4>:
4000fc40:	91 d0 20 00 	ta  0
4000fc44:	01 00 00 00 	nop 
4000fc48:	01 00 00 00 	nop 
4000fc4c:	01 00 00 00 	nop 

4000fc50 <SW_trap_0xc5>:
4000fc50:	91 d0 20 00 	ta  0
4000fc54:	01 00 00 00 	nop 
4000fc58:	01 00 00 00 	nop 
4000fc5c:	01 00 00 00 	nop 

4000fc60 <SW_trap_0xc6>:
4000fc60:	91 d0 20 00 	ta  0
4000fc64:	01 00 00 00 	nop 
4000fc68:	01 00 00 00 	nop 
4000fc6c:	01 00 00 00 	nop 

4000fc70 <SW_trap_0xc7>:
4000fc70:	91 d0 20 00 	ta  0
4000fc74:	01 00 00 00 	nop 
4000fc78:	01 00 00 00 	nop 
4000fc7c:	01 00 00 00 	nop 

4000fc80 <SW_trap_0xc8>:
4000fc80:	91 d0 20 00 	ta  0
4000fc84:	01 00 00 00 	nop 
4000fc88:	01 00 00 00 	nop 
4000fc8c:	01 00 00 00 	nop 

4000fc90 <SW_trap_0xc9>:
4000fc90:	91 d0 20 00 	ta  0
4000fc94:	01 00 00 00 	nop 
4000fc98:	01 00 00 00 	nop 
4000fc9c:	01 00 00 00 	nop 

4000fca0 <SW_trap_0xca>:
4000fca0:	91 d0 20 00 	ta  0
4000fca4:	01 00 00 00 	nop 
4000fca8:	01 00 00 00 	nop 
4000fcac:	01 00 00 00 	nop 

4000fcb0 <SW_trap_0xcb>:
4000fcb0:	91 d0 20 00 	ta  0
4000fcb4:	01 00 00 00 	nop 
4000fcb8:	01 00 00 00 	nop 
4000fcbc:	01 00 00 00 	nop 

4000fcc0 <SW_trap_0xcc>:
4000fcc0:	91 d0 20 00 	ta  0
4000fcc4:	01 00 00 00 	nop 
4000fcc8:	01 00 00 00 	nop 
4000fccc:	01 00 00 00 	nop 

4000fcd0 <SW_trap_0xcd>:
4000fcd0:	91 d0 20 00 	ta  0
4000fcd4:	01 00 00 00 	nop 
4000fcd8:	01 00 00 00 	nop 
4000fcdc:	01 00 00 00 	nop 

4000fce0 <SW_trap_0xce>:
4000fce0:	91 d0 20 00 	ta  0
4000fce4:	01 00 00 00 	nop 
4000fce8:	01 00 00 00 	nop 
4000fcec:	01 00 00 00 	nop 

4000fcf0 <SW_trap_0xcf>:
4000fcf0:	91 d0 20 00 	ta  0
4000fcf4:	01 00 00 00 	nop 
4000fcf8:	01 00 00 00 	nop 
4000fcfc:	01 00 00 00 	nop 

4000fd00 <SW_trap_0xd0>:
4000fd00:	91 d0 20 00 	ta  0
4000fd04:	01 00 00 00 	nop 
4000fd08:	01 00 00 00 	nop 
4000fd0c:	01 00 00 00 	nop 

4000fd10 <SW_trap_0xd1>:
4000fd10:	91 d0 20 00 	ta  0
4000fd14:	01 00 00 00 	nop 
4000fd18:	01 00 00 00 	nop 
4000fd1c:	01 00 00 00 	nop 

4000fd20 <SW_trap_0xd2>:
4000fd20:	91 d0 20 00 	ta  0
4000fd24:	01 00 00 00 	nop 
4000fd28:	01 00 00 00 	nop 
4000fd2c:	01 00 00 00 	nop 

4000fd30 <SW_trap_0xd3>:
4000fd30:	91 d0 20 00 	ta  0
4000fd34:	01 00 00 00 	nop 
4000fd38:	01 00 00 00 	nop 
4000fd3c:	01 00 00 00 	nop 

4000fd40 <SW_trap_0xd4>:
4000fd40:	91 d0 20 00 	ta  0
4000fd44:	01 00 00 00 	nop 
4000fd48:	01 00 00 00 	nop 
4000fd4c:	01 00 00 00 	nop 

4000fd50 <SW_trap_0xd5>:
4000fd50:	91 d0 20 00 	ta  0
4000fd54:	01 00 00 00 	nop 
4000fd58:	01 00 00 00 	nop 
4000fd5c:	01 00 00 00 	nop 

4000fd60 <SW_trap_0xd6>:
4000fd60:	91 d0 20 00 	ta  0
4000fd64:	01 00 00 00 	nop 
4000fd68:	01 00 00 00 	nop 
4000fd6c:	01 00 00 00 	nop 

4000fd70 <SW_trap_0xd7>:
4000fd70:	91 d0 20 00 	ta  0
4000fd74:	01 00 00 00 	nop 
4000fd78:	01 00 00 00 	nop 
4000fd7c:	01 00 00 00 	nop 

4000fd80 <SW_trap_0xd8>:
4000fd80:	91 d0 20 00 	ta  0
4000fd84:	01 00 00 00 	nop 
4000fd88:	01 00 00 00 	nop 
4000fd8c:	01 00 00 00 	nop 

4000fd90 <SW_trap_0xd9>:
4000fd90:	91 d0 20 00 	ta  0
4000fd94:	01 00 00 00 	nop 
4000fd98:	01 00 00 00 	nop 
4000fd9c:	01 00 00 00 	nop 

4000fda0 <SW_trap_0xda>:
4000fda0:	91 d0 20 00 	ta  0
4000fda4:	01 00 00 00 	nop 
4000fda8:	01 00 00 00 	nop 
4000fdac:	01 00 00 00 	nop 

4000fdb0 <SW_trap_0xdb>:
4000fdb0:	91 d0 20 00 	ta  0
4000fdb4:	01 00 00 00 	nop 
4000fdb8:	01 00 00 00 	nop 
4000fdbc:	01 00 00 00 	nop 

4000fdc0 <SW_trap_0xdc>:
4000fdc0:	91 d0 20 00 	ta  0
4000fdc4:	01 00 00 00 	nop 
4000fdc8:	01 00 00 00 	nop 
4000fdcc:	01 00 00 00 	nop 

4000fdd0 <SW_trap_0xdd>:
4000fdd0:	91 d0 20 00 	ta  0
4000fdd4:	01 00 00 00 	nop 
4000fdd8:	01 00 00 00 	nop 
4000fddc:	01 00 00 00 	nop 

4000fde0 <SW_trap_0xde>:
4000fde0:	91 d0 20 00 	ta  0
4000fde4:	01 00 00 00 	nop 
4000fde8:	01 00 00 00 	nop 
4000fdec:	01 00 00 00 	nop 

4000fdf0 <SW_trap_0xdf>:
4000fdf0:	91 d0 20 00 	ta  0
4000fdf4:	01 00 00 00 	nop 
4000fdf8:	01 00 00 00 	nop 
4000fdfc:	01 00 00 00 	nop 

4000fe00 <SW_trap_0xe0>:
4000fe00:	91 d0 20 00 	ta  0
4000fe04:	01 00 00 00 	nop 
4000fe08:	01 00 00 00 	nop 
4000fe0c:	01 00 00 00 	nop 

4000fe10 <SW_trap_0xe1>:
4000fe10:	91 d0 20 00 	ta  0
4000fe14:	01 00 00 00 	nop 
4000fe18:	01 00 00 00 	nop 
4000fe1c:	01 00 00 00 	nop 

4000fe20 <SW_trap_0xe2>:
4000fe20:	91 d0 20 00 	ta  0
4000fe24:	01 00 00 00 	nop 
4000fe28:	01 00 00 00 	nop 
4000fe2c:	01 00 00 00 	nop 

4000fe30 <SW_trap_0xe3>:
4000fe30:	91 d0 20 00 	ta  0
4000fe34:	01 00 00 00 	nop 
4000fe38:	01 00 00 00 	nop 
4000fe3c:	01 00 00 00 	nop 

4000fe40 <SW_trap_0xe4>:
4000fe40:	91 d0 20 00 	ta  0
4000fe44:	01 00 00 00 	nop 
4000fe48:	01 00 00 00 	nop 
4000fe4c:	01 00 00 00 	nop 

4000fe50 <SW_trap_0xe5>:
4000fe50:	91 d0 20 00 	ta  0
4000fe54:	01 00 00 00 	nop 
4000fe58:	01 00 00 00 	nop 
4000fe5c:	01 00 00 00 	nop 

4000fe60 <SW_trap_0xe6>:
4000fe60:	91 d0 20 00 	ta  0
4000fe64:	01 00 00 00 	nop 
4000fe68:	01 00 00 00 	nop 
4000fe6c:	01 00 00 00 	nop 

4000fe70 <SW_trap_0xe7>:
4000fe70:	91 d0 20 00 	ta  0
4000fe74:	01 00 00 00 	nop 
4000fe78:	01 00 00 00 	nop 
4000fe7c:	01 00 00 00 	nop 

4000fe80 <SW_trap_0xe8>:
4000fe80:	91 d0 20 00 	ta  0
4000fe84:	01 00 00 00 	nop 
4000fe88:	01 00 00 00 	nop 
4000fe8c:	01 00 00 00 	nop 

4000fe90 <SW_trap_0xe9>:
4000fe90:	91 d0 20 00 	ta  0
4000fe94:	01 00 00 00 	nop 
4000fe98:	01 00 00 00 	nop 
4000fe9c:	01 00 00 00 	nop 

4000fea0 <SW_trap_0xea>:
4000fea0:	91 d0 20 00 	ta  0
4000fea4:	01 00 00 00 	nop 
4000fea8:	01 00 00 00 	nop 
4000feac:	01 00 00 00 	nop 

4000feb0 <SW_trap_0xeb>:
4000feb0:	91 d0 20 00 	ta  0
4000feb4:	01 00 00 00 	nop 
4000feb8:	01 00 00 00 	nop 
4000febc:	01 00 00 00 	nop 

4000fec0 <SW_trap_0xec>:
4000fec0:	91 d0 20 00 	ta  0
4000fec4:	01 00 00 00 	nop 
4000fec8:	01 00 00 00 	nop 
4000fecc:	01 00 00 00 	nop 

4000fed0 <SW_trap_0xed>:
4000fed0:	91 d0 20 00 	ta  0
4000fed4:	01 00 00 00 	nop 
4000fed8:	01 00 00 00 	nop 
4000fedc:	01 00 00 00 	nop 

4000fee0 <SW_trap_0xee>:
4000fee0:	91 d0 20 00 	ta  0
4000fee4:	01 00 00 00 	nop 
4000fee8:	01 00 00 00 	nop 
4000feec:	01 00 00 00 	nop 

4000fef0 <SW_trap_0xef>:
4000fef0:	91 d0 20 00 	ta  0
4000fef4:	01 00 00 00 	nop 
4000fef8:	01 00 00 00 	nop 
4000fefc:	01 00 00 00 	nop 

4000ff00 <SW_trap_0xf0>:
4000ff00:	91 d0 20 00 	ta  0
4000ff04:	01 00 00 00 	nop 
4000ff08:	01 00 00 00 	nop 
4000ff0c:	01 00 00 00 	nop 

4000ff10 <SW_trap_0xf1>:
4000ff10:	91 d0 20 00 	ta  0
4000ff14:	01 00 00 00 	nop 
4000ff18:	01 00 00 00 	nop 
4000ff1c:	01 00 00 00 	nop 

4000ff20 <SW_trap_0xf2>:
4000ff20:	91 d0 20 00 	ta  0
4000ff24:	01 00 00 00 	nop 
4000ff28:	01 00 00 00 	nop 
4000ff2c:	01 00 00 00 	nop 

4000ff30 <SW_trap_0xf3>:
4000ff30:	91 d0 20 00 	ta  0
4000ff34:	01 00 00 00 	nop 
4000ff38:	01 00 00 00 	nop 
4000ff3c:	01 00 00 00 	nop 

4000ff40 <SW_trap_0xf4>:
4000ff40:	91 d0 20 00 	ta  0
4000ff44:	01 00 00 00 	nop 
4000ff48:	01 00 00 00 	nop 
4000ff4c:	01 00 00 00 	nop 

4000ff50 <SW_trap_0xf5>:
4000ff50:	91 d0 20 00 	ta  0
4000ff54:	01 00 00 00 	nop 
4000ff58:	01 00 00 00 	nop 
4000ff5c:	01 00 00 00 	nop 

4000ff60 <SW_trap_0xf6>:
4000ff60:	91 d0 20 00 	ta  0
4000ff64:	01 00 00 00 	nop 
4000ff68:	01 00 00 00 	nop 
4000ff6c:	01 00 00 00 	nop 

4000ff70 <SW_trap_0xf7>:
4000ff70:	91 d0 20 00 	ta  0
4000ff74:	01 00 00 00 	nop 
4000ff78:	01 00 00 00 	nop 
4000ff7c:	01 00 00 00 	nop 

4000ff80 <SW_trap_0xf8>:
4000ff80:	91 d0 20 00 	ta  0
4000ff84:	01 00 00 00 	nop 
4000ff88:	01 00 00 00 	nop 
4000ff8c:	01 00 00 00 	nop 

4000ff90 <SW_trap_0xf9>:
4000ff90:	91 d0 20 00 	ta  0
4000ff94:	01 00 00 00 	nop 
4000ff98:	01 00 00 00 	nop 
4000ff9c:	01 00 00 00 	nop 

4000ffa0 <SW_trap_0xfa>:
4000ffa0:	91 d0 20 00 	ta  0
4000ffa4:	01 00 00 00 	nop 
4000ffa8:	01 00 00 00 	nop 
4000ffac:	01 00 00 00 	nop 

4000ffb0 <SW_trap_0xfb>:
4000ffb0:	91 d0 20 00 	ta  0
4000ffb4:	01 00 00 00 	nop 
4000ffb8:	01 00 00 00 	nop 
4000ffbc:	01 00 00 00 	nop 

4000ffc0 <SW_trap_0xfc>:
4000ffc0:	91 d0 20 00 	ta  0
4000ffc4:	01 00 00 00 	nop 
4000ffc8:	01 00 00 00 	nop 
4000ffcc:	01 00 00 00 	nop 

4000ffd0 <SW_trap_0xfd>:
4000ffd0:	91 d0 20 00 	ta  0
4000ffd4:	01 00 00 00 	nop 
4000ffd8:	01 00 00 00 	nop 
4000ffdc:	01 00 00 00 	nop 

4000ffe0 <SW_trap_0xfe>:
4000ffe0:	91 d0 20 00 	ta  0
4000ffe4:	01 00 00 00 	nop 
4000ffe8:	01 00 00 00 	nop 
4000ffec:	01 00 00 00 	nop 
4000fff0:	01 00 00 00 	nop 
4000fff4:	01 00 00 00 	nop 
4000fff8:	01 00 00 00 	nop 
4000fffc:	01 00 00 00 	nop 

40010000 <__sparc_get_pc_thunk.l7>:
40010000:	81 c3 e0 08 	retl 
40010004:	ae 03 c0 17 	add  %o7, %l7, %l7
