{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687798824233 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687798824233 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 26 20:00:24 2023 " "Processing started: Mon Jun 26 20:00:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687798824233 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798824233 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798824233 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687798824436 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "ufm.qsys " "Elaborating Platform Designer system entity \"ufm.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798830501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.26.20:00:32 Progress: Loading ip/ufm.qsys " "2023.06.26.20:00:32 Progress: Loading ip/ufm.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798832826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.26.20:00:32 Progress: Reading input file " "2023.06.26.20:00:32 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798832979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.26.20:00:33 Progress: Adding onchip_flash_0 \[altera_onchip_flash 20.1\] " "2023.06.26.20:00:33 Progress: Adding onchip_flash_0 \[altera_onchip_flash 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798833015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.26.20:00:33 Progress: Parameterizing module onchip_flash_0 " "2023.06.26.20:00:33 Progress: Parameterizing module onchip_flash_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798833613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.26.20:00:33 Progress: Building connections " "2023.06.26.20:00:33 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798833616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.26.20:00:33 Progress: Parameterizing connections " "2023.06.26.20:00:33 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798833616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.26.20:00:33 Progress: Validating " "2023.06.26.20:00:33 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798833624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.26.20:00:33 Progress: Done reading input file " "2023.06.26.20:00:33 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798833722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ufm: Generating ufm \"ufm\" for QUARTUS_SYNTH " "Ufm: Generating ufm \"ufm\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798834493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_flash_0: Generating top-level entity altera_onchip_flash " "Onchip_flash_0: Generating top-level entity altera_onchip_flash" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798834623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_flash_0: \"ufm\" instantiated altera_onchip_flash \"onchip_flash_0\" " "Onchip_flash_0: \"ufm\" instantiated altera_onchip_flash \"onchip_flash_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798834626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ufm: Done \"ufm\" with 2 modules, 5 files " "Ufm: Done \"ufm\" with 2 modules, 5 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798834627 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "ufm.qsys " "Finished elaborating Platform Designer system entity \"ufm.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798835289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/Components/seg_periph.sv 3 3 " "Found 3 design units, including 3 entities, in source file RTL/Components/seg_periph.sv" { { "Info" "ISGN_ENTITY_NAME" "1 port " "Found entity 1: port" {  } { { "Inc/if.svh" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/Inc/if.svh" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798835299 ""} { "Info" "ISGN_ENTITY_NAME" "2 seg_periph " "Found entity 2: seg_periph" {  } { { "RTL/Components/seg_periph.sv" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Components/seg_periph.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798835299 ""} { "Info" "ISGN_ENTITY_NAME" "3 SEG7_LUT " "Found entity 3: SEG7_LUT" {  } { { "RTL/Components/seg_periph.sv" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Components/seg_periph.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798835299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798835299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/Meg_fun/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file RTL/Meg_fun/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "RTL/Meg_fun/ram.v" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Meg_fun/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798835302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798835302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/Meg_fun/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file RTL/Meg_fun/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "RTL/Meg_fun/pll.v" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Meg_fun/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798835305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798835305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "read READ data_ram.sv(4) " "Verilog HDL Declaration information at data_ram.sv(4): object \"read\" differs only in case from object \"READ\" in the same scope" {  } { { "RTL/Components/data_ram.sv" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Components/data_ram.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687798835306 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "write WRITE data_ram.sv(4) " "Verilog HDL Declaration information at data_ram.sv(4): object \"write\" differs only in case from object \"WRITE\" in the same scope" {  } { { "RTL/Components/data_ram.sv" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Components/data_ram.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687798835306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/Components/data_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/Components/data_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_ram " "Found entity 1: data_ram" {  } { { "RTL/Components/data_ram.sv" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Components/data_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798835306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798835306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/Components/bus.sv 3 3 " "Found 3 design units, including 3 entities, in source file RTL/Components/bus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "RTL/Components/bus.sv" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Components/bus.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798835307 ""} { "Info" "ISGN_ENTITY_NAME" "2 addr_decoder " "Found entity 2: addr_decoder" {  } { { "RTL/Components/bus.sv" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Components/bus.sv" 145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798835307 ""} { "Info" "ISGN_ENTITY_NAME" "3 data_mux " "Found entity 3: data_mux" {  } { { "RTL/Components/bus.sv" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Components/bus.sv" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798835307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798835307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/Components/masterPort.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/Components/masterPort.sv" { { "Info" "ISGN_ENTITY_NAME" "1 masterPort " "Found entity 1: masterPort" {  } { { "RTL/Components/masterPort.sv" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Components/masterPort.sv" 254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798835308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798835308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/CPU/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/CPU/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "RTL/CPU/cpu.sv" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798835308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798835308 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Branch BRANCH controller.sv(52) " "Verilog HDL Declaration information at controller.sv(52): object \"Branch\" differs only in case from object \"BRANCH\" in the same scope" {  } { { "RTL/CPU/controller.sv" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/controller.sv" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687798835309 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controller.sv(293) " "Verilog HDL warning at controller.sv(293): extended using \"x\" or \"z\"" {  } { { "RTL/CPU/controller.sv" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/controller.sv" 293 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1687798835309 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controller.sv(312) " "Verilog HDL warning at controller.sv(312): extended using \"x\" or \"z\"" {  } { { "RTL/CPU/controller.sv" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/controller.sv" 312 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1687798835309 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controller.sv(314) " "Verilog HDL warning at controller.sv(314): extended using \"x\" or \"z\"" {  } { { "RTL/CPU/controller.sv" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/controller.sv" 314 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1687798835309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/CPU/controller.sv 7 7 " "Found 7 design units, including 7 entities, in source file RTL/CPU/controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "RTL/CPU/controller.sv" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798835309 ""} { "Info" "ISGN_ENTITY_NAME" "2 mainFSM " "Found entity 2: mainFSM" {  } { { "RTL/CPU/controller.sv" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/controller.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798835309 ""} { "Info" "ISGN_ENTITY_NAME" "3 branchDecoder " "Found entity 3: branchDecoder" {  } { { "RTL/CPU/controller.sv" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/controller.sv" 188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798835309 ""} { "Info" "ISGN_ENTITY_NAME" "4 avalonMasterDecoder " "Found entity 4: avalonMasterDecoder" {  } { { "RTL/CPU/controller.sv" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/controller.sv" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798835309 ""} { "Info" "ISGN_ENTITY_NAME" "5 immExtDecoder " "Found entity 5: immExtDecoder" {  } { { "RTL/CPU/controller.sv" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/controller.sv" 235 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798835309 ""} { "Info" "ISGN_ENTITY_NAME" "6 dataExtDecoder " "Found entity 6: dataExtDecoder" {  } { { "RTL/CPU/controller.sv" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/controller.sv" 263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798835309 ""} { "Info" "ISGN_ENTITY_NAME" "7 aluDecoder " "Found entity 7: aluDecoder" {  } { { "RTL/CPU/controller.sv" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/controller.sv" 276 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798835309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798835309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/CPU/ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file RTL/CPU/ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "RTL/CPU/ALU.v" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798835310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798835310 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath.sv(115) " "Verilog HDL warning at datapath.sv(115): extended using \"x\" or \"z\"" {  } { { "RTL/CPU/datapath.sv" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/datapath.sv" 115 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1687798835311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/CPU/datapath.sv 10 10 " "Found 10 design units, including 10 entities, in source file RTL/CPU/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "RTL/CPU/datapath.sv" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798835311 ""} { "Info" "ISGN_ENTITY_NAME" "2 regfile " "Found entity 2: regfile" {  } { { "RTL/CPU/datapath.sv" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/datapath.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798835311 ""} { "Info" "ISGN_ENTITY_NAME" "3 dataExt " "Found entity 3: dataExt" {  } { { "RTL/CPU/datapath.sv" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/datapath.sv" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798835311 ""} { "Info" "ISGN_ENTITY_NAME" "4 immExt " "Found entity 4: immExt" {  } { { "RTL/CPU/datapath.sv" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/datapath.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798835311 ""} { "Info" "ISGN_ENTITY_NAME" "5 flop " "Found entity 5: flop" {  } { { "RTL/CPU/datapath.sv" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/datapath.sv" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798835311 ""} { "Info" "ISGN_ENTITY_NAME" "6 flope " "Found entity 6: flope" {  } { { "RTL/CPU/datapath.sv" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/datapath.sv" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798835311 ""} { "Info" "ISGN_ENTITY_NAME" "7 flopre " "Found entity 7: flopre" {  } { { "RTL/CPU/datapath.sv" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/datapath.sv" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798835311 ""} { "Info" "ISGN_ENTITY_NAME" "8 mux2 " "Found entity 8: mux2" {  } { { "RTL/CPU/datapath.sv" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/datapath.sv" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798835311 ""} { "Info" "ISGN_ENTITY_NAME" "9 mux3 " "Found entity 9: mux3" {  } { { "RTL/CPU/datapath.sv" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/datapath.sv" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798835311 ""} { "Info" "ISGN_ENTITY_NAME" "10 mux4 " "Found entity 10: mux4" {  } { { "RTL/CPU/datapath.sv" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/datapath.sv" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798835311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798835311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/riscv.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/riscv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv " "Found entity 1: riscv" {  } { { "RTL/riscv.sv" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/riscv.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798835312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798835312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ufm/submodules/altera_onchip_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ufm/submodules/altera_onchip_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash " "Found entity 1: altera_onchip_flash" {  } { { "db/ip/ufm/submodules/altera_onchip_flash.v" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798835313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798835313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_data_controller " "Found entity 1: altera_onchip_flash_avmm_data_controller" {  } { { "db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798835315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798835315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ufm/submodules/altera_onchip_flash_util.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/ufm/submodules/altera_onchip_flash_util.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_address_range_check " "Found entity 1: altera_onchip_flash_address_range_check" {  } { { "db/ip/ufm/submodules/altera_onchip_flash_util.v" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_util.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798835316 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_onchip_flash_address_write_protection_check " "Found entity 2: altera_onchip_flash_address_write_protection_check" {  } { { "db/ip/ufm/submodules/altera_onchip_flash_util.v" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_util.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798835316 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_onchip_flash_s_address_write_protection_check " "Found entity 3: altera_onchip_flash_s_address_write_protection_check" {  } { { "db/ip/ufm/submodules/altera_onchip_flash_util.v" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_util.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798835316 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_onchip_flash_a_address_write_protection_check " "Found entity 4: altera_onchip_flash_a_address_write_protection_check" {  } { { "db/ip/ufm/submodules/altera_onchip_flash_util.v" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_util.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798835316 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_onchip_flash_convert_address " "Found entity 5: altera_onchip_flash_convert_address" {  } { { "db/ip/ufm/submodules/altera_onchip_flash_util.v" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_util.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798835316 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_onchip_flash_convert_sector " "Found entity 6: altera_onchip_flash_convert_sector" {  } { { "db/ip/ufm/submodules/altera_onchip_flash_util.v" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_util.v" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798835316 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_onchip_flash_counter " "Found entity 7: altera_onchip_flash_counter" {  } { { "db/ip/ufm/submodules/altera_onchip_flash_util.v" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_util.v" 244 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798835316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798835316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ufm/submodules/rtl/altera_onchip_flash_block.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ufm/submodules/rtl/altera_onchip_flash_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_block " "Found entity 1: altera_onchip_flash_block" {  } { { "db/ip/ufm/submodules/rtl/altera_onchip_flash_block.v" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/rtl/altera_onchip_flash_block.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798835417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798835417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ufm/ufm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ufm/ufm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ufm " "Found entity 1: ufm" {  } { { "db/ip/ufm/ufm.v" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/ufm.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798835418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798835418 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "riscv " "Elaborating entity \"riscv\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687798835463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll " "Elaborating entity \"pll\" for hierarchy \"pll:pll\"" {  } { { "RTL/riscv.sv" "pll" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/riscv.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798835489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\"" {  } { { "RTL/Meg_fun/pll.v" "altpll_component" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Meg_fun/pll.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798835527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll\|altpll:altpll_component\"" {  } { { "RTL/Meg_fun/pll.v" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Meg_fun/pll.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798835536 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll\|altpll:altpll_component " "Instantiated megafunction \"pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 3 " "Parameter \"clk1_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798835537 ""}  } { { "RTL/Meg_fun/pll.v" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Meg_fun/pll.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687798835537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798835568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798835568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798835568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "port port:cpu_master " "Elaborating entity \"port\" for hierarchy \"port:cpu_master\"" {  } { { "RTL/riscv.sv" "cpu_master" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/riscv.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798835574 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "port " "Entity \"port\" contains only dangling pins" {  } { { "RTL/riscv.sv" "cpu_master" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/riscv.sv" 24 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1687798835575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu\"" {  } { { "RTL/riscv.sv" "cpu" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/riscv.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798835578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath cpu:cpu\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"cpu:cpu\|datapath:dp\"" {  } { { "RTL/CPU/cpu.sv" "dp" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/cpu.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798835584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopre cpu:cpu\|datapath:dp\|flopre:PC " "Elaborating entity \"flopre\" for hierarchy \"cpu:cpu\|datapath:dp\|flopre:PC\"" {  } { { "RTL/CPU/datapath.sv" "PC" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/datapath.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798835601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cpu:cpu\|datapath:dp\|mux2:addrMux " "Elaborating entity \"mux2\" for hierarchy \"cpu:cpu\|datapath:dp\|mux2:addrMux\"" {  } { { "RTL/CPU/datapath.sv" "addrMux" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/datapath.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798835606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flope cpu:cpu\|datapath:dp\|flope:instReg " "Elaborating entity \"flope\" for hierarchy \"cpu:cpu\|datapath:dp\|flope:instReg\"" {  } { { "RTL/CPU/datapath.sv" "instReg" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/datapath.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798835608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flop cpu:cpu\|datapath:dp\|flop:dataReg " "Elaborating entity \"flop\" for hierarchy \"cpu:cpu\|datapath:dp\|flop:dataReg\"" {  } { { "RTL/CPU/datapath.sv" "dataReg" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/datapath.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798835613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:cpu\|datapath:dp\|regfile:RF " "Elaborating entity \"regfile\" for hierarchy \"cpu:cpu\|datapath:dp\|regfile:RF\"" {  } { { "RTL/CPU/datapath.sv" "RF" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/datapath.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798835616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataExt cpu:cpu\|datapath:dp\|dataExt:dataExt " "Elaborating entity \"dataExt\" for hierarchy \"cpu:cpu\|datapath:dp\|dataExt:dataExt\"" {  } { { "RTL/CPU/datapath.sv" "dataExt" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/datapath.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798835688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immExt cpu:cpu\|datapath:dp\|immExt:immExt " "Elaborating entity \"immExt\" for hierarchy \"cpu:cpu\|datapath:dp\|immExt:immExt\"" {  } { { "RTL/CPU/datapath.sv" "immExt" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/datapath.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798835692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 cpu:cpu\|datapath:dp\|mux4:aluMuxA " "Elaborating entity \"mux4\" for hierarchy \"cpu:cpu\|datapath:dp\|mux4:aluMuxA\"" {  } { { "RTL/CPU/datapath.sv" "aluMuxA" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/datapath.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798835696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 cpu:cpu\|datapath:dp\|mux3:aluMuxB " "Elaborating entity \"mux3\" for hierarchy \"cpu:cpu\|datapath:dp\|mux3:aluMuxB\"" {  } { { "RTL/CPU/datapath.sv" "aluMuxB" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/datapath.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798835699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:cpu\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"cpu:cpu\|datapath:dp\|alu:alu\"" {  } { { "RTL/CPU/datapath.sv" "alu" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/datapath.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798835703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller cpu:cpu\|controller:cntr " "Elaborating entity \"controller\" for hierarchy \"cpu:cpu\|controller:cntr\"" {  } { { "RTL/CPU/cpu.sv" "cntr" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/cpu.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798835711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainFSM cpu:cpu\|controller:cntr\|mainFSM:mainFSM " "Elaborating entity \"mainFSM\" for hierarchy \"cpu:cpu\|controller:cntr\|mainFSM:mainFSM\"" {  } { { "RTL/CPU/controller.sv" "mainFSM" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/controller.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798835714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalonMasterDecoder cpu:cpu\|controller:cntr\|avalonMasterDecoder:amd " "Elaborating entity \"avalonMasterDecoder\" for hierarchy \"cpu:cpu\|controller:cntr\|avalonMasterDecoder:amd\"" {  } { { "RTL/CPU/controller.sv" "amd" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/controller.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798835720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluDecoder cpu:cpu\|controller:cntr\|aluDecoder:aluDecoder " "Elaborating entity \"aluDecoder\" for hierarchy \"cpu:cpu\|controller:cntr\|aluDecoder:aluDecoder\"" {  } { { "RTL/CPU/controller.sv" "aluDecoder" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/controller.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798835721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branchDecoder cpu:cpu\|controller:cntr\|branchDecoder:branchDecoder " "Elaborating entity \"branchDecoder\" for hierarchy \"cpu:cpu\|controller:cntr\|branchDecoder:branchDecoder\"" {  } { { "RTL/CPU/controller.sv" "branchDecoder" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/controller.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798835723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immExtDecoder cpu:cpu\|controller:cntr\|immExtDecoder:immExtDecoder " "Elaborating entity \"immExtDecoder\" for hierarchy \"cpu:cpu\|controller:cntr\|immExtDecoder:immExtDecoder\"" {  } { { "RTL/CPU/controller.sv" "immExtDecoder" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/controller.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798835725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataExtDecoder cpu:cpu\|controller:cntr\|dataExtDecoder:dataExtDecoder " "Elaborating entity \"dataExtDecoder\" for hierarchy \"cpu:cpu\|controller:cntr\|dataExtDecoder:dataExtDecoder\"" {  } { { "RTL/CPU/controller.sv" "dataExtDecoder" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/controller.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798835727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "masterPort masterPort:mp " "Elaborating entity \"masterPort\" for hierarchy \"masterPort:mp\"" {  } { { "RTL/riscv.sv" "mp" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/riscv.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798835728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus bus:bus " "Elaborating entity \"bus\" for hierarchy \"bus:bus\"" {  } { { "RTL/riscv.sv" "bus" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/riscv.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798835743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_decoder bus:bus\|addr_decoder:addr_decoder " "Elaborating entity \"addr_decoder\" for hierarchy \"bus:bus\|addr_decoder:addr_decoder\"" {  } { { "RTL/Components/bus.sv" "addr_decoder" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Components/bus.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798835751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mux bus:bus\|data_mux:data_mux " "Elaborating entity \"data_mux\" for hierarchy \"bus:bus\|data_mux:data_mux\"" {  } { { "RTL/Components/bus.sv" "data_mux" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Components/bus.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798835755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ufm ufm:mem " "Elaborating entity \"ufm\" for hierarchy \"ufm:mem\"" {  } { { "RTL/riscv.sv" "mem" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/riscv.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798835762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash ufm:mem\|altera_onchip_flash:onchip_flash_0 " "Elaborating entity \"altera_onchip_flash\" for hierarchy \"ufm:mem\|altera_onchip_flash:onchip_flash_0\"" {  } { { "db/ip/ufm/ufm.v" "onchip_flash_0" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/ufm.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798835769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_avmm_data_controller ufm:mem\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller " "Elaborating entity \"altera_onchip_flash_avmm_data_controller\" for hierarchy \"ufm:mem\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\"" {  } { { "db/ip/ufm/submodules/altera_onchip_flash.v" "avmm_data_controller" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798835783 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_sector_addr altera_onchip_flash_avmm_data_controller.v(201) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(201): object \"flash_sector_addr\" assigned a value but never read" {  } { { "db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687798835786 "|riscv|ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_drdin_neg_reg altera_onchip_flash_avmm_data_controller.v(217) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(217): object \"flash_drdin_neg_reg\" assigned a value but never read" {  } { { "db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687798835787 "|riscv|ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_count altera_onchip_flash_avmm_data_controller.v(218) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(218): object \"write_count\" assigned a value but never read" {  } { { "db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" 218 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687798835787 "|riscv|ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "erase_count altera_onchip_flash_avmm_data_controller.v(219) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(219): object \"erase_count\" assigned a value but never read" {  } { { "db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" 219 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687798835787 "|riscv|ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_timeout altera_onchip_flash_avmm_data_controller.v(222) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(222): object \"write_timeout\" assigned a value but never read" {  } { { "db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" 222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687798835787 "|riscv|ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_wait_neg altera_onchip_flash_avmm_data_controller.v(224) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(224): object \"write_wait_neg\" assigned a value but never read" {  } { { "db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" 224 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687798835787 "|riscv|ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "erase_timeout altera_onchip_flash_avmm_data_controller.v(225) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(225): object \"erase_timeout\" assigned a value but never read" {  } { { "db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687798835787 "|riscv|ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_se_pass_reg altera_onchip_flash_avmm_data_controller.v(231) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(231): object \"flash_se_pass_reg\" assigned a value but never read" {  } { { "db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687798835787 "|riscv|ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_sp_pass_reg altera_onchip_flash_avmm_data_controller.v(232) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(232): object \"flash_sp_pass_reg\" assigned a value but never read" {  } { { "db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" 232 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687798835787 "|riscv|ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_busy_reg altera_onchip_flash_avmm_data_controller.v(233) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(233): object \"flash_busy_reg\" assigned a value but never read" {  } { { "db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" 233 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687798835787 "|riscv|ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_busy_clear_reg altera_onchip_flash_avmm_data_controller.v(234) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(234): object \"flash_busy_clear_reg\" assigned a value but never read" {  } { { "db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" 234 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687798835787 "|riscv|ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "erase_busy_scan altera_onchip_flash_avmm_data_controller.v(235) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(235): object \"erase_busy_scan\" assigned a value but never read" {  } { { "db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" 235 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687798835787 "|riscv|ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_busy_scan altera_onchip_flash_avmm_data_controller.v(236) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(236): object \"write_busy_scan\" assigned a value but never read" {  } { { "db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687798835787 "|riscv|ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_sector1_writable_reg altera_onchip_flash_avmm_data_controller.v(237) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(237): object \"is_sector1_writable_reg\" assigned a value but never read" {  } { { "db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" 237 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687798835787 "|riscv|ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_sector2_writable_reg altera_onchip_flash_avmm_data_controller.v(238) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(238): object \"is_sector2_writable_reg\" assigned a value but never read" {  } { { "db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" 238 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687798835788 "|riscv|ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_sector3_writable_reg altera_onchip_flash_avmm_data_controller.v(239) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(239): object \"is_sector3_writable_reg\" assigned a value but never read" {  } { { "db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" 239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687798835788 "|riscv|ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_sector4_writable_reg altera_onchip_flash_avmm_data_controller.v(240) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(240): object \"is_sector4_writable_reg\" assigned a value but never read" {  } { { "db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" 240 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687798835788 "|riscv|ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_sector5_writable_reg altera_onchip_flash_avmm_data_controller.v(241) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(241): object \"is_sector5_writable_reg\" assigned a value but never read" {  } { { "db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" 241 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687798835788 "|riscv|ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cur_e_addr altera_onchip_flash_avmm_data_controller.v(248) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(248): object \"cur_e_addr\" assigned a value but never read" {  } { { "db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" 248 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687798835788 "|riscv|ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid_csr_sector_erase_addr altera_onchip_flash_avmm_data_controller.v(262) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(262): object \"valid_csr_sector_erase_addr\" assigned a value but never read" {  } { { "db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" 262 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687798835788 "|riscv|ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_address_range_check ufm:mem\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker " "Elaborating entity \"altera_onchip_flash_address_range_check\" for hierarchy \"ufm:mem\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker\"" {  } { { "db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" "address_range_checker" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" 1192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798835820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_convert_address ufm:mem\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor " "Elaborating entity \"altera_onchip_flash_convert_address\" for hierarchy \"ufm:mem\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor\"" {  } { { "db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" "address_convertor" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v" 1203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798835823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_block ufm:mem\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block " "Elaborating entity \"altera_onchip_flash_block\" for hierarchy \"ufm:mem\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\"" {  } { { "db/ip/ufm/submodules/altera_onchip_flash.v" "altera_onchip_flash_block" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798835874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_ram data_ram:ram " "Elaborating entity \"data_ram\" for hierarchy \"data_ram:ram\"" {  } { { "RTL/riscv.sv" "ram" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/riscv.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798835950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram data_ram:ram\|ram:r " "Elaborating entity \"ram\" for hierarchy \"data_ram:ram\|ram:r\"" {  } { { "RTL/Components/data_ram.sv" "r" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Components/data_ram.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798835968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_ram:ram\|ram:r\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_ram:ram\|ram:r\|altsyncram:altsyncram_component\"" {  } { { "RTL/Meg_fun/ram.v" "altsyncram_component" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Meg_fun/ram.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798835997 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_ram:ram\|ram:r\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_ram:ram\|ram:r\|altsyncram:altsyncram_component\"" {  } { { "RTL/Meg_fun/ram.v" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Meg_fun/ram.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798836008 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_ram:ram\|ram:r\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_ram:ram\|ram:r\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798836008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798836008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798836008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798836008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798836008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798836008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798836008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798836008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798836008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798836008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798836008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798836008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798836008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798836008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687798836008 ""}  } { { "RTL/Meg_fun/ram.v" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Meg_fun/ram.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687798836008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ash1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ash1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ash1 " "Found entity 1: altsyncram_ash1" {  } { { "db/altsyncram_ash1.tdf" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/altsyncram_ash1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798836040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798836040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ash1 data_ram:ram\|ram:r\|altsyncram:altsyncram_component\|altsyncram_ash1:auto_generated " "Elaborating entity \"altsyncram_ash1\" for hierarchy \"data_ram:ram\|ram:r\|altsyncram:altsyncram_component\|altsyncram_ash1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798836040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_periph seg_periph:seg_periph " "Elaborating entity \"seg_periph\" for hierarchy \"seg_periph:seg_periph\"" {  } { { "RTL/riscv.sv" "seg_periph" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/riscv.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798836051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT seg_periph:seg_periph\|SEG7_LUT:seg0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"seg_periph:seg_periph\|SEG7_LUT:seg0\"" {  } { { "RTL/Components/seg_periph.sv" "seg0" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Components/seg_periph.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798836061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sl14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sl14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sl14 " "Found entity 1: altsyncram_sl14" {  } { { "db/altsyncram_sl14.tdf" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/altsyncram_sl14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798837728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798837728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_f7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_f7c " "Found entity 1: mux_f7c" {  } { { "db/mux_f7c.tdf" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/mux_f7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798837846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798837846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/decode_3af.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798837884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798837884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jrh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jrh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jrh " "Found entity 1: cntr_jrh" {  } { { "db/cntr_jrh.tdf" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/cntr_jrh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798837940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798837940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_jrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jrb " "Found entity 1: cmpr_jrb" {  } { { "db/cmpr_jrb.tdf" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/cmpr_jrb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798837970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798837970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uji.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uji.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uji " "Found entity 1: cntr_uji" {  } { { "db/cntr_uji.tdf" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/cntr_uji.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798838011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798838011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2rh " "Found entity 1: cntr_2rh" {  } { { "db/cntr_2rh.tdf" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/cntr_2rh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798838061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798838061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/cmpr_hrb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798838090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798838090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/cntr_odi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798838128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798838128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/cmpr_drb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798838157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798838157 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798838678 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1687798838847 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.06.26.20:00:41 Progress: Loading sld80a31ca0/alt_sld_fab_wrapper_hw.tcl " "2023.06.26.20:00:41 Progress: Loading sld80a31ca0/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798841084 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798842372 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798842461 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798843254 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798843390 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798843527 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798843679 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798843682 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798843682 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1687798844369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80a31ca0/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80a31ca0/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld80a31ca0/alt_sld_fab.v" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/sld80a31ca0/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798844644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798844644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798844759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798844759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798844760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798844760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798844861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798844861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798844977 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798844977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798844977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687798845077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798845077 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1687798848002 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "RTL/riscv.sv" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/riscv.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687798850855 "|riscv|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "RTL/riscv.sv" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/riscv.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687798850855 "|riscv|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "RTL/riscv.sv" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/riscv.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687798850855 "|riscv|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "RTL/riscv.sv" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/riscv.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687798850855 "|riscv|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "RTL/riscv.sv" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/riscv.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687798850855 "|riscv|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "RTL/riscv.sv" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/riscv.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687798850855 "|riscv|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1687798850855 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798851050 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1687798854658 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/output_files/riscv.map.smsg " "Generated suppressed messages file /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/output_files/riscv.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798855049 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 133 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 133 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1687798856349 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1687798856441 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687798856441 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "/home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "RTL/Meg_fun/pll.v" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Meg_fun/pll.v" 95 0 0 } } { "RTL/riscv.sv" "" { Text "/home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/riscv.sv" 22 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1687798856585 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5777 " "Implemented 5777 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1687798856812 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1687798856812 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5579 " "Implemented 5579 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1687798856812 ""} { "Info" "ICUT_CUT_TM_RAMS" "131 " "Implemented 131 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1687798856812 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1687798856812 ""} { "Info" "ICUT_CUT_TM_UFMS" "1 " "Implemented 1 User Flash Memory blocks" {  } {  } 0 21070 "Implemented %1!d! User Flash Memory blocks" 0 0 "Design Software" 0 -1 1687798856812 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1687798856812 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "514 " "Peak virtual memory: 514 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687798856833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 26 20:00:56 2023 " "Processing ended: Mon Jun 26 20:00:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687798856833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687798856833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687798856833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687798856833 ""}
