# vsim -sv_lib C:/intelFPGA_lite/22.1std/questa_fse/uvm-1.2/win64/uvm_dpi -c -do "run -all; q" -l questa.log -f questa.tops 
# Start time: 22:01:15 on Aug 22,2023
# Loading C:/Users/alex/AppData/Local/Temp\alex@DESKTOP-A6RR4FA_dpi_17068\win64_gcc-7.4.0\export_tramp.dll
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.uvm_pkg(fast)
# Loading work.hello_world(fast)
# Compiling C:/Users/alex/AppData/Local/Temp\alex@DESKTOP-A6RR4FA_dpi_17068\win64_gcc-7.4.0\exportwrapper.c
# Loading C:/Users/alex/AppData/Local/Temp\alex@DESKTOP-A6RR4FA_dpi_17068\win64_gcc-7.4.0\vsim_auto_compile.dll
# Loading C:/intelFPGA_lite/22.1std/questa_fse/uvm-1.2/win64/uvm_dpi.dll
# run -all
# UVM_INFO ../../../src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0 ns: reporter [RNTST] Running test ...
# UVM_INFO ../../../src/base/uvm_root.svh(579) @ 0 ns: reporter [UVMTOP] UVM testbench topology:
# ------------------------------------------------------------
# Name                    Type                   Size  Value  
# ------------------------------------------------------------
# top                     top                    -     -      
#   consumer              consumer #(T)          -     -      
#     in                  uvm_blocking_put_imp   -     -      
#       recording_detail  uvm_verbosity          32    UVM_LOW
#     out                 uvm_get_port           -     -      
#       recording_detail  uvm_verbosity          32    UVM_LOW
#     count               integral               32    'd0    
#     recording_detail    uvm_verbosity          32    UVM_LOW
#   fifo                  uvm_tlm_fifo #(T)      -     -      
#     get_ap              uvm_analysis_port      -     -      
#       recording_detail  uvm_verbosity          32    UVM_LOW
#     get_peek_export     uvm_get_peek_imp       -     -      
#       recording_detail  uvm_verbosity          32    UVM_LOW
#     put_ap              uvm_analysis_port      -     -      
#       recording_detail  uvm_verbosity          32    UVM_LOW
#     put_export          uvm_put_imp            -     -      
#       recording_detail  uvm_verbosity          32    UVM_LOW
#     recording_detail    uvm_verbosity          32    UVM_LOW
#   producer1             producer #(T)          -     -      
#     out                 uvm_blocking_put_port  -     -      
#       recording_detail  uvm_verbosity          32    UVM_LOW
#     proto               packet                 -     -      
#     num_packets         integral               32    'd2    
#     count               integral               32    'd0    
#     recording_detail    uvm_verbosity          32    UVM_LOW
#   producer2             producer #(T)          -     -      
#     out                 uvm_blocking_put_port  -     -      
#       recording_detail  uvm_verbosity          32    UVM_LOW
#     proto               packet                 -     -      
#     num_packets         integral               32    'd4    
#     count               integral               32    'd0    
#     recording_detail    uvm_verbosity          32    UVM_LOW
#   recording_detail      uvm_verbosity          32    UVM_LOW
# ------------------------------------------------------------
# 
# UVM_INFO producer.sv(46) @ 0 ns: top.producer2 [producer] Starting.
# UVM_INFO producer.sv(62) @ 0 ns: top.producer2 [producer] Sending producer2-0
# UVM_INFO producer.sv(46) @ 0 ns: top.producer1 [producer] Starting.
# UVM_INFO producer.sv(62) @ 0 ns: top.producer1 [producer] Sending producer1-0
# UVM_INFO producer.sv(62) @ 10 ns: top.producer2 [producer] Sending producer2-1
# UVM_INFO producer.sv(62) @ 20 ns: top.producer2 [producer] Sending producer2-2
# UVM_INFO consumer.sv(57) @ 40 ns: top.consumer [consumer] Received producer1-0 local_count=1
# UVM_INFO producer.sv(62) @ 50 ns: top.producer1 [producer] Sending producer1-1
# UVM_INFO consumer.sv(57) @ 80 ns: top.consumer [consumer] Received producer2-0 local_count=2
# UVM_INFO producer.sv(62) @ 90 ns: top.producer2 [producer] Sending producer2-3
# UVM_INFO consumer.sv(57) @ 120 ns: top.consumer [consumer] Received producer1-1 local_count=3
# UVM_INFO producer.sv(73) @ 130 ns: top.producer1 [producer] Exiting.
# UVM_INFO consumer.sv(57) @ 160 ns: top.consumer [consumer] Received producer2-1 local_count=4
# UVM_INFO producer.sv(73) @ 170 ns: top.producer2 [producer] Exiting.
# UVM_INFO consumer.sv(57) @ 200 ns: top.consumer [consumer] Received producer2-2 local_count=5
# UVM_INFO consumer.sv(57) @ 240 ns: top.consumer [consumer] Received producer2-3 local_count=6
# UVM_INFO ../../../src/base/uvm_objection.svh(1270) @ 1000 ns: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../../../src/base/uvm_report_server.svh(847) @ 1000 ns: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   20
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [TEST_DONE]     1
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# [consumer]     6
# [producer]    10
# 
# ** Note: $finish    : ../../../src/base/uvm_root.svh(517)
#    Time: 1 us  Iteration: 68  Instance: /hello_world
# End time: 22:01:25 on Aug 22,2023, Elapsed time: 0:00:10
# Errors: 0, Warnings: 0
