#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x145e08370 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x145e09db0 .scope module, "tb_wave_period_selector" "tb_wave_period_selector" 3 3;
 .timescale -9 -12;
v0x600003164900_0 .var/real "CLK_PERIOD", 0 0;
v0x600003164990_0 .var "clk", 0 0;
v0x600003164a20_0 .net "halfPeriod", 7 0, v0x600003164090_0;  1 drivers
v0x600003164ab0_0 .var "key1", 0 0;
v0x600003164b40_0 .var "key10", 0 0;
v0x600003164bd0_0 .var "key11", 0 0;
v0x600003164c60_0 .var "key12", 0 0;
v0x600003164cf0_0 .var "key2", 0 0;
v0x600003164d80_0 .var "key3", 0 0;
v0x600003164e10_0 .var "key4", 0 0;
v0x600003164ea0_0 .var "key5", 0 0;
v0x600003164f30_0 .var "key6", 0 0;
v0x600003164fc0_0 .var "key7", 0 0;
v0x600003165050_0 .var "key8", 0 0;
v0x6000031650e0_0 .var "key9", 0 0;
v0x600003165170_0 .var "rst", 0 0;
E_0x600001660cc0 .event negedge, v0x600003164000_0;
E_0x600001660d00 .event posedge, v0x600003164000_0;
S_0x145e055e0 .scope module, "uut" "wave_period_selector" 3 23, 4 1 0, S_0x145e09db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "key1";
    .port_info 3 /INPUT 1 "key2";
    .port_info 4 /INPUT 1 "key3";
    .port_info 5 /INPUT 1 "key4";
    .port_info 6 /INPUT 1 "key5";
    .port_info 7 /INPUT 1 "key6";
    .port_info 8 /INPUT 1 "key7";
    .port_info 9 /INPUT 1 "key8";
    .port_info 10 /INPUT 1 "key9";
    .port_info 11 /INPUT 1 "key10";
    .port_info 12 /INPUT 1 "key11";
    .port_info 13 /INPUT 1 "key12";
    .port_info 14 /OUTPUT 8 "halfPeriod";
P_0x145e04b10 .param/l "HalfPeriod1" 1 4 30, +C4<00000000000000000000000001011100>;
P_0x145e04b50 .param/l "HalfPeriod10" 1 4 39, +C4<00000000000000000000000000110111>;
P_0x145e04b90 .param/l "HalfPeriod11" 1 4 40, +C4<00000000000000000000000000110011>;
P_0x145e04bd0 .param/l "HalfPeriod12" 1 4 41, +C4<00000000000000000000000000110001>;
P_0x145e04c10 .param/l "HalfPeriod2" 1 4 31, +C4<00000000000000000000000001010111>;
P_0x145e04c50 .param/l "HalfPeriod3" 1 4 32, +C4<00000000000000000000000001010010>;
P_0x145e04c90 .param/l "HalfPeriod4" 1 4 33, +C4<00000000000000000000000001001101>;
P_0x145e04cd0 .param/l "HalfPeriod5" 1 4 34, +C4<00000000000000000000000001001001>;
P_0x145e04d10 .param/l "HalfPeriod6" 1 4 35, +C4<00000000000000000000000001000101>;
P_0x145e04d50 .param/l "HalfPeriod7" 1 4 36, +C4<00000000000000000000000001000001>;
P_0x145e04d90 .param/l "HalfPeriod8" 1 4 37, +C4<00000000000000000000000000111101>;
P_0x145e04dd0 .param/l "HalfPeriod9" 1 4 38, +C4<00000000000000000000000000111010>;
v0x600003164000_0 .net "clk", 0 0, v0x600003164990_0;  1 drivers
v0x600003164090_0 .var "halfPeriod", 7 0;
v0x600003164120_0 .net "key1", 0 0, v0x600003164ab0_0;  1 drivers
v0x6000031641b0_0 .net "key10", 0 0, v0x600003164b40_0;  1 drivers
v0x600003164240_0 .net "key11", 0 0, v0x600003164bd0_0;  1 drivers
v0x6000031642d0_0 .net "key12", 0 0, v0x600003164c60_0;  1 drivers
v0x600003164360_0 .net "key2", 0 0, v0x600003164cf0_0;  1 drivers
v0x6000031643f0_0 .net "key3", 0 0, v0x600003164d80_0;  1 drivers
v0x600003164480_0 .net "key4", 0 0, v0x600003164e10_0;  1 drivers
v0x600003164510_0 .net "key5", 0 0, v0x600003164ea0_0;  1 drivers
v0x6000031645a0_0 .net "key6", 0 0, v0x600003164f30_0;  1 drivers
v0x600003164630_0 .net "key7", 0 0, v0x600003164fc0_0;  1 drivers
v0x6000031646c0_0 .net "key8", 0 0, v0x600003165050_0;  1 drivers
v0x600003164750_0 .net "key9", 0 0, v0x6000031650e0_0;  1 drivers
v0x6000031647e0_0 .var "nextHalfPeriod", 7 0;
v0x600003164870_0 .net "rst", 0 0, v0x600003165170_0;  1 drivers
E_0x600001661040/0 .event anyedge, v0x600003164120_0, v0x600003164360_0, v0x6000031643f0_0, v0x600003164480_0;
E_0x600001661040/1 .event anyedge, v0x600003164510_0, v0x6000031645a0_0, v0x600003164630_0, v0x6000031646c0_0;
E_0x600001661040/2 .event anyedge, v0x600003164750_0, v0x6000031641b0_0, v0x600003164240_0, v0x6000031642d0_0;
E_0x600001661040 .event/or E_0x600001661040/0, E_0x600001661040/1, E_0x600001661040/2;
    .scope S_0x145e055e0;
T_0 ;
Ewait_0 .event/or E_0x600001661040, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000031647e0_0, 0, 8;
    %load/vec4 v0x600003164120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 92, 0, 8;
    %store/vec4 v0x6000031647e0_0, 0, 8;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x600003164360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 87, 0, 8;
    %store/vec4 v0x6000031647e0_0, 0, 8;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x6000031643f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 82, 0, 8;
    %store/vec4 v0x6000031647e0_0, 0, 8;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x600003164480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 77, 0, 8;
    %store/vec4 v0x6000031647e0_0, 0, 8;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x600003164510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 73, 0, 8;
    %store/vec4 v0x6000031647e0_0, 0, 8;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x6000031645a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %pushi/vec4 69, 0, 8;
    %store/vec4 v0x6000031647e0_0, 0, 8;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x600003164630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %pushi/vec4 65, 0, 8;
    %store/vec4 v0x6000031647e0_0, 0, 8;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x6000031646c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %pushi/vec4 61, 0, 8;
    %store/vec4 v0x6000031647e0_0, 0, 8;
    %jmp T_0.15;
T_0.14 ;
    %load/vec4 v0x600003164750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.16, 8;
    %pushi/vec4 58, 0, 8;
    %store/vec4 v0x6000031647e0_0, 0, 8;
    %jmp T_0.17;
T_0.16 ;
    %load/vec4 v0x6000031641b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.18, 8;
    %pushi/vec4 55, 0, 8;
    %store/vec4 v0x6000031647e0_0, 0, 8;
    %jmp T_0.19;
T_0.18 ;
    %load/vec4 v0x600003164240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.20, 8;
    %pushi/vec4 51, 0, 8;
    %store/vec4 v0x6000031647e0_0, 0, 8;
    %jmp T_0.21;
T_0.20 ;
    %load/vec4 v0x6000031642d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.22, 8;
    %pushi/vec4 49, 0, 8;
    %store/vec4 v0x6000031647e0_0, 0, 8;
    %jmp T_0.23;
T_0.22 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000031647e0_0, 0, 8;
T_0.23 ;
T_0.21 ;
T_0.19 ;
T_0.17 ;
T_0.15 ;
T_0.13 ;
T_0.11 ;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %load/vec4 v0x6000031647e0_0;
    %store/vec4 v0x600003164090_0, 0, 8;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x145e09db0;
T_1 ;
    %pushi/real 1385173051, 4074; load=330.251
    %pushi/real 2177492, 4052; load=330.251
    %add/wr;
    %store/real v0x600003164900_0;
    %end;
    .thread T_1, $init;
    .scope S_0x145e09db0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003164ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003164cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003164d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003164e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003164ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003164f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003164fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003165050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031650e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003164b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003164bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003164c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003164990_0, 0, 1;
T_2.0 ;
    %load/real v0x600003164900_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x600003164990_0;
    %inv;
    %store/vec4 v0x600003164990_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x145e09db0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003165170_0, 0, 1;
    %wait E_0x600001660d00;
    %wait E_0x600001660cc0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003165170_0, 0, 1;
    %load/real v0x600003164900_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003165170_0, 0, 1;
    %load/real v0x600003164900_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003164ab0_0, 0, 1;
    %load/real v0x600003164900_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call/w 3 71 "$display", "key1 half period = %d", v0x600003164a20_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003164ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003164cf0_0, 0, 1;
    %load/real v0x600003164900_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call/w 3 77 "$display", "key2 half period = %d", v0x600003164a20_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003164cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003164d80_0, 0, 1;
    %load/real v0x600003164900_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call/w 3 83 "$display", "key3 half period = %d", v0x600003164a20_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003164d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003164e10_0, 0, 1;
    %load/real v0x600003164900_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call/w 3 89 "$display", "key4 half period = %d", v0x600003164a20_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003164e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003164ea0_0, 0, 1;
    %load/real v0x600003164900_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call/w 3 95 "$display", "key5 half period = %d", v0x600003164a20_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003164ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003164f30_0, 0, 1;
    %load/real v0x600003164900_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call/w 3 101 "$display", "key6 half period = %d", v0x600003164a20_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003164f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003164fc0_0, 0, 1;
    %load/real v0x600003164900_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call/w 3 107 "$display", "key7 half period = %d", v0x600003164a20_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003164fc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003165050_0, 0, 1;
    %load/real v0x600003164900_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call/w 3 113 "$display", "key8 half period = %d", v0x600003164a20_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003165050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000031650e0_0, 0, 1;
    %load/real v0x600003164900_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call/w 3 119 "$display", "key9 half period = %d", v0x600003164a20_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031650e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003164b40_0, 0, 1;
    %load/real v0x600003164900_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call/w 3 125 "$display", "key10 half period = %d", v0x600003164a20_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003164b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003164bd0_0, 0, 1;
    %load/real v0x600003164900_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call/w 3 131 "$display", "key11 half period = %d", v0x600003164a20_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003164bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003164c60_0, 0, 1;
    %load/real v0x600003164900_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call/w 3 137 "$display", "key12 half period = %d", v0x600003164a20_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003164c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000031650e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003164e10_0, 0, 1;
    %load/real v0x600003164900_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call/w 3 143 "$display", "key4 and key9 gives key4 half period = %d", v0x600003164a20_0 {0 0 0};
    %vpi_call/w 3 145 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_wave_period_selector.sv";
    "wave_period_selector.sv";
