#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Oct 30 14:53:30 2019
# Process ID: 8248
# Current directory: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj
# Command line: vivado
# Log file: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/vivado.log
# Journal file: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/vivado.jou
#-----------------------------------------------------------
start_gui
source create_project.tcl
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
launch_runs impl_1 -jobs 2
wait_on_run impl_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw
close_design
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_sim
launch_simulation
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
close_design
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
refresh_design
close_design
close_sim
launch_simulation
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
close_sim
launch_simulation
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
close_sim
launch_simulation
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_sim
launch_simulation
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {65.000} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKOUT0_DIVIDE_F {15.000} CONFIG.CLKOUT1_JITTER {237.179}] [get_ips cpu_clock_gen]
generate_target all [get_files  /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci]
catch { config_ip_cache -export [get_ips -all cpu_clock_gen] }
export_ip_user_files -of_objects [get_files /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci]
launch_runs -jobs 2 cpu_clock_gen_synth_1
export_simulation -of_objects [get_files /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci] -directory /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/sim_scripts -ip_user_files_dir /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files -ipstatic_source_dir /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/modelsim} {questa=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/questa} {ies=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/ies} {xcelium=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/xcelium} {vcs=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/vcs} {riviera=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
close_design
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {75.000} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKOUT0_DIVIDE_F {13.000} CONFIG.CLKOUT1_JITTER {231.022}] [get_ips cpu_clock_gen]
generate_target all [get_files  /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci]
catch { config_ip_cache -export [get_ips -all cpu_clock_gen] }
export_ip_user_files -of_objects [get_files /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci] -no_script -sync -force -quiet
reset_run cpu_clock_gen_synth_1
launch_runs -jobs 2 cpu_clock_gen_synth_1
export_simulation -of_objects [get_files /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci] -directory /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/sim_scripts -ip_user_files_dir /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files -ipstatic_source_dir /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/modelsim} {questa=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/questa} {ies=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/ies} {xcelium=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/xcelium} {vcs=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/vcs} {riviera=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
close_design
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {68.000} CONFIG.MMCM_DIVCLK_DIVIDE {3} CONFIG.MMCM_CLKFBOUT_MULT_F {21.625} CONFIG.MMCM_CLKOUT0_DIVIDE_F {13.250} CONFIG.MMCM_CLKOUT1_DIVIDE {12} CONFIG.CLKOUT1_JITTER {197.919} CONFIG.CLKOUT1_PHASE_ERROR {193.239} CONFIG.CLKOUT2_JITTER {193.738} CONFIG.CLKOUT2_PHASE_ERROR {193.239}] [get_ips cpu_clock_gen]
generate_target all [get_files  /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci]
catch { config_ip_cache -export [get_ips -all cpu_clock_gen] }
export_ip_user_files -of_objects [get_files /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci] -no_script -sync -force -quiet
reset_run cpu_clock_gen_synth_1
launch_runs -jobs 2 cpu_clock_gen_synth_1
export_simulation -of_objects [get_files /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci] -directory /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/sim_scripts -ip_user_files_dir /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files -ipstatic_source_dir /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/modelsim} {questa=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/questa} {ies=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/ies} {xcelium=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/xcelium} {vcs=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/vcs} {riviera=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {72.000} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {36.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {12.500} CONFIG.CLKOUT1_JITTER {252.414} CONFIG.CLKOUT1_PHASE_ERROR {249.865} CONFIG.CLKOUT2_JITTER {250.433} CONFIG.CLKOUT2_PHASE_ERROR {249.865}] [get_ips cpu_clock_gen]
generate_target all [get_files  /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci]
catch { config_ip_cache -export [get_ips -all cpu_clock_gen] }
export_ip_user_files -of_objects [get_files /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci] -no_script -sync -force -quiet
reset_run cpu_clock_gen_synth_1
launch_runs -jobs 2 cpu_clock_gen_synth_1
export_simulation -of_objects [get_files /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci] -directory /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/sim_scripts -ip_user_files_dir /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files -ipstatic_source_dir /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/modelsim} {questa=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/questa} {ies=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/ies} {xcelium=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/xcelium} {vcs=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/vcs} {riviera=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {70.000} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {42.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {15.000} CONFIG.MMCM_CLKOUT1_DIVIDE {14} CONFIG.CLKOUT1_JITTER {216.781} CONFIG.CLKOUT1_PHASE_ERROR {233.292} CONFIG.CLKOUT2_JITTER {214.550} CONFIG.CLKOUT2_PHASE_ERROR {233.292}] [get_ips cpu_clock_gen]
generate_target all [get_files  /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci]
catch { config_ip_cache -export [get_ips -all cpu_clock_gen] }
export_ip_user_files -of_objects [get_files /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci] -no_script -sync -force -quiet
reset_run cpu_clock_gen_synth_1
launch_runs -jobs 2 cpu_clock_gen_synth_1
export_simulation -of_objects [get_files /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci] -directory /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/sim_scripts -ip_user_files_dir /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files -ipstatic_source_dir /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/modelsim} {questa=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/questa} {ies=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/ies} {xcelium=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/xcelium} {vcs=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/vcs} {riviera=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_sim
launch_simulation
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
close_sim
launch_simulation
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {71.000} CONFIG.MMCM_DIVCLK_DIVIDE {6} CONFIG.MMCM_CLKFBOUT_MULT_F {32.375} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {9.500} CONFIG.MMCM_CLKOUT1_DIVIDE {9} CONFIG.CLKOUT1_JITTER {357.036} CONFIG.CLKOUT1_PHASE_ERROR {325.514} CONFIG.CLKOUT2_JITTER {353.156} CONFIG.CLKOUT2_PHASE_ERROR {325.514}] [get_ips cpu_clock_gen]
generate_target all [get_files  /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci]
catch { config_ip_cache -export [get_ips -all cpu_clock_gen] }
export_ip_user_files -of_objects [get_files /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci] -no_script -sync -force -quiet
reset_run cpu_clock_gen_synth_1
launch_runs -jobs 2 cpu_clock_gen_synth_1
export_simulation -of_objects [get_files /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci] -directory /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/sim_scripts -ip_user_files_dir /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files -ipstatic_source_dir /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/modelsim} {questa=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/questa} {ies=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/ies} {xcelium=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/xcelium} {vcs=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/vcs} {riviera=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
reset_run synth_1
reset_run cpu_clock_gen_synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {80.000} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {42.000} CONFIG.MMCM_CLKIN2_PERIOD {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {13.125} CONFIG.MMCM_CLKOUT1_DIVIDE {14} CONFIG.CLKOUT1_JITTER {212.486} CONFIG.CLKOUT1_PHASE_ERROR {233.292} CONFIG.CLKOUT2_JITTER {214.550} CONFIG.CLKOUT2_PHASE_ERROR {233.292}] [get_ips cpu_clock_gen]
generate_target all [get_files  /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci]
catch { config_ip_cache -export [get_ips -all cpu_clock_gen] }
export_ip_user_files -of_objects [get_files /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci] -no_script -sync -force -quiet
reset_run cpu_clock_gen_synth_1
launch_runs -jobs 2 cpu_clock_gen_synth_1
export_simulation -of_objects [get_files /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci] -directory /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/sim_scripts -ip_user_files_dir /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files -ipstatic_source_dir /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/modelsim} {questa=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/questa} {ies=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/ies} {xcelium=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/xcelium} {vcs=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/vcs} {riviera=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_sim
launch_simulation
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
close_design
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run impl_1 -prev_step 
close_design
close_sim
