Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\joshuas2\Desktop\427\etc\system.filters
Done writing Tab View settings to:
	C:\Users\joshuas2\Desktop\427\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Thu Sep 06 12:08:30 2012
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!
xps_archiver -o C:\Users\joshuas2\Desktop\working_hdmi.zip  -c  -a C:\Users\joshuas2\Desktop\427\system.xmp

********************************************************************************
At Local date and time: Thu Sep 06 13:50:11 2012
 xps_archiver -o C:\Users\joshuas2\Desktop\working_hdmi.zip  -c  -a C:\Users\joshuas2\Desktop\427\system.xmp started...

Release Xilinx EDK 13.4 - xps_archiver EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

=====================
Opened log file
=====================
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Thu Sep 13 15:31:40 2012
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp
C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/l
ib/ -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs 

Parse C:/EE427/SpaceInvaderTestHW/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 138 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'axi4lite_0_M_AXI_ACLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_hdmi_0:S_AXIS_MM2S_ACLK. Clock DRCs will not be performed on this core
   and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection - C:\EE427\SpaceInvaderTestHW\system.mhs line 39 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection - C:\EE427\SpaceInvaderTestHW\system.mhs line 229 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No synchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No synchronous clock conversions in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\EE427\SpaceInvaderTestHW\system.mhs line 65 - Copying cache implementation
netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\EE427\SpaceInvaderTestHW\system.mhs line 78 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\EE427\SpaceInvaderTestHW\system.mhs line 85 - Copying cache implementation
netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\EE427\SpaceInvaderTestHW\system.mhs line 94 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\EE427\SpaceInvaderTestHW\system.mhs line 101 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\EE427\SpaceInvaderTestHW\system.mhs line 110 - Copying cache implementation
netlist
IPNAME:microblaze INSTANCE:microblaze_0 - C:\EE427\SpaceInvaderTestHW\system.mhs
line 117 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module - C:\EE427\SpaceInvaderTestHW\system.mhs line
144 - Copying cache implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 - C:\EE427\SpaceInvaderTestHW\system.mhs
line 179 - Copying cache implementation netlist
IPNAME:axi_hdmi INSTANCE:axi_hdmi_0 - C:\EE427\SpaceInvaderTestHW\system.mhs
line 199 - Copying cache implementation netlist
IPNAME:axi_ac97 INSTANCE:axi_ac97_0 - C:\EE427\SpaceInvaderTestHW\system.mhs
line 233 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\EE427\SpaceInvaderTestHW\system.mhs line 248 - Copying cache implementation
netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 - C:\EE427\SpaceInvaderTestHW\system.mhs
line 256 - Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\EE427\SpaceInvaderTestHW\system.mhs line 263 - Copying cache implementation
netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 - C:\EE427\SpaceInvaderTestHW\system.mhs
line 278 - Copying cache implementation netlist
IPNAME:d_qspi_axi INSTANCE:digilent_quadspi_cntlr -
C:\EE427\SpaceInvaderTestHW\system.mhs line 326 - Copying cache implementation
netlist
IPNAME:axi_intc INSTANCE:axi_intc_0 - C:\EE427\SpaceInvaderTestHW\system.mhs
line 338 - Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 - C:\EE427\SpaceInvaderTestHW\system.mhs
line 348 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\EE427\SpaceInvaderTestHW\system.mhs line 110 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\EE427\SpaceInvaderTestHW\system.mhs line 157 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:clock_generator_0 - C:\EE427\SpaceInvaderTestHW\system.mhs line 157 -
Running XST synthesis
INSTANCE:axi_ac97_0 - C:\EE427\SpaceInvaderTestHW\system.mhs line 233 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\EE427\SpaceInvaderTestHW\system.mhs line 157 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/EE427/SpaceInvaderTestHW/implementation/clock_generator_0_wrapper/clock_gene
rator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 29.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	C:\EE427\SpaceInvaderTestHW\etc\system.filters
Done writing Tab View settings to:
	C:\EE427\SpaceInvaderTestHW\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Assigned Driver gpio 3.00.a for instance axi_gpio_0
axi_gpio_0 has been added to the project
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - Use RS232_Uart_1 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHzPLL0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: axi_gpio_0
Warning - axi_gpio_0 port GPIO_IO_I width [5] does not match net net_axi_gpio_0_GPIO_IO_I_pin width [1]

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ENDIANNESS value to 1 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\data\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ICACHE_USE_FSL value to 0 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_USE_FSL value to 0 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\data\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 138 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH value to 512 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_BASEFAMILY value to spartan6 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding PARAMETER C_BASEFAMILY value to spartan6 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_SYS_RST_PRESENT value to 1 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\data\axi_s6_ddrx_v2_1_0.mpd line 237 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'axi4lite_0_M_AXI_ACLK_pin' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port : microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : axi_hdmi_0:S_AXIS_MM2S_ACLK. Clock DRCs will not be performed on this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is overriding PARAMETER C_MEMSIZE value to 0x8000 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port will be driven to GND - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 30 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 229 
ERROR:EDK:4068 - INSTANCE: axi_gpio_0, PORT: GPIO_IO_I - THREE_STATE port, GPIO_IO, in use. Multiple drivers found on TRI_I port, GPIO_IO_I - C:\EE427\SpaceInvaderTestHW2\system.mhs line 351 
axi_gpio_0 has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	C:\EE427\SpaceInvaderTestHW2\etc\system.filters
Done writing Tab View settings to:
	C:\EE427\SpaceInvaderTestHW2\etc\system.gui
ERROR:EDK:398 - Cannot find PAO file axi_gpio_v1_01_b_proc_common_v3_00_a/data/axi_gpio_v1_01_b_proc_common_v2_1_0.pao for IP axi_gpio_v1_01_b_proc_common, Version 3.00.a referred to in another PAO file  (PAO file of the core axi_gpio_v1_01_b) 
ERROR:EDK:398 - Cannot find PAO file axi_gpio_v1_01_b_axi_lite_ipif_v1_01_a/data/axi_gpio_v1_01_b_axi_lite_ipif_v2_1_0.pao for IP axi_gpio_v1_01_b_axi_lite_ipif, Version 1.01.a referred to in another PAO file  (PAO file of the core axi_gpio_v1_01_b) 
ERROR:EDK:398 - Cannot find PAO file axi_gpio_v1_01_b_interrupt_control_v2_01_a/data/axi_gpio_v1_01_b_interrupt_control_v2_1_0.pao for IP axi_gpio_v1_01_b_interrupt_control, Version 2.01.a referred to in another PAO file  (PAO file of the core axi_gpio_v1_01_b) 
Assigned Driver gpio 3.00.a for instance axi_gpio_0
axi_gpio_0 has been added to the project
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - Use RS232_Uart_1 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHzPLL0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: axi_gpio_0
axi_gpio_0 has been deleted from the project
The project's MHS file has changed on disk.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file. Please make sure that the directory specified exists.

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: S_AXI_ACLK, CONNECTOR: clk_100_0000MHz - No driver found. Port will be driven to GND - C:\EE427\SpaceInvaderTestHW2\system.mhs line 154 
WARNING:EDK:4180 - PORT: M_AXI_ACLK, CONNECTOR: clk_100_0000MHz - No driver found. Port will be driven to GND - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_05_a\data\axi_interconnect_v2_1_0.mpd line 207 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port will be driven to GND - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 30 
WARNING:EDK:4181 - PORT: IP2INTC_Irpt, CONNECTOR: Push_Buttons_5Bits_IP2INTC_Irpt - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 156 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 244 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:4072 - INSTANCE: Push_Buttons_5Bits, PORT: S_AXI_ACLK - port is driven by a sourceless connector - C:\EE427\SpaceInvaderTestHW2\system.mhs line 144 
Done!

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port will be driven to GND - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 30 
WARNING:EDK:4181 - PORT: IP2INTC_Irpt, CONNECTOR: Push_Buttons_5Bits_IP2INTC_Irpt - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 156 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 244 
WARNING:EDK:4181 - PORT: TMDS_RX_SDA_O, CONNECTOR: axi_hdmi_0_TMDS_RX_SDA_O - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 232 
WARNING:EDK:4181 - PORT: TMDS_RX_SDA_T, CONNECTOR: axi_hdmi_0_TMDS_RX_SDA_T - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 232 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!
Writing filter settings....
Done writing filter settings to:
	C:\EE427\SpaceInvaderTestHW2\etc\system.filters
Done writing Tab View settings to:
	C:\EE427\SpaceInvaderTestHW2\etc\system.gui
Warning - Push_Buttons_5Bits port GPIO_IO_I width [5] does not match net net_Push_Buttons_5Bits_GPIO_IO_I_pin width [1]

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port will be driven to GND - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 30 
WARNING:EDK:4181 - PORT: IP2INTC_Irpt, CONNECTOR: Push_Buttons_5Bits_IP2INTC_Irpt - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 157 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 246 
ERROR:EDK:4068 - INSTANCE: Push_Buttons_5Bits, PORT: GPIO_IO_I - THREE_STATE port, GPIO_IO, in use. Multiple drivers found on TRI_I port, GPIO_IO_I - C:\EE427\SpaceInvaderTestHW2\system.mhs line 156 
The project's MHS file has changed on disk.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file. Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file. Please make sure that the directory specified exists.

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
ERROR:EDK:4078 - INSTANCE: system, PORT: Push_Buttons_5Bits_GPIO_IO_pin, CONNECTOR: Push_Buttons_5Bits_GPIO_IO - connector name must have the same name as the port when a connection to the lower-level port lists the THREE_STATE=TRUE property - C:\EE427\SpaceInvaderTestHW2\_xps_tempmhsfilename.mhs line 54 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port will be driven to GND - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK - floating connection - C:\EE427\SpaceInvaderTestHW2\_xps_tempmhsfilename.mhs line 30 
WARNING:EDK:4181 - PORT: IP2INTC_Irpt, CONNECTOR: Push_Buttons_5Bits_IP2INTC_Irpt - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 158 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 246 
ERROR:EDK:4074 - INSTANCE: system, PORT: Push_Buttons_5Bits_GPIO_IO_pin, CONNECTOR: Push_Buttons_5Bits_GPIO_IO - No driver found - C:\EE427\SpaceInvaderTestHW2\_xps_tempmhsfilename.mhs line 54 
The project's MHS file has changed on disk.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file. Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file. Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file. Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file. Please make sure that the directory specified exists.

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port will be driven to GND - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK - floating connection - C:\EE427\SpaceInvaderTestHW2\_xps_tempmhsfilename.mhs line 30 
WARNING:EDK:4181 - PORT: IP2INTC_Irpt, CONNECTOR: Push_Buttons_5Bits_IP2INTC_Irpt - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 156 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 244 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port will be driven to GND - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK - floating connection - C:\EE427\SpaceInvaderTestHW2\_xps_tempmhsfilename.mhs line 30 
WARNING:EDK:4181 - PORT: IP2INTC_Irpt, CONNECTOR: Push_Buttons_5Bits_IP2INTC_Irpt - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 156 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 244 
WARNING:EDK:4181 - PORT: TMDS_RX_SDA_O, CONNECTOR: axi_hdmi_0_TMDS_RX_SDA_O - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 232 
WARNING:EDK:4181 - PORT: TMDS_RX_SDA_T, CONNECTOR: axi_hdmi_0_TMDS_RX_SDA_T - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 232 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Mon Oct 01 09:17:49 2012
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp
C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/l
ib/ -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs 

Parse C:/EE427/SpaceInvaderTestHW2/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 138 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'axi4lite_0_M_AXI_ACLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_hdmi_0:S_AXIS_MM2S_ACLK. Clock DRCs will not be performed on this core
   and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 39 
WARNING:EDK:4181 - PORT: IP2INTC_Irpt, CONNECTOR:
   Push_Buttons_5Bits_IP2INTC_Irpt - floating connection -
   C:\EE427\SpaceInvaderTestHW2\system.mhs line 157 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 245 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No synchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No synchronous clock conversions in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 66 - Copying cache implementation
netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 79 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 86 - Copying cache implementation
netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 95 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 102 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 111 - Copying cache implementation
netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 118 - Copying cache implementation
netlist
IPNAME:mdm INSTANCE:debug_module - C:\EE427\SpaceInvaderTestHW2\system.mhs line
160 - Copying cache implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 195 - Copying cache implementation netlist
IPNAME:axi_hdmi INSTANCE:axi_hdmi_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 215 - Copying cache implementation netlist
IPNAME:axi_ac97 INSTANCE:axi_ac97_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 249 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 272 - Copying cache implementation
netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 279 - Copying cache implementation
netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 294 - Copying cache implementation netlist
IPNAME:d_qspi_axi INSTANCE:digilent_quadspi_cntlr -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 342 - Copying cache implementation
netlist
IPNAME:axi_intc INSTANCE:axi_intc_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 354 - Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 364 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 111 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 173 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...
ERROR:EDK:398 - Cannot find PAO file
   axi_gpio_v1_01_b_proc_common_v3_00_a/data/axi_gpio_v1_01_b_proc_common_v2_1_0
   .pao for IP axi_gpio_v1_01_b_proc_common, Version 3.00.a referred to in
   another PAO file  (PAO file of the core axi_gpio_v1_01_b) 
ERROR:EDK:398 - Cannot find PAO file
   axi_gpio_v1_01_b_axi_lite_ipif_v1_01_a/data/axi_gpio_v1_01_b_axi_lite_ipif_v2
   _1_0.pao for IP axi_gpio_v1_01_b_axi_lite_ipif, Version 1.01.a referred to in
   another PAO file  (PAO file of the core axi_gpio_v1_01_b) 
ERROR:EDK:398 - Cannot find PAO file
   axi_gpio_v1_01_b_interrupt_control_v2_01_a/data/axi_gpio_v1_01_b_interrupt_co
   ntrol_v2_1_0.pao for IP axi_gpio_v1_01_b_interrupt_control, Version 2.01.a
   referred to in another PAO file  (PAO file of the core axi_gpio_v1_01_b) 
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
ERROR:EDK:398 - Cannot find PAO file axi_gpio_v1_01_b_proc_common_v3_00_a/data/axi_gpio_v1_01_b_proc_common_v2_1_0.pao for IP axi_gpio_v1_01_b_proc_common, Version 3.00.a referred to in another PAO file  (PAO file of the core axi_gpio_v1_01_b) 
ERROR:EDK:398 - Cannot find PAO file axi_gpio_v1_01_b_axi_lite_ipif_v1_01_a/data/axi_gpio_v1_01_b_axi_lite_ipif_v2_1_0.pao for IP axi_gpio_v1_01_b_axi_lite_ipif, Version 1.01.a referred to in another PAO file  (PAO file of the core axi_gpio_v1_01_b) 
ERROR:EDK:398 - Cannot find PAO file axi_gpio_v1_01_b_interrupt_control_v2_01_a/data/axi_gpio_v1_01_b_interrupt_control_v2_1_0.pao for IP axi_gpio_v1_01_b_interrupt_control, Version 2.01.a referred to in another PAO file  (PAO file of the core axi_gpio_v1_01_b) 
Deleting Internal port Push_Buttons_5Bits:GPIO_IO_I 
Deleting Internal port Push_Buttons_5Bits:IP2INTC_Irpt 
Push_Buttons_5Bits has been deleted from the project
Assigned Driver gpio 3.00.a for instance axi_gpio_0
axi_gpio_0 has been added to the project
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - Use RS232_Uart_1 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHzPLL0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: axi_gpio_0
axi_gpio_0 has been deleted from the project
The project's MHS file has changed on disk.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file. Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file. Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file. Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file. Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file. Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file. Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file. Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file. Please make sure that the directory specified exists.
Writing filter settings....
Done writing filter settings to:
	C:\EE427\SpaceInvaderTestHW2\etc\system.filters
Done writing Tab View settings to:
	C:\EE427\SpaceInvaderTestHW2\etc\system.gui

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ENDIANNESS value to 1 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\data\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ICACHE_USE_FSL value to 0 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_USE_FSL value to 0 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\data\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 138 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH value to 512 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_BASEFAMILY value to spartan6 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding PARAMETER C_BASEFAMILY value to spartan6 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_SYS_RST_PRESENT value to 1 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\data\axi_s6_ddrx_v2_1_0.mpd line 237 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'axi4lite_0_M_AXI_ACLK_pin' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port : microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : axi_hdmi_0:S_AXIS_MM2S_ACLK. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:3715 - IPNAME: axi_gpio, INSTANCE: Push_Buttons_5Bits - Tools are unable to determine the clock frequency of the bus interface S_AXI by tracing the clock ports. Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is overriding PARAMETER C_MEMSIZE value to 0x8000 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port will be driven to GND - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: S_AXI_ACLK, CONNECTOR: clk_100_0000MHz - No driver found. Port will be driven to GND - C:\EE427\SpaceInvaderTestHW2\system.mhs line 210 
WARNING:EDK:4180 - PORT: M_AXI_ACLK, CONNECTOR: clk_100_0000MHz - No driver found. Port will be driven to GND - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_05_a\data\axi_interconnect_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK - floating connection - C:\EE427\SpaceInvaderTestHW2\_xps_tempmhsfilename.mhs line 30 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: IP2INTC_Irpt, CONNECTOR: Push_Buttons_5Bits_IP2INTC_Irpt - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 212 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 245 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl - tcl is overriding PARAMETER C_MASK value to 0x40000000 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl - tcl is overriding PARAMETER C_MASK value to 0x40000000 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_AXI value to 1 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\data\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 14 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\data\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value to 14 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\data\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\data\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value to 1 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\data\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_MEMCLK_PERIOD value to 3333 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\data\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\data\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\data\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:4072 - INSTANCE: Push_Buttons_5Bits, PORT: S_AXI_ACLK - port is driven by a sourceless connector - C:\EE427\SpaceInvaderTestHW2\_xps_tempmhsfilename.mhs line 191 
Done!

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ENDIANNESS value to 1 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\data\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ICACHE_USE_FSL value to 0 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_USE_FSL value to 0 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\data\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 138 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH value to 512 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_BASEFAMILY value to spartan6 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding PARAMETER C_BASEFAMILY value to spartan6 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_SYS_RST_PRESENT value to 1 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\data\axi_s6_ddrx_v2_1_0.mpd line 237 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'axi4lite_0_M_AXI_ACLK_pin' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port : microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : axi_hdmi_0:S_AXIS_MM2S_ACLK. Clock DRCs will not be performed on this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is overriding PARAMETER C_MEMSIZE value to 0x8000 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port will be driven to GND - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 30 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: IP2INTC_Irpt, CONNECTOR: Push_Buttons_5Bits_IP2INTC_Irpt - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 212 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 245 
WARNING:EDK:4181 - PORT: TMDS_RX_SDA_O, CONNECTOR: axi_hdmi_0_TMDS_RX_SDA_O - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 233 
WARNING:EDK:4181 - PORT: TMDS_RX_SDA_T, CONNECTOR: axi_hdmi_0_TMDS_RX_SDA_T - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 233 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl - tcl is overriding PARAMETER C_MASK value to 0x40000000 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl - tcl is overriding PARAMETER C_MASK value to 0x40000000 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_AXI value to 1 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\data\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 14 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\data\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value to 14 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\data\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\data\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value to 1 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\data\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_MEMCLK_PERIOD value to 3333 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\data\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\data\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\data\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Mon Oct 01 09:23:51 2012
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp
C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/l
ib/ -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs 

Parse C:/EE427/SpaceInvaderTestHW2/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 138 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'axi4lite_0_M_AXI_ACLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_hdmi_0:S_AXIS_MM2S_ACLK. Clock DRCs will not be performed on this core
   and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 39 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: IP2INTC_Irpt, CONNECTOR:
   Push_Buttons_5Bits_IP2INTC_Irpt - floating connection -
   C:\EE427\SpaceInvaderTestHW2\system.mhs line 212 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 245 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No synchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No synchronous clock conversions in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 66 - Copying cache implementation
netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 79 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 86 - Copying cache implementation
netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 95 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 102 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 111 - Copying cache implementation
netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 118 - Copying cache implementation
netlist
IPNAME:mdm INSTANCE:debug_module - C:\EE427\SpaceInvaderTestHW2\system.mhs line
145 - Copying cache implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 180 - Copying cache implementation netlist
IPNAME:axi_hdmi INSTANCE:axi_hdmi_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 215 - Copying cache implementation netlist
IPNAME:axi_ac97 INSTANCE:axi_ac97_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 249 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 272 - Copying cache implementation
netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 279 - Copying cache implementation
netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 294 - Copying cache implementation netlist
IPNAME:d_qspi_axi INSTANCE:digilent_quadspi_cntlr -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 342 - Copying cache implementation
netlist
IPNAME:axi_intc INSTANCE:axi_intc_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 354 - Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 364 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 111 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 158 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:clock_generator_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs line 158 -
Running XST synthesis
INSTANCE:push_buttons_5bits - C:\EE427\SpaceInvaderTestHW2\system.mhs line 200 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_ac97_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs line 249 - Running
XST synthesis
INSTANCE:axi4lite_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs line 264 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 158 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/EE427/SpaceInvaderTestHW2/implementation/clock_generator_0_wrapper/clock_gen
erator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 264 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. axi4lite_0_wrapper.ngc
../axi4lite_0_wrapper

Reading NGO file
"C:/EE427/SpaceInvaderTestHW2/implementation/axi4lite_0_wrapper/axi4lite_0_wrapp
er.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 70.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: C:/EE427/SpaceInvaderTestHW2/implementation/fpga.flw 
Using Option File(s): 
 C:/EE427/SpaceInvaderTestHW2/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-3 -nt timestamp -bm system.bmm
"C:/EE427/SpaceInvaderTestHW2/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-3 -nt timestamp -bm system.bmm
C:/EE427/SpaceInvaderTestHW2/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/EE427/SpaceInvaderTestHW2/implementation/system.ngc" ...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/push_buttons_5bits_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_hdmi_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_ac97_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/mcb_ddr2_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi4lite_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi4_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_vdma_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_i_bram_ctrl_wrapper.ng
c"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_d_bram_ctrl_wrapper.ng
c"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/debug_module_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/digilent_quadspi_cntlr_wrapper.ngc"
...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_intc_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_timer_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_bram_block_wrapper.ngc
"...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_ilmb_wrapper.ncf" to
module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_dlmb_wrapper.ncf" to
module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/mcb_ddr2_wrapper.ncf" to module
"MCB_DDR2"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/axi4lite_0_wrapper.ncf" to module
"axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/axi4_0_wrapper.ncf" to module
"axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_wrapper.ncf" to module
"microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_vdma_0_wrapper.ncf" to module
"axi_vdma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem - TNM : m_axi_mm2s_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_m_axis_mm2s_aclk = FROM
   "m_axi_mm2s_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_m_axi_mm2s_aclk = FROM
   "m_axis_mm2s_aclk" TO "m_axi_mm2s_aclk" TIG;>

WARNING:ConstraintSystem - TNM : s_axi_lite_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axis_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axis_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>

WARNING:ConstraintSystem - TNM : globclk was distributed to a DCM but new TNM
   constraints were not derived. This TNM is used in the following user groups
   or specifications:
   <TIMESPEC TS_path1 = FROM globclk TO hdmipclk 14 ns;> [system.ucf(74)]
   <TIMESPEC TS_path2 = FROM hdmipclk TO globclk 10 ns;> [system.ucf(75)]

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into DCM_CLKGEN instance
   axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_ins
   t. The following new TNM groups and period specifications were generated at
   the DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   DcmClkO = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO" TS_clock_g...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x2 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x2" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x1 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x1" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x10 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x10" TS_a...>

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = 3.3;>
   [system.ucf(42)].
WARNING:NgdBuild:1012 - The constraint <NET "zio" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object zio by the constraint <NET zio IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(15)].
WARNING:NgdBuild:1012 - The constraint <NET "rzq" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object rzq by the constraint <NET rzq IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(14)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (10) was
   detected for the CLKIN1_PERIOD attribute on PLL "PLL_ADV".  This does not
   match the PERIOD constraint value (74400 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:452 - logical net 'N52' has no driver
WARNING:NgdBuild:452 - logical net 'N53' has no driver
WARNING:NgdBuild:452 - logical net 'N54' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  37

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  4 sec
Total CPU time to NGDBUILD completion:  1 min  3 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-3".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_N_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 38 secs 
Total CPU  time at the beginning of Placer: 32 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:308f6dee) REAL time: 41 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:308f6dee) REAL time: 42 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:9006e30e) REAL time: 42 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:152faf20) REAL time: 1 mins 18 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:152faf20) REAL time: 1 mins 18 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:152faf20) REAL time: 1 mins 18 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:152faf20) REAL time: 1 mins 18 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:152faf20) REAL time: 1 mins 19 secs 

Phase 9.8  Global Placement
........................
.....................................................................................
.............................................................................
....................................................................................
.....
Phase 9.8  Global Placement (Checksum:cb2e86b) REAL time: 2 mins 9 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:cb2e86b) REAL time: 2 mins 9 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:ebf156a2) REAL time: 2 mins 21 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:ebf156a2) REAL time: 2 mins 22 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:2c2a1f19) REAL time: 2 mins 22 secs 

Total REAL time to Placer completion: 2 mins 34 secs 
Total CPU  time to Placer completion: 2 mins 27 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   37
Slice Logic Utilization:
  Number of Slice Registers:                 6,290 out of  54,576   11
    Number used as Flip Flops:               6,280
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,474 out of  27,288   23
    Number used as logic:                    5,855 out of  27,288   21
      Number using O6 output only:           4,480
      Number using O5 output only:             123
      Number using O5 and O6:                1,252
      Number used as ROM:                        0
    Number used as Memory:                     282 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           194
        Number using O6 output only:            62
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    337
      Number with same-slice register load:    311
      Number with same-slice carry load:        26
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,761 out of   6,822   40
  Nummber of MUXCYs used:                    1,128 out of  13,644    8
  Number of LUT Flip Flop pairs used:        8,264
    Number with an unused Flip Flop:         2,605 out of   8,264   31
    Number with an unused LUT:               1,790 out of   8,264   21
    Number of fully used LUT-FF pairs:       3,869 out of   8,264   46
    Number of unique control sets:             399
    Number of slice register sites lost
      to control set restrictions:           1,517 out of  54,576    2

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     218   35
    Number of LOCed IOBs:                       77 out of      77  100
    IOB Flip Flops:                             12
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          3 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  60 out of     376   15
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.88

Peak Memory Usage:  695 MB
Total REAL time to MAP completion:  2 mins 43 secs 
Total CPU time to MAP completion:   2 mins 35 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.21 2012-01-07".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,290 out of  54,576   11
    Number used as Flip Flops:               6,280
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,474 out of  27,288   23
    Number used as logic:                    5,855 out of  27,288   21
      Number using O6 output only:           4,480
      Number using O5 output only:             123
      Number using O5 and O6:                1,252
      Number used as ROM:                        0
    Number used as Memory:                     282 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           194
        Number using O6 output only:            62
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    337
      Number with same-slice register load:    311
      Number with same-slice carry load:        26
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,761 out of   6,822   40
  Nummber of MUXCYs used:                    1,128 out of  13,644    8
  Number of LUT Flip Flop pairs used:        8,264
    Number with an unused Flip Flop:         2,605 out of   8,264   31
    Number with an unused LUT:               1,790 out of   8,264   21
    Number of fully used LUT-FF pairs:       3,869 out of   8,264   46
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     218   35
    Number of LOCed IOBs:                       77 out of      77  100
    IOB Flip Flops:                             12
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          3 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  60 out of     376   15
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 28 secs 
Finished initial Timing Analysis.  REAL time: 29 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 45393 unrouted;      REAL time: 30 secs 

Phase  2  : 37935 unrouted;      REAL time: 33 secs 

Phase  3  : 15843 unrouted;      REAL time: 1 mins 1 secs 

Phase  4  : 15843 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 9 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 43 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 43 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 43 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 43 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 43 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 52 secs 
Total REAL time to Router completion: 2 mins 52 secs 
Total CPU time to Router completion: 2 mins 42 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 2214 |  0.567     |  1.778      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y1| No   |   63 |  0.039     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|S_AXIS_MM2S_ACLK_int |              |      |      |            |             |
|                     |  BUFGMUX_X2Y4| No   |  124 |  0.060     |  1.273      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Bit_Clk_p |              |      |      |            |             |
|            in_BUFGP |  BUFGMUX_X2Y2| No   |   45 |  0.482     |  1.693      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|              Clk_x2 | BUFGMUX_X3Y13| No   |   13 |  0.230     |  1.456      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/AXI_LITE_IPIF_I/I_ |              |      |      |            |             |
|SLAVE_ATTACHMENT/rst |              |      |      |            |             |
|             _rstpot |         Local|      |   33 |  0.000     |  1.521      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  5.243     |  7.583      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/USER_LOGIC_I/AC97_ |              |      |      |            |             |
|CONTROLLER/AC97_FIFO |              |      |      |            |             |
|_I/IpClk_ac97_reg_ac |              |      |      |            |             |
|              cess_S |         Local|      |    2 |  0.000     |  0.500      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Interrupt |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  1.698      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_b |              |      |      |            |             |
|             ufpll_o |         Local|      |   34 |  0.571     |  1.543      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_1 |              |      |      |            |             |
|         80_bufpll_o |         Local|      |   37 |  0.590     |  1.562      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|             Clk_x10 |         Local|      |    8 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/ioi_drp_ |              |      |      |            |             |
|                 clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 10

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | MINLOWPULSE |     8.440ns|     5.000ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_DcmCl |             |            |            |        |            
  kO         = PERIOD TIMEGRP         "axi_ |             |            |            |        |            
  hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHD |             |            |            |        |            
  MITransmitter_Inst_DynClkGen_DcmClkO"     |             |            |            |        |            
       TS_clock_generator_0_clock_generator |             |            |            |        |            
  _0_SIG_PLL0_CLKOUT2 * 0.744 HIGH          |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     2.225ns|     4.495ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.174ns|            |       0|           0
  t_x2         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x2" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     4.720ns|     5.280ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.993ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P | MINPERIOD   |     4.010ns|     5.990ns|       0|           0
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     7.803ns|     5.637ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.262ns|            |       0|           0
  t_x1         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x1" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path1 = MAXDELAY FROM TIMEGRP "globclk | MAXDELAY    |     8.577ns|     5.423ns|       0|           0
  " TO TIMEGRP "hdmipclk" 14 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | N/A         |         N/A|         N/A|     N/A|         N/A
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu |             |            |            |        |            
  t_x10         = PERIOD TIMEGRP         "a |             |            |            |        |            
  xi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Ax |             |            |            |        |            
  iHDMITransmitter_Inst_DynClkGen_PllOut_x1 |             |            |            |        |            
  0"         TS_axi_hdmi_0_axi_hdmi_0_USE_H |             |            |            |        |            
  DMI_OUT_Inst_AxiHDMITransmitter_Inst_DynC |             |            |            |        |            
  lkGen_DcmClkO         * 10 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path2 = MAXDELAY FROM TIMEGRP "hdmipcl | N/A         |         N/A|         N/A|     N/A|         N/A
  k" TO TIMEGRP "globclk" 10 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.766ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.930ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path" | SETUP       |         N/A|     3.770ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_pa | N/A         |         N/A|         N/A|     N/A|         N/A
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     4.977ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     4.973ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.516ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | SETUP       |         N/A|     7.848ns|     N/A|           0
  _to_m_axi_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|     9.475ns|     N/A|           0
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | N/A         |         N/A|         N/A|     N/A|         N/A
  _to_s_axi_lite_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|    15.850ns|     N/A|           0
  to_s_axi_lite_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axi_mm2s_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      8.994ns|            0|            0|            0|         7158|
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     10.000ns|      5.990ns|      6.689ns|            0|            0|           61|         7097|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_axi_hdmi_0_axi_hdmi_0_USE_|     13.441ns|      5.000ns|      8.990ns|            0|            0|            0|         7097|
|  HDMI_OUT_Inst_AxiHDMITransmit|             |             |             |             |             |             |             |
|  ter_Inst_DynClkGen_DcmClkO   |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      6.720ns|      4.495ns|          N/A|            0|            0|           83|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x2                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|     13.441ns|      5.637ns|          N/A|            0|            0|         7014|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x1                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      1.344ns|          N/A|          N/A|            0|            0|            0|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x10                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 23 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 3 mins 3 secs 
Total CPU time to PAR completion: 2 mins 45 secs 

Peak Memory Usage:  615 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 27
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM,
   axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM
   _CLKGEN_inst, has the attribute DFS_OSCILLATOR_MODE not set to
   PHASE_FREQ_LOCK. No phase relationship exists between the input clock and
   CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains
   must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 961772 paths, 0 nets, and 37834 connections

Design statistics:
   Minimum period:   5.990ns (Maximum frequency: 166.945MHz)
   Maximum path delay from/to any node:   5.423ns


Analysis completed Mon Oct 01 09:33:01 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 25 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.4 - Bitgen O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
Opened constraints file system.pcf.

Mon Oct 01 09:33:11 2012

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net axi_ac97_0_Interrupt is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   Digilent_QuadSPI_Cntlr_C_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 27 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Mon Oct 01 14:20:00 2012
 make -f system.make bits started...
make: Nothing to be done for `bits'.
Done!

********************************************************************************
At Local date and time: Mon Oct 01 14:20:11 2012
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.4 - psf2Edward EDK_O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 39 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: IP2INTC_Irpt, CONNECTOR:
   Push_Buttons_5Bits_IP2INTC_Irpt - floating connection -
   C:\EE427\SpaceInvaderTestHW2\system.mhs line 212 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 245 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 13.4 - xdsgen EDK_O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_vdma_0.jpg.....
org.apache.batik.transcoder.TranscoderException: nul
Enclosed Exception
file:/C:/EE427/SpaceInvaderTestHW2/__xps/.dswkshop/axi_vdma_0.svg:-
Cannot find the referenced element
"#AXIS_busconn_INITIATOR
specified on the element <use> - may be a problem of id
	at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.image.ImageTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.XMLAbstractTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
	at MdtSvgDiag_Rasterize._rasterizeIMG(MdtSvgDiag_Rasterize.java:156)
	at MdtSvgDiag_Rasterize.batchMode(MdtSvgDiag_Rasterize.java:91)
	at MdtSvgDiag_Rasterize.main(MdtSvgDiag_Rasterize.java:24)
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Mon Oct 01 14:20:29 2012
 xsdk.exe -hwspec C:\EE427\SpaceInvaderTestHW2\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\EE427\SpaceInvaderTestHW2\etc\system.filters
Done writing Tab View settings to:
	C:\EE427\SpaceInvaderTestHW2\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

fit_timer_0 has been added to the project

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port will be driven to GND - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 30 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 245 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Mon Oct 01 15:05:23 2012
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp
C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/l
ib/ -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs 

Parse C:/EE427/SpaceInvaderTestHW2/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 138 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'axi4lite_0_M_AXI_ACLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_hdmi_0:S_AXIS_MM2S_ACLK. Clock DRCs will not be performed on this core
   and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 39 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 246 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111100 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No synchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No synchronous clock conversions in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 66 - Copying cache implementation
netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 79 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 86 - Copying cache implementation
netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 95 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 102 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 111 - Copying cache implementation
netlist
IPNAME:mdm INSTANCE:debug_module - C:\EE427\SpaceInvaderTestHW2\system.mhs line
146 - Copying cache implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 181 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_5bits -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 201 - Copying cache implementation
netlist
IPNAME:axi_hdmi INSTANCE:axi_hdmi_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 216 - Copying cache implementation netlist
IPNAME:axi_ac97 INSTANCE:axi_ac97_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 250 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 265 - Copying cache implementation
netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 273 - Copying cache implementation
netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 280 - Copying cache implementation
netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 295 - Copying cache implementation netlist
IPNAME:d_qspi_axi INSTANCE:digilent_quadspi_cntlr -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 343 - Copying cache implementation
netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 366 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 111 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 159 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:microblaze_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs line 118 -
Running XST synthesis
INSTANCE:clock_generator_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs line 159 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_ac97_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs line 250 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_intc_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs line 355 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:fit_timer_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs line 376 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 118 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_wrapper/microblaze_0_w
rapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 159 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/EE427/SpaceInvaderTestHW2/implementation/clock_generator_0_wrapper/clock_gen
erator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 92.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Mon Oct 01 15:07:48 2012
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: C:/EE427/SpaceInvaderTestHW2/implementation/fpga.flw 
Using Option File(s): 
 C:/EE427/SpaceInvaderTestHW2/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-3 -nt timestamp -bm system.bmm
"C:/EE427/SpaceInvaderTestHW2/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-3 -nt timestamp -bm system.bmm
C:/EE427/SpaceInvaderTestHW2/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/EE427/SpaceInvaderTestHW2/implementation/system.ngc" ...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/push_buttons_5bits_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_hdmi_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_ac97_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/mcb_ddr2_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi4lite_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi4_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_vdma_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_intc_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_i_bram_ctrl_wrapper.ng
c"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_d_bram_ctrl_wrapper.ng
c"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/debug_module_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/digilent_quadspi_cntlr_wrapper.ngc"
...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_timer_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_bram_block_wrapper.ngc
"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/fit_timer_0_wrapper.ngc"...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_ilmb_wrapper.ncf" to
module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_dlmb_wrapper.ncf" to
module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/mcb_ddr2_wrapper.ncf" to module
"MCB_DDR2"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/axi4lite_0_wrapper.ncf" to module
"axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/axi4_0_wrapper.ncf" to module
"axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_wrapper.ncf" to module
"microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_vdma_0_wrapper.ncf" to module
"axi_vdma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem - TNM : m_axi_mm2s_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_m_axis_mm2s_aclk = FROM
   "m_axi_mm2s_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_m_axi_mm2s_aclk = FROM
   "m_axis_mm2s_aclk" TO "m_axi_mm2s_aclk" TIG;>

WARNING:ConstraintSystem - TNM : s_axi_lite_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axis_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axis_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>

WARNING:ConstraintSystem - TNM : globclk was distributed to a DCM but new TNM
   constraints were not derived. This TNM is used in the following user groups
   or specifications:
   <TIMESPEC TS_path1 = FROM globclk TO hdmipclk 14 ns;> [system.ucf(74)]
   <TIMESPEC TS_path2 = FROM hdmipclk TO globclk 10 ns;> [system.ucf(75)]

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into DCM_CLKGEN instance
   axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_ins
   t. The following new TNM groups and period specifications were generated at
   the DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   DcmClkO = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO" TS_clock_g...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x2 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x2" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x1 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x1" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x10 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x10" TS_a...>

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = 3.3;>
   [system.ucf(42)].
WARNING:NgdBuild:1012 - The constraint <NET "zio" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object zio by the constraint <NET zio IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(15)].
WARNING:NgdBuild:1012 - The constraint <NET "rzq" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object rzq by the constraint <NET rzq IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(14)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (10) was
   detected for the CLKIN1_PERIOD attribute on PLL "PLL_ADV".  This does not
   match the PERIOD constraint value (74400 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:452 - logical net 'N52' has no driver
WARNING:NgdBuild:452 - logical net 'N53' has no driver
WARNING:NgdBuild:452 - logical net 'N54' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  37

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  0 sec
Total CPU time to NGDBUILD completion:  1 min  0 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-3".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_N_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 37 secs 
Total CPU  time at the beginning of Placer: 32 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:3a7b04c8) REAL time: 40 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:3a7b04c8) REAL time: 41 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:42797888) REAL time: 41 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:4db78817) REAL time: 1 mins 13 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:4db78817) REAL time: 1 mins 13 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:4db78817) REAL time: 1 mins 13 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:4db78817) REAL time: 1 mins 13 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:4db78817) REAL time: 1 mins 14 secs 

Phase 9.8  Global Placement
.........................
............................................................
..........................................................................
.................................................................
...
Phase 9.8  Global Placement (Checksum:4dd6e9d0) REAL time: 2 mins 1 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:4dd6e9d0) REAL time: 2 mins 1 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:847a476c) REAL time: 2 mins 12 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:847a476c) REAL time: 2 mins 12 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:b47efaf) REAL time: 2 mins 13 secs 

Total REAL time to Placer completion: 2 mins 24 secs 
Total CPU  time to Placer completion: 2 mins 18 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   37
Slice Logic Utilization:
  Number of Slice Registers:                 6,310 out of  54,576   11
    Number used as Flip Flops:               6,300
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,545 out of  27,288   23
    Number used as logic:                    5,906 out of  27,288   21
      Number using O6 output only:           4,513
      Number using O5 output only:             125
      Number using O5 and O6:                1,268
      Number used as ROM:                        0
    Number used as Memory:                     282 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           194
        Number using O6 output only:            62
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    357
      Number with same-slice register load:    332
      Number with same-slice carry load:        25
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,771 out of   6,822   40
  Nummber of MUXCYs used:                    1,128 out of  13,644    8
  Number of LUT Flip Flop pairs used:        8,243
    Number with an unused Flip Flop:         2,603 out of   8,243   31
    Number with an unused LUT:               1,698 out of   8,243   20
    Number of fully used LUT-FF pairs:       3,942 out of   8,243   47
    Number of unique control sets:             401
    Number of slice register sites lost
      to control set restrictions:           1,537 out of  54,576    2

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     218   35
    Number of LOCed IOBs:                       77 out of      77  100
    IOB Flip Flops:                             12
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          3 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  60 out of     376   15
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.88

Peak Memory Usage:  695 MB
Total REAL time to MAP completion:  2 mins 32 secs 
Total CPU time to MAP completion:   2 mins 26 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.21 2012-01-07".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,310 out of  54,576   11
    Number used as Flip Flops:               6,300
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,545 out of  27,288   23
    Number used as logic:                    5,906 out of  27,288   21
      Number using O6 output only:           4,513
      Number using O5 output only:             125
      Number using O5 and O6:                1,268
      Number used as ROM:                        0
    Number used as Memory:                     282 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           194
        Number using O6 output only:            62
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    357
      Number with same-slice register load:    332
      Number with same-slice carry load:        25
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,771 out of   6,822   40
  Nummber of MUXCYs used:                    1,128 out of  13,644    8
  Number of LUT Flip Flop pairs used:        8,243
    Number with an unused Flip Flop:         2,603 out of   8,243   31
    Number with an unused LUT:               1,698 out of   8,243   20
    Number of fully used LUT-FF pairs:       3,942 out of   8,243   47
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     218   35
    Number of LOCed IOBs:                       77 out of      77  100
    IOB Flip Flops:                             12
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          3 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  60 out of     376   15
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 26 secs 
Finished initial Timing Analysis.  REAL time: 26 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 45648 unrouted;      REAL time: 28 secs 

Phase  2  : 38139 unrouted;      REAL time: 31 secs 

Phase  3  : 16288 unrouted;      REAL time: 47 secs 

Phase  4  : 16288 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 49 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 14 secs 
Total REAL time to Router completion: 1 mins 14 secs 
Total CPU time to Router completion: 1 mins 7 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 2224 |  0.567     |  1.778      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y1| No   |   59 |  0.061     |  1.273      |
+---------------------+--------------+------+------+------------+-------------+
|S_AXIS_MM2S_ACLK_int |              |      |      |            |             |
|                     |  BUFGMUX_X2Y4| No   |  126 |  0.033     |  1.245      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Bit_Clk_p |              |      |      |            |             |
|            in_BUFGP |  BUFGMUX_X2Y2| No   |   47 |  0.477     |  1.693      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|              Clk_x2 | BUFGMUX_X3Y13| No   |   13 |  0.230     |  1.456      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/AXI_LITE_IPIF_I/I_ |              |      |      |            |             |
|SLAVE_ATTACHMENT/rst |              |      |      |            |             |
|             _rstpot |         Local|      |   32 |  0.000     |  1.532      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  4.520     |  6.671      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/USER_LOGIC_I/AC97_ |              |      |      |            |             |
|CONTROLLER/AC97_FIFO |              |      |      |            |             |
|_I/IpClk_ac97_reg_ac |              |      |      |            |             |
|              cess_S |         Local|      |    2 |  0.000     |  0.965      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_b |              |      |      |            |             |
|             ufpll_o |         Local|      |   34 |  0.571     |  1.543      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_1 |              |      |      |            |             |
|         80_bufpll_o |         Local|      |   37 |  0.590     |  1.562      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|             Clk_x10 |         Local|      |    8 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/ioi_drp_ |              |      |      |            |             |
|                 clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Interrupt |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.915      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 10

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | MINLOWPULSE |     8.440ns|     5.000ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_DcmCl |             |            |            |        |            
  kO         = PERIOD TIMEGRP         "axi_ |             |            |            |        |            
  hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHD |             |            |            |        |            
  MITransmitter_Inst_DynClkGen_DcmClkO"     |             |            |            |        |            
       TS_clock_generator_0_clock_generator |             |            |            |        |            
  _0_SIG_PLL0_CLKOUT2 * 0.744 HIGH          |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     1.648ns|     5.072ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.184ns|            |       0|           0
  t_x2         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x2" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.820ns|     6.180ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     1.219ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     8.006ns|     5.434ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.379ns|            |       0|           0
  t_x1         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x1" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path1 = MAXDELAY FROM TIMEGRP "globclk | MAXDELAY    |     8.606ns|     5.394ns|       0|           0
  " TO TIMEGRP "hdmipclk" 14 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | N/A         |         N/A|         N/A|     N/A|         N/A
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu |             |            |            |        |            
  t_x10         = PERIOD TIMEGRP         "a |             |            |            |        |            
  xi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Ax |             |            |            |        |            
  iHDMITransmitter_Inst_DynClkGen_PllOut_x1 |             |            |            |        |            
  0"         TS_axi_hdmi_0_axi_hdmi_0_USE_H |             |            |            |        |            
  DMI_OUT_Inst_AxiHDMITransmitter_Inst_DynC |             |            |            |        |            
  lkGen_DcmClkO         * 10 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path2 = MAXDELAY FROM TIMEGRP "hdmipcl | N/A         |         N/A|         N/A|     N/A|         N/A
  k" TO TIMEGRP "globclk" 10 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     3.067ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.865ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path" | SETUP       |         N/A|     3.296ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_pa | N/A         |         N/A|         N/A|     N/A|         N/A
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     4.972ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     4.936ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     2.779ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.352ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | SETUP       |         N/A|     7.071ns|     N/A|           0
  _to_m_axi_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|    12.815ns|     N/A|           0
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | N/A         |         N/A|         N/A|     N/A|         N/A
  _to_s_axi_lite_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|    14.164ns|     N/A|           0
  to_s_axi_lite_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axi_mm2s_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      8.994ns|            0|            0|            0|         7158|
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     10.000ns|      6.180ns|      7.547ns|            0|            0|           61|         7097|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_axi_hdmi_0_axi_hdmi_0_USE_|     13.441ns|      5.000ns|     10.144ns|            0|            0|            0|         7097|
|  HDMI_OUT_Inst_AxiHDMITransmit|             |             |             |             |             |             |             |
|  ter_Inst_DynClkGen_DcmClkO   |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      6.720ns|      5.072ns|          N/A|            0|            0|           83|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x2                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|     13.441ns|      5.434ns|          N/A|            0|            0|         7014|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x1                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      1.344ns|          N/A|          N/A|            0|            0|            0|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x10                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 23 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 24 secs 
Total CPU time to PAR completion: 1 mins 10 secs 

Peak Memory Usage:  628 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 27
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM,
   axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM
   _CLKGEN_inst, has the attribute DFS_OSCILLATOR_MODE not set to
   PHASE_FREQ_LOCK. No phase relationship exists between the input clock and
   CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains
   must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 969800 paths, 0 nets, and 38051 connections

Design statistics:
   Minimum period:   6.180ns (Maximum frequency: 161.812MHz)
   Maximum path delay from/to any node:   5.394ns


Analysis completed Mon Oct 01 15:13:19 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 24 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.4 - Bitgen O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
Opened constraints file system.pcf.

Mon Oct 01 15:13:29 2012

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net axi_ac97_0_Interrupt is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   Digilent_QuadSPI_Cntlr_C_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 27 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Mon Oct 01 15:16:46 2012
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.4 - psf2Edward EDK_O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 39 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 246 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 13.4 - xdsgen EDK_O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_vdma_0.jpg.....
org.apache.batik.transcoder.TranscoderException: nul
Enclosed Exception
file:/C:/EE427/SpaceInvaderTestHW2/__xps/.dswkshop/axi_vdma_0.svg:-
Cannot find the referenced element
"#AXIS_busconn_INITIATOR
specified on the element <use> - may be a problem of id
	at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.image.ImageTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.XMLAbstractTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
	at MdtSvgDiag_Rasterize._rasterizeIMG(MdtSvgDiag_Rasterize.java:156)
	at MdtSvgDiag_Rasterize.batchMode(MdtSvgDiag_Rasterize.java:91)
	at MdtSvgDiag_Rasterize.main(MdtSvgDiag_Rasterize.java:24)
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Mon Oct 01 15:17:01 2012
 xsdk.exe -hwspec C:\EE427\SpaceInvaderTestHW2\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\EE427\SpaceInvaderTestHW2\etc\system.filters
Done writing Tab View settings to:
	C:\EE427\SpaceInvaderTestHW2\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

fit_timer_1 has been added to the project
fit_timer_1 has been deleted from the project

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port will be driven to GND - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 30 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 246 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Mon Oct 01 15:28:27 2012
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp
C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/l
ib/ -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs 

Parse C:/EE427/SpaceInvaderTestHW2/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 138 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'axi4lite_0_M_AXI_ACLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_hdmi_0:S_AXIS_MM2S_ACLK. Clock DRCs will not be performed on this core
   and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 39 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 246 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111001 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No synchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No synchronous clock conversions in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 66 - Copying cache implementation
netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 79 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 86 - Copying cache implementation
netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 95 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 102 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 111 - Copying cache implementation
netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 118 - Copying cache implementation
netlist
IPNAME:mdm INSTANCE:debug_module - C:\EE427\SpaceInvaderTestHW2\system.mhs line
146 - Copying cache implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 181 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_5bits -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 201 - Copying cache implementation
netlist
IPNAME:axi_hdmi INSTANCE:axi_hdmi_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 216 - Copying cache implementation netlist
IPNAME:axi_ac97 INSTANCE:axi_ac97_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 250 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 265 - Copying cache implementation
netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 273 - Copying cache implementation
netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 280 - Copying cache implementation
netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 295 - Copying cache implementation netlist
IPNAME:d_qspi_axi INSTANCE:digilent_quadspi_cntlr -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 343 - Copying cache implementation
netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 366 - Copying cache implementation netlist
IPNAME:fit_timer INSTANCE:fit_timer_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 376 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 111 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 159 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:clock_generator_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs line 159 -
Running XST synthesis
INSTANCE:axi_ac97_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs line 250 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_intc_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs line 355 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 159 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/EE427/SpaceInvaderTestHW2/implementation/clock_generator_0_wrapper/clock_gen
erator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 34.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Mon Oct 01 15:55:03 2012
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: C:/EE427/SpaceInvaderTestHW2/implementation/fpga.flw 
Using Option File(s): 
 C:/EE427/SpaceInvaderTestHW2/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-3 -nt timestamp -bm system.bmm
"C:/EE427/SpaceInvaderTestHW2/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-3 -nt timestamp -bm system.bmm
C:/EE427/SpaceInvaderTestHW2/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/EE427/SpaceInvaderTestHW2/implementation/system.ngc" ...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/push_buttons_5bits_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_hdmi_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_ac97_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/mcb_ddr2_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi4lite_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi4_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_vdma_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_intc_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_i_bram_ctrl_wrapper.ng
c"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_d_bram_ctrl_wrapper.ng
c"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/debug_module_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/digilent_quadspi_cntlr_wrapper.ngc"
...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_timer_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_bram_block_wrapper.ngc
"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/fit_timer_0_wrapper.ngc"...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_ilmb_wrapper.ncf" to
module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_dlmb_wrapper.ncf" to
module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/mcb_ddr2_wrapper.ncf" to module
"MCB_DDR2"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/axi4lite_0_wrapper.ncf" to module
"axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/axi4_0_wrapper.ncf" to module
"axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_wrapper.ncf" to module
"microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_vdma_0_wrapper.ncf" to module
"axi_vdma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem - TNM : m_axi_mm2s_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_m_axis_mm2s_aclk = FROM
   "m_axi_mm2s_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_m_axi_mm2s_aclk = FROM
   "m_axis_mm2s_aclk" TO "m_axi_mm2s_aclk" TIG;>

WARNING:ConstraintSystem - TNM : s_axi_lite_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axis_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axis_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>

WARNING:ConstraintSystem - TNM : globclk was distributed to a DCM but new TNM
   constraints were not derived. This TNM is used in the following user groups
   or specifications:
   <TIMESPEC TS_path1 = FROM globclk TO hdmipclk 14 ns;> [system.ucf(74)]
   <TIMESPEC TS_path2 = FROM hdmipclk TO globclk 10 ns;> [system.ucf(75)]

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into DCM_CLKGEN instance
   axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_ins
   t. The following new TNM groups and period specifications were generated at
   the DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   DcmClkO = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO" TS_clock_g...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x2 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x2" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x1 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x1" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x10 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x10" TS_a...>

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = 3.3;>
   [system.ucf(42)].
WARNING:NgdBuild:1012 - The constraint <NET "zio" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object zio by the constraint <NET zio IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(15)].
WARNING:NgdBuild:1012 - The constraint <NET "rzq" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object rzq by the constraint <NET rzq IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(14)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (10) was
   detected for the CLKIN1_PERIOD attribute on PLL "PLL_ADV".  This does not
   match the PERIOD constraint value (74400 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:452 - logical net 'N52' has no driver
WARNING:NgdBuild:452 - logical net 'N53' has no driver
WARNING:NgdBuild:452 - logical net 'N54' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  37

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  0 sec
Total CPU time to NGDBUILD completion:  1 min  0 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-3".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_N_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 34 secs 
Total CPU  time at the beginning of Placer: 30 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:55ea2e69) REAL time: 37 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:55ea2e69) REAL time: 38 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:83a3bf29) REAL time: 38 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:409be510) REAL time: 1 mins 11 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:409be510) REAL time: 1 mins 11 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:409be510) REAL time: 1 mins 11 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:409be510) REAL time: 1 mins 11 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:409be510) REAL time: 1 mins 11 secs 

Phase 9.8  Global Placement
.........................
...........................................................
................................................................
....................................................................................................
.....
Phase 9.8  Global Placement (Checksum:8e4b6f04) REAL time: 2 mins 6 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:8e4b6f04) REAL time: 2 mins 6 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:f9d5e0b4) REAL time: 2 mins 21 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:f9d5e0b4) REAL time: 2 mins 21 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:20473ecd) REAL time: 2 mins 21 secs 

Total REAL time to Placer completion: 2 mins 33 secs 
Total CPU  time to Placer completion: 2 mins 27 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   37
Slice Logic Utilization:
  Number of Slice Registers:                 6,316 out of  54,576   11
    Number used as Flip Flops:               6,306
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,540 out of  27,288   23
    Number used as logic:                    5,902 out of  27,288   21
      Number using O6 output only:           4,507
      Number using O5 output only:             123
      Number using O5 and O6:                1,272
      Number used as ROM:                        0
    Number used as Memory:                     282 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           194
        Number using O6 output only:            62
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    356
      Number with same-slice register load:    331
      Number with same-slice carry load:        25
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,765 out of   6,822   40
  Nummber of MUXCYs used:                    1,128 out of  13,644    8
  Number of LUT Flip Flop pairs used:        8,214
    Number with an unused Flip Flop:         2,558 out of   8,214   31
    Number with an unused LUT:               1,674 out of   8,214   20
    Number of fully used LUT-FF pairs:       3,982 out of   8,214   48
    Number of unique control sets:             401
    Number of slice register sites lost
      to control set restrictions:           1,531 out of  54,576    2

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     218   35
    Number of LOCed IOBs:                       77 out of      77  100
    IOB Flip Flops:                             12
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          3 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  60 out of     376   15
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.88

Peak Memory Usage:  698 MB
Total REAL time to MAP completion:  2 mins 40 secs 
Total CPU time to MAP completion:   2 mins 35 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.21 2012-01-07".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,316 out of  54,576   11
    Number used as Flip Flops:               6,306
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,540 out of  27,288   23
    Number used as logic:                    5,902 out of  27,288   21
      Number using O6 output only:           4,507
      Number using O5 output only:             123
      Number using O5 and O6:                1,272
      Number used as ROM:                        0
    Number used as Memory:                     282 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           194
        Number using O6 output only:            62
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    356
      Number with same-slice register load:    331
      Number with same-slice carry load:        25
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,765 out of   6,822   40
  Nummber of MUXCYs used:                    1,128 out of  13,644    8
  Number of LUT Flip Flop pairs used:        8,214
    Number with an unused Flip Flop:         2,558 out of   8,214   31
    Number with an unused LUT:               1,674 out of   8,214   20
    Number of fully used LUT-FF pairs:       3,982 out of   8,214   48
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     218   35
    Number of LOCed IOBs:                       77 out of      77  100
    IOB Flip Flops:                             12
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          3 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  60 out of     376   15
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 25 secs 
Finished initial Timing Analysis.  REAL time: 25 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 45625 unrouted;      REAL time: 28 secs 

Phase  2  : 38128 unrouted;      REAL time: 31 secs 

Phase  3  : 15931 unrouted;      REAL time: 46 secs 

Phase  4  : 15931 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 48 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 9 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 9 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 9 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 9 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 9 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 12 secs 
Total REAL time to Router completion: 1 mins 12 secs 
Total CPU time to Router completion: 1 mins 3 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 2231 |  0.567     |  1.778      |
+---------------------+--------------+------+------+------------+-------------+
|S_AXIS_MM2S_ACLK_int |              |      |      |            |             |
|                     |  BUFGMUX_X2Y4| No   |  127 |  0.042     |  1.253      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y1| No   |   57 |  0.060     |  1.272      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Bit_Clk_p |              |      |      |            |             |
|            in_BUFGP |  BUFGMUX_X2Y2| No   |   49 |  0.482     |  1.693      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|              Clk_x2 | BUFGMUX_X3Y13| No   |   13 |  0.236     |  1.456      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/AXI_LITE_IPIF_I/I_ |              |      |      |            |             |
|SLAVE_ATTACHMENT/rst |              |      |      |            |             |
|             _rstpot |         Local|      |   33 |  0.000     |  1.082      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  5.273     |  7.613      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/USER_LOGIC_I/AC97_ |              |      |      |            |             |
|CONTROLLER/AC97_FIFO |              |      |      |            |             |
|_I/IpClk_ac97_reg_ac |              |      |      |            |             |
|              cess_S |         Local|      |    2 |  0.000     |  0.636      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_b |              |      |      |            |             |
|             ufpll_o |         Local|      |   34 |  0.571     |  1.543      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_1 |              |      |      |            |             |
|         80_bufpll_o |         Local|      |   37 |  0.590     |  1.562      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|             Clk_x10 |         Local|      |    8 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/ioi_drp_ |              |      |      |            |             |
|                 clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Interrupt |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  1.411      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 10

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | MINLOWPULSE |     8.440ns|     5.000ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_DcmCl |             |            |            |        |            
  kO         = PERIOD TIMEGRP         "axi_ |             |            |            |        |            
  hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHD |             |            |            |        |            
  MITransmitter_Inst_DynClkGen_DcmClkO"     |             |            |            |        |            
       TS_clock_generator_0_clock_generator |             |            |            |        |            
  _0_SIG_PLL0_CLKOUT2 * 0.744 HIGH          |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     1.834ns|     4.886ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.167ns|            |       0|           0
  t_x2         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x2" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     4.427ns|     5.573ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.921ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P | MINPERIOD   |     4.010ns|     5.990ns|       0|           0
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     6.966ns|     6.474ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.314ns|            |       0|           0
  t_x1         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x1" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path1 = MAXDELAY FROM TIMEGRP "globclk | MAXDELAY    |     8.598ns|     5.402ns|       0|           0
  " TO TIMEGRP "hdmipclk" 14 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | N/A         |         N/A|         N/A|     N/A|         N/A
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu |             |            |            |        |            
  t_x10         = PERIOD TIMEGRP         "a |             |            |            |        |            
  xi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Ax |             |            |            |        |            
  iHDMITransmitter_Inst_DynClkGen_PllOut_x1 |             |            |            |        |            
  0"         TS_axi_hdmi_0_axi_hdmi_0_USE_H |             |            |            |        |            
  DMI_OUT_Inst_AxiHDMITransmitter_Inst_DynC |             |            |            |        |            
  lkGen_DcmClkO         * 10 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path2 = MAXDELAY FROM TIMEGRP "hdmipcl | N/A         |         N/A|         N/A|     N/A|         N/A
  k" TO TIMEGRP "globclk" 10 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.697ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.778ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path" | SETUP       |         N/A|     2.685ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_pa | N/A         |         N/A|         N/A|     N/A|         N/A
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     4.978ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     4.976ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     1.826ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.664ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | SETUP       |         N/A|     6.880ns|     N/A|           0
  _to_m_axi_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|    12.750ns|     N/A|           0
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | N/A         |         N/A|         N/A|     N/A|         N/A
  _to_s_axi_lite_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|    11.778ns|     N/A|           0
  to_s_axi_lite_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axi_mm2s_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      8.994ns|            0|            0|            0|         7158|
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     10.000ns|      5.990ns|      7.270ns|            0|            0|           61|         7097|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_axi_hdmi_0_axi_hdmi_0_USE_|     13.441ns|      5.000ns|      9.772ns|            0|            0|            0|         7097|
|  HDMI_OUT_Inst_AxiHDMITransmit|             |             |             |             |             |             |             |
|  ter_Inst_DynClkGen_DcmClkO   |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      6.720ns|      4.886ns|          N/A|            0|            0|           83|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x2                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|     13.441ns|      6.474ns|          N/A|            0|            0|         7014|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x1                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      1.344ns|          N/A|          N/A|            0|            0|            0|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x10                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 23 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 22 secs 
Total CPU time to PAR completion: 1 mins 6 secs 

Peak Memory Usage:  626 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 27
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM,
   axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM
   _CLKGEN_inst, has the attribute DFS_OSCILLATOR_MODE not set to
   PHASE_FREQ_LOCK. No phase relationship exists between the input clock and
   CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains
   must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 969803 paths, 0 nets, and 38049 connections

Design statistics:
   Minimum period:   6.474ns (Maximum frequency: 154.464MHz)
   Maximum path delay from/to any node:   5.402ns


Analysis completed Mon Oct 01 16:00:38 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 23 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.4 - Bitgen O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
Opened constraints file system.pcf.

Mon Oct 01 16:00:48 2012

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net axi_ac97_0_Interrupt is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   Digilent_QuadSPI_Cntlr_C_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 27 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Mon Oct 01 16:01:51 2012
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.4 - psf2Edward EDK_O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 39 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 246 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 13.4 - xdsgen EDK_O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_vdma_0.jpg.....
org.apache.batik.transcoder.TranscoderException: nul
Enclosed Exception
file:/C:/EE427/SpaceInvaderTestHW2/__xps/.dswkshop/axi_vdma_0.svg:-
Cannot find the referenced element
"#AXIS_busconn_INITIATOR
specified on the element <use> - may be a problem of id
	at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.image.ImageTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.XMLAbstractTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
	at MdtSvgDiag_Rasterize._rasterizeIMG(MdtSvgDiag_Rasterize.java:156)
	at MdtSvgDiag_Rasterize.batchMode(MdtSvgDiag_Rasterize.java:91)
	at MdtSvgDiag_Rasterize.main(MdtSvgDiag_Rasterize.java:24)
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Mon Oct 01 16:02:04 2012
 xsdk.exe -hwspec C:\EE427\SpaceInvaderTestHW2\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\EE427\SpaceInvaderTestHW2\etc\system.filters
Done writing Tab View settings to:
	C:\EE427\SpaceInvaderTestHW2\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Mon Oct 01 16:06:47 2012
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Mon Oct 01 16:06:47 2012
 xsdk.exe -hwspec C:\EE427\SpaceInvaderTestHW2\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Mon Oct 01 16:30:02 2012
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp
C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/l
ib/ -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs 

Parse C:/EE427/SpaceInvaderTestHW2/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 138 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'axi4lite_0_M_AXI_ACLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_hdmi_0:S_AXIS_MM2S_ACLK. Clock DRCs will not be performed on this core
   and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 39 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 246 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111001 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No synchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No synchronous clock conversions in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 66 - Copying cache implementation
netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 79 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 86 - Copying cache implementation
netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 95 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 102 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 111 - Copying cache implementation
netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 118 - Copying cache implementation
netlist
IPNAME:mdm INSTANCE:debug_module - C:\EE427\SpaceInvaderTestHW2\system.mhs line
146 - Copying cache implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 181 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_5bits -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 201 - Copying cache implementation
netlist
IPNAME:axi_hdmi INSTANCE:axi_hdmi_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 216 - Copying cache implementation netlist
IPNAME:axi_ac97 INSTANCE:axi_ac97_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 250 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 265 - Copying cache implementation
netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 273 - Copying cache implementation
netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 280 - Copying cache implementation
netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 295 - Copying cache implementation netlist
IPNAME:d_qspi_axi INSTANCE:digilent_quadspi_cntlr -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 343 - Copying cache implementation
netlist
IPNAME:axi_intc INSTANCE:axi_intc_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 355 - Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 366 - Copying cache implementation netlist
IPNAME:fit_timer INSTANCE:fit_timer_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 376 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 111 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 159 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:clock_generator_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs line 159 -
Running XST synthesis
INSTANCE:axi_ac97_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs line 250 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 159 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/EE427/SpaceInvaderTestHW2/implementation/clock_generator_0_wrapper/clock_gen
erator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 30.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: C:/EE427/SpaceInvaderTestHW2/implementation/fpga.flw 
Using Option File(s): 
 C:/EE427/SpaceInvaderTestHW2/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-3 -nt timestamp -bm system.bmm
"C:/EE427/SpaceInvaderTestHW2/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-3 -nt timestamp -bm system.bmm
C:/EE427/SpaceInvaderTestHW2/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/EE427/SpaceInvaderTestHW2/implementation/system.ngc" ...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/push_buttons_5bits_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_hdmi_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_ac97_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/mcb_ddr2_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi4lite_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi4_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_vdma_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_intc_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_i_bram_ctrl_wrapper.ng
c"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_d_bram_ctrl_wrapper.ng
c"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/debug_module_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/digilent_quadspi_cntlr_wrapper.ngc"
...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_timer_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/fit_timer_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_bram_block_wrapper.ngc
"...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_ilmb_wrapper.ncf" to
module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_dlmb_wrapper.ncf" to
module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/mcb_ddr2_wrapper.ncf" to module
"MCB_DDR2"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/axi4lite_0_wrapper.ncf" to module
"axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/axi4_0_wrapper.ncf" to module
"axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_wrapper.ncf" to module
"microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_vdma_0_wrapper.ncf" to module
"axi_vdma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem - TNM : m_axi_mm2s_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_m_axis_mm2s_aclk = FROM
   "m_axi_mm2s_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_m_axi_mm2s_aclk = FROM
   "m_axis_mm2s_aclk" TO "m_axi_mm2s_aclk" TIG;>

WARNING:ConstraintSystem - TNM : s_axi_lite_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axis_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axis_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>

WARNING:ConstraintSystem - TNM : globclk was distributed to a DCM but new TNM
   constraints were not derived. This TNM is used in the following user groups
   or specifications:
   <TIMESPEC TS_path1 = FROM globclk TO hdmipclk 14 ns;> [system.ucf(74)]
   <TIMESPEC TS_path2 = FROM hdmipclk TO globclk 10 ns;> [system.ucf(75)]

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into DCM_CLKGEN instance
   axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_ins
   t. The following new TNM groups and period specifications were generated at
   the DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   DcmClkO = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO" TS_clock_g...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x2 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x2" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x1 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x1" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x10 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x10" TS_a...>

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = 3.3;>
   [system.ucf(42)].
WARNING:NgdBuild:1012 - The constraint <NET "zio" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object zio by the constraint <NET zio IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(15)].
WARNING:NgdBuild:1012 - The constraint <NET "rzq" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object rzq by the constraint <NET rzq IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(14)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (10) was
   detected for the CLKIN1_PERIOD attribute on PLL "PLL_ADV".  This does not
   match the PERIOD constraint value (74400 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:452 - logical net 'N52' has no driver
WARNING:NgdBuild:452 - logical net 'N53' has no driver
WARNING:NgdBuild:452 - logical net 'N54' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  37

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  0 sec
Total CPU time to NGDBUILD completion:  1 min  0 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-3".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_N_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 34 secs 
Total CPU  time at the beginning of Placer: 30 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:e8ae0ebb) REAL time: 37 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:e8ae0ebb) REAL time: 38 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:8398095b) REAL time: 38 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:2f17e7d5) REAL time: 1 mins 10 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:2f17e7d5) REAL time: 1 mins 10 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:2f17e7d5) REAL time: 1 mins 10 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:2f17e7d5) REAL time: 1 mins 11 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:2f17e7d5) REAL time: 1 mins 11 secs 

Phase 9.8  Global Placement
.......................
........................................................
.......................................................................
.......................................................................
........
Phase 9.8  Global Placement (Checksum:2298eb05) REAL time: 1 mins 58 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:2298eb05) REAL time: 1 mins 58 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:413457da) REAL time: 2 mins 10 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:413457da) REAL time: 2 mins 10 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:295b3d77) REAL time: 2 mins 10 secs 

Total REAL time to Placer completion: 2 mins 22 secs 
Total CPU  time to Placer completion: 2 mins 17 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   37
Slice Logic Utilization:
  Number of Slice Registers:                 6,332 out of  54,576   11
    Number used as Flip Flops:               6,322
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,572 out of  27,288   24
    Number used as logic:                    5,905 out of  27,288   21
      Number using O6 output only:           4,508
      Number using O5 output only:             125
      Number using O5 and O6:                1,272
      Number used as ROM:                        0
    Number used as Memory:                     289 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           201
        Number using O6 output only:            69
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    378
      Number with same-slice register load:    352
      Number with same-slice carry load:        26
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,796 out of   6,822   40
  Nummber of MUXCYs used:                    1,128 out of  13,644    8
  Number of LUT Flip Flop pairs used:        8,264
    Number with an unused Flip Flop:         2,621 out of   8,264   31
    Number with an unused LUT:               1,692 out of   8,264   20
    Number of fully used LUT-FF pairs:       3,951 out of   8,264   47
    Number of unique control sets:             414
    Number of slice register sites lost
      to control set restrictions:           1,628 out of  54,576    2

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     218   35
    Number of LOCed IOBs:                       77 out of      77  100
    IOB Flip Flops:                             12
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          3 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  60 out of     376   15
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.88

Peak Memory Usage:  697 MB
Total REAL time to MAP completion:  2 mins 30 secs 
Total CPU time to MAP completion:   2 mins 25 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.21 2012-01-07".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,332 out of  54,576   11
    Number used as Flip Flops:               6,322
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,572 out of  27,288   24
    Number used as logic:                    5,905 out of  27,288   21
      Number using O6 output only:           4,508
      Number using O5 output only:             125
      Number using O5 and O6:                1,272
      Number used as ROM:                        0
    Number used as Memory:                     289 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           201
        Number using O6 output only:            69
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    378
      Number with same-slice register load:    352
      Number with same-slice carry load:        26
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,796 out of   6,822   40
  Nummber of MUXCYs used:                    1,128 out of  13,644    8
  Number of LUT Flip Flop pairs used:        8,264
    Number with an unused Flip Flop:         2,621 out of   8,264   31
    Number with an unused LUT:               1,692 out of   8,264   20
    Number of fully used LUT-FF pairs:       3,951 out of   8,264   47
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     218   35
    Number of LOCed IOBs:                       77 out of      77  100
    IOB Flip Flops:                             12
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          3 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  60 out of     376   15
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 25 secs 
Finished initial Timing Analysis.  REAL time: 25 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 45664 unrouted;      REAL time: 28 secs 

Phase  2  : 38134 unrouted;      REAL time: 31 secs 

Phase  3  : 16099 unrouted;      REAL time: 47 secs 

Phase  4  : 16099 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 49 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 14 secs 
Total REAL time to Router completion: 1 mins 14 secs 
Total CPU time to Router completion: 1 mins 5 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 2224 |  0.567     |  1.778      |
+---------------------+--------------+------+------+------------+-------------+
|S_AXIS_MM2S_ACLK_int |              |      |      |            |             |
|                     |  BUFGMUX_X2Y4| No   |  129 |  0.060     |  1.273      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y1| No   |   58 |  0.040     |  1.251      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Bit_Clk_p |              |      |      |            |             |
|            in_BUFGP |  BUFGMUX_X2Y2| No   |   45 |  0.479     |  1.693      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|              Clk_x2 | BUFGMUX_X3Y13| No   |   13 |  0.240     |  1.456      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/AXI_LITE_IPIF_I/I_ |              |      |      |            |             |
|SLAVE_ATTACHMENT/rst |              |      |      |            |             |
|             _rstpot |         Local|      |   31 |  0.000     |  0.813      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  4.308     |  6.456      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/USER_LOGIC_I/AC97_ |              |      |      |            |             |
|CONTROLLER/AC97_FIFO |              |      |      |            |             |
|_I/IpClk_ac97_reg_ac |              |      |      |            |             |
|              cess_S |         Local|      |    2 |  0.000     |  0.683      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_b |              |      |      |            |             |
|             ufpll_o |         Local|      |   34 |  0.571     |  1.543      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_1 |              |      |      |            |             |
|         80_bufpll_o |         Local|      |   37 |  0.590     |  1.562      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|             Clk_x10 |         Local|      |    8 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/ioi_drp_ |              |      |      |            |             |
|                 clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Interrupt |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  1.496      |
+---------------------+--------------+------+------+------------+-------------+
|fit_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  2.134      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 10

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | MINLOWPULSE |     8.440ns|     5.000ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_DcmCl |             |            |            |        |            
  kO         = PERIOD TIMEGRP         "axi_ |             |            |            |        |            
  hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHD |             |            |            |        |            
  MITransmitter_Inst_DynClkGen_DcmClkO"     |             |            |            |        |            
       TS_clock_generator_0_clock_generator |             |            |            |        |            
  _0_SIG_PLL0_CLKOUT2 * 0.744 HIGH          |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     2.275ns|     4.445ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.162ns|            |       0|           0
  t_x2         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x2" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     4.322ns|     5.678ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     1.017ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P | MINPERIOD   |     4.010ns|     5.990ns|       0|           0
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     6.932ns|     6.508ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.373ns|            |       0|           0
  t_x1         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x1" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path1 = MAXDELAY FROM TIMEGRP "globclk | MAXDELAY    |     8.578ns|     5.422ns|       0|           0
  " TO TIMEGRP "hdmipclk" 14 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | N/A         |         N/A|         N/A|     N/A|         N/A
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu |             |            |            |        |            
  t_x10         = PERIOD TIMEGRP         "a |             |            |            |        |            
  xi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Ax |             |            |            |        |            
  iHDMITransmitter_Inst_DynClkGen_PllOut_x1 |             |            |            |        |            
  0"         TS_axi_hdmi_0_axi_hdmi_0_USE_H |             |            |            |        |            
  DMI_OUT_Inst_AxiHDMITransmitter_Inst_DynC |             |            |            |        |            
  lkGen_DcmClkO         * 10 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path2 = MAXDELAY FROM TIMEGRP "hdmipcl | N/A         |         N/A|         N/A|     N/A|         N/A
  k" TO TIMEGRP "globclk" 10 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.446ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     2.054ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path" | SETUP       |         N/A|     2.161ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_pa | N/A         |         N/A|         N/A|     N/A|         N/A
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     4.929ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     4.974ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     2.423ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.450ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | SETUP       |         N/A|     8.333ns|     N/A|           0
  _to_m_axi_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|    10.692ns|     N/A|           0
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | N/A         |         N/A|         N/A|     N/A|         N/A
  _to_s_axi_lite_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|    12.707ns|     N/A|           0
  to_s_axi_lite_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axi_mm2s_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      8.994ns|            0|            0|            0|         7158|
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     10.000ns|      5.990ns|      6.614ns|            0|            0|           61|         7097|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_axi_hdmi_0_axi_hdmi_0_USE_|     13.441ns|      5.000ns|      8.890ns|            0|            0|            0|         7097|
|  HDMI_OUT_Inst_AxiHDMITransmit|             |             |             |             |             |             |             |
|  ter_Inst_DynClkGen_DcmClkO   |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      6.720ns|      4.445ns|          N/A|            0|            0|           83|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x2                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|     13.441ns|      6.508ns|          N/A|            0|            0|         7014|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x1                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      1.344ns|          N/A|          N/A|            0|            0|            0|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x10                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 23 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 24 secs 
Total CPU time to PAR completion: 1 mins 8 secs 

Peak Memory Usage:  636 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 27
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM,
   axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM
   _CLKGEN_inst, has the attribute DFS_OSCILLATOR_MODE not set to
   PHASE_FREQ_LOCK. No phase relationship exists between the input clock and
   CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains
   must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 969834 paths, 0 nets, and 38050 connections

Design statistics:
   Minimum period:   6.508ns (Maximum frequency: 153.657MHz)
   Maximum path delay from/to any node:   5.422ns


Analysis completed Mon Oct 01 16:36:26 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 22 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.4 - Bitgen O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
Opened constraints file system.pcf.

Mon Oct 01 16:36:35 2012

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net axi_ac97_0_Interrupt is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   Digilent_QuadSPI_Cntlr_C_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 27 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Mon Oct 01 16:37:13 2012
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.4 - psf2Edward EDK_O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 39 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 246 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 13.4 - xdsgen EDK_O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_vdma_0.jpg.....
org.apache.batik.transcoder.TranscoderException: nul
Enclosed Exception
file:/C:/EE427/SpaceInvaderTestHW2/__xps/.dswkshop/axi_vdma_0.svg:-
Cannot find the referenced element
"#AXIS_busconn_INITIATOR
specified on the element <use> - may be a problem of id
	at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.image.ImageTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.XMLAbstractTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
	at MdtSvgDiag_Rasterize._rasterizeIMG(MdtSvgDiag_Rasterize.java:156)
	at MdtSvgDiag_Rasterize.batchMode(MdtSvgDiag_Rasterize.java:91)
	at MdtSvgDiag_Rasterize.main(MdtSvgDiag_Rasterize.java:24)
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Mon Oct 01 16:37:25 2012
 xsdk.exe -hwspec C:\EE427\SpaceInvaderTestHW2\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Sat Oct 10 17:05:36 2015
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Sat Oct 10 17:05:36 2015
 xsdk.exe -hwspec C:\parkerbros\space-invaders\hw\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\parkerbros\space-invaders\hw\etc\system.filters
Done writing Tab View settings to:
	C:\parkerbros\space-invaders\hw\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Wed Oct 28 16:09:07 2015
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Wed Oct 28 16:09:07 2015
 xsdk.exe -hwspec C:\parkerbros\space-invaders\hw\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\parkerbros\space-invaders\hw\etc\system.filters
Done writing Tab View settings to:
	C:\parkerbros\space-invaders\hw\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Assigned Driver generic 1.00.a for instance pit_0
pit_0 has been added to the project
WARNING:EDK:2137 - Peripheral pit_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7bc00000-0x7bc0ffff) pit_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - Use Push_Buttons_5Bits as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHzPLL0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: pit_0

********************************************************************************
At Local date and time: Tue Nov 03 21:08:31 2015
 make -f system.make simmodel started...
IF NOT EXIST "bootloops" @mkdir "bootloops"
cp -f C:/Xilinx/13.4/ISE_DS/EDK/sw/lib/microblaze/mb_bootloop_le.elf bootloops/microblaze_0.elf
"*********************************************"
"Creating behavioral simulation models..."
"*********************************************"
simgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/  -pe microblaze_0 bootloops/microblaze_0.elf -msg __xps/ise/xmsgprops.lst -s isim -tb -m behavioral system.mhs

Release 13.4 - Simulation Model Generator Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Command Line: simgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp
C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -pe microblaze_0
bootloops/microblaze_0.elf -msg __xps/ise/xmsgprops.lst -s isim -tb -m
behavioral system.mhs 

MHS file              : C:\parkerbros\space-invaders\hw\system.mhs
Language (-lang)      : VHDL 
Flow (-flow)      : ISE 
Simulation Model (-m) : Behavioral
Simulator (-s)        : ISE Simulator (ISIM)
Part (-p) [ family ]  : xc6slx45csg324-3 [ spartan6 ]
External memory simulation (-external_mem_sim) : FALSE 

Output directory (-od): C:\parkerbros\space-invaders\hw\

Library Path (-lp): C:\EE427\Atlys_BSB_Support_v_3_4\Atlys_AXI_BSB_Support\lib\


Simulation Model Generator started ...

Reading MHS file ...
lp : C:\EE427\Atlys_BSB_Support_v_3_4\Atlys_AXI_BSB_Support\lib\

Reading MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.4\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 138 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'axi4lite_0_M_AXI_ACLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_hdmi_0:S_AXIS_MM2S_ACLK. Clock DRCs will not be performed on this core
   and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7bc00000-0x7bc0ffff) pit_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 10 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection - C:\parkerbros\space-invaders\hw\system.mhs line 39 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection - C:\parkerbros\space-invaders\hw\system.mhs line 246 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111001 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION SIMGEN_SYSLEVEL_UPDATE_PROC...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\parkerbros\space-invaders\hw\system.mhs line 111 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\parkerbros\space-invaders\hw\system.mhs line 159 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Generating simulation files ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Constructing platform-level signal connectivity ...

Writing HDL ...

Writing BMM ...

Writing memory initialization files ...

Generating Memory Initialization Files ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 138 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'axi4lite_0_M_AXI_ACLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_hdmi_0:S_AXIS_MM2S_ACLK. Clock DRCs will not be performed on this core
   and cores connected to it. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7bc00000-0x7bc0ffff) pit_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...
Running Data2Mem with the following command:
data2mem -bm "system_sim.bmm"  -bd
"C:\parkerbros\space-invaders\hw\bootloops\microblaze_0.elf" tag microblaze_0 
-bx C:\parkerbros\space-invaders\hw\simulation\behavioral -u   -p
xc6slx45csg324-3 

Generating simulator compile script ...

Generating simulator helper scripts ...
Simulation Model Generator done!

Done!

********************************************************************************
At Local date and time: Tue Nov 03 21:08:41 2015
 make -f system.make sim started...
cd simulation/behavioral & \
	system_fuse.cmd
Running: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -incremental work.system_tb work.glbl -prj system.prj -L xilinxcorelib_ver -L secureip -L unisims_ver -o isim_system.exe 
ISim O.87xd (signature 0xc3576ebc)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/upcnt_n.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/lpf.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/sequence.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/proc_sys_reset.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/hdl/vhdl/lmb_v10.vhd" into library lmb_v10_v2_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/lmb_bram_if_funcs.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/xor18.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/parity.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/parityenable.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/checkbit_handler.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/correct_one_bit.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/pselect.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/pselect_mask.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/plb_interface.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/axi_interface.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/lmb_bram_if_cntlr.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "elaborate/microblaze_0_bram_block_elaborate_v1_00_a/hdl/vhdl/microblaze_0_bram_block_elaborate.vhd" into library microblaze_0_bram_block_elaborate_v1_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/microblaze_types_pkg.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/microblaze_types_pkg_body.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/microblaze_isa_be_pkg.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/microblaze_primitives.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mux_bus.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/parity.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/comparator.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/carry_and.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/carry_or.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/carry_equal.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/carry_compare.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/carry_compare_mask.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/carry_compare_const.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/find_first_bit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mux4_8.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mux4.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/vec_mux.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/gen_srlfifo.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/alu_bit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/alu.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/msr_reg_bit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/msr_reg.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/msr_reg_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/dsp_module.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mul_unit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/div_unit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/div_unit_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/operand_select_bit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/operand_select.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/operand_select_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/pc_bit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/pc_module.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/pc_module_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/prefetch_buffer.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/prefetch_buffer_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/register_file_bit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/register_file.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/register_file_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/count_leading_zero.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/shift_logic_bit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/shift_logic.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/shift_logic_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/zero_detect.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/zero_detect_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/barrel_shifter.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/barrel_shifter_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/wb_mux_bit_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/wb_mux_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/data_read_steering.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/byte_doublet_handle.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/byte_doublet_handle_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/data_flow_logic_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/fsl_module.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/streaming_axi.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/exception_registers.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/exception_registers_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/fpu_addsub.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/fpu_div.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/fpu_mul.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/fpu_conv.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/fpu_sqrt.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/fpu.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/pvr.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/result_mux_bit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/result_mux.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/stack_protection.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/data_flow.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/data_flow_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/jump_logic_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/decode.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/decode_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/address_hit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/address_data_hit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/debug.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/iplb_interface.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/dplb_interface.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/daxi_interface.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/iaxi_interface.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/ram_module.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/victim_cache.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/stream_cache.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/cache_interface.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/icache.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/dcache.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/dcache_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/cache_valid_bit_detect.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/cachehit_detect.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/dcache_wb.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/instr_mux.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/read_data_mux_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/interrupt_mode_converter.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mmu_types_pkg.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mmu_tlb.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mmu_utlb_ram.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mmu_utlb.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mmu.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/microblaze_core.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/microblaze.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/hdl/vhdl/srl_fifo.vhd" into library mdm_v2_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/hdl/vhdl/jtag_control.vhd" into library mdm_v2_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/hdl/vhdl/mdm_core.vhd" into library mdm_v2_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/hdl/vhdl/mdm.vhd" into library mdm_v2_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/dcm_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/pll_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/mmcm_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/plle2_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "elaborate/clock_generator_0_v4_03_a/hdl/vhdl/clock_generator.vhd" into library clock_generator_0_v4_03_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_reset.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_afifo_autord.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_cmd_status.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_scc.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_strb_gen2.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_pcc.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_addr_cntl.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rdmux.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rddata_cntl.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rd_status_cntl.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_demux.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wrdata_cntl.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_status_cntl.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_skid2mm_buf.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_skid_buf.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rd_sf.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_sf.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_stbs_set.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_ibttcc.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_indet_btt.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_dre_mux2_1_x_n.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_dre_mux4_1_x_n.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_dre_mux8_1_x_n.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_dre.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_dre.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_ms_strb_set.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mssai_skid_buf.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_scatter.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_realign.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_basic_wrap.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_omit_wrap.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_full_wrap.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_basic_wrap.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_omit_wrap.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_pkg.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_sm.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_pntr.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_cmdsts_if.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_mngr.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_afifo_autord.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_queue.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_noqueue.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_q_mngr.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_cmdsts_if.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_sm.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_mngr.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_queue.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_noqueue.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_q_mngr.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_intrpt.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg.vhd" into library axi_sg_v3_00_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/verilog/util_axis2vector.v" into library axi_vdma_v5_00_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/verilog/util_vector2axis.v" into library axi_vdma_v5_00_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/verilog/axisc_register_slice.v" into library axi_vdma_v5_00_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/verilog/axis_register_slice.v" into library axi_vdma_v5_00_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/verilog/axisc_upsizer.v" into library axi_vdma_v5_00_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/verilog/axisc_downsizer.v" into library axi_vdma_v5_00_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/verilog/axis_dwidth_converter.v" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_pkg.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_cdc.vhd" into library axi_vdma_v5_00_a
WARNING:HDLCompiler:248 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/verilog/axisc_downsizer.v" Line 455: Block identifier is required on this block
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_vid_cdc.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_sg_cdc.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reset.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_rst_module.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_lite_if.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_register.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_regdirect.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_mux.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_module.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_intrpt.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_sof_gen.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_skid_buf.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_sfifo_autord.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_afifo_autord.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_mm2s_linebuf.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_s2mm_linebuf.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_blkmem.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_fsync_gen.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_vregister.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_sgregister.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_vaddrreg_mux.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_vidreg_module.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_genlock_mux.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_greycoder.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_genlock_mngr.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_sg_if.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_sm.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_cmdsts_if.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_sts_mngr.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_mngr.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_mm2s_axis_dwidth_converter.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_s2mm_axis_dwidth_converter.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/interrupt_control_v2_01_a/hdl/vhdl/interrupt_control.vhd" into library interrupt_control_v2_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_gpio_v1_01_b/hdl/vhdl/gpio_core.vhd" into library axi_gpio_v1_01_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_gpio_v1_01_b/hdl/vhdl/axi_gpio.vhd" into library axi_gpio_v1_01_b
Analyzing Verilog file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/verilog/DRAM16XN.v" into library axi_hdmi_v1_00_a
Analyzing Verilog file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/verilog/serdes_1_to_5_diff_data.v" into library axi_hdmi_v1_00_a
Analyzing Verilog file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/verilog/phsaligner.v" into library axi_hdmi_v1_00_a
Analyzing Verilog file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/verilog/chnlbond.v" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/Video.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/TMDSEncoder.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/SerializerN_1.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/LocalRst.vhd" into library axi_hdmi_v1_00_a
Analyzing Verilog file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/verilog/decode.v" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/VideoTimingCtl.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/twi_slave_rom.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/twi_slave.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/DVITransmitter.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/data_dealign.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/data_align.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/clk_gen.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/axi_hdmi_reg.vhd" into library axi_hdmi_v1_00_a
Analyzing Verilog file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/verilog/dvi_decoder.v" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/hdmi_ddc.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/axi_hdmi_transmitter.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/axi_hdmi_reg_top.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/axi_hdmi_receiver.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/axi_hdmi.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/parkerbros/space-invaders/hw/pcores/axi_ac97_v1_00_a/hdl/vhdl/ac97_timing.vhd" into library axi_ac97_v1_00_a
Parsing VHDL file "C:/parkerbros/space-invaders/hw/pcores/axi_ac97_v1_00_a/hdl/vhdl/ac97_core.vhd" into library axi_ac97_v1_00_a
Parsing VHDL file "C:/parkerbros/space-invaders/hw/pcores/axi_ac97_v1_00_a/hdl/vhdl/bram_fifo.vhd" into library axi_ac97_v1_00_a
Parsing VHDL file "C:/parkerbros/space-invaders/hw/pcores/axi_ac97_v1_00_a/hdl/vhdl/srl_fifo.vhd" into library axi_ac97_v1_00_a
Parsing VHDL file "C:/parkerbros/space-invaders/hw/pcores/axi_ac97_v1_00_a/hdl/vhdl/ac97_fifo.vhd" into library axi_ac97_v1_00_a
Parsing VHDL file "C:/parkerbros/space-invaders/hw/pcores/axi_ac97_v1_00_a/hdl/vhdl/opb_ac97.vhd" into library axi_ac97_v1_00_a
Parsing VHDL file "C:/parkerbros/space-invaders/hw/pcores/axi_ac97_v1_00_a/hdl/vhdl/user_logic.vhd" into library axi_ac97_v1_00_a
Parsing VHDL file "C:/parkerbros/space-invaders/hw/pcores/axi_ac97_v1_00_a/hdl/vhdl/axi_ac97.vhd" into library axi_ac97_v1_00_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_a_axi3_conv.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_addr_arbiter_sasd.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_addr_arbiter.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_addr_decoder.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_a_downsizer.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_arbiter_resp.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_a_upsizer.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axi3_conv.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axic_fifo.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axi_clock_converter.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axic_register_slice.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axic_reg_srl_fifo.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axi_crossbar.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axic_srl_fifo.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axi_data_fifo.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axi_downsizer.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axilite_conv.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axi_protocol_converter.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axi_register_slice.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axi_upsizer.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_b_downsizer.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_carry_and.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_carry_latch_and.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_carry_latch_or.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_carry_or.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_carry.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_clock_sync_accel.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_clock_sync_decel.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_command_fifo.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_comparator_mask_static.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_comparator_mask.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_comparator_sel_mask_static.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_comparator_sel_mask.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_comparator_sel_static.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_comparator_sel.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_comparator_static.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_comparator.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_converter_bank.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_crossbar_sasd.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_crossbar.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_data_fifo_bank.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_decerr_slave.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_fifo_gen.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_mux_enc.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_mux.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_ndeep_srl.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_nto1_mux.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_protocol_conv_bank.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_r_axi3_conv.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_r_downsizer.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_register_slice_bank.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_r_upsizer.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_si_transactor.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_splitter.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_w_axi3_conv.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_wdata_mux.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_wdata_router.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_w_downsizer.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_w_upsizer.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/axi_interconnect.v" into library axi_interconnect_v1_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/baudrate.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_rx.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_tx.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_core.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/axi_uartlite.vhd" into library axi_uartlite_v1_02_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_ar_channel.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_a_upsizer.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_aw_channel.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_axic_register_slice.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_axi_register_slice.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_axi_upsizer.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_b_channel.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_carry_and.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_carry_latch_and.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_carry_latch_or.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_carry_or.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_cmd_arbiter.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_cmd_fsm.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_cmd_translator.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_command_fifo.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_comparator_sel_static.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_comparator_sel.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_comparator.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_incr_cmd.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_r_channel.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_r_upsizer.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_simple_fifo.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_w_channel.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_wrap_cmd.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_w_upsizer.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_s6_ddrx.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/iodrp_controller.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/iodrp_mcb_controller.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/mcb_raw_wrapper.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/mcb_soft_calibration_top.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/mcb_soft_calibration.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/mcb_ui_top_synch.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/mcb_ui_top.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/d_qspi_axi_v1_00_a/hdl/verilog/spi_tr8.v" into library d_qspi_axi_v1_00_a
Analyzing Verilog file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/d_qspi_axi_v1_00_a/hdl/verilog/spi_fifo_send.v" into library d_qspi_axi_v1_00_a
Analyzing Verilog file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/d_qspi_axi_v1_00_a/hdl/verilog/spi_fifo_receive.v" into library d_qspi_axi_v1_00_a
Analyzing Verilog file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/d_qspi_axi_v1_00_a/hdl/verilog/spi_sf.v" into library d_qspi_axi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/d_qspi_axi_v1_00_a/hdl/vhdl/user_logic.vhd" into library d_qspi_axi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/d_qspi_axi_v1_00_a/hdl/vhdl/d_qspi_axi.vhd" into library d_qspi_axi_v1_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_01_a/hdl/vhdl/intc_core.vhd" into library axi_intc_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_01_a/hdl/vhdl/axi_intc.vhd" into library axi_intc_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/tc_types.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/count_module.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/timer_control.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/tc_core.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/axi_timer.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/fit_timer_v1_01_b/hdl/vhdl/divide_part.vhd" into library fit_timer_v1_01_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/fit_timer_v1_01_b/hdl/vhdl/fit_timer.vhd" into library fit_timer_v1_01_b
Parsing VHDL file "C:/parkerbros/space-invaders/hw/pcores/pit_v1_00_a/hdl/vhdl/user_logic.vhd" into library pit_v1_00_a
VHDL file C:/parkerbros/space-invaders/hw/pcores/pit_v1_00_a/hdl/vhdl/user_logic.vhd ignored due to errors
ERROR:HDLCompiler:539 - "C:/parkerbros/space-invaders/hw/pcores/pit_v1_00_a/hdl/vhdl/user_logic.vhd" Line 149: Indexed name is not a bit
ERROR:HDLCompiler:539 - "C:/parkerbros/space-invaders/hw/pcores/pit_v1_00_a/hdl/vhdl/user_logic.vhd" Line 150: Indexed name is not a bit
ERROR:HDLCompiler:539 - "C:/parkerbros/space-invaders/hw/pcores/pit_v1_00_a/hdl/vhdl/user_logic.vhd" Line 151: Indexed name is not a bit
ERROR:HDLCompiler:32 - "C:/parkerbros/space-invaders/hw/pcores/pit_v1_00_a/hdl/vhdl/user_logic.vhd" Line 152: <counter_val> is already declared in this region.
ERROR:HDLCompiler:69 - "C:/parkerbros/space-invaders/hw/pcores/pit_v1_00_a/hdl/vhdl/user_logic.vhd" Line 235: <count> is not declared.
ERROR:HDLCompiler:69 - "C:/parkerbros/space-invaders/hw/pcores/pit_v1_00_a/hdl/vhdl/user_logic.vhd" Line 238: <count> is not declared.
ERROR:HDLCompiler:69 - "C:/parkerbros/space-invaders/hw/pcores/pit_v1_00_a/hdl/vhdl/user_logic.vhd" Line 241: <count> is not declared.
ERROR:HDLCompiler:69 - "C:/parkerbros/space-invaders/hw/pcores/pit_v1_00_a/hdl/vhdl/user_logic.vhd" Line 239: <count> is not declared.
ERROR:HDLCompiler:69 - "C:/parkerbros/space-invaders/hw/pcores/pit_v1_00_a/hdl/vhdl/user_logic.vhd" Line 250: <count> is not declared.
ERROR:HDLCompiler:854 - "C:/parkerbros/space-invaders/hw/pcores/pit_v1_00_a/hdl/vhdl/user_logic.vhd" Line 130: Unit <imp> ignored due to previous errors.
make: *** [sim] Error 1
Done!

********************************************************************************
At Local date and time: Tue Nov 03 21:09:19 2015
 make -f system.make simmodel started...
make: Nothing to be done for `simmodel'.
Done!

********************************************************************************
At Local date and time: Tue Nov 03 21:09:21 2015
 make -f system.make sim started...
cd simulation/behavioral & \
	system_fuse.cmd
Running: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -incremental work.system_tb work.glbl -prj system.prj -L xilinxcorelib_ver -L secureip -L unisims_ver -o isim_system.exe 
ISim O.87xd (signature 0xc3576ebc)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/upcnt_n.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/lpf.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/sequence.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/proc_sys_reset.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/hdl/vhdl/lmb_v10.vhd" into library lmb_v10_v2_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/lmb_bram_if_funcs.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/xor18.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/parity.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/parityenable.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/checkbit_handler.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/correct_one_bit.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/pselect.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/pselect_mask.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/plb_interface.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/axi_interface.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/lmb_bram_if_cntlr.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "elaborate/microblaze_0_bram_block_elaborate_v1_00_a/hdl/vhdl/microblaze_0_bram_block_elaborate.vhd" into library microblaze_0_bram_block_elaborate_v1_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/microblaze_types_pkg.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/microblaze_types_pkg_body.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/microblaze_isa_be_pkg.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/microblaze_primitives.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mux_bus.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/parity.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/comparator.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/carry_and.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/carry_or.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/carry_equal.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/carry_compare.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/carry_compare_mask.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/carry_compare_const.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/find_first_bit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mux4_8.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mux4.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/vec_mux.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/gen_srlfifo.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/alu_bit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/alu.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/msr_reg_bit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/msr_reg.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/msr_reg_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/dsp_module.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mul_unit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/div_unit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/div_unit_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/operand_select_bit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/operand_select.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/operand_select_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/pc_bit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/pc_module.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/pc_module_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/prefetch_buffer.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/prefetch_buffer_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/register_file_bit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/register_file.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/register_file_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/count_leading_zero.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/shift_logic_bit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/shift_logic.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/shift_logic_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/zero_detect.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/zero_detect_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/barrel_shifter.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/barrel_shifter_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/wb_mux_bit_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/wb_mux_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/data_read_steering.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/byte_doublet_handle.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/byte_doublet_handle_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/data_flow_logic_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/fsl_module.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/streaming_axi.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/exception_registers.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/exception_registers_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/fpu_addsub.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/fpu_div.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/fpu_mul.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/fpu_conv.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/fpu_sqrt.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/fpu.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/pvr.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/result_mux_bit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/result_mux.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/stack_protection.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/data_flow.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/data_flow_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/jump_logic_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/decode.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/decode_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/address_hit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/address_data_hit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/debug.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/iplb_interface.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/dplb_interface.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/daxi_interface.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/iaxi_interface.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/ram_module.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/victim_cache.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/stream_cache.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/cache_interface.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/icache.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/dcache.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/dcache_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/cache_valid_bit_detect.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/cachehit_detect.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/dcache_wb.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/instr_mux.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/read_data_mux_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/interrupt_mode_converter.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mmu_types_pkg.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mmu_tlb.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mmu_utlb_ram.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mmu_utlb.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mmu.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/microblaze_core.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/microblaze.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/hdl/vhdl/srl_fifo.vhd" into library mdm_v2_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/hdl/vhdl/jtag_control.vhd" into library mdm_v2_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/hdl/vhdl/mdm_core.vhd" into library mdm_v2_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/hdl/vhdl/mdm.vhd" into library mdm_v2_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/dcm_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/pll_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/mmcm_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/plle2_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "elaborate/clock_generator_0_v4_03_a/hdl/vhdl/clock_generator.vhd" into library clock_generator_0_v4_03_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_reset.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_afifo_autord.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_cmd_status.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_scc.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_strb_gen2.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_pcc.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_addr_cntl.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rdmux.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rddata_cntl.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rd_status_cntl.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_demux.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wrdata_cntl.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_status_cntl.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_skid2mm_buf.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_skid_buf.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rd_sf.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_sf.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_stbs_set.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_ibttcc.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_indet_btt.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_dre_mux2_1_x_n.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_dre_mux4_1_x_n.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_dre_mux8_1_x_n.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_dre.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_dre.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_ms_strb_set.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mssai_skid_buf.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_scatter.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_realign.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_basic_wrap.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_omit_wrap.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_full_wrap.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_basic_wrap.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_omit_wrap.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_pkg.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_sm.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_pntr.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_cmdsts_if.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_mngr.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_afifo_autord.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_queue.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_noqueue.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_q_mngr.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_cmdsts_if.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_sm.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_mngr.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_queue.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_noqueue.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_q_mngr.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_intrpt.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg.vhd" into library axi_sg_v3_00_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/verilog/util_axis2vector.v" into library axi_vdma_v5_00_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/verilog/util_vector2axis.v" into library axi_vdma_v5_00_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/verilog/axisc_register_slice.v" into library axi_vdma_v5_00_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/verilog/axis_register_slice.v" into library axi_vdma_v5_00_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/verilog/axisc_upsizer.v" into library axi_vdma_v5_00_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/verilog/axisc_downsizer.v" into library axi_vdma_v5_00_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/verilog/axis_dwidth_converter.v" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_pkg.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_cdc.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_vid_cdc.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_sg_cdc.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reset.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_rst_module.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_lite_if.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_register.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_regdirect.vhd" into library axi_vdma_v5_00_a
WARNING:HDLCompiler:248 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/verilog/axisc_downsizer.v" Line 455: Block identifier is required on this block
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_mux.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_module.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_intrpt.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_sof_gen.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_skid_buf.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_sfifo_autord.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_afifo_autord.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_mm2s_linebuf.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_s2mm_linebuf.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_blkmem.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_fsync_gen.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_vregister.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_sgregister.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_vaddrreg_mux.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_vidreg_module.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_genlock_mux.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_greycoder.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_genlock_mngr.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_sg_if.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_sm.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_cmdsts_if.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_sts_mngr.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_mngr.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_mm2s_axis_dwidth_converter.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_s2mm_axis_dwidth_converter.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/interrupt_control_v2_01_a/hdl/vhdl/interrupt_control.vhd" into library interrupt_control_v2_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_gpio_v1_01_b/hdl/vhdl/gpio_core.vhd" into library axi_gpio_v1_01_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_gpio_v1_01_b/hdl/vhdl/axi_gpio.vhd" into library axi_gpio_v1_01_b
Analyzing Verilog file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/verilog/DRAM16XN.v" into library axi_hdmi_v1_00_a
Analyzing Verilog file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/verilog/serdes_1_to_5_diff_data.v" into library axi_hdmi_v1_00_a
Analyzing Verilog file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/verilog/phsaligner.v" into library axi_hdmi_v1_00_a
Analyzing Verilog file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/verilog/chnlbond.v" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/Video.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/TMDSEncoder.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/SerializerN_1.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/LocalRst.vhd" into library axi_hdmi_v1_00_a
Analyzing Verilog file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/verilog/decode.v" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/VideoTimingCtl.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/twi_slave_rom.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/twi_slave.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/DVITransmitter.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/data_dealign.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/data_align.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/clk_gen.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/axi_hdmi_reg.vhd" into library axi_hdmi_v1_00_a
Analyzing Verilog file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/verilog/dvi_decoder.v" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/hdmi_ddc.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/axi_hdmi_transmitter.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/axi_hdmi_reg_top.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/axi_hdmi_receiver.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/axi_hdmi.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/parkerbros/space-invaders/hw/pcores/axi_ac97_v1_00_a/hdl/vhdl/ac97_timing.vhd" into library axi_ac97_v1_00_a
Parsing VHDL file "C:/parkerbros/space-invaders/hw/pcores/axi_ac97_v1_00_a/hdl/vhdl/ac97_core.vhd" into library axi_ac97_v1_00_a
Parsing VHDL file "C:/parkerbros/space-invaders/hw/pcores/axi_ac97_v1_00_a/hdl/vhdl/bram_fifo.vhd" into library axi_ac97_v1_00_a
Parsing VHDL file "C:/parkerbros/space-invaders/hw/pcores/axi_ac97_v1_00_a/hdl/vhdl/srl_fifo.vhd" into library axi_ac97_v1_00_a
Parsing VHDL file "C:/parkerbros/space-invaders/hw/pcores/axi_ac97_v1_00_a/hdl/vhdl/ac97_fifo.vhd" into library axi_ac97_v1_00_a
Parsing VHDL file "C:/parkerbros/space-invaders/hw/pcores/axi_ac97_v1_00_a/hdl/vhdl/opb_ac97.vhd" into library axi_ac97_v1_00_a
Parsing VHDL file "C:/parkerbros/space-invaders/hw/pcores/axi_ac97_v1_00_a/hdl/vhdl/user_logic.vhd" into library axi_ac97_v1_00_a
Parsing VHDL file "C:/parkerbros/space-invaders/hw/pcores/axi_ac97_v1_00_a/hdl/vhdl/axi_ac97.vhd" into library axi_ac97_v1_00_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_a_axi3_conv.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_addr_arbiter_sasd.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_addr_arbiter.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_addr_decoder.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_a_downsizer.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_arbiter_resp.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_a_upsizer.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axi3_conv.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axic_fifo.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axi_clock_converter.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axic_register_slice.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axic_reg_srl_fifo.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axi_crossbar.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axic_srl_fifo.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axi_data_fifo.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axi_downsizer.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axilite_conv.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axi_protocol_converter.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axi_register_slice.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axi_upsizer.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_b_downsizer.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_carry_and.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_carry_latch_and.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_carry_latch_or.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_carry_or.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_carry.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_clock_sync_accel.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_clock_sync_decel.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_command_fifo.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_comparator_mask_static.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_comparator_mask.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_comparator_sel_mask_static.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_comparator_sel_mask.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_comparator_sel_static.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_comparator_sel.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_comparator_static.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_comparator.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_converter_bank.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_crossbar_sasd.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_crossbar.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_data_fifo_bank.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_decerr_slave.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_fifo_gen.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_mux_enc.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_mux.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_ndeep_srl.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_nto1_mux.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_protocol_conv_bank.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_r_axi3_conv.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_r_downsizer.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_register_slice_bank.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_r_upsizer.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_si_transactor.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_splitter.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_w_axi3_conv.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_wdata_mux.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_wdata_router.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_w_downsizer.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_w_upsizer.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/axi_interconnect.v" into library axi_interconnect_v1_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/baudrate.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_rx.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_tx.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_core.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/axi_uartlite.vhd" into library axi_uartlite_v1_02_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_ar_channel.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_a_upsizer.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_aw_channel.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_axic_register_slice.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_axi_register_slice.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_axi_upsizer.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_b_channel.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_carry_and.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_carry_latch_and.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_carry_latch_or.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_carry_or.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_cmd_arbiter.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_cmd_fsm.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_cmd_translator.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_command_fifo.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_comparator_sel_static.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_comparator_sel.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_comparator.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_incr_cmd.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_r_channel.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_r_upsizer.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_simple_fifo.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_w_channel.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_wrap_cmd.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_w_upsizer.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_s6_ddrx.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/iodrp_controller.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/iodrp_mcb_controller.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/mcb_raw_wrapper.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/mcb_soft_calibration_top.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/mcb_soft_calibration.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/mcb_ui_top_synch.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/mcb_ui_top.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/d_qspi_axi_v1_00_a/hdl/verilog/spi_tr8.v" into library d_qspi_axi_v1_00_a
Analyzing Verilog file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/d_qspi_axi_v1_00_a/hdl/verilog/spi_fifo_send.v" into library d_qspi_axi_v1_00_a
Analyzing Verilog file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/d_qspi_axi_v1_00_a/hdl/verilog/spi_fifo_receive.v" into library d_qspi_axi_v1_00_a
Analyzing Verilog file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/d_qspi_axi_v1_00_a/hdl/verilog/spi_sf.v" into library d_qspi_axi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/d_qspi_axi_v1_00_a/hdl/vhdl/user_logic.vhd" into library d_qspi_axi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/d_qspi_axi_v1_00_a/hdl/vhdl/d_qspi_axi.vhd" into library d_qspi_axi_v1_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_01_a/hdl/vhdl/intc_core.vhd" into library axi_intc_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_01_a/hdl/vhdl/axi_intc.vhd" into library axi_intc_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/tc_types.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/count_module.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/timer_control.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/tc_core.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/axi_timer.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/fit_timer_v1_01_b/hdl/vhdl/divide_part.vhd" into library fit_timer_v1_01_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/fit_timer_v1_01_b/hdl/vhdl/fit_timer.vhd" into library fit_timer_v1_01_b
Parsing VHDL file "C:/parkerbros/space-invaders/hw/pcores/pit_v1_00_a/hdl/vhdl/user_logic.vhd" into library pit_v1_00_a
VHDL file C:/parkerbros/space-invaders/hw/pcores/pit_v1_00_a/hdl/vhdl/user_logic.vhd ignored due to errors
ERROR:HDLCompiler:32 - "C:/parkerbros/space-invaders/hw/pcores/pit_v1_00_a/hdl/vhdl/user_logic.vhd" Line 152: <counter_val> is already declared in this region.
ERROR:HDLCompiler:69 - "C:/parkerbros/space-invaders/hw/pcores/pit_v1_00_a/hdl/vhdl/user_logic.vhd" Line 235: <count> is not declared.
ERROR:HDLCompiler:69 - "C:/parkerbros/space-invaders/hw/pcores/pit_v1_00_a/hdl/vhdl/user_logic.vhd" Line 238: <count> is not declared.
ERROR:HDLCompiler:69 - "C:/parkerbros/space-invaders/hw/pcores/pit_v1_00_a/hdl/vhdl/user_logic.vhd" Line 241: <count> is not declared.
ERROR:HDLCompiler:69 - "C:/parkerbros/space-invaders/hw/pcores/pit_v1_00_a/hdl/vhdl/user_logic.vhd" Line 239: <count> is not declared.
ERROR:HDLCompiler:69 - "C:/parkerbros/space-invaders/hw/pcores/pit_v1_00_a/hdl/vhdl/user_logic.vhd" Line 250: <count> is not declared.
ERROR:HDLCompiler:854 - "C:/parkerbros/space-invaders/hw/pcores/pit_v1_00_a/hdl/vhdl/user_logic.vhd" Line 130: Unit <imp> ignored due to previous errors.
make: *** [sim] Error 1
Done!

********************************************************************************
At Local date and time: Tue Nov 03 21:10:37 2015
 make -f system.make simmodel started...
make: Nothing to be done for `simmodel'.
Done!

********************************************************************************
At Local date and time: Tue Nov 03 21:10:39 2015
 make -f system.make sim started...
cd simulation/behavioral & \
	system_fuse.cmd
Running: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -incremental work.system_tb work.glbl -prj system.prj -L xilinxcorelib_ver -L secureip -L unisims_ver -o isim_system.exe 
ISim O.87xd (signature 0xc3576ebc)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/upcnt_n.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/lpf.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/sequence.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/proc_sys_reset.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/hdl/vhdl/lmb_v10.vhd" into library lmb_v10_v2_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/lmb_bram_if_funcs.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/xor18.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/parity.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/parityenable.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/checkbit_handler.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/correct_one_bit.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/pselect.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/pselect_mask.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/plb_interface.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/axi_interface.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/lmb_bram_if_cntlr.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "elaborate/microblaze_0_bram_block_elaborate_v1_00_a/hdl/vhdl/microblaze_0_bram_block_elaborate.vhd" into library microblaze_0_bram_block_elaborate_v1_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/microblaze_types_pkg.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/microblaze_types_pkg_body.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/microblaze_isa_be_pkg.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/microblaze_primitives.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mux_bus.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/parity.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/comparator.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/carry_and.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/carry_or.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/carry_equal.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/carry_compare.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/carry_compare_mask.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/carry_compare_const.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/find_first_bit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mux4_8.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mux4.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/vec_mux.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/gen_srlfifo.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/alu_bit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/alu.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/msr_reg_bit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/msr_reg.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/msr_reg_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/dsp_module.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mul_unit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/div_unit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/div_unit_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/operand_select_bit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/operand_select.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/operand_select_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/pc_bit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/pc_module.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/pc_module_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/prefetch_buffer.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/prefetch_buffer_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/register_file_bit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/register_file.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/register_file_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/count_leading_zero.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/shift_logic_bit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/shift_logic.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/shift_logic_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/zero_detect.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/zero_detect_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/barrel_shifter.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/barrel_shifter_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/wb_mux_bit_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/wb_mux_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/data_read_steering.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/byte_doublet_handle.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/byte_doublet_handle_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/data_flow_logic_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/fsl_module.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/streaming_axi.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/exception_registers.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/exception_registers_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/fpu_addsub.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/fpu_div.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/fpu_mul.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/fpu_conv.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/fpu_sqrt.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/fpu.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/pvr.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/result_mux_bit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/result_mux.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/stack_protection.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/data_flow.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/data_flow_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/jump_logic_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/decode.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/decode_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/address_hit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/address_data_hit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/debug.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/iplb_interface.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/dplb_interface.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/daxi_interface.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/iaxi_interface.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/ram_module.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/victim_cache.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/stream_cache.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/cache_interface.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/icache.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/dcache.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/dcache_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/cache_valid_bit_detect.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/cachehit_detect.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/dcache_wb.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/instr_mux.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/read_data_mux_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/interrupt_mode_converter.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mmu_types_pkg.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mmu_tlb.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mmu_utlb_ram.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mmu_utlb.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mmu.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/microblaze_core.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/microblaze.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/hdl/vhdl/srl_fifo.vhd" into library mdm_v2_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/hdl/vhdl/jtag_control.vhd" into library mdm_v2_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/hdl/vhdl/mdm_core.vhd" into library mdm_v2_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/hdl/vhdl/mdm.vhd" into library mdm_v2_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/dcm_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/pll_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/mmcm_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/plle2_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "elaborate/clock_generator_0_v4_03_a/hdl/vhdl/clock_generator.vhd" into library clock_generator_0_v4_03_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_reset.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_afifo_autord.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_cmd_status.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_scc.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_strb_gen2.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_pcc.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_addr_cntl.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rdmux.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rddata_cntl.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rd_status_cntl.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_demux.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wrdata_cntl.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_status_cntl.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_skid2mm_buf.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_skid_buf.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rd_sf.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_sf.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_stbs_set.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_ibttcc.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_indet_btt.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_dre_mux2_1_x_n.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_dre_mux4_1_x_n.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_dre_mux8_1_x_n.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_dre.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_dre.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_ms_strb_set.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mssai_skid_buf.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_scatter.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_realign.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_basic_wrap.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_omit_wrap.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_full_wrap.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_basic_wrap.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_omit_wrap.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_pkg.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_sm.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_pntr.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_cmdsts_if.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_mngr.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_afifo_autord.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_queue.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_noqueue.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_q_mngr.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_cmdsts_if.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_sm.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_mngr.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_queue.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_noqueue.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_q_mngr.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_intrpt.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg.vhd" into library axi_sg_v3_00_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/verilog/util_axis2vector.v" into library axi_vdma_v5_00_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/verilog/util_vector2axis.v" into library axi_vdma_v5_00_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/verilog/axisc_register_slice.v" into library axi_vdma_v5_00_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/verilog/axis_register_slice.v" into library axi_vdma_v5_00_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/verilog/axisc_upsizer.v" into library axi_vdma_v5_00_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/verilog/axisc_downsizer.v" into library axi_vdma_v5_00_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/verilog/axis_dwidth_converter.v" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_pkg.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_cdc.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_vid_cdc.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_sg_cdc.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reset.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_rst_module.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_lite_if.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_register.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_regdirect.vhd" into library axi_vdma_v5_00_a
WARNING:HDLCompiler:248 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/verilog/axisc_downsizer.v" Line 455: Block identifier is required on this block
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_mux.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_module.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_intrpt.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_sof_gen.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_skid_buf.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_sfifo_autord.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_afifo_autord.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_mm2s_linebuf.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_s2mm_linebuf.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_blkmem.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_fsync_gen.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_vregister.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_sgregister.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_vaddrreg_mux.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_vidreg_module.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_genlock_mux.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_greycoder.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_genlock_mngr.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_sg_if.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_sm.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_cmdsts_if.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_sts_mngr.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_mngr.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_mm2s_axis_dwidth_converter.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_s2mm_axis_dwidth_converter.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/interrupt_control_v2_01_a/hdl/vhdl/interrupt_control.vhd" into library interrupt_control_v2_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_gpio_v1_01_b/hdl/vhdl/gpio_core.vhd" into library axi_gpio_v1_01_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_gpio_v1_01_b/hdl/vhdl/axi_gpio.vhd" into library axi_gpio_v1_01_b
Analyzing Verilog file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/verilog/DRAM16XN.v" into library axi_hdmi_v1_00_a
Analyzing Verilog file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/verilog/serdes_1_to_5_diff_data.v" into library axi_hdmi_v1_00_a
Analyzing Verilog file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/verilog/phsaligner.v" into library axi_hdmi_v1_00_a
Analyzing Verilog file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/verilog/chnlbond.v" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/Video.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/TMDSEncoder.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/SerializerN_1.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/LocalRst.vhd" into library axi_hdmi_v1_00_a
Analyzing Verilog file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/verilog/decode.v" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/VideoTimingCtl.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/twi_slave_rom.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/twi_slave.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/DVITransmitter.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/data_dealign.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/data_align.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/clk_gen.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/axi_hdmi_reg.vhd" into library axi_hdmi_v1_00_a
Analyzing Verilog file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/verilog/dvi_decoder.v" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/hdmi_ddc.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/axi_hdmi_transmitter.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/axi_hdmi_reg_top.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/axi_hdmi_receiver.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/axi_hdmi.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/parkerbros/space-invaders/hw/pcores/axi_ac97_v1_00_a/hdl/vhdl/ac97_timing.vhd" into library axi_ac97_v1_00_a
Parsing VHDL file "C:/parkerbros/space-invaders/hw/pcores/axi_ac97_v1_00_a/hdl/vhdl/ac97_core.vhd" into library axi_ac97_v1_00_a
Parsing VHDL file "C:/parkerbros/space-invaders/hw/pcores/axi_ac97_v1_00_a/hdl/vhdl/bram_fifo.vhd" into library axi_ac97_v1_00_a
Parsing VHDL file "C:/parkerbros/space-invaders/hw/pcores/axi_ac97_v1_00_a/hdl/vhdl/srl_fifo.vhd" into library axi_ac97_v1_00_a
Parsing VHDL file "C:/parkerbros/space-invaders/hw/pcores/axi_ac97_v1_00_a/hdl/vhdl/ac97_fifo.vhd" into library axi_ac97_v1_00_a
Parsing VHDL file "C:/parkerbros/space-invaders/hw/pcores/axi_ac97_v1_00_a/hdl/vhdl/opb_ac97.vhd" into library axi_ac97_v1_00_a
Parsing VHDL file "C:/parkerbros/space-invaders/hw/pcores/axi_ac97_v1_00_a/hdl/vhdl/user_logic.vhd" into library axi_ac97_v1_00_a
Parsing VHDL file "C:/parkerbros/space-invaders/hw/pcores/axi_ac97_v1_00_a/hdl/vhdl/axi_ac97.vhd" into library axi_ac97_v1_00_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_a_axi3_conv.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_addr_arbiter_sasd.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_addr_arbiter.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_addr_decoder.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_a_downsizer.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_arbiter_resp.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_a_upsizer.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axi3_conv.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axic_fifo.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axi_clock_converter.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axic_register_slice.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axic_reg_srl_fifo.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axi_crossbar.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axic_srl_fifo.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axi_data_fifo.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axi_downsizer.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axilite_conv.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axi_protocol_converter.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axi_register_slice.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axi_upsizer.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_b_downsizer.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_carry_and.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_carry_latch_and.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_carry_latch_or.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_carry_or.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_carry.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_clock_sync_accel.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_clock_sync_decel.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_command_fifo.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_comparator_mask_static.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_comparator_mask.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_comparator_sel_mask_static.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_comparator_sel_mask.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_comparator_sel_static.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_comparator_sel.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_comparator_static.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_comparator.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_converter_bank.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_crossbar_sasd.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_crossbar.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_data_fifo_bank.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_decerr_slave.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_fifo_gen.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_mux_enc.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_mux.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_ndeep_srl.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_nto1_mux.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_protocol_conv_bank.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_r_axi3_conv.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_r_downsizer.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_register_slice_bank.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_r_upsizer.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_si_transactor.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_splitter.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_w_axi3_conv.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_wdata_mux.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_wdata_router.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_w_downsizer.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_w_upsizer.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/axi_interconnect.v" into library axi_interconnect_v1_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/baudrate.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_rx.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_tx.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_core.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/axi_uartlite.vhd" into library axi_uartlite_v1_02_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_ar_channel.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_a_upsizer.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_aw_channel.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_axic_register_slice.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_axi_register_slice.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_axi_upsizer.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_b_channel.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_carry_and.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_carry_latch_and.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_carry_latch_or.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_carry_or.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_cmd_arbiter.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_cmd_fsm.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_cmd_translator.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_command_fifo.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_comparator_sel_static.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_comparator_sel.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_comparator.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_incr_cmd.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_r_channel.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_r_upsizer.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_simple_fifo.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_w_channel.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_wrap_cmd.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_w_upsizer.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_s6_ddrx.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/iodrp_controller.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/iodrp_mcb_controller.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/mcb_raw_wrapper.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/mcb_soft_calibration_top.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/mcb_soft_calibration.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/mcb_ui_top_synch.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/mcb_ui_top.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/d_qspi_axi_v1_00_a/hdl/verilog/spi_tr8.v" into library d_qspi_axi_v1_00_a
Analyzing Verilog file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/d_qspi_axi_v1_00_a/hdl/verilog/spi_fifo_send.v" into library d_qspi_axi_v1_00_a
Analyzing Verilog file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/d_qspi_axi_v1_00_a/hdl/verilog/spi_fifo_receive.v" into library d_qspi_axi_v1_00_a
Analyzing Verilog file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/d_qspi_axi_v1_00_a/hdl/verilog/spi_sf.v" into library d_qspi_axi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/d_qspi_axi_v1_00_a/hdl/vhdl/user_logic.vhd" into library d_qspi_axi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/d_qspi_axi_v1_00_a/hdl/vhdl/d_qspi_axi.vhd" into library d_qspi_axi_v1_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_01_a/hdl/vhdl/intc_core.vhd" into library axi_intc_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_01_a/hdl/vhdl/axi_intc.vhd" into library axi_intc_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/tc_types.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/count_module.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/timer_control.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/tc_core.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/axi_timer.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/fit_timer_v1_01_b/hdl/vhdl/divide_part.vhd" into library fit_timer_v1_01_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/fit_timer_v1_01_b/hdl/vhdl/fit_timer.vhd" into library fit_timer_v1_01_b
Parsing VHDL file "C:/parkerbros/space-invaders/hw/pcores/pit_v1_00_a/hdl/vhdl/user_logic.vhd" into library pit_v1_00_a
Parsing VHDL file "C:/parkerbros/space-invaders/hw/pcores/pit_v1_00_a/hdl/vhdl/pit.vhd" into library pit_v1_00_a
Parsing VHDL file "proc_sys_reset_0_wrapper.vhd" into library work
Parsing VHDL file "microblaze_0_ilmb_wrapper.vhd" into library work
Parsing VHDL file "microblaze_0_i_bram_ctrl_wrapper.vhd" into library work
Parsing VHDL file "microblaze_0_dlmb_wrapper.vhd" into library work
Parsing VHDL file "microblaze_0_d_bram_ctrl_wrapper.vhd" into library work
Parsing VHDL file "microblaze_0_bram_block_wrapper.vhd" into library work
Parsing VHDL file "microblaze_0_wrapper.vhd" into library work
Parsing VHDL file "debug_module_wrapper.vhd" into library work
Parsing VHDL file "clock_generator_0_wrapper.vhd" into library work
Parsing VHDL file "axi_vdma_0_wrapper.vhd" into library work
Parsing VHDL file "push_buttons_5bits_wrapper.vhd" into library work
Parsing VHDL file "axi_hdmi_0_wrapper.vhd" into library work
Parsing VHDL file "axi_ac97_0_wrapper.vhd" into library work
Analyzing Verilog file "axi4lite_0_wrapper.v" into library work
      Resolving module axi_interconnect
      Resolving module ict105_register_slice_bank
      Resolving module ict105_protocol_conv_bank
      Resolving module ict105_converter_bank
      Resolving module ict105_data_fifo_bank
      Resolving module ict105_axi_crossbar
      Resolving module ict105_axi_register_slice
      Resolving module ict105_axi_protocol_converter
      Resolving module ict105_axi_upsizer
      Resolving module ict105_axi_clock_converter
      Resolving module ict105_axi_downsizer
      Resolving module ict105_axi_data_fifo
      Resolving module ict105_crossbar
      Resolving module ict105_crossbar_sasd
      Resolving module ict105_axic_register_slice
      Resolving module ict105_axilite_conv
      Resolving module ict105_axi3_conv
      Resolving module ict105_a_upsizer
      Resolving module ict105_w_upsizer
      Resolving module ict105_r_upsizer
      Resolving module ict105_fifo_gen
      Resolving module ict105_clock_sync_accel
      Resolving module ict105_clock_sync_decel
      Resolving module ict105_a_downsizer
      Resolving module ict105_w_downsizer
      Resolving module ict105_b_downsizer
      Resolving module ict105_r_downsizer
      Resolving module fifo_generator_v8_4
      Resolving module ict105_si_transactor
      Resolving module ict105_splitter
      Resolving module ict105_wdata_router
      Resolving module ict105_addr_decoder
      Resolving module ict105_wdata_mux
      Resolving module ict105_axic_srl_fifo
      Resolving module ict105_addr_arbiter
      Resolving module ict105_decerr_slave
      Resolving module ict105_addr_arbiter_sasd
      Resolving module ict105_mux_enc
      Resolving module ict105_a_axi3_conv
      Resolving module ict105_w_axi3_conv
      Resolving module ict105_r_axi3_conv
      Resolving module ict105_carry_latch_and
      Resolving module ict105_carry_and
      Resolving module ict105_comparator
      Resolving module ict105_carry_or
      Resolving module ict105_command_fifo
      Resolving module ict105_comparator_sel_static
      Resolving module ict105_comparator_sel
      Resolving module ict105_axic_fifo
      Resolving module ict105_arbiter_resp
      Resolving module ict105_axic_reg_srl_fifo
      Resolving module ict105_comparator_static
      Resolving module ict105_ndeep_srl
      Resolving module ict105_carry_latch_or
      Resolving module ict105_nto1_mux
Analyzing Verilog file "axi4_0_wrapper.v" into library work
      Resolving module axi_interconnect
      Resolving module ict105_register_slice_bank
      Resolving module ict105_protocol_conv_bank
      Resolving module ict105_converter_bank
      Resolving module ict105_data_fifo_bank
      Resolving module ict105_axi_crossbar
      Resolving module ict105_axi_register_slice
      Resolving module ict105_axi_protocol_converter
      Resolving module ict105_axi_upsizer
      Resolving module ict105_axi_clock_converter
      Resolving module ict105_axi_downsizer
      Resolving module ict105_axi_data_fifo
      Resolving module ict105_crossbar
      Resolving module ict105_crossbar_sasd
      Resolving module ict105_axic_register_slice
      Resolving module ict105_axilite_conv
      Resolving module ict105_axi3_conv
      Resolving module ict105_a_upsizer
      Resolving module ict105_w_upsizer
      Resolving module ict105_r_upsizer
      Resolving module ict105_fifo_gen
      Resolving module ict105_clock_sync_accel
      Resolving module ict105_clock_sync_decel
      Resolving module ict105_a_downsizer
      Resolving module ict105_w_downsizer
      Resolving module ict105_b_downsizer
      Resolving module ict105_r_downsizer
      Resolving module fifo_generator_v8_4
      Resolving module ict105_si_transactor
      Resolving module ict105_splitter
      Resolving module ict105_wdata_router
      Resolving module ict105_addr_decoder
      Resolving module ict105_wdata_mux
      Resolving module ict105_axic_srl_fifo
      Resolving module ict105_addr_arbiter
      Resolving module ict105_decerr_slave
      Resolving module ict105_addr_arbiter_sasd
      Resolving module ict105_mux_enc
      Resolving module ict105_a_axi3_conv
      Resolving module ict105_w_axi3_conv
      Resolving module ict105_r_axi3_conv
      Resolving module ict105_carry_latch_and
      Resolving module ict105_carry_and
      Resolving module ict105_comparator
      Resolving module ict105_carry_or
      Resolving module ict105_command_fifo
      Resolving module ict105_comparator_sel_static
      Resolving module ict105_comparator_sel
      Resolving module ict105_axic_fifo
      Resolving module ict105_arbiter_resp
      Resolving module ict105_axic_reg_srl_fifo
      Resolving module ict105_comparator_static
      Resolving module ict105_ndeep_srl
      Resolving module ict105_carry_latch_or
      Resolving module ict105_nto1_mux
Parsing VHDL file "rs232_uart_1_wrapper.vhd" into library work
Analyzing Verilog file "mcb_ddr2_wrapper.v" into library work
      Resolving module axi_s6_ddrx
      Resolving module mcb_ui_top_synch
      Resolving module mcb_ui_top
      Resolving module mcb_raw_wrapper
      Resolving module axi_mcb
      Resolving module mcb_soft_calibration_top
      Resolving module axi_mcb_axi_register_slice
      Resolving module axi_mcb_axi_upsizer
      Resolving module axi_mcb_aw_channel
      Resolving module axi_mcb_w_channel
      Resolving module axi_mcb_b_channel
      Resolving module axi_mcb_ar_channel
      Resolving module axi_mcb_r_channel
      Resolving module axi_mcb_cmd_arbiter
      Resolving module axi_mcb_axic_register_slice
      Resolving module mcb_soft_calibration
      Resolving module axi_mcb_a_upsizer
      Resolving module axi_mcb_w_upsizer
      Resolving module axi_mcb_r_upsizer
      Resolving module axi_mcb_cmd_translator
      Resolving module axi_mcb_cmd_fsm
      Resolving module axi_mcb_simple_fifo
      Resolving module iodrp_controller
      Resolving module iodrp_mcb_controller
      Resolving module axi_mcb_carry_latch_and
      Resolving module axi_mcb_carry_and
      Resolving module axi_mcb_comparator
      Resolving module axi_mcb_carry_or
      Resolving module axi_mcb_command_fifo
      Resolving module axi_mcb_comparator_sel_static
      Resolving module axi_mcb_comparator_sel
      Resolving module axi_mcb_incr_cmd
      Resolving module axi_mcb_wrap_cmd
      Resolving module axi_mcb_carry_latch_or
Parsing VHDL file "digilent_quadspi_cntlr_wrapper.vhd" into library work
Parsing VHDL file "axi_intc_0_wrapper.vhd" into library work
Parsing VHDL file "axi_timer_0_wrapper.vhd" into library work
Parsing VHDL file "fit_timer_0_wrapper.vhd" into library work
Parsing VHDL file "pit_0_wrapper.vhd" into library work
Parsing VHDL file "system.vhd" into library work
Parsing VHDL file "system_tb.vhd" into library work
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/ISE/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:746 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/debug.vhd" Line 1802: Range is empty (null range)
WARNING:HDLCompiler:1242 - "N:/O.87xd/rtf/vhdl/src/ieee/numeric_std.vhd" Line 3240: Warning: "NUMERIC_STD.TO_UNSIGNED: vector truncated"
ERROR:HDLCompiler:136 - "C:/parkerbros/space-invaders/hw/pcores/pit_v1_00_a/hdl/vhdl/user_logic.vhd" Line 239: OTHERS choice cannot be used in unconstrained array aggregate.
ERROR:Simulator:777 - Static elaboration of top level VHDL design unit system_tb in library work failed
make: *** [sim] Error 1
Done!

********************************************************************************
At Local date and time: Tue Nov 03 21:14:51 2015
 make -f system.make simmodel started...
make: Nothing to be done for `simmodel'.
Done!

********************************************************************************
At Local date and time: Tue Nov 03 21:14:53 2015
 make -f system.make sim started...
cd simulation/behavioral & \
	system_fuse.cmd
Running: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -incremental work.system_tb work.glbl -prj system.prj -L xilinxcorelib_ver -L secureip -L unisims_ver -o isim_system.exe 
ISim O.87xd (signature 0xc3576ebc)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/upcnt_n.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/lpf.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/sequence.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/proc_sys_reset.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/hdl/vhdl/lmb_v10.vhd" into library lmb_v10_v2_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/lmb_bram_if_funcs.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/xor18.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/parity.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/parityenable.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/checkbit_handler.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/correct_one_bit.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/pselect.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/pselect_mask.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/plb_interface.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/axi_interface.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/lmb_bram_if_cntlr.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "elaborate/microblaze_0_bram_block_elaborate_v1_00_a/hdl/vhdl/microblaze_0_bram_block_elaborate.vhd" into library microblaze_0_bram_block_elaborate_v1_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/microblaze_types_pkg.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/microblaze_types_pkg_body.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/microblaze_isa_be_pkg.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/microblaze_primitives.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mux_bus.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/parity.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/comparator.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/carry_and.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/carry_or.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/carry_equal.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/carry_compare.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/carry_compare_mask.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/carry_compare_const.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/find_first_bit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mux4_8.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mux4.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/vec_mux.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/gen_srlfifo.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/alu_bit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/alu.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/msr_reg_bit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/msr_reg.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/msr_reg_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/dsp_module.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mul_unit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/div_unit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/div_unit_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/operand_select_bit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/operand_select.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/operand_select_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/pc_bit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/pc_module.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/pc_module_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/prefetch_buffer.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/prefetch_buffer_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/register_file_bit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/register_file.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/register_file_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/count_leading_zero.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/shift_logic_bit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/shift_logic.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/shift_logic_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/zero_detect.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/zero_detect_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/barrel_shifter.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/barrel_shifter_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/wb_mux_bit_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/wb_mux_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/data_read_steering.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/byte_doublet_handle.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/byte_doublet_handle_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/data_flow_logic_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/fsl_module.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/streaming_axi.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/exception_registers.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/exception_registers_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/fpu_addsub.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/fpu_div.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/fpu_mul.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/fpu_conv.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/fpu_sqrt.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/fpu.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/pvr.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/result_mux_bit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/result_mux.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/stack_protection.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/data_flow.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/data_flow_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/jump_logic_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/decode.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/decode_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/address_hit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/address_data_hit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/debug.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/iplb_interface.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/dplb_interface.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/daxi_interface.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/iaxi_interface.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/ram_module.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/victim_cache.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/stream_cache.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/cache_interface.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/icache.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/dcache.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/dcache_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/cache_valid_bit_detect.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/cachehit_detect.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/dcache_wb.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/instr_mux.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/read_data_mux_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/interrupt_mode_converter.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mmu_types_pkg.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mmu_tlb.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mmu_utlb_ram.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mmu_utlb.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mmu.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/microblaze_core.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/microblaze.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/hdl/vhdl/srl_fifo.vhd" into library mdm_v2_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/hdl/vhdl/jtag_control.vhd" into library mdm_v2_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/hdl/vhdl/mdm_core.vhd" into library mdm_v2_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/hdl/vhdl/mdm.vhd" into library mdm_v2_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/dcm_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/pll_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/mmcm_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/plle2_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "elaborate/clock_generator_0_v4_03_a/hdl/vhdl/clock_generator.vhd" into library clock_generator_0_v4_03_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_reset.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_afifo_autord.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_cmd_status.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_scc.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_strb_gen2.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_pcc.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_addr_cntl.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rdmux.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rddata_cntl.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rd_status_cntl.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_demux.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wrdata_cntl.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_status_cntl.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_skid2mm_buf.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_skid_buf.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rd_sf.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_sf.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_stbs_set.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_ibttcc.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_indet_btt.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_dre_mux2_1_x_n.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_dre_mux4_1_x_n.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_dre_mux8_1_x_n.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_dre.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_dre.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_ms_strb_set.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mssai_skid_buf.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_scatter.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_realign.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_basic_wrap.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_omit_wrap.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_full_wrap.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_basic_wrap.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_omit_wrap.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover.vhd" into library axi_datamover_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_pkg.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_sm.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_pntr.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_cmdsts_if.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_mngr.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_afifo_autord.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_queue.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_noqueue.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_q_mngr.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_cmdsts_if.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_sm.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_mngr.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_queue.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_noqueue.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_q_mngr.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_intrpt.vhd" into library axi_sg_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg.vhd" into library axi_sg_v3_00_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/verilog/util_axis2vector.v" into library axi_vdma_v5_00_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/verilog/util_vector2axis.v" into library axi_vdma_v5_00_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/verilog/axisc_register_slice.v" into library axi_vdma_v5_00_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/verilog/axis_register_slice.v" into library axi_vdma_v5_00_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/verilog/axisc_upsizer.v" into library axi_vdma_v5_00_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/verilog/axisc_downsizer.v" into library axi_vdma_v5_00_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/verilog/axis_dwidth_converter.v" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_pkg.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_cdc.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_vid_cdc.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_sg_cdc.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reset.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_rst_module.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_lite_if.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_register.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_regdirect.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_mux.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_module.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_intrpt.vhd" into library axi_vdma_v5_00_a
WARNING:HDLCompiler:248 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/verilog/axisc_downsizer.v" Line 455: Block identifier is required on this block
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_sof_gen.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_skid_buf.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_sfifo_autord.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_afifo_autord.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_mm2s_linebuf.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_s2mm_linebuf.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_blkmem.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_fsync_gen.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_vregister.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_sgregister.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_vaddrreg_mux.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_vidreg_module.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_genlock_mux.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_greycoder.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_genlock_mngr.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_sg_if.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_sm.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_cmdsts_if.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_sts_mngr.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_mngr.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_mm2s_axis_dwidth_converter.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_s2mm_axis_dwidth_converter.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" into library axi_vdma_v5_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/interrupt_control_v2_01_a/hdl/vhdl/interrupt_control.vhd" into library interrupt_control_v2_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_gpio_v1_01_b/hdl/vhdl/gpio_core.vhd" into library axi_gpio_v1_01_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_gpio_v1_01_b/hdl/vhdl/axi_gpio.vhd" into library axi_gpio_v1_01_b
Analyzing Verilog file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/verilog/DRAM16XN.v" into library axi_hdmi_v1_00_a
Analyzing Verilog file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/verilog/serdes_1_to_5_diff_data.v" into library axi_hdmi_v1_00_a
Analyzing Verilog file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/verilog/phsaligner.v" into library axi_hdmi_v1_00_a
Analyzing Verilog file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/verilog/chnlbond.v" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/Video.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/TMDSEncoder.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/SerializerN_1.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/LocalRst.vhd" into library axi_hdmi_v1_00_a
Analyzing Verilog file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/verilog/decode.v" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/VideoTimingCtl.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/twi_slave_rom.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/twi_slave.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/DVITransmitter.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/data_dealign.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/data_align.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/clk_gen.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/axi_hdmi_reg.vhd" into library axi_hdmi_v1_00_a
Analyzing Verilog file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/verilog/dvi_decoder.v" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/hdmi_ddc.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/axi_hdmi_transmitter.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/axi_hdmi_reg_top.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/axi_hdmi_receiver.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/axi_hdmi_v1_00_a/hdl/vhdl/axi_hdmi.vhd" into library axi_hdmi_v1_00_a
Parsing VHDL file "C:/parkerbros/space-invaders/hw/pcores/axi_ac97_v1_00_a/hdl/vhdl/ac97_timing.vhd" into library axi_ac97_v1_00_a
Parsing VHDL file "C:/parkerbros/space-invaders/hw/pcores/axi_ac97_v1_00_a/hdl/vhdl/ac97_core.vhd" into library axi_ac97_v1_00_a
Parsing VHDL file "C:/parkerbros/space-invaders/hw/pcores/axi_ac97_v1_00_a/hdl/vhdl/bram_fifo.vhd" into library axi_ac97_v1_00_a
Parsing VHDL file "C:/parkerbros/space-invaders/hw/pcores/axi_ac97_v1_00_a/hdl/vhdl/srl_fifo.vhd" into library axi_ac97_v1_00_a
Parsing VHDL file "C:/parkerbros/space-invaders/hw/pcores/axi_ac97_v1_00_a/hdl/vhdl/ac97_fifo.vhd" into library axi_ac97_v1_00_a
Parsing VHDL file "C:/parkerbros/space-invaders/hw/pcores/axi_ac97_v1_00_a/hdl/vhdl/opb_ac97.vhd" into library axi_ac97_v1_00_a
Parsing VHDL file "C:/parkerbros/space-invaders/hw/pcores/axi_ac97_v1_00_a/hdl/vhdl/user_logic.vhd" into library axi_ac97_v1_00_a
Parsing VHDL file "C:/parkerbros/space-invaders/hw/pcores/axi_ac97_v1_00_a/hdl/vhdl/axi_ac97.vhd" into library axi_ac97_v1_00_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_a_axi3_conv.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_addr_arbiter_sasd.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_addr_arbiter.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_addr_decoder.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_a_downsizer.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_arbiter_resp.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_a_upsizer.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axi3_conv.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axic_fifo.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axi_clock_converter.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axic_register_slice.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axic_reg_srl_fifo.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axi_crossbar.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axic_srl_fifo.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axi_data_fifo.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axi_downsizer.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axilite_conv.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axi_protocol_converter.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axi_register_slice.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_axi_upsizer.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_b_downsizer.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_carry_and.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_carry_latch_and.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_carry_latch_or.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_carry_or.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_carry.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_clock_sync_accel.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_clock_sync_decel.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_command_fifo.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_comparator_mask_static.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_comparator_mask.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_comparator_sel_mask_static.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_comparator_sel_mask.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_comparator_sel_static.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_comparator_sel.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_comparator_static.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_comparator.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_converter_bank.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_crossbar_sasd.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_crossbar.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_data_fifo_bank.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_decerr_slave.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_fifo_gen.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_mux_enc.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_mux.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_ndeep_srl.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_nto1_mux.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_protocol_conv_bank.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_r_axi3_conv.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_r_downsizer.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_register_slice_bank.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_r_upsizer.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_si_transactor.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_splitter.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_w_axi3_conv.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_wdata_mux.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_wdata_router.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_w_downsizer.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/ict105_w_upsizer.v" into library axi_interconnect_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_05_a/hdl/verilog/axi_interconnect.v" into library axi_interconnect_v1_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/baudrate.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_rx.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_tx.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_core.vhd" into library axi_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_uartlite_v1_02_a/hdl/vhdl/axi_uartlite.vhd" into library axi_uartlite_v1_02_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_ar_channel.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_a_upsizer.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_aw_channel.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_axic_register_slice.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_axi_register_slice.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_axi_upsizer.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_b_channel.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_carry_and.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_carry_latch_and.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_carry_latch_or.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_carry_or.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_cmd_arbiter.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_cmd_fsm.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_cmd_translator.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_command_fifo.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_comparator_sel_static.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_comparator_sel.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_comparator.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_incr_cmd.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_r_channel.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_r_upsizer.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_simple_fifo.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_w_channel.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_wrap_cmd.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_mcb_w_upsizer.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/axi_s6_ddrx.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/iodrp_controller.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/iodrp_mcb_controller.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/mcb_raw_wrapper.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/mcb_soft_calibration_top.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/mcb_soft_calibration.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/mcb_ui_top_synch.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_a/hdl/verilog/mcb_ui_top.v" into library axi_s6_ddrx_v1_05_a
Analyzing Verilog file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/d_qspi_axi_v1_00_a/hdl/verilog/spi_tr8.v" into library d_qspi_axi_v1_00_a
Analyzing Verilog file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/d_qspi_axi_v1_00_a/hdl/verilog/spi_fifo_send.v" into library d_qspi_axi_v1_00_a
Analyzing Verilog file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/d_qspi_axi_v1_00_a/hdl/verilog/spi_fifo_receive.v" into library d_qspi_axi_v1_00_a
Analyzing Verilog file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/d_qspi_axi_v1_00_a/hdl/verilog/spi_sf.v" into library d_qspi_axi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/d_qspi_axi_v1_00_a/hdl/vhdl/user_logic.vhd" into library d_qspi_axi_v1_00_a
Parsing VHDL file "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/d_qspi_axi_v1_00_a/hdl/vhdl/d_qspi_axi.vhd" into library d_qspi_axi_v1_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_01_a/hdl/vhdl/intc_core.vhd" into library axi_intc_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_01_a/hdl/vhdl/axi_intc.vhd" into library axi_intc_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/tc_types.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/count_module.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/timer_control.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/tc_core.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_timer_v1_03_a/hdl/vhdl/axi_timer.vhd" into library axi_timer_v1_03_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/fit_timer_v1_01_b/hdl/vhdl/divide_part.vhd" into library fit_timer_v1_01_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/fit_timer_v1_01_b/hdl/vhdl/fit_timer.vhd" into library fit_timer_v1_01_b
Parsing VHDL file "C:/parkerbros/space-invaders/hw/pcores/pit_v1_00_a/hdl/vhdl/user_logic.vhd" into library pit_v1_00_a
Parsing VHDL file "C:/parkerbros/space-invaders/hw/pcores/pit_v1_00_a/hdl/vhdl/pit.vhd" into library pit_v1_00_a
Parsing VHDL file "proc_sys_reset_0_wrapper.vhd" into library work
Parsing VHDL file "microblaze_0_ilmb_wrapper.vhd" into library work
Parsing VHDL file "microblaze_0_i_bram_ctrl_wrapper.vhd" into library work
Parsing VHDL file "microblaze_0_dlmb_wrapper.vhd" into library work
Parsing VHDL file "microblaze_0_d_bram_ctrl_wrapper.vhd" into library work
Parsing VHDL file "microblaze_0_bram_block_wrapper.vhd" into library work
Parsing VHDL file "microblaze_0_wrapper.vhd" into library work
Parsing VHDL file "debug_module_wrapper.vhd" into library work
Parsing VHDL file "clock_generator_0_wrapper.vhd" into library work
Parsing VHDL file "axi_vdma_0_wrapper.vhd" into library work
Parsing VHDL file "push_buttons_5bits_wrapper.vhd" into library work
Parsing VHDL file "axi_hdmi_0_wrapper.vhd" into library work
Parsing VHDL file "axi_ac97_0_wrapper.vhd" into library work
Analyzing Verilog file "axi4lite_0_wrapper.v" into library work
      Resolving module axi_interconnect
      Resolving module ict105_register_slice_bank
      Resolving module ict105_protocol_conv_bank
      Resolving module ict105_converter_bank
      Resolving module ict105_data_fifo_bank
      Resolving module ict105_axi_crossbar
      Resolving module ict105_axi_register_slice
      Resolving module ict105_axi_protocol_converter
      Resolving module ict105_axi_upsizer
      Resolving module ict105_axi_clock_converter
      Resolving module ict105_axi_downsizer
      Resolving module ict105_axi_data_fifo
      Resolving module ict105_crossbar
      Resolving module ict105_crossbar_sasd
      Resolving module ict105_axic_register_slice
      Resolving module ict105_axilite_conv
      Resolving module ict105_axi3_conv
      Resolving module ict105_a_upsizer
      Resolving module ict105_w_upsizer
      Resolving module ict105_r_upsizer
      Resolving module ict105_fifo_gen
      Resolving module ict105_clock_sync_accel
      Resolving module ict105_clock_sync_decel
      Resolving module ict105_a_downsizer
      Resolving module ict105_w_downsizer
      Resolving module ict105_b_downsizer
      Resolving module ict105_r_downsizer
      Resolving module fifo_generator_v8_4
      Resolving module ict105_si_transactor
      Resolving module ict105_splitter
      Resolving module ict105_wdata_router
      Resolving module ict105_addr_decoder
      Resolving module ict105_wdata_mux
      Resolving module ict105_axic_srl_fifo
      Resolving module ict105_addr_arbiter
      Resolving module ict105_decerr_slave
      Resolving module ict105_addr_arbiter_sasd
      Resolving module ict105_mux_enc
      Resolving module ict105_a_axi3_conv
      Resolving module ict105_w_axi3_conv
      Resolving module ict105_r_axi3_conv
      Resolving module ict105_carry_latch_and
      Resolving module ict105_carry_and
      Resolving module ict105_comparator
      Resolving module ict105_carry_or
      Resolving module ict105_command_fifo
      Resolving module ict105_comparator_sel_static
      Resolving module ict105_comparator_sel
      Resolving module ict105_axic_fifo
      Resolving module ict105_arbiter_resp
      Resolving module ict105_axic_reg_srl_fifo
      Resolving module ict105_comparator_static
      Resolving module ict105_ndeep_srl
      Resolving module ict105_carry_latch_or
      Resolving module ict105_nto1_mux
Analyzing Verilog file "axi4_0_wrapper.v" into library work
      Resolving module axi_interconnect
      Resolving module ict105_register_slice_bank
      Resolving module ict105_protocol_conv_bank
      Resolving module ict105_converter_bank
      Resolving module ict105_data_fifo_bank
      Resolving module ict105_axi_crossbar
      Resolving module ict105_axi_register_slice
      Resolving module ict105_axi_protocol_converter
      Resolving module ict105_axi_upsizer
      Resolving module ict105_axi_clock_converter
      Resolving module ict105_axi_downsizer
      Resolving module ict105_axi_data_fifo
      Resolving module ict105_crossbar
      Resolving module ict105_crossbar_sasd
      Resolving module ict105_axic_register_slice
      Resolving module ict105_axilite_conv
      Resolving module ict105_axi3_conv
      Resolving module ict105_a_upsizer
      Resolving module ict105_w_upsizer
      Resolving module ict105_r_upsizer
      Resolving module ict105_fifo_gen
      Resolving module ict105_clock_sync_accel
      Resolving module ict105_clock_sync_decel
      Resolving module ict105_a_downsizer
      Resolving module ict105_w_downsizer
      Resolving module ict105_b_downsizer
      Resolving module ict105_r_downsizer
      Resolving module fifo_generator_v8_4
      Resolving module ict105_si_transactor
      Resolving module ict105_splitter
      Resolving module ict105_wdata_router
      Resolving module ict105_addr_decoder
      Resolving module ict105_wdata_mux
      Resolving module ict105_axic_srl_fifo
      Resolving module ict105_addr_arbiter
      Resolving module ict105_decerr_slave
      Resolving module ict105_addr_arbiter_sasd
      Resolving module ict105_mux_enc
      Resolving module ict105_a_axi3_conv
      Resolving module ict105_w_axi3_conv
      Resolving module ict105_r_axi3_conv
      Resolving module ict105_carry_latch_and
      Resolving module ict105_carry_and
      Resolving module ict105_comparator
      Resolving module ict105_carry_or
      Resolving module ict105_command_fifo
      Resolving module ict105_comparator_sel_static
      Resolving module ict105_comparator_sel
      Resolving module ict105_axic_fifo
      Resolving module ict105_arbiter_resp
      Resolving module ict105_axic_reg_srl_fifo
      Resolving module ict105_comparator_static
      Resolving module ict105_ndeep_srl
      Resolving module ict105_carry_latch_or
      Resolving module ict105_nto1_mux
Parsing VHDL file "rs232_uart_1_wrapper.vhd" into library work
Analyzing Verilog file "mcb_ddr2_wrapper.v" into library work
      Resolving module axi_s6_ddrx
      Resolving module mcb_ui_top_synch
      Resolving module mcb_ui_top
      Resolving module mcb_raw_wrapper
      Resolving module axi_mcb
      Resolving module mcb_soft_calibration_top
      Resolving module axi_mcb_axi_register_slice
      Resolving module axi_mcb_axi_upsizer
      Resolving module axi_mcb_aw_channel
      Resolving module axi_mcb_w_channel
      Resolving module axi_mcb_b_channel
      Resolving module axi_mcb_ar_channel
      Resolving module axi_mcb_r_channel
      Resolving module axi_mcb_cmd_arbiter
      Resolving module axi_mcb_axic_register_slice
      Resolving module mcb_soft_calibration
      Resolving module axi_mcb_a_upsizer
      Resolving module axi_mcb_w_upsizer
      Resolving module axi_mcb_r_upsizer
      Resolving module axi_mcb_cmd_translator
      Resolving module axi_mcb_cmd_fsm
      Resolving module axi_mcb_simple_fifo
      Resolving module iodrp_controller
      Resolving module iodrp_mcb_controller
      Resolving module axi_mcb_carry_latch_and
      Resolving module axi_mcb_carry_and
      Resolving module axi_mcb_comparator
      Resolving module axi_mcb_carry_or
      Resolving module axi_mcb_command_fifo
      Resolving module axi_mcb_comparator_sel_static
      Resolving module axi_mcb_comparator_sel
      Resolving module axi_mcb_incr_cmd
      Resolving module axi_mcb_wrap_cmd
      Resolving module axi_mcb_carry_latch_or
Parsing VHDL file "digilent_quadspi_cntlr_wrapper.vhd" into library work
Parsing VHDL file "axi_intc_0_wrapper.vhd" into library work
Parsing VHDL file "axi_timer_0_wrapper.vhd" into library work
Parsing VHDL file "fit_timer_0_wrapper.vhd" into library work
Parsing VHDL file "pit_0_wrapper.vhd" into library work
Parsing VHDL file "system.vhd" into library work
Parsing VHDL file "system_tb.vhd" into library work
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/ISE/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:746 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/debug.vhd" Line 1802: Range is empty (null range)
WARNING:HDLCompiler:1242 - "N:/O.87xd/rtf/vhdl/src/ieee/numeric_std.vhd" Line 3240: Warning: "NUMERIC_STD.TO_UNSIGNED: vector truncated"
WARNING:HDLCompiler:329 - "v:/hipsBuilds/o_hips_v30.0/rst/hips/mcb/common_modules.v" Line 260: Target <(null)> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:189 - "C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/Digilent/pcores/d_qspi_axi_v1_00_a/hdl/verilog/spi_sf.v" Line 465: Size mismatch in connection of port <dq_t_delayed>. Formal port size is 4-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module glbl
Compiling module ict105_axic_register_slice(C_FAM...
Compiling module ict105_axic_register_slice(C_FAM...
Compiling module ict105_axic_register_slice(C_FAM...
Compiling module ict105_axic_register_slice(C_FAM...
Compiling module ict105_axi_register_slice(C_FAMI...
Compiling module ict105_register_slice_bank(C_FAM...
Compiling module ict105_register_slice_bank(C_FAM...
Compiling module ict105_axilite_conv(C_FAMILY="sp...
Compiling module ict105_axi_protocol_converter(C_...
Compiling module ict105_protocol_conv_bank(C_FAMI...
Compiling module ict105_axi_clock_converter(C_FAM...
Compiling module ict105_converter_bank(C_FAMILY="...
Compiling module ict105_converter_bank(C_FAMILY="...
Compiling module ict105_axi_data_fifo(C_FAMILY="s...
Compiling module ict105_data_fifo_bank(C_FAMILY="...
Compiling module ict105_data_fifo_bank(C_FAMILY="...
Compiling module ict105_addr_arbiter_sasd(C_MAX_S...
Compiling module MUXCY
Compiling module ict105_carry_and(C_FAMILY="spart...
Compiling module ict105_comparator_static(C_FAMIL...
Compiling module ict105_comparator_static(C_FAMIL...
Compiling module ict105_comparator_static(C_FAMIL...
Compiling module ict105_comparator_static(C_FAMIL...
Compiling module ict105_comparator_static(C_FAMIL...
Compiling module ict105_comparator_static(C_FAMIL...
Compiling module ict105_comparator_static(C_FAMIL...
Compiling module ict105_comparator_static(C_FAMIL...
Compiling module ict105_comparator_static(C_FAMIL...
Compiling module ict105_comparator_static(C_FAMIL...
Compiling module ict105_addr_decoder(C_FAMILY="sp...
Compiling module ict105_splitter(C_NUM_M=3)
Compiling module ict105_splitter
Compiling module MUXF7
Compiling module MUXF8
Compiling module ict105_mux_enc(C_FAMILY="spartan...
Compiling module ict105_mux_enc(C_FAMILY="spartan...
Compiling module ict105_mux_enc(C_FAMILY="spartan...
Compiling module ict105_axic_register_slice(C_FAM...
Compiling module ict105_mux_enc(C_FAMILY="spartan...
Compiling module ict105_decerr_slave(C_AXI_DATA_W...
Compiling module ict105_crossbar_sasd(C_MAX_S=16,...
Compiling module ict105_axi_crossbar(C_FAMILY="sp...
Compiling module axi_interconnect(C_BASEFAMILY="s...
Compiling module axi4lite_0_wrapper
Compiling module ict105_axic_register_slice_copy1
Compiling module ict105_axic_register_slice_copy2
Compiling module ict105_axic_register_slice_copy3
Compiling module ict105_axic_register_slice_copy4
Compiling module ict105_axi_register_slice(C_FAMI...
Compiling module ict105_register_slice_bank(C_FAM...
Compiling module ict105_axic_register_slice(C_FAM...
Compiling module ict105_axic_register_slice(C_FAM...
Compiling module ict105_axic_register_slice(C_FAM...
Compiling module ict105_axic_register_slice(C_FAM...
Compiling module ict105_axi_register_slice(C_FAMI...
Compiling module ict105_register_slice_bank(C_FAM...
Compiling module ict105_protocol_conv_bank(C_FAMI...
Compiling module ict105_axi_clock_converter(C_FAM...
Compiling module ict105_axi_clock_converter(C_FAM...
Compiling module ict105_converter_bank(C_FAMILY="...
Compiling module ict105_axi_clock_converter(C_FAM...
Compiling module ict105_converter_bank(C_FAMILY="...
Compiling module ict105_axi_data_fifo(C_FAMILY="s...
Compiling module ict105_axi_data_fifo(C_FAMILY="s...
Compiling module fifo_generator_v8_4_bhv_ver_ss(C...
Compiling module fifo_generator_v8_4_bhv_ver_prel...
Compiling module FIFO_GENERATOR_V8_4_CONV_VER(C_C...
Compiling module FIFO_GENERATOR_V8_4(C_COMMON_CLO...
Compiling module fifo_generator_v8_4(C_COMMON_CLO...
Compiling module ict105_axi_data_fifo(C_FAMILY="s...
Compiling module ict105_data_fifo_bank(C_FAMILY="...
Compiling module ict105_axi_data_fifo(C_FAMILY="s...
Compiling module ict105_data_fifo_bank(C_FAMILY="...
Compiling module ict105_mux_enc(C_FAMILY="spartan...
Compiling module ict105_si_transactor(C_MAX_M=16,...
Compiling module ict105_mux_enc(C_FAMILY="spartan...
Compiling module ict105_si_transactor(C_MAX_M=16,...
Compiling module SRLC32E
Compiling module ict105_ndeep_srl(C_FAMILY="spart...
Compiling module ict105_axic_reg_srl_fifo(C_FAMIL...
Compiling module ict105_wdata_router(C_FAMILY="sp...
Compiling module ict105_si_transactor(C_MAX_M=16,...
Compiling module ict105_si_transactor(C_MAX_M=16,...
Compiling module ict105_addr_decoder(C_FAMILY="sp...
Compiling module ict105_ndeep_srl(C_FAMILY="spart...
Compiling module ict105_axic_reg_srl_fifo(C_FAMIL...
Compiling module ict105_mux_enc(C_FAMILY="spartan...
Compiling module ict105_wdata_mux(C_FAMILY="spart...
Compiling module ict105_axic_register_slice(C_FAM...
Compiling module ict105_axic_register_slice(C_FAM...
Compiling module ict105_axic_register_slice(C_FAM...
Compiling module ict105_axic_register_slice(C_FAM...
Compiling module ict105_axi_register_slice(C_FAMI...
Compiling module ict105_ndeep_srl(C_FAMILY="spart...
Compiling module ict105_axic_reg_srl_fifo(C_FAMIL...
Compiling module ict105_wdata_mux(C_FAMILY="spart...
Compiling module ict105_axic_register_slice(C_FAM...
Compiling module ict105_axi_register_slice(C_FAMI...
Compiling module ict105_mux_enc(C_FAMILY="spartan...
Compiling module ict105_mux_enc(C_FAMILY="spartan...
Compiling module ict105_addr_arbiter(C_MAX_S=16,C...
Compiling module ict105_crossbar(C_MAX_S=16,C_MAX...
Compiling module ict105_axi_crossbar(C_FAMILY="sp...
Compiling module axi_interconnect(C_BASEFAMILY="s...
Compiling module axi4_0_wrapper
Compiling module mcb_ui_top_synch(C_SYNCH_WIDTH=1...
Compiling module BUFPLL_MCB_default
Compiling module xil_mcb_mod49
Compiling module xil_mcb_mod109
Compiling module xil_mcb_mod46
Compiling module xil_mcb_mod20
Compiling module xil_mcb_mod21
Compiling module xil_mcb_mod22
Compiling module xil_mcb_mod19
Compiling module xil_mcb_mod31
Compiling module xil_mcb_mod29
Compiling module xil_mcb_mod24
Compiling module xil_mcb_mod25
Compiling module xil_mcb_mod27
Compiling module xil_mcb_mod28_default
Compiling module xil_mcb_mod33
Compiling module xil_mcb_mod32
Compiling module xil_mcb_mod106
Compiling module xil_mcb_mod62
Compiling module xil_mcb_mod63
Compiling module xil_mcb_mod61
Compiling module xil_mcb_mod64
Compiling module xil_mcb_mod65
Compiling module xil_mcb_mod111
Compiling module xil_mcb_mod110
Compiling module xil_mcb_mod47
Compiling module xil_mcb_mod38
Compiling module xil_mcb_mod39
Compiling module xil_mcb_mod40
Compiling module xil_mcb_mod41
Compiling module xil_mcb_mod42
Compiling module xil_mcb_mod43
Compiling module xil_mcb_mod44
Compiling module xil_mcb_mod50
Compiling module xil_mcb_mod45(PORT_CONFIG="B32_B...
Compiling module xil_mcb_mod48(PORT_CONFIG="B32_B...
Compiling module xil_mcb_mod100
Compiling module xil_mcb_mod72(RD_WRB=1,PIN_WIDTH...
Compiling module xil_mcb_mod73
Compiling module xil_mcb_mod92
Compiling module xil_mcb_mod93
Compiling module xil_mcb_mod78
Compiling module xil_mcb_mod102
Compiling module xil_mcb_mod101
Compiling module xil_mcb_mod77
Compiling module xil_mcb_mod98
Compiling module xil_mcb_mod97
Compiling module xil_mcb_mod80
Compiling module xil_mcb_mod81
Compiling module xil_mcb_mod86
Compiling module xil_mcb_mod91
Compiling module xil_mcb_mod90
Compiling module xil_mcb_mod76
Compiling module xil_mcb_mod75
Compiling module xil_mcb_mod88
Compiling module xil_mcb_mod79
Compiling module xil_mcb_mod74
Compiling module xil_mcb_mod82
Compiling module xil_mcb_mod87
Compiling module xil_mcb_mod83
Compiling module xil_mcb_mod96
Compiling module xil_mcb_mod94
Compiling module xil_mcb_mod95
Compiling module xil_mcb_mod84
Compiling module xil_mcb_mod89
Compiling module xil_mcb_mod99
Compiling module xil_mcb_mod85
Compiling module xil_mcb_mod103(PIN_WIDTH=16)
Compiling module xil_mcb_mod72(RD_WRB=0,PIN_WIDTH...
Compiling module xil_mcb_mod103(RD_WRB=0,PIN_WIDT...
Compiling module xil_mcb_mod103(RD_WRB=1,PIN_WIDT...
Compiling module xil_mcb_mod104(PIN_WIDTH=16,PORT...
Compiling module xil_mcb_mod56
Compiling module xil_mcb_mod107
Compiling module xil_mcb_mod59
Compiling module xil_mcb_mod108
Compiling module xil_mcb_mod52
Compiling module xil_mcb_mod53
Compiling module xil_mcb_mod5
Compiling module xil_mcb_mod54
Compiling module xil_mcb_mod70
Compiling module xil_mcb_mod55
Compiling module xil_mcb_mod57
Compiling module xil_mcb_mod58
Compiling module xil_mcb_mod51
Compiling module xil_mcb_mod17
Compiling module xil_mcb_mod14
Compiling module xil_mcb_mod0
Compiling module xil_mcb_mod23
Compiling module xil_mcb_mod67
Compiling module xil_mcb_mod68
Compiling module xil_mcb_mod66
Compiling module xil_mcb_mod7
Compiling module xil_mcb_mod69
Compiling module xil_mcb_mod71
Compiling module MCB_des(PORT_CONFIG="B32_B32_B32...
Compiling module B_MCB(ARB_NUM_TIME_SLOTS=12,ARB_...
Compiling module MCB(ARB_NUM_TIME_SLOTS=12,ARB_TI...
Compiling module iodrp_controller
Compiling module iodrp_mcb_controller
Compiling module mcb_soft_calibration(C_MEM_TZQIN...
Compiling module IOBUF
Compiling module IODRP2_default
Compiling module mcb_soft_calibration_top(C_MEM_T...
Compiling module OSERDES2_copy1
Compiling module OSERDES2(BYPASS_GCLK_FF="TRUE",D...
Compiling module OSERDES2(BYPASS_GCLK_FF="TRUE",D...
Compiling module OSERDES2(BYPASS_GCLK_FF="TRUE",D...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",IDELA...
Compiling module IODRP2_MCB(DATA_RATE="SDR",MCB_A...
Compiling module IODRP2_MCB(DATA_RATE="SDR",MCB_A...
Compiling module OBUFT
Compiling module OBUFTDS
Compiling module IOBUFDS
Compiling module PULLDOWN
Compiling module PULLUP
Compiling module mcb_raw_wrapper(C_MEMCLK_PERIOD=...
Compiling module mcb_ui_top_synch_copy1
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axi_register_slice(C_FAM...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axic_register_slice(C_FA...
Compiling module axi_mcb_axi_register_slice(C_FAM...
Compiling module axi_mcb_incr_cmd(C_AXI_ADDR_WIDT...
Compiling module axi_mcb_wrap_cmd(C_AXI_ADDR_WIDT...
Compiling module axi_mcb_cmd_translator(C_AXI_ADD...
Compiling module axi_mcb_cmd_fsm
Compiling module axi_mcb_aw_channel(C_ID_WIDTH=2,...
Compiling module axi_mcb_w_channel(C_DATA_WIDTH=3...
Compiling module axi_mcb_simple_fifo(C_WIDTH=2,C_...
Compiling module axi_mcb_b_channel(C_ID_WIDTH=2,C...
Compiling module axi_mcb_ar_channel(C_ID_WIDTH=2,...
Compiling module axi_mcb_simple_fifo(C_WIDTH=8,C_...
Compiling module axi_mcb_r_channel(C_ID_WIDTH=2,C...
Compiling module axi_mcb_cmd_arbiter(C_MCB_ADDR_W...
Compiling module axi_mcb(C_S_AXI_ID_WIDTH=2,C_S_A...
Compiling module mcb_ui_top(C_MEMCLK_PERIOD=3333,...
Compiling module axi_s6_ddrx(C_MEMCLK_PERIOD=3333...
Compiling module mcb_ddr2_wrapper
Compiling module spi_tr8
Compiling module spi_fifo_send
Compiling module spi_fifo_receive
Compiling module spi_sf(0,1,3,2,6,7,15,4,14,13)
Compiling package standard
Compiling package std_logic_1164
Compiling package vcomponents
Compiling package vl_types
Compiling package std_logic_arith
Compiling architecture imp of entity upcnt_n [\upcnt_n(4)\]
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture srl16_v of entity SRL16 [\SRL16("1111111111111111")(0,15)...]
Compiling architecture imp of entity lpf [\lpf(4,4,'0','1')\]
Compiling architecture imp of entity upcnt_n [\upcnt_n(6)\]
Compiling architecture imp of entity sequence [sequence_default]
Compiling architecture imp of entity proc_sys_reset [\proc_sys_reset(4,4,'0','1',1,1,...]
Compiling architecture structure of entity proc_sys_reset_0_wrapper [proc_sys_reset_0_wrapper_default]
Compiling architecture fds_v of entity FDS [\FDS('1')\]
Compiling architecture imp of entity lmb_v10 [\lmb_v10(1,32,32,1)\]
Compiling architecture structure of entity microblaze_0_ilmb_wrapper [microblaze_0_ilmb_wrapper_defaul...]
Compiling package numeric_std
Compiling package lmb_bram_if_funcs
Compiling package std_logic_unsigned
Compiling architecture imp of entity pselect_mask [\pselect_mask(32,('0','0','0','0...]
Compiling architecture imp of entity lmb_bram_if_cntlr [\lmb_bram_if_cntlr("spartan6",('...]
Compiling architecture structure of entity microblaze_0_i_bram_ctrl_wrapper [microblaze_0_i_bram_ctrl_wrapper...]
Compiling architecture structure of entity microblaze_0_dlmb_wrapper [microblaze_0_dlmb_wrapper_defaul...]
Compiling architecture structure of entity microblaze_0_d_bram_ctrl_wrapper [microblaze_0_d_bram_ctrl_wrapper...]
Compiling package std_logic_signed
Compiling package std_logic_textio
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2440: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2446: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2831: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2871: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2944: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2962: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2981: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2999: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3025: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3028: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3050: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3068: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3087: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3105: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3131: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3134: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2440: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2446: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2830: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2831: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2870: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2871: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2944: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2962: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2981: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2999: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3025: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3028: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3050: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3068: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3087: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3105: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3131: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3134: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2440: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2446: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2831: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2871: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2944: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2962: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2981: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2999: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3025: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3028: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3050: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2440: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2446: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2830: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2831: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2870: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2871: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2944: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2962: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2981: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2999: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3025: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3028: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3050: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3068: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3087: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3105: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3131: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3134: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2440: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2446: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2831: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2871: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2944: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2962: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2981: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2999: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3025: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3028: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3050: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2440: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2446: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2830: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2831: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2870: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2871: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2944: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2962: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2981: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2999: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3025: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3028: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3050: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3068: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3087: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3105: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3131: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3134: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2440: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2446: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2831: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2871: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2944: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2962: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2981: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2999: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3025: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3028: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3050: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2440: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2446: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2830: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2831: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2870: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2871: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2944: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2962: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2981: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2999: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3025: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3028: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3050: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3068: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3087: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3105: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3131: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3134: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2440: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2446: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2831: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2871: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2944: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2962: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2981: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2999: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3025: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3028: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3050: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2440: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2446: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2830: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2831: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2870: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2871: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2944: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2962: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2981: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2999: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3025: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3028: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3050: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3068: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3087: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3105: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3131: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3134: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2440: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2446: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2831: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2871: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2944: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2962: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2981: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2999: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3025: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3028: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3050: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2440: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2446: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2830: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2831: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2870: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2871: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2944: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2962: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2981: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2999: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3025: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3028: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3050: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3068: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3087: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3105: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3131: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3134: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2440: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2446: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2831: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2871: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2944: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2962: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2981: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2999: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3025: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3028: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3050: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2440: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2446: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2830: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2831: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2870: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2871: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2944: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2962: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2981: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2999: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3025: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3028: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3050: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3068: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3087: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3105: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3131: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3134: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2440: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2446: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2831: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2871: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2944: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2962: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2981: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2999: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3025: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3028: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3050: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2440: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2446: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2830: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2831: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2870: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2871: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2944: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2962: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2981: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2999: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3025: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3028: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3050: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3068: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3087: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3105: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3131: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3134: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2440: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2446: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2831: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2871: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2944: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2962: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2981: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2999: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3025: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3028: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3050: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2440: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2446: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2830: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2831: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2870: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2871: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2944: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2962: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2981: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2999: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3025: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3028: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3050: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3068: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3087: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3105: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3131: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3134: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2440: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2446: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2831: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2871: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2944: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2962: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2981: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2999: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3025: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3028: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3050: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2440: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2446: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2830: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2831: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2870: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2871: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2944: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2962: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2981: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2999: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3025: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3028: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3050: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3068: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3087: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3105: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3131: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3134: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2440: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2446: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2831: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2871: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2944: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2962: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2981: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2999: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3025: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3028: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3050: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2440: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2446: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2830: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2831: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2870: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2871: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2944: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2962: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2981: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2999: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3025: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3028: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3050: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3068: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3087: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3105: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3131: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3134: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2440: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2446: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2831: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2871: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2944: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2962: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2981: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2999: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3025: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3028: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3050: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2440: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2446: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2830: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2831: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2870: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2871: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2944: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2962: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2981: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2999: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3025: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3028: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3050: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3068: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3087: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3105: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3131: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3134: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2440: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2446: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2831: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2871: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2944: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2962: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2981: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2999: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3025: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3028: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3050: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2440: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2446: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2830: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2831: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2870: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2871: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2944: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2962: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2981: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2999: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3025: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3028: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3050: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3068: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3087: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3105: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3131: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3134: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2440: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2446: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2831: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2871: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2944: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2962: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2981: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2999: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3025: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3028: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3050: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2440: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2446: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2830: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2831: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2870: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2871: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2944: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2962: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2981: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2999: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3025: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3028: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3050: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3068: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3087: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3105: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3131: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3134: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2440: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2446: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2831: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2871: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2944: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2962: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2981: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2999: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3025: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3028: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3050: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2440: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2446: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2830: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2831: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2870: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2871: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2944: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2962: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2981: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2999: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3025: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3028: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3050: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3068: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3087: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3105: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3131: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3134: Range is empty (null range)
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(2,2,0,0,true,true,"0...]
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2440: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2446: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2831: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2871: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2944: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2962: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2981: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2999: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3025: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3028: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3050: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2440: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2446: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2830: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2831: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2870: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2871: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2944: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2962: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2981: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 2999: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3025: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3028: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3050: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3068: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3087: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3105: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3131: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 3134: Range is empty (null range)
Compiling architecture structure of entity microblaze_0_bram_block_elaborate [\microblaze_0_bram_block_elabora...]
Compiling architecture structure of entity microblaze_0_bram_block_wrapper [microblaze_0_bram_block_wrapper_...]
Compiling package microblaze_types
Compiling package microblaze_isa
Compiling package mmu_types
Compiling architecture imp of entity interrupt_mode_converter [\interrupt_mode_converter(false,...]
Compiling architecture muxcy_l_v of entity MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity XORCY [xorcy_default]
Compiling architecture muxf7_v of entity MUXF7 [muxf7_default]
Compiling architecture fdr_v of entity FDR [\FDR('0')\]
Compiling architecture imp of entity PC_Module_gti [\PC_Module_gti(spartan6,true,0,f...]
Compiling architecture lut6_v of entity LUT6 [\LUT6("0000000000000000000000000...]
Compiling architecture imp of entity PreFetch_Buffer_gti [\PreFetch_Buffer_gti(true,sparta...]
Compiling architecture and2b1l_v of entity AND2B1L [and2b1l_default]
Compiling architecture imp of entity carry_or [\carry_or(spartan6)\]
Compiling architecture imp of entity carry_and [\carry_and(spartan6)\]
Compiling architecture imp of entity jump_logic [\jump_logic(spartan6)\]
Compiling architecture fdre_v of entity FDRE [\FDRE('0')\]
Compiling architecture imp of entity Decode_gti [\Decode_gti(spartan6,true,"yes",...]
Compiling architecture ram32m_v of entity RAM32M [\RAM32M("00000000000000000000000...]
Compiling architecture imp of entity Register_File_gti [\Register_File_gti(spartan6,"yes...]
Compiling architecture imp of entity Operand_Select_gti [\Operand_Select_gti(true,spartan...]
Compiling architecture lut6_2_v of entity LUT6_2 [\LUT6_2("01100000011110101010011...]
Compiling architecture imp of entity ALU_Bit [\ALU_Bit(spartan6,true,false)\]
Compiling architecture lut4_v of entity LUT4 [\LUT4("1111101000001010")(0,15)\]
Compiling architecture mult_and_v of entity MULT_AND [mult_and_default]
Compiling architecture imp of entity ALU_Bit [\ALU_Bit(spartan6,true,true)\]
Compiling architecture imp of entity ALU [\ALU(0,true,spartan6)\]
Compiling architecture imp of entity count_leading_zeros [count_leading_zeros_default]
Compiling architecture imp of entity carry_equal [\carry_equal(spartan6,8)\]
Compiling architecture imp of entity Shift_Logic_Module_gti [\Shift_Logic_Module_gti(true,tru...]
Compiling architecture dsp48a_v of entity DSP48A [\DSP48A(0,0,0,0,0,"OPMODE5",0,0,...]
Compiling architecture imp of entity dsp_module [\dsp_module(spartan6,18,18,48,0,...]
Compiling architecture dsp48a_v of entity DSP48A [\DSP48A(0,0,0,0,0,"OPMODE5",0,0,...]
Compiling architecture imp of entity dsp_module [\dsp_module(spartan6,18,18,48,0,...]
Compiling architecture dsp48a_v of entity DSP48A [\DSP48A(1,0,1,0,0,"OPMODE5",0,0,...]
Compiling architecture imp of entity dsp_module [\dsp_module(spartan6,18,18,48,1,...]
Compiling architecture imp of entity mul_unit [\mul_unit(spartan6,true,false)\]
Compiling architecture imp of entity Barrel_Shifter_gti [\Barrel_Shifter_gti(spartan6,tru...]
Compiling architecture imp of entity WB_Mux_Bit [\WB_Mux_Bit(spartan6,6,3)\]
Compiling architecture imp of entity WB_Mux [\WB_Mux(spartan6,false,false,fal...]
Compiling architecture imp of entity Zero_Detect_gti [\Zero_Detect_gti(spartan6)\]
Compiling architecture imp of entity Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(spartan...]
Compiling architecture imp of entity Data_Flow_Logic [\Data_Flow_Logic(spartan6,0,16)\]
Compiling architecture msr_reg of entity msr_reg_gti [\msr_reg_gti(spartan6,('0','0','...]
Compiling architecture imp of entity mux_bus [\mux_bus(spartan6,true,32)\]
Compiling architecture lut3_v of entity LUT3 [\LUT3("00000000")(0,7)\]
Compiling architecture fde_v of entity FDE [\FDE('0')\]
Compiling architecture imp of entity exception_registers_gti [\exception_registers_gti(spartan...]
Compiling architecture imp of entity Fpu [\Fpu(spartan6,0,0,"yes")(1,3)\]
Compiling architecture imp of entity PVR [\PVR(0,('0','0','0','1','0','1',...]
Compiling architecture imp of entity Data_Flow_gti [\Data_Flow_gti(32,spartan6,true,...]
Compiling architecture imp of entity read_data_mux [\read_data_mux(true,true,true)\]
Compiling architecture imp of entity DAXI_interface [\DAXI_interface(1,32,32,false,fa...]
Compiling architecture imp of entity comparator [\comparator(spartan6,false,16)\]
Compiling architecture lut5_v of entity LUT5 [\LUT5("1010101010101100000000000...]
Compiling architecture fd_v of entity FD [\FD('0')\]
Compiling architecture ramb16bwe_v of entity RAMB16BWE [\RAMB16BWE(36,36,"00000000000000...]
Compiling architecture imp of entity RAM_Module [\RAM_Module(spartan6,19,1,9,true...]
Compiling architecture ramb16_s9_s9_v of entity RAMB16_S9_S9 [\RAMB16_S9_S9:system_tb:dut:micr...]
Compiling architecture imp of entity RAM_Module [\RAM_Module:system_tb:dut:microb...]
Compiling architecture fdse_v of entity FDSE [\FDSE('1')\]
Compiling architecture imp of entity Cache_Interface [\Cache_Interface(spartan6,true,1...]
WARNING:HDLCompiler:746 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/cache_interface.vhd" Line 1886: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/cache_interface.vhd" Line 1886: Range is empty (null range)
Compiling architecture imp of entity DCache_gti [\DCache_gti:system_tb:dut:microb...]
Compiling architecture imp of entity instr_mux [\instr_mux(spartan6,true,false,t...]
Compiling architecture imp of entity comparator [\comparator(spartan6,true,15)\]
Compiling architecture imp of entity cache_valid_bit_detect [\cache_valid_bit_detect(spartan6...]
Compiling architecture imp of entity RAM_Module [\RAM_Module:system_tb:dut:microb...]
Compiling architecture imp of entity Cache_Interface [\Cache_Interface(spartan6,true,1...]
Compiling architecture imp of entity Icache [\Icache:system_tb:dut:microblaze...]
WARNING:HDLCompiler:746 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/icache.vhd" Line 808: Range is empty (null range)
Compiling architecture srl16e_v of entity SRL16E [\SRL16E("1000100000011100")(15,0...]
Compiling architecture srlc16e_v of entity SRLC16E [\SRLC16E("0000000000000000")(0,1...]
Compiling architecture muxcy_v of entity MUXCY [muxcy_default]
Compiling architecture imp of entity address_hit [\address_hit(spartan6,true,32)\]
Compiling architecture imp of entity Debug [\Debug(0,1,0,1,0,1,1,0,0,0,0,0,0...]
Compiling architecture imp of entity MMU [\MMU(spartan6,true,0,0,4,2,true,...]
Compiling architecture imp of entity MicroBlaze_Core [\MicroBlaze_Core:system_tb:dut:m...]
Compiling architecture imp of entity MicroBlaze [\MicroBlaze:system_tb:dut:microb...]
Compiling architecture structure of entity microblaze_0_wrapper [\microblaze_0_wrapper:system_tb:...]
Compiling package family_support
Compiling package proc_common_pkg
Compiling package ipif_pkg
Compiling package attributes
Compiling package std_logic_misc
Compiling architecture bscan_spartan6_v of entity BSCAN_SPARTAN6 [\BSCAN_SPARTAN6(2)\]
Compiling architecture bufg_v of entity BUFG [bufg_default]
Compiling architecture fdc_1_v of entity FDC_1 [\FDC_1('0')\]
Compiling architecture fdre_1_v of entity FDRE_1 [\FDRE_1('0')\]
Compiling architecture fdrse_v of entity FDRSE [\FDRSE('0')\]
Compiling architecture imp of entity SRL_FIFO [\SRL_FIFO(8,16)\]
Compiling architecture imp of entity JTAG_CONTROL [\JTAG_CONTROL(1,1,8,1)\]
Compiling architecture imp of entity MDM_Core [\MDM_Core(('0','1','0','0','0','...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('0','0'),"nofami...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('0','1'),"nofami...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('1','0'),"nofami...]
Compiling architecture imp of entity pselect_f [\pselect_f(2,2,('1','1'),"nofami...]
Compiling architecture imp of entity address_decoder [\address_decoder(4,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,32,('0','0','0...]
Compiling architecture imp of entity MDM [\MDM("spartan6",2,2,('0','1','0'...]
Compiling architecture structure of entity debug_module_wrapper [debug_module_wrapper_default]
Compiling architecture pll_adv_v of entity PLL_ADV [\PLL_ADV("OPTIMIZED","CLKFBOUT",...]
Compiling architecture struct of entity pll_module [\pll_module("OPTIMIZED",6,0.0,10...]
Compiling architecture structure of entity clock_generator [\clock_generator("spartan6","6sl...]
Compiling architecture structure of entity clock_generator_0_wrapper [clock_generator_0_wrapper_defaul...]
Compiling package axi_vdma_pkg
Compiling architecture implementation of entity axi_vdma_cdc [\axi_vdma_cdc(0,0,1)\]
Compiling architecture implementation of entity axi_vdma_cdc [\axi_vdma_cdc(1,0,1)\]
Compiling architecture implementation of entity axi_vdma_reset [\axi_vdma_reset(1,0)\]
Compiling architecture implementation of entity axi_vdma_rst_module [\axi_vdma_rst_module(1,0,0,1)\]
Compiling architecture implementation of entity axi_vdma_lite_if [\axi_vdma_lite_if(59,32,32)\]
Compiling architecture implementation of entity axi_vdma_cdc [\axi_vdma_cdc(0,0,32)\]
Compiling architecture implementation of entity axi_vdma_cdc [\axi_vdma_cdc(1,0,5)\]
Compiling architecture implementation of entity axi_vdma_reg_if [\axi_vdma_reg_if(1,0,0,1,59,1,32...]
Compiling architecture implementation of entity axi_vdma_intrpt [\axi_vdma_intrpt(1,0,1,125)\]
Compiling architecture implementation of entity axi_vdma_register [\axi_vdma_register(8,3,512,0,0,0...]
Compiling architecture implementation of entity axi_vdma_regdirect [\axi_vdma_regdirect(19,3,32,32)\]
Compiling architecture implementation of entity axi_vdma_reg_mux [\axi_vdma_reg_mux(59,0,1,3,1,32,...]
Compiling architecture implementation of entity axi_vdma_reg_module [\axi_vdma_reg_module(59,0,1,0,1,...]
Compiling architecture implementation of entity axi_vdma_sm [\axi_vdma_sm(0,0,0,32,0,4,1,0)\]
Compiling architecture implementation of entity axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(32,8,0)\]
Compiling architecture implementation of entity axi_vdma_sts_mngr [axi_vdma_sts_mngr_default]
Compiling architecture implementation of entity axi_vdma_vregister [\axi_vdma_vregister(3,32)\]
Compiling architecture implementation of entity axi_vdma_vaddrreg_mux [\axi_vdma_vaddrreg_mux(3,32)\]
Compiling architecture implementation of entity axi_vdma_vidreg_module [\axi_vdma_vidreg_module(0,3,32,"...]
Compiling architecture implementation of entity axi_vdma_greycoder [\axi_vdma_greycoder(5)\]
Compiling architecture implementation of entity axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(0,1,0,3)\]
Compiling architecture implementation of entity axi_vdma_mngr [\axi_vdma_mngr(0,4,0,0,0,3,0,1,0...]
Compiling architecture implementation of entity axi_vdma_fsync_gen [\axi_vdma_fsync_gen(0,0)\]
Compiling architecture implementation of entity axi_vdma_cdc [\axi_vdma_cdc(0,0,6)\]
Compiling architecture implementation of entity axi_vdma_vid_cdc [\axi_vdma_vid_cdc(1,6,6,0)\]
Compiling architecture implementation of entity axi_vdma_sof_gen [axi_vdma_sof_gen_default]
Compiling package coregen_comp_defs
Compiling architecture behavioral of entity fifo_generator_v8_3_bhv_as [\fifo_generator_v8_3_bhv_as(37,"...]
Compiling architecture behavioral of entity fifo_generator_v8_3_conv [\fifo_generator_v8_3_conv(0,0,9,...]
Compiling architecture behavioral of entity fifo_generator_v8_3 [\fifo_generator_v8_3(0,0,9,"Blan...]
Compiling architecture implementation of entity async_fifo_fg [\async_fifo_fg(1,"spartan6",37,0...]
Compiling architecture imp of entity axi_vdma_afifo_autord [\axi_vdma_afifo_autord(37,512,10...]
Compiling architecture implementation of entity axi_vdma_skid_buf [\axi_vdma_skid_buf(32,1)\]
Compiling architecture implementation of entity axi_vdma_cdc [\axi_vdma_cdc(1,0,13)\]
Compiling architecture implementation of entity axi_vdma_cdc [\axi_vdma_cdc(1,0,10)\]
Compiling architecture implementation of entity axi_vdma_mm2s_linebuf [\axi_vdma_mm2s_linebuf(32,0,0,1,...]
Compiling architecture implementation of entity axi_datamover_reset [\axi_datamover_reset(0)\]
Compiling architecture imp of entity cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(3,"sparta...]
Compiling architecture behavioral of entity dynshreg_f [\dynshreg_f(4,68,"spartan6")(1,8...]
Compiling architecture imp of entity srl_fifo_rbu_f [\srl_fifo_rbu_f(68,4,"spartan6")...]
Compiling architecture imp of entity srl_fifo_f [\srl_fifo_f(68,4,"spartan6")(1,8...]
Compiling architecture imp of entity axi_datamover_fifo [\axi_datamover_fifo(68,4,0,2,"sp...]
Compiling architecture behavioral of entity dynshreg_f [\dynshreg_f(4,8,"spartan6")(1,8)...]
Compiling architecture imp of entity srl_fifo_rbu_f [\srl_fifo_rbu_f(8,4,"spartan6")(...]
Compiling architecture imp of entity srl_fifo_f [\srl_fifo_f(8,4,"spartan6")(1,8)...]
Compiling architecture imp of entity axi_datamover_fifo [\axi_datamover_fifo(8,4,0,2,"spa...]
Compiling architecture implementation of entity axi_datamover_cmd_status [\axi_datamover_cmd_status(32,1,4...]
Compiling architecture implementation of entity axi_datamover_rd_status_cntl [\axi_datamover_rd_status_cntl(8,...]
Compiling architecture implementation of entity axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(0,4,2,3...]
Compiling architecture implementation of entity axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(1,4,2,2...]
Compiling architecture implementation of entity axi_datamover_pcc [\axi_datamover_pcc(1,1,2,32,32,1...]
Compiling architecture imp of entity cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(3,"virtex...]
Compiling architecture behavioral of entity dynshreg_f [\dynshreg_f(4,51,"virtex6")(1,7)...]
Compiling architecture imp of entity srl_fifo_rbu_f [\srl_fifo_rbu_f(51,4,"virtex6")(...]
Compiling architecture imp of entity srl_fifo_f [\srl_fifo_f(51,4,"virtex6")(1,7)...]
Compiling architecture imp of entity axi_datamover_fifo [\axi_datamover_fifo(51,4,0,2,"vi...]
Compiling architecture implementation of entity axi_datamover_addr_cntl [\axi_datamover_addr_cntl(4,32,0,...]
Compiling architecture implementation of entity axi_datamover_rdmux [\axi_datamover_rdmux(2,32,32)\]
Compiling architecture behavioral of entity dynshreg_f [\dynshreg_f(4,29,"spartan6")(1,8...]
Compiling architecture imp of entity srl_fifo_rbu_f [\srl_fifo_rbu_f(29,4,"spartan6")...]
Compiling architecture imp of entity srl_fifo_f [\srl_fifo_f(29,4,"spartan6")(1,8...]
Compiling architecture imp of entity axi_datamover_fifo [\axi_datamover_fifo(29,4,0,2,"sp...]
Compiling architecture implementation of entity axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(0,1,2...]
Compiling architecture implementation of entity axi_datamover_skid_buf [\axi_datamover_skid_buf(32)\]
Compiling architecture implementation of entity axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(1,...]
Compiling architecture implementation of entity axi_datamover_s2mm_omit_wrap [\axi_datamover_s2mm_omit_wrap(0,...]
Compiling architecture implementation of entity axi_datamover [\axi_datamover(1,0,4,32,32,32,1,...]
Compiling architecture implementation of entity axi_vdma [\axi_vdma(32,32,125,1,1,3,0,1,0,...]
Compiling architecture structure of entity axi_vdma_0_wrapper [axi_vdma_0_wrapper_default]
Compiling architecture imp of entity pselect_f [\pselect_f(5,9,('0','0','0','0',...]
Compiling architecture imp of entity pselect_f [\pselect_f(1,9,('1','0','0','0',...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','0','0','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','0','0','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','0','1','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','0','1','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','1','0','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','1','0','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','1','1','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('0','1','1','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','0','0','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','0','0','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','0','1','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','0','1','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','1','0','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','1','0','1')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','1','1','0')...]
Compiling architecture imp of entity pselect_f [\pselect_f(4,4,('1','1','1','1')...]
Compiling architecture imp of entity address_decoder [\address_decoder(9,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,32,('0','0','0...]
Compiling architecture implementation of entity interrupt_control [\interrupt_control(16,1,(5),fals...]
Compiling architecture imp of entity GPIO_Core [\GPIO_Core(32,32,5,32,5,1,('0','...]
Compiling architecture imp of entity axi_gpio [\axi_gpio("spartan6",('0','1','0...]
Compiling architecture structure of entity push_buttons_5bits_wrapper [push_buttons_5bits_wrapper_defau...]
Compiling package video
Compiling package math_real
Compiling architecture behavioral of entity TMDSEncoder [tmdsencoder_default]
Compiling architecture obufds_v of entity OBUFDS [\OBUFDS("DONT_CARE","DEFAULT","S...]
Compiling architecture oserdes2_v of entity OSERDES2 [\OSERDES2(false,"SDR","SDR",5,"D...]
Compiling architecture oserdes2_v of entity OSERDES2 [\OSERDES2(false,"SDR","SDR",5,"D...]
Compiling architecture behavioral of entity SerializerN_1 [\SerializerN_1(10)\]
Compiling architecture behavioral of entity DVITransmitter [dvitransmitter_default]
Compiling architecture behavioral of entity LocalRst [\LocalRst(4)\]
Compiling architecture behavioral of entity VideoTimingCtl [videotimingctl_default]
Compiling architecture dcm_clkgen_v of entity DCM_CLKGEN [\DCM_CLKGEN(true,"*",true,false,...]
Compiling architecture pll_adv_v of entity PLL_ADV [\PLL_ADV("OPTIMIZED","CLKFBOUT",...]
Compiling architecture pll_base_v of entity PLL_BASE [\PLL_BASE("OPTIMIZED",10,0.0,10....]
Compiling architecture bufpll_v of entity BUFPLL [\BUFPLL(5,true)\]
Compiling architecture behavioral of entity clk_gen [clk_gen_default]
Compiling architecture behavioral of entity axi_hdmi_transmitter [\axi_hdmi_transmitter(0,32)\]
Compiling architecture imp of entity pselect_f [\pselect_f(1,1,('0'),"nofamily")...]
Compiling architecture imp of entity pselect_f [\pselect_f(1,1,('1'),"nofamily")...]
Compiling architecture imp of entity address_decoder [\address_decoder(9,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,32,('0','0','0...]
Compiling architecture behavioral of entity axi_hdmi_reg [\axi_hdmi_reg(32)\]
Compiling architecture behavioral of entity axi_hdmi_reg_top [\axi_hdmi_reg_top(32,32,('0','0'...]
Compiling architecture behavioral of entity twi_slave [\twi_slave(('1','0','1','0','0',...]
Compiling architecture behavioral of entity twi_slave_rom [\twi_slave_rom(('1','0','0','0',...]
Compiling architecture behavioral of entity hdmi_ddc [hdmi_ddc_default]
Compiling architecture behavioral of entity axi_hdmi [\axi_hdmi(0,1,1,1,0,0,32,('0','1...]
Compiling architecture structure of entity axi_hdmi_0_wrapper [axi_hdmi_0_wrapper_default]
Compiling architecture imp of entity address_decoder [\address_decoder(9,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,32,('0','0','0...]
Compiling architecture fdcpe_v of entity FDCPE [\FDCPE('0')\]
Compiling architecture ramb16_s36_s36_v of entity RAMB16_S36_S36 [\RAMB16_S36_S36:system_tb:dut:ax...]
Compiling architecture imp of entity BRAM_FIFO [\BRAM_FIFO:system_tb:dut:axi_ac9...]
Compiling architecture imp of entity ac97_timing [ac97_timing_default]
Compiling architecture imp of entity ac97_core [\ac97_core(16)\]
Compiling architecture imp of entity ac97_fifo [\ac97_fifo:system_tb:dut:axi_ac9...]
Compiling architecture imp of entity opb_ac97 [\opb_ac97:system_tb:dut:axi_ac97...]
Compiling architecture imp of entity user_logic [\user_logic:system_tb:dut:axi_ac...]
Compiling architecture imp of entity axi_ac97 [\axi_ac97:system_tb:dut:axi_ac97...]
Compiling architecture structure of entity axi_ac97_0_wrapper [\axi_ac97_0_wrapper:system_tb:du...]
Compiling architecture rtl of entity baudrate [\baudrate(651)\]
Compiling architecture behavioral of entity dynshreg_i_f [\dynshreg_i_f(16,1,"0","spartan6...]
Compiling architecture imp of entity cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(5,"sparta...]
Compiling architecture behavioral of entity dynshreg_f [\dynshreg_f(16,8,"spartan6")(1,8...]
Compiling architecture imp of entity srl_fifo_rbu_f [\srl_fifo_rbu_f(8,16,"spartan6")...]
Compiling architecture imp of entity srl_fifo_f [\srl_fifo_f(8,16,"spartan6")(1,8...]
Compiling architecture rtl of entity uartlite_rx [\uartlite_rx("spartan6",8,0,1)(1...]
Compiling architecture behavioral of entity dynshreg_i_f [\dynshreg_i_f(16,1,"100000000000...]
Compiling architecture rtl of entity uartlite_tx [\uartlite_tx("spartan6",8,0,1)(1...]
Compiling architecture rtl of entity uartlite_core [\uartlite_core("spartan6",100000...]
Compiling architecture imp of entity address_decoder [\address_decoder(4,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,32,('0','0','0...]
Compiling architecture rtl of entity axi_uartlite [\axi_uartlite("spartan6",1000000...]
Compiling architecture structure of entity rs232_uart_1_wrapper [rs232_uart_1_wrapper_default]
Compiling architecture imp of entity address_decoder [\address_decoder(9,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,32,('0','0','0...]
Compiling architecture imp of entity user_logic [\user_logic(9,32)\]
Compiling architecture imp of entity d_qspi_axi [\d_qspi_axi(32,32,('0','0','0','...]
Compiling architecture structure of entity digilent_quadspi_cntlr_wrapper [digilent_quadspi_cntlr_wrapper_d...]
Compiling architecture imp of entity intc_core [\intc_core(32,4,('1','1','1','1'...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','0','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','0','1'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','1','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('0','1','1'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','0','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','0','1'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','1','0'),"no...]
Compiling architecture imp of entity pselect_f [\pselect_f(3,3,('1','1','1'),"no...]
Compiling architecture imp of entity address_decoder [\address_decoder(5,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,32,('0','0','0...]
Compiling architecture imp of entity axi_intc [\axi_intc("spartan6",('0','1','0...]
Compiling architecture structure of entity axi_intc_0_wrapper [axi_intc_0_wrapper_default]
Compiling package tc_types
Compiling architecture imp of entity mux_onehot_f [\mux_onehot_f(32,6,"spartan6")(1...]
Compiling architecture imp of entity counter_f [\counter_f(32,"spartan6")(1,8)\]
Compiling architecture imp of entity count_module [\count_module("spartan6",32)(1,8...]
Compiling architecture imp of entity timer_control [\timer_control('1','1','1','1',(...]
Compiling architecture fdrs_v of entity FDRS [\FDRS('0')\]
Compiling architecture imp of entity tc_core [\tc_core("spartan6",32,0,32,32,'...]
Compiling architecture imp of entity address_decoder [\address_decoder(5,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,32,('0','0','0...]
Compiling architecture imp of entity axi_timer [\axi_timer("spartan6",32,0,'1','...]
Compiling architecture structure of entity axi_timer_0_wrapper [axi_timer_0_wrapper_default]
Compiling architecture vhdl_rtl of entity Divide_part [\Divide_part(16,true)\]
Compiling architecture vhdl_rtl of entity Divide_part [\Divide_part(10,false)\]
Compiling architecture vhdl_rtl of entity Divide_part [\Divide_part(5,false)\]
Compiling architecture vhdl_rtl of entity FIT_timer [\FIT_timer("spartan6",1000000,0,...]
Compiling architecture structure of entity fit_timer_0_wrapper [fit_timer_0_wrapper_default]
Compiling architecture imp of entity address_decoder [\address_decoder(9,('0','0','0',...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,32,('0','0','0...]
Compiling architecture imp of entity user_logic [\user_logic(2,32)\]
Compiling architecture imp of entity pit [\pit(32,32,('0','0','0','0','0',...]
Compiling architecture structure of entity pit_0_wrapper [pit_0_wrapper_default]
Compiling architecture iobuf_v of entity IOBUF [\IOBUF("DONT_CARE",12,"0",true,"...]
Compiling architecture structure of entity system [\system:system_tb:dut:\]
Compiling architecture structure of entity system_tb
Time Resolution for simulation is 100fs.
Waiting for 341 sub-compilation(s) to finish...
WARNING:EDK:3605 - Use of the repository located at C:\Xilinx\13.4\ISE_DS\edk_user_repository\ 
(equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
It is recommended that you use Global SearchPath preference to specify search paths that apply to all the projects.
Compiled 752 VHDL Units
Compiled 276 Verilog Units
Built simulation executable isim_system.exe
Fuse Memory Usage: 393872 KB
Fuse CPU Usage: 23087 ms
cd simulation/behavioral & \
	start /B isim_system -gui -tclbatch system_setup.tcl
Done!
Writing filter settings....
Done writing filter settings to:
	C:\parkerbros\space-invaders\hw\etc\system.filters
Done writing Tab View settings to:
	C:\parkerbros\space-invaders\hw\etc\system.gui

********************************************************************************
At Local date and time: Tue Nov 03 21:21:51 2015
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.4 - psf2Edward EDK_O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.4\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 10 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection - C:\parkerbros\space-invaders\hw\system.mhs line 39 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection - C:\parkerbros\space-invaders\hw\system.mhs line 246 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 13.4 - xdsgen EDK_O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.4\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_vdma_0.jpg.....
org.apache.batik.transcoder.TranscoderException: nul
Enclosed Exception
file:/C:/parkerbros/space-invaders/hw/__xps/.dswkshop/axi_vdma_0.svg:-
Cannot find the referenced element
"#AXIS_busconn_INITIATOR
specified on the element <use> - may be a problem of id
	at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.image.ImageTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.XMLAbstractTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
	at MdtSvgDiag_Rasterize._rasterizeIMG(MdtSvgDiag_Rasterize.java:156)
	at MdtSvgDiag_Rasterize.batchMode(MdtSvgDiag_Rasterize.java:91)
	at MdtSvgDiag_Rasterize.main(MdtSvgDiag_Rasterize.java:24)
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp
C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '2100@xilinxlic1.ee.byu.edu'.
   INFO:Security:71 - If a license for part 'xc6slx45' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/parkerbros/space-invaders/hw/system.mhs ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.4\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 138 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 5 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'axi4lite_0_M_AXI_ACLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_hdmi_0:S_AXIS_MM2S_ACLK. Clock DRCs will not be performed on this core
   and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7bc00000-0x7bc0ffff) pit_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 10 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection - C:\parkerbros\space-invaders\hw\system.mhs line 39 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection - C:\parkerbros\space-invaders\hw\system.mhs line 246 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110010 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No synchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No synchronous clock conversions in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\parkerbros\space-invaders\hw\system.mhs line 111 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\parkerbros\space-invaders\hw\system.mhs line 159 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:proc_sys_reset_0 - C:\parkerbros\space-invaders\hw\system.mhs line 66 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_ilmb - C:\parkerbros\space-invaders\hw\system.mhs line 79
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_i_bram_ctrl - C:\parkerbros\space-invaders\hw\system.mhs
line 86 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_dlmb - C:\parkerbros\space-invaders\hw\system.mhs line 95
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_d_bram_ctrl - C:\parkerbros\space-invaders\hw\system.mhs
line 102 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_bram_block - C:\parkerbros\space-invaders\hw\system.mhs
line 111 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0 - C:\parkerbros\space-invaders\hw\system.mhs line 118 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:debug_module - C:\parkerbros\space-invaders\hw\system.mhs line 146 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 - C:\parkerbros\space-invaders\hw\system.mhs line 159
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_vdma_0 - C:\parkerbros\space-invaders\hw\system.mhs line 181 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:push_buttons_5bits - C:\parkerbros\space-invaders\hw\system.mhs line
201 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_hdmi_0 - C:\parkerbros\space-invaders\hw\system.mhs line 216 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_ac97_0 - C:\parkerbros\space-invaders\hw\system.mhs line 250 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4lite_0 - C:\parkerbros\space-invaders\hw\system.mhs line 265 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4_0 - C:\parkerbros\space-invaders\hw\system.mhs line 273 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232_uart_1 - C:\parkerbros\space-invaders\hw\system.mhs line 280 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mcb_ddr2 - C:\parkerbros\space-invaders\hw\system.mhs line 295 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:digilent_quadspi_cntlr - C:\parkerbros\space-invaders\hw\system.mhs
line 343 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_intc_0 - C:\parkerbros\space-invaders\hw\system.mhs line 355 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_timer_0 - C:\parkerbros\space-invaders\hw\system.mhs line 366 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:fit_timer_0 - C:\parkerbros\space-invaders\hw\system.mhs line 376 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:pit_0 - C:\parkerbros\space-invaders\hw\system.mhs line 384 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\parkerbros\space-invaders\hw\system.mhs line 79 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. microblaze_0_ilmb_wrapper.ngc
../microblaze_0_ilmb_wrapper

Reading NGO file
"C:/parkerbros/space-invaders/hw/implementation/microblaze_0_ilmb_wrapper/microb
laze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\parkerbros\space-invaders\hw\system.mhs line 95 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. microblaze_0_dlmb_wrapper.ngc
../microblaze_0_dlmb_wrapper

Reading NGO file
"C:/parkerbros/space-invaders/hw/implementation/microblaze_0_dlmb_wrapper/microb
laze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\parkerbros\space-invaders\hw\system.mhs line 118 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"C:/parkerbros/space-invaders/hw/implementation/microblaze_0_wrapper/microblaze_
0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\parkerbros\space-invaders\hw\system.mhs line 159 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/parkerbros/space-invaders/hw/implementation/clock_generator_0_wrapper/clock_
generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:axi_vdma_0_wrapper INSTANCE:axi_vdma_0 -
C:\parkerbros\space-invaders\hw\system.mhs line 181 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. axi_vdma_0_wrapper.ngc
../axi_vdma_0_wrapper

Reading NGO file
"C:/parkerbros/space-invaders/hw/implementation/axi_vdma_0_wrapper/axi_vdma_0_wr
apper.ngc" ...
Loading design module "../axi_vdma_0_wrapper_fifo_generator_v8_3.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../axi_vdma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../axi_vdma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\parkerbros\space-invaders\hw\system.mhs line 265 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. axi4lite_0_wrapper.ngc
../axi4lite_0_wrapper

Reading NGO file
"C:/parkerbros/space-invaders/hw/implementation/axi4lite_0_wrapper/axi4lite_0_wr
apper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:axi4_0_wrapper INSTANCE:axi4_0 -
C:\parkerbros\space-invaders\hw\system.mhs line 273 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. axi4_0_wrapper.ngc ../axi4_0_wrapper

Reading NGO file
"C:/parkerbros/space-invaders/hw/implementation/axi4_0_wrapper/axi4_0_wrapper.ng
c" ...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_4.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../axi4_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../axi4_0_wrapper.blc"...

NGCBUILD done.
IPNAME:mcb_ddr2_wrapper INSTANCE:mcb_ddr2 -
C:\parkerbros\space-invaders\hw\system.mhs line 295 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. mcb_ddr2_wrapper.ngc
../mcb_ddr2_wrapper

Reading NGO file
"C:/parkerbros/space-invaders/hw/implementation/mcb_ddr2_wrapper/mcb_ddr2_wrappe
r.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mcb_ddr2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../mcb_ddr2_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 410.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: C:/parkerbros/space-invaders/hw/implementation/fpga.flw 
Using Option File(s): 
 C:/parkerbros/space-invaders/hw/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-3 -nt timestamp -bm system.bmm
"C:/parkerbros/space-invaders/hw/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-3 -nt timestamp -bm system.bmm
C:/parkerbros/space-invaders/hw/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/parkerbros/space-invaders/hw/implementation/system.ngc" ...
Loading design module
"C:/parkerbros/space-invaders/hw/implementation/push_buttons_5bits_wrapper.ngc".
..
Loading design module
"C:/parkerbros/space-invaders/hw/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/parkerbros/space-invaders/hw/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/parkerbros/space-invaders/hw/implementation/clock_generator_0_wrapper.ngc"..
.
Loading design module
"C:/parkerbros/space-invaders/hw/implementation/axi_hdmi_0_wrapper.ngc"...
Loading design module
"C:/parkerbros/space-invaders/hw/implementation/axi_ac97_0_wrapper.ngc"...
Loading design module
"C:/parkerbros/space-invaders/hw/implementation/microblaze_0_ilmb_wrapper.ngc"..
.
Loading design module
"C:/parkerbros/space-invaders/hw/implementation/microblaze_0_dlmb_wrapper.ngc"..
.
Loading design module
"C:/parkerbros/space-invaders/hw/implementation/mcb_ddr2_wrapper.ngc"...
Loading design module
"C:/parkerbros/space-invaders/hw/implementation/axi4lite_0_wrapper.ngc"...
Loading design module
"C:/parkerbros/space-invaders/hw/implementation/axi4_0_wrapper.ngc"...
Loading design module
"C:/parkerbros/space-invaders/hw/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/parkerbros/space-invaders/hw/implementation/axi_vdma_0_wrapper.ngc"...
Loading design module
"C:/parkerbros/space-invaders/hw/implementation/axi_intc_0_wrapper.ngc"...
Loading design module
"C:/parkerbros/space-invaders/hw/implementation/microblaze_0_i_bram_ctrl_wrapper
.ngc"...
Loading design module
"C:/parkerbros/space-invaders/hw/implementation/microblaze_0_d_bram_ctrl_wrapper
.ngc"...
Loading design module
"C:/parkerbros/space-invaders/hw/implementation/debug_module_wrapper.ngc"...
Loading design module
"C:/parkerbros/space-invaders/hw/implementation/digilent_quadspi_cntlr_wrapper.n
gc"...
Loading design module
"C:/parkerbros/space-invaders/hw/implementation/axi_timer_0_wrapper.ngc"...
Loading design module
"C:/parkerbros/space-invaders/hw/implementation/fit_timer_0_wrapper.ngc"...
Loading design module
"C:/parkerbros/space-invaders/hw/implementation/pit_0_wrapper.ngc"...
Loading design module
"C:/parkerbros/space-invaders/hw/implementation/microblaze_0_bram_block_wrapper.
ngc"...
Applying constraints in
"C:/parkerbros/space-invaders/hw/implementation/microblaze_0_ilmb_wrapper.ncf"
to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/parkerbros/space-invaders/hw/implementation/microblaze_0_dlmb_wrapper.ncf"
to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/parkerbros/space-invaders/hw/implementation/mcb_ddr2_wrapper.ncf" to module
"MCB_DDR2"...
Checking Constraint Associations...
Applying constraints in
"C:/parkerbros/space-invaders/hw/implementation/axi4lite_0_wrapper.ncf" to
module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/parkerbros/space-invaders/hw/implementation/axi4_0_wrapper.ncf" to module
"axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/parkerbros/space-invaders/hw/implementation/microblaze_0_wrapper.ncf" to
module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/parkerbros/space-invaders/hw/implementation/axi_vdma_0_wrapper.ncf" to
module "axi_vdma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem - TNM : m_axi_mm2s_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_m_axis_mm2s_aclk = FROM
   "m_axi_mm2s_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_m_axi_mm2s_aclk = FROM
   "m_axis_mm2s_aclk" TO "m_axi_mm2s_aclk" TIG;>

WARNING:ConstraintSystem - TNM : s_axi_lite_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axis_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axis_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>

WARNING:ConstraintSystem - TNM : globclk was distributed to a DCM but new TNM
   constraints were not derived. This TNM is used in the following user groups
   or specifications:
   <TIMESPEC TS_path1 = FROM globclk TO hdmipclk 14 ns;> [system.ucf(74)]
   <TIMESPEC TS_path2 = FROM hdmipclk TO globclk 10 ns;> [system.ucf(75)]

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into DCM_CLKGEN instance
   axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_ins
   t. The following new TNM groups and period specifications were generated at
   the DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   DcmClkO = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO" TS_clock_g...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x2 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x2" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x1 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x1" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x10 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x10" TS_a...>

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = 3.3;>
   [system.ucf(42)].
WARNING:NgdBuild:1012 - The constraint <NET "zio" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object zio by the constraint <NET zio IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(15)].
WARNING:NgdBuild:1012 - The constraint <NET "rzq" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object rzq by the constraint <NET rzq IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(14)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (10) was
   detected for the CLKIN1_PERIOD attribute on PLL "PLL_ADV".  This does not
   match the PERIOD constraint value (74400 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:452 - logical net 'N52' has no driver
WARNING:NgdBuild:452 - logical net 'N53' has no driver
WARNING:NgdBuild:452 - logical net 'N54' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  37

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  51 sec
Total CPU time to NGDBUILD completion:   47 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_N_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 44 secs 
Total CPU  time at the beginning of Placer: 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:68d31ef4) REAL time: 46 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:68d31ef4) REAL time: 47 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:d60644e4) REAL time: 47 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:1edd4e69) REAL time: 1 mins 14 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:1edd4e69) REAL time: 1 mins 14 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:1edd4e69) REAL time: 1 mins 14 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:1edd4e69) REAL time: 1 mins 14 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:1edd4e69) REAL time: 1 mins 14 secs 

Phase 9.8  Global Placement
........................
.............................................
...............................................................
.....................................................................................
.....
Phase 9.8  Global Placement (Checksum:b971e49) REAL time: 1 mins 51 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:b971e49) REAL time: 1 mins 51 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:dbe0e7ba) REAL time: 1 mins 59 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:dbe0e7ba) REAL time: 1 mins 59 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:6e5e1ac5) REAL time: 1 mins 59 secs 

Total REAL time to Placer completion: 2 mins 8 secs 
Total CPU  time to Placer completion: 1 mins 51 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   37
Slice Logic Utilization:
  Number of Slice Registers:                 6,491 out of  54,576   11
    Number used as Flip Flops:               6,481
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,654 out of  27,288   24
    Number used as logic:                    6,071 out of  27,288   22
      Number using O6 output only:           4,628
      Number using O5 output only:             125
      Number using O5 and O6:                1,318
      Number used as ROM:                        0
    Number used as Memory:                     289 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           201
        Number using O6 output only:            69
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    294
      Number with same-slice register load:    270
      Number with same-slice carry load:        24
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,937 out of   6,822   43
  Nummber of MUXCYs used:                    1,164 out of  13,644    8
  Number of LUT Flip Flop pairs used:        8,634
    Number with an unused Flip Flop:         2,742 out of   8,634   31
    Number with an unused LUT:               1,980 out of   8,634   22
    Number of fully used LUT-FF pairs:       3,912 out of   8,634   45
    Number of unique control sets:             424
    Number of slice register sites lost
      to control set restrictions:           1,653 out of  54,576    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     218   35
    Number of LOCed IOBs:                       77 out of      77  100
    IOB Flip Flops:                             12
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          3 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  60 out of     376   15
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.89

Peak Memory Usage:  716 MB
Total REAL time to MAP completion:  2 mins 14 secs 
Total CPU time to MAP completion:   1 mins 57 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.21 2012-01-07".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,491 out of  54,576   11
    Number used as Flip Flops:               6,481
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,654 out of  27,288   24
    Number used as logic:                    6,071 out of  27,288   22
      Number using O6 output only:           4,628
      Number using O5 output only:             125
      Number using O5 and O6:                1,318
      Number used as ROM:                        0
    Number used as Memory:                     289 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           201
        Number using O6 output only:            69
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    294
      Number with same-slice register load:    270
      Number with same-slice carry load:        24
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,937 out of   6,822   43
  Nummber of MUXCYs used:                    1,164 out of  13,644    8
  Number of LUT Flip Flop pairs used:        8,634
    Number with an unused Flip Flop:         2,742 out of   8,634   31
    Number with an unused LUT:               1,980 out of   8,634   22
    Number of fully used LUT-FF pairs:       3,912 out of   8,634   45
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     218   35
    Number of LOCed IOBs:                       77 out of      77  100
    IOB Flip Flops:                             12
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          3 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  60 out of     376   15
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 15 secs 
Finished initial Timing Analysis.  REAL time: 15 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 46770 unrouted;      REAL time: 16 secs 

Phase  2  : 39080 unrouted;      REAL time: 18 secs 

Phase  3  : 16029 unrouted;      REAL time: 31 secs 

Phase  4  : 16029 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 33 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 51 secs 
Total REAL time to Router completion: 51 secs 
Total CPU time to Router completion: 51 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 2337 |  0.567     |  1.778      |
+---------------------+--------------+------+------+------------+-------------+
|S_AXIS_MM2S_ACLK_int |              |      |      |            |             |
|                     |  BUFGMUX_X2Y4| No   |  125 |  0.048     |  1.259      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y1| No   |   58 |  0.054     |  1.265      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|              Clk_x2 | BUFGMUX_X3Y13| No   |   15 |  0.238     |  1.456      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Bit_Clk_p |              |      |      |            |             |
|            in_BUFGP |  BUFGMUX_X2Y2| No   |   48 |  0.480     |  1.693      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  5.656     |  7.971      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/AXI_LITE_IPIF_I/I_ |              |      |      |            |             |
|SLAVE_ATTACHMENT/rst |              |      |      |            |             |
|             _rstpot |         Local|      |   32 |  0.000     |  2.009      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/USER_LOGIC_I/AC97_ |              |      |      |            |             |
|CONTROLLER/AC97_FIFO |              |      |      |            |             |
|_I/IpClk_ac97_reg_ac |              |      |      |            |             |
|              cess_S |         Local|      |    2 |  0.000     |  1.028      |
+---------------------+--------------+------+------+------------+-------------+
|fit_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  0.845      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Interrupt |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  1.871      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_b |              |      |      |            |             |
|             ufpll_o |         Local|      |   34 |  0.571     |  1.543      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_1 |              |      |      |            |             |
|         80_bufpll_o |         Local|      |   37 |  0.590     |  1.562      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|             Clk_x10 |         Local|      |    8 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/ioi_drp_ |              |      |      |            |             |
|                 clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 10

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | MINLOWPULSE |     8.440ns|     5.000ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_DcmCl |             |            |            |        |            
  kO         = PERIOD TIMEGRP         "axi_ |             |            |            |        |            
  hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHD |             |            |            |        |            
  MITransmitter_Inst_DynClkGen_DcmClkO"     |             |            |            |        |            
       TS_clock_generator_0_clock_generator |             |            |            |        |            
  _0_SIG_PLL0_CLKOUT2 * 0.744 HIGH          |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     2.338ns|     4.382ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.167ns|            |       0|           0
  t_x2         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x2" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     4.176ns|     5.824ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     1.097ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P | MINPERIOD   |     4.010ns|     5.990ns|       0|           0
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     7.433ns|     6.007ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.373ns|            |       0|           0
  t_x1         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x1" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path1 = MAXDELAY FROM TIMEGRP "globclk | MAXDELAY    |     8.591ns|     5.409ns|       0|           0
  " TO TIMEGRP "hdmipclk" 14 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | N/A         |         N/A|         N/A|     N/A|         N/A
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu |             |            |            |        |            
  t_x10         = PERIOD TIMEGRP         "a |             |            |            |        |            
  xi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Ax |             |            |            |        |            
  iHDMITransmitter_Inst_DynClkGen_PllOut_x1 |             |            |            |        |            
  0"         TS_axi_hdmi_0_axi_hdmi_0_USE_H |             |            |            |        |            
  DMI_OUT_Inst_AxiHDMITransmitter_Inst_DynC |             |            |            |        |            
  lkGen_DcmClkO         * 10 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path2 = MAXDELAY FROM TIMEGRP "hdmipcl | N/A         |         N/A|         N/A|     N/A|         N/A
  k" TO TIMEGRP "globclk" 10 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.426ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.961ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path" | SETUP       |         N/A|     1.810ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_pa | N/A         |         N/A|         N/A|     N/A|         N/A
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     4.964ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     4.977ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     3.351ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     1.706ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | SETUP       |         N/A|     8.482ns|     N/A|           0
  _to_m_axi_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|    11.160ns|     N/A|           0
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | N/A         |         N/A|         N/A|     N/A|         N/A
  _to_s_axi_lite_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|    14.551ns|     N/A|           0
  to_s_axi_lite_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axi_mm2s_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      8.994ns|            0|            0|            0|         7158|
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     10.000ns|      5.990ns|      6.520ns|            0|            0|           61|         7097|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_axi_hdmi_0_axi_hdmi_0_USE_|     13.441ns|      5.000ns|      8.764ns|            0|            0|            0|         7097|
|  HDMI_OUT_Inst_AxiHDMITransmit|             |             |             |             |             |             |             |
|  ter_Inst_DynClkGen_DcmClkO   |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      6.720ns|      4.382ns|          N/A|            0|            0|           83|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x2                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|     13.441ns|      6.007ns|          N/A|            0|            0|         7014|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x1                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      1.344ns|          N/A|          N/A|            0|            0|            0|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x10                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 23 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 2 secs 
Total CPU time to PAR completion: 53 secs 

Peak Memory Usage:  657 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 27
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM,
   axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM
   _CLKGEN_inst, has the attribute DFS_OSCILLATOR_MODE not set to
   PHASE_FREQ_LOCK. No phase relationship exists between the input clock and
   CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains
   must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 975705 paths, 0 nets, and 39100 connections

Design statistics:
   Minimum period:   6.007ns (Maximum frequency: 166.472MHz)
   Maximum path delay from/to any node:   5.409ns


Analysis completed Tue Nov 03 21:33:48 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 16 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.4 - Bitgen O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
Opened constraints file system.pcf.

Tue Nov 03 21:33:56 2015

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net axi_ac97_0_Interrupt is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   Digilent_QuadSPI_Cntlr_C_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 27 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Nov 03 21:34:17 2015
 xsdk.exe -hwspec C:\parkerbros\space-invaders\hw\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\parkerbros\space-invaders\hw\etc\system.filters
Done writing Tab View settings to:
	C:\parkerbros\space-invaders\hw\etc\system.gui
