Classic Timing Analyzer report for MasterSlave_SR_FF
Sun Jun 27 23:58:54 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                       ;
+------------------------------+-------+---------------+-------------+---------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From    ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+---------+---------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.167 ns    ; S       ; inst8~1 ; --         ; Cp       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.079 ns    ; inst8~1 ; Q_Bar   ; Cp         ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 10.163 ns   ; S       ; Y_Bar   ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.705 ns   ; Cp      ; inst8~1 ; --         ; Cp       ; 0            ;
; Total number of failed paths ;       ;               ;             ;         ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+---------+---------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Cp              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------+
; tsu                                                           ;
+-------+--------------+------------+------+---------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To      ; To Clock ;
+-------+--------------+------------+------+---------+----------+
; N/A   ; None         ; 5.167 ns   ; S    ; inst8~1 ; Cp       ;
; N/A   ; None         ; 5.158 ns   ; R    ; inst8~1 ; Cp       ;
; N/A   ; None         ; 4.391 ns   ; Cp   ; inst8~1 ; Cp       ;
+-------+--------------+------------+------+---------+----------+


+------------------------------------------------------------------+
; tco                                                              ;
+-------+--------------+------------+---------+-------+------------+
; Slack ; Required tco ; Actual tco ; From    ; To    ; From Clock ;
+-------+--------------+------------+---------+-------+------------+
; N/A   ; None         ; 6.079 ns   ; inst8~1 ; Q_Bar ; Cp         ;
; N/A   ; None         ; 5.447 ns   ; inst8~1 ; Q     ; Cp         ;
+-------+--------------+------------+---------+-------+------------+


+------------------------------------------------------------+
; tpd                                                        ;
+-------+-------------------+-----------------+------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To    ;
+-------+-------------------+-----------------+------+-------+
; N/A   ; None              ; 10.163 ns       ; S    ; Y_Bar ;
; N/A   ; None              ; 10.154 ns       ; R    ; Y_Bar ;
; N/A   ; None              ; 9.927 ns        ; S    ; Q_Bar ;
; N/A   ; None              ; 9.918 ns        ; R    ; Q_Bar ;
; N/A   ; None              ; 9.387 ns        ; Cp   ; Y_Bar ;
; N/A   ; None              ; 9.151 ns        ; Cp   ; Q_Bar ;
; N/A   ; None              ; 8.906 ns        ; S    ; Y     ;
; N/A   ; None              ; 8.897 ns        ; R    ; Y     ;
; N/A   ; None              ; 8.130 ns        ; Cp   ; Y     ;
+-------+-------------------+-----------------+------+-------+


+---------------------------------------------------------------------+
; th                                                                  ;
+---------------+-------------+-----------+------+---------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To      ; To Clock ;
+---------------+-------------+-----------+------+---------+----------+
; N/A           ; None        ; -3.705 ns ; Cp   ; inst8~1 ; Cp       ;
; N/A           ; None        ; -4.472 ns ; R    ; inst8~1 ; Cp       ;
; N/A           ; None        ; -4.481 ns ; S    ; inst8~1 ; Cp       ;
+---------------+-------------+-----------+------+---------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Jun 27 23:58:53 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MasterSlave_SR_FF -c MasterSlave_SR_FF --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "inst8~1" is a latch
Warning: Found combinational loop of 1 nodes
    Warning: Node "inst5"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Cp" is a latch enable. Will not compute fmax for this pin.
Info: tsu for register "inst8~1" (data pin = "S", clock pin = "Cp") is 5.167 ns
    Info: + Longest pin to register delay is 6.388 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB8; Fanout = 3; PIN Node = 'S'
        Info: 2: + IC(0.000 ns) + CELL(4.923 ns) = 5.780 ns; Loc. = LCCOMB_X25_Y26_N22; Fanout = 5; COMB LOOP Node = 'inst5'
            Info: Loc. = LCCOMB_X25_Y26_N22; Node "inst5"
        Info: 3: + IC(0.262 ns) + CELL(0.346 ns) = 6.388 ns; Loc. = LCCOMB_X25_Y26_N16; Fanout = 2; REG Node = 'inst8~1'
        Info: Total cell delay = 6.126 ns ( 95.90 % )
        Info: Total interconnect delay = 0.262 ns ( 4.10 % )
    Info: + Micro setup delay of destination is 0.686 ns
    Info: - Shortest clock path from clock "Cp" to destination register is 1.907 ns
        Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_E4; Fanout = 5; CLK Node = 'Cp'
        Info: 2: + IC(1.034 ns) + CELL(0.053 ns) = 1.907 ns; Loc. = LCCOMB_X25_Y26_N16; Fanout = 2; REG Node = 'inst8~1'
        Info: Total cell delay = 0.873 ns ( 45.78 % )
        Info: Total interconnect delay = 1.034 ns ( 54.22 % )
Info: tco from clock "Cp" to destination pin "Q_Bar" through register "inst8~1" is 6.079 ns
    Info: + Longest clock path from clock "Cp" to source register is 1.907 ns
        Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_E4; Fanout = 5; CLK Node = 'Cp'
        Info: 2: + IC(1.034 ns) + CELL(0.053 ns) = 1.907 ns; Loc. = LCCOMB_X25_Y26_N16; Fanout = 2; REG Node = 'inst8~1'
        Info: Total cell delay = 0.873 ns ( 45.78 % )
        Info: Total interconnect delay = 1.034 ns ( 54.22 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 4.172 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y26_N16; Fanout = 2; REG Node = 'inst8~1'
        Info: 2: + IC(0.267 ns) + CELL(0.366 ns) = 0.633 ns; Loc. = LCCOMB_X25_Y26_N18; Fanout = 1; COMB Node = 'inst9'
        Info: 3: + IC(1.435 ns) + CELL(2.104 ns) = 4.172 ns; Loc. = PIN_J8; Fanout = 0; PIN Node = 'Q_Bar'
        Info: Total cell delay = 2.470 ns ( 59.20 % )
        Info: Total interconnect delay = 1.702 ns ( 40.80 % )
Info: Longest tpd from source pin "S" to destination pin "Y_Bar" is 10.163 ns
    Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB8; Fanout = 3; PIN Node = 'S'
    Info: 2: + IC(0.000 ns) + CELL(4.923 ns) = 5.780 ns; Loc. = LCCOMB_X25_Y26_N22; Fanout = 5; COMB LOOP Node = 'inst5'
        Info: Loc. = LCCOMB_X25_Y26_N22; Node "inst5"
    Info: 3: + IC(2.337 ns) + CELL(2.046 ns) = 10.163 ns; Loc. = PIN_AB10; Fanout = 0; PIN Node = 'Y_Bar'
    Info: Total cell delay = 7.826 ns ( 77.00 % )
    Info: Total interconnect delay = 2.337 ns ( 23.00 % )
Info: th for register "inst8~1" (data pin = "Cp", clock pin = "Cp") is -3.705 ns
    Info: + Longest clock path from clock "Cp" to destination register is 1.907 ns
        Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_E4; Fanout = 5; CLK Node = 'Cp'
        Info: 2: + IC(1.034 ns) + CELL(0.053 ns) = 1.907 ns; Loc. = LCCOMB_X25_Y26_N16; Fanout = 2; REG Node = 'inst8~1'
        Info: Total cell delay = 0.873 ns ( 45.78 % )
        Info: Total interconnect delay = 1.034 ns ( 54.22 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 5.612 ns
        Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_E4; Fanout = 5; CLK Node = 'Cp'
        Info: 2: + IC(0.000 ns) + CELL(4.184 ns) = 5.004 ns; Loc. = LCCOMB_X25_Y26_N22; Fanout = 5; COMB LOOP Node = 'inst5'
            Info: Loc. = LCCOMB_X25_Y26_N22; Node "inst5"
        Info: 3: + IC(0.262 ns) + CELL(0.346 ns) = 5.612 ns; Loc. = LCCOMB_X25_Y26_N16; Fanout = 2; REG Node = 'inst8~1'
        Info: Total cell delay = 5.350 ns ( 95.33 % )
        Info: Total interconnect delay = 0.262 ns ( 4.67 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 194 megabytes
    Info: Processing ended: Sun Jun 27 23:58:54 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


