// Seed: 2265616846
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  assign module_1._id_0 = 0;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  tri   id_7 = 1;
  uwire id_8 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd52
) (
    output tri0 _id_0,
    output wand id_1
);
  logic [-1 'b0 : 1  -  id_0] id_3;
  not primCall (id_1, id_3);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_1
  );
  wire id_5, id_6;
  wire [-1 : ""] id_7 = id_5;
endmodule
