<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>control/mmwavelink/include/rl_monitoring.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_56ea320f36428fc096e6ea8f45d8dae0.html">control</a></li><li class="navelem"><a class="el" href="dir_118ff5efaebde8ab2c0e3042bd5744e3.html">mmwavelink</a></li><li class="navelem"><a class="el" href="dir_df71c6939ebc806978a05d8ef204119e.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">rl_monitoring.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/****************************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * FileName     : rl_monitoring.h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Description  : This file defines the functions required for Monitoring.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> ****************************************************************************************</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * (C) Copyright 2014, Texas Instruments Incorporated. - TI web address www.ti.com</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *---------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *  Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *  are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *    Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    Redistributions in binary form must reproduce the above copyright notice,</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    this list of conditions and the following disclaimer in the documentation</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *    Neither the name of Texas Instruments Incorporated nor the names of its</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *    contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *    software without specific prior written permission.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *  THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *  PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT  OWNER OR CONTRIBUTORS</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *  BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *  SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> *  CONTRACT,  STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *  POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/****************************************************************************************</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * FILE INCLUSION PROTECTION</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> ****************************************************************************************</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#ifndef RL_MONITORING_H</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define RL_MONITORING_H</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> * INCLUDE FILES</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> ******************************************************************************</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define RL_MON_RF_FREQ_CNT                      (3U)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define RL_NUM_MON_SLICES_MAX                   (127U)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"> * GLOBAL VARIABLES/DATA-TYPES DEFINITIONS</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"> ******************************************************************************</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="structrl_mon_dig_enables__t.html">   72</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlMonDigEnables</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;{</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="structrl_mon_dig_enables__t.html#ad1ff388f1a371a4e75b9b13708a1a093">  105</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_mon_dig_enables__t.html#ad1ff388f1a371a4e75b9b13708a1a093">enMask</a>;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="structrl_mon_dig_enables__t.html#a5aeeca3dae7f7316191284c160dcb311">  113</a></span>&#160;    rlUInt8_t <a class="code" href="structrl_mon_dig_enables__t.html#a5aeeca3dae7f7316191284c160dcb311">testMode</a>;</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="structrl_mon_dig_enables__t.html#a70025bfb787ce3e9a73cd48801ebccc0">  117</a></span>&#160;    rlUInt8_t <a class="code" href="structrl_mon_dig_enables__t.html#a70025bfb787ce3e9a73cd48801ebccc0">reserved0</a>;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    rlUInt8_t reserved0;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    rlUInt8_t testMode;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="structrl_mon_dig_enables__t.html#ad257b98aeb570c96419de6012569f325">  134</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_mon_dig_enables__t.html#ad257b98aeb570c96419de6012569f325">reserved1</a>;</div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="structrl_mon_dig_enables__t.html#a07d49c9de9e8e3ad2e75363d851e9185">  138</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_mon_dig_enables__t.html#a07d49c9de9e8e3ad2e75363d851e9185">reserved2</a>;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;} <a class="code" href="structrl_mon_dig_enables__t.html">rlMonDigEnables_t</a>;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="structrl_dig_mon_periodic_conf__t.html">  144</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlDigMonPeriodicConf</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;{</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="structrl_dig_mon_periodic_conf__t.html#a521eef3349a874609df217012f19e30d">  153</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_dig_mon_periodic_conf__t.html#a521eef3349a874609df217012f19e30d">reportMode</a>;</div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="structrl_dig_mon_periodic_conf__t.html#a65856676eed44e3bdc1ae61581c6739f">  157</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_dig_mon_periodic_conf__t.html#a65856676eed44e3bdc1ae61581c6739f">reserved0</a>;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    rlUInt8_t  reserved0;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="structrl_dig_mon_periodic_conf__t.html#a84d39bf6b1b768d78e791dbbbb27285c">  174</a></span>&#160;    rlUInt16_t  <a class="code" href="structrl_dig_mon_periodic_conf__t.html#a84d39bf6b1b768d78e791dbbbb27285c">reserved1</a>;</div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="structrl_dig_mon_periodic_conf__t.html#a09c6c1595ab2880c4660af72654bbf5d">  183</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_dig_mon_periodic_conf__t.html#a09c6c1595ab2880c4660af72654bbf5d">periodicEnableMask</a>;</div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="structrl_dig_mon_periodic_conf__t.html#a1d4da7f2a1d6aa5ae7afc9a8a45de2eb">  187</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_dig_mon_periodic_conf__t.html#a1d4da7f2a1d6aa5ae7afc9a8a45de2eb">reserved2</a>;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;} <a class="code" href="structrl_dig_mon_periodic_conf__t.html">rlDigMonPeriodicConf_t</a>;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="structrl_mon_ana_enables__t.html">  193</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlMonAnaEnables</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;{</div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="structrl_mon_ana_enables__t.html#a8bb9d628c36e8808b70b88a93d7ca5ff">  226</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_mon_ana_enables__t.html#a8bb9d628c36e8808b70b88a93d7ca5ff">enMask</a>;</div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="structrl_mon_ana_enables__t.html#a109dfe5458c01aa07b608dbf95fdb2c4">  239</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_mon_ana_enables__t.html#a109dfe5458c01aa07b608dbf95fdb2c4">ldoScEn</a>;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;} <a class="code" href="structrl_mon_ana_enables__t.html">rlMonAnaEnables_t</a>;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="structrl_temp_mon_conf__t.html">  245</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlTempMonConf</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;{</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="structrl_temp_mon_conf__t.html#a4dd5e13938ba6230f98cc15afeab4e05">  254</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_temp_mon_conf__t.html#a4dd5e13938ba6230f98cc15afeab4e05">reportMode</a>;</div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="structrl_temp_mon_conf__t.html#a8651e8e36a62369a46f881607c050df6">  258</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_temp_mon_conf__t.html#a8651e8e36a62369a46f881607c050df6">reserved0</a>;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    rlUInt8_t  reserved0;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="structrl_temp_mon_conf__t.html#a3a1acf11beae2a4bf8cc459dc793cf94">  280</a></span>&#160;    rlInt16_t  <a class="code" href="structrl_temp_mon_conf__t.html#a3a1acf11beae2a4bf8cc459dc793cf94">anaTempThreshMin</a>;</div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="structrl_temp_mon_conf__t.html#a70f3213a480bc0759f6e352e060944a1">  289</a></span>&#160;    rlInt16_t  <a class="code" href="structrl_temp_mon_conf__t.html#a70f3213a480bc0759f6e352e060944a1">anaTempThreshMax</a>;</div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="structrl_temp_mon_conf__t.html#aee2a0c228dc81865e8964ad9b831b435">  298</a></span>&#160;    rlInt16_t  <a class="code" href="structrl_temp_mon_conf__t.html#aee2a0c228dc81865e8964ad9b831b435">digTempThreshMin</a>;</div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="structrl_temp_mon_conf__t.html#a2242c3b0784a38b1b294491cb8b16253">  307</a></span>&#160;    rlInt16_t  <a class="code" href="structrl_temp_mon_conf__t.html#a2242c3b0784a38b1b294491cb8b16253">digTempThreshMax</a>;</div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="structrl_temp_mon_conf__t.html#aa91776a2bccefe97bf10599e84ea0d7a">  316</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_temp_mon_conf__t.html#aa91776a2bccefe97bf10599e84ea0d7a">tempDiffThresh</a>;</div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="structrl_temp_mon_conf__t.html#a92c51b1cdbb45eb434ec9d104d3cfafc">  320</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_temp_mon_conf__t.html#a92c51b1cdbb45eb434ec9d104d3cfafc">reserved1</a>;</div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="structrl_temp_mon_conf__t.html#a33012a7cc941368ee8d840b20595ecf9">  324</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_temp_mon_conf__t.html#a33012a7cc941368ee8d840b20595ecf9">reserved2</a>;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;} <a class="code" href="structrl_temp_mon_conf__t.html">rlTempMonConf_t</a>;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="structrl_rx_gain_phase_mon_conf__t.html">  330</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlRxGainPhaseMonConf</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;{</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="structrl_rx_gain_phase_mon_conf__t.html#a89dd7b90df17deb6510ce4728d2bb625">  336</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_rx_gain_phase_mon_conf__t.html#a89dd7b90df17deb6510ce4728d2bb625">profileIndx</a>;</div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="structrl_rx_gain_phase_mon_conf__t.html#a753590d4774ce1b32e7ebc75d6fec062">  352</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_rx_gain_phase_mon_conf__t.html#a753590d4774ce1b32e7ebc75d6fec062">rfFreqBitMask</a>;</div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="structrl_rx_gain_phase_mon_conf__t.html#aef3bdf6af2bc3150c5b8a182fab3a43d">  356</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_rx_gain_phase_mon_conf__t.html#aef3bdf6af2bc3150c5b8a182fab3a43d">reserved0</a>;</div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="structrl_rx_gain_phase_mon_conf__t.html#a68259b97911a8bb72d673539e9d5b535">  362</a></span>&#160;    rlUInt8_t <a class="code" href="structrl_rx_gain_phase_mon_conf__t.html#a68259b97911a8bb72d673539e9d5b535">txSel</a>;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    rlUInt8_t  rfFreqBitMask;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    rlUInt8_t  profileIndx;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    rlUInt8_t txSel;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    rlUInt8_t  reserved0;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="structrl_rx_gain_phase_mon_conf__t.html#ab6c9ad8f9508b4684eb26f8dc502a5fc">  405</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rx_gain_phase_mon_conf__t.html#ab6c9ad8f9508b4684eb26f8dc502a5fc">rxGainAbsThresh</a>;</div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="structrl_rx_gain_phase_mon_conf__t.html#aa99f8efb5198c38c234b1a1861b611ff">  416</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rx_gain_phase_mon_conf__t.html#aa99f8efb5198c38c234b1a1861b611ff">rxGainMismatchErrThresh</a>;</div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="structrl_rx_gain_phase_mon_conf__t.html#a6be04929ed7c3d85c69cecb0e7d25dd4">  430</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rx_gain_phase_mon_conf__t.html#a6be04929ed7c3d85c69cecb0e7d25dd4">rxGainFlatnessErrThresh</a>;</div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="structrl_rx_gain_phase_mon_conf__t.html#a2aedff987bc52501795f7d13224ec768">  441</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rx_gain_phase_mon_conf__t.html#a2aedff987bc52501795f7d13224ec768">rxGainPhaseMismatchErrThresh</a>;</div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="structrl_rx_gain_phase_mon_conf__t.html#ae492ad5b21968b3a97347b3cb4e8f2ad">  456</a></span>&#160;    rlInt16_t rxGainMismatchOffsetVal[RL_RX_CNT][RL_MON_RF_FREQ_CNT];</div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="structrl_rx_gain_phase_mon_conf__t.html#abb6ad650f1b791ea42d429f6c21e2702">  470</a></span>&#160;    rlUInt16_t rxGainPhaseMismatchOffsetVal[RL_RX_CNT][RL_MON_RF_FREQ_CNT];</div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="structrl_rx_gain_phase_mon_conf__t.html#af6d1d11fce8ac373072d513e781af9c7">  474</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_rx_gain_phase_mon_conf__t.html#af6d1d11fce8ac373072d513e781af9c7">reserved1</a>;</div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="structrl_rx_gain_phase_mon_conf__t.html#a3a43340ffee564cf4ae33bda368666f6">  478</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_rx_gain_phase_mon_conf__t.html#a3a43340ffee564cf4ae33bda368666f6">reserved2</a>;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;} <a class="code" href="structrl_rx_gain_phase_mon_conf__t.html">rlRxGainPhaseMonConf_t</a>;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;</div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="structrl_rx_noise_mon_conf__t.html">  484</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlRxNoiseMonConf</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;{</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="structrl_rx_noise_mon_conf__t.html#ac5f54dd92ec846ea9fb6f2ef7bfa081e">  490</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_rx_noise_mon_conf__t.html#ac5f54dd92ec846ea9fb6f2ef7bfa081e">profileIndx</a>;</div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="structrl_rx_noise_mon_conf__t.html#aaacfeaf9082956bf32c3d73c7b37181e">  506</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_rx_noise_mon_conf__t.html#aaacfeaf9082956bf32c3d73c7b37181e">rfFreqBitMask</a>;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    rlUInt8_t  rfFreqBitMask;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    rlUInt8_t  profileIndx;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;</div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="structrl_rx_noise_mon_conf__t.html#ae25e6c7e2a0c765df33b1f1765f9e05c">  532</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rx_noise_mon_conf__t.html#ae25e6c7e2a0c765df33b1f1765f9e05c">reserved0</a>;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;</div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="structrl_rx_noise_mon_conf__t.html#a36a036e5835453df00b98ce43c85fdd8">  540</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_rx_noise_mon_conf__t.html#a36a036e5835453df00b98ce43c85fdd8">reportMode</a>;</div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="structrl_rx_noise_mon_conf__t.html#a3c547bf3f2ba7b150a45691ac56def1b">  544</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_rx_noise_mon_conf__t.html#a3c547bf3f2ba7b150a45691ac56def1b">reserved1</a>;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    rlUInt8_t  reserved1;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;</div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="structrl_rx_noise_mon_conf__t.html#a0a549d6bccef2ee7501d32b0faa77f12">  566</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rx_noise_mon_conf__t.html#a0a549d6bccef2ee7501d32b0faa77f12">noiseThresh</a>;</div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="structrl_rx_noise_mon_conf__t.html#aeea2aae6ff4a90a46d3f33936ca7e302">  570</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_rx_noise_mon_conf__t.html#aeea2aae6ff4a90a46d3f33936ca7e302">reserved2</a>;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;} <a class="code" href="structrl_rx_noise_mon_conf__t.html">rlRxNoiseMonConf_t</a>;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="structrl_rx_if_stage_mon_conf__t.html">  576</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlRxIfStageMonConf</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;{</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="structrl_rx_if_stage_mon_conf__t.html#a38a1f475478534ba69594a6f14d658eb">  582</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_rx_if_stage_mon_conf__t.html#a38a1f475478534ba69594a6f14d658eb">profileIndx</a>;</div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="structrl_rx_if_stage_mon_conf__t.html#a7be632f007a4e6d69f9421653e2419bb">  589</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_rx_if_stage_mon_conf__t.html#a7be632f007a4e6d69f9421653e2419bb">reportMode</a>;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;    rlUInt8_t  profileIndx;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="structrl_rx_if_stage_mon_conf__t.html#a6cb2fcab41d5dc115e79e5d911c0e281">  606</a></span>&#160;    rlUInt16_t  <a class="code" href="structrl_rx_if_stage_mon_conf__t.html#a6cb2fcab41d5dc115e79e5d911c0e281">reserved0</a>;</div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="structrl_rx_if_stage_mon_conf__t.html#a80e36ba5f959b4b2ae540db6bdc629af">  610</a></span>&#160;    rlUInt16_t  <a class="code" href="structrl_rx_if_stage_mon_conf__t.html#a80e36ba5f959b4b2ae540db6bdc629af">reserved1</a>;</div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="structrl_rx_if_stage_mon_conf__t.html#a4c179dead1518cd394e7069589d7972c">  619</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rx_if_stage_mon_conf__t.html#a4c179dead1518cd394e7069589d7972c">hpfCutoffErrThresh</a>;</div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="structrl_rx_if_stage_mon_conf__t.html#a16b721bbc9b6e33ab1e79a3e3ebb75b8">  628</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rx_if_stage_mon_conf__t.html#a16b721bbc9b6e33ab1e79a3e3ebb75b8">lpfCutoffErrThresh</a>;</div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="structrl_rx_if_stage_mon_conf__t.html#a467ab485c90113ad9fb9eea8c38097c4">  638</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rx_if_stage_mon_conf__t.html#a467ab485c90113ad9fb9eea8c38097c4">ifaGainErrThresh</a>;</div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="structrl_rx_if_stage_mon_conf__t.html#a593405863fbeb9dc80f001c93470dcd5">  642</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_rx_if_stage_mon_conf__t.html#a593405863fbeb9dc80f001c93470dcd5">reserved2</a>;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;} <a class="code" href="structrl_rx_if_stage_mon_conf__t.html">rlRxIfStageMonConf_t</a>;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;</div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="structrl_tx_pow_mon_conf__t.html">  648</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlTxPowMonConf</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;{</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;</div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="structrl_tx_pow_mon_conf__t.html#a860d2c17b26710e608e7c369acac48ac">  654</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_pow_mon_conf__t.html#a860d2c17b26710e608e7c369acac48ac">profileIndx</a>;</div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="structrl_tx_pow_mon_conf__t.html#a8f790df8208520c6cf07475fb6398044">  671</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_pow_mon_conf__t.html#a8f790df8208520c6cf07475fb6398044">rfFreqBitMask</a>;</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;    rlUInt8_t  rfFreqBitMask;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;    rlUInt8_t  profileIndx;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="structrl_tx_pow_mon_conf__t.html#a0cddb4e54989477ee3fc779e3fde25d1">  698</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_tx_pow_mon_conf__t.html#a0cddb4e54989477ee3fc779e3fde25d1">reserved0</a>;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="structrl_tx_pow_mon_conf__t.html#a71f92c218ba07882b1db1c988081d513">  709</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_pow_mon_conf__t.html#a71f92c218ba07882b1db1c988081d513">reserved1</a>;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    rlUInt8_t  reserved1;</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;</div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="structrl_tx_pow_mon_conf__t.html#af32e3b1ba1a65ac9403d36cccfcb60b3">  730</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_tx_pow_mon_conf__t.html#af32e3b1ba1a65ac9403d36cccfcb60b3">txPowAbsErrThresh</a>;</div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="structrl_tx_pow_mon_conf__t.html#a3e575016de86b6736994fde45285a631">  741</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_tx_pow_mon_conf__t.html#a3e575016de86b6736994fde45285a631">txPowFlatnessErrThresh</a>;</div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="structrl_tx_pow_mon_conf__t.html#a6f0a60378a9e92b602e8a716323929be">  745</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_tx_pow_mon_conf__t.html#a6f0a60378a9e92b602e8a716323929be">reserved2</a>;</div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="structrl_tx_pow_mon_conf__t.html#a08faea947d719c6974c01addfd10e3cd">  749</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_tx_pow_mon_conf__t.html#a08faea947d719c6974c01addfd10e3cd">reserved3</a>;</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;} <a class="code" href="structrl_tx_pow_mon_conf__t.html">rlTxPowMonConf_t</a>;</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;</div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="structrl_all_tx_pow_mon_conf__t.html">  756</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlAllTxPowMonConf</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;{</div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="structrl_all_tx_pow_mon_conf__t.html#a926cd08716d136ec40547484acad3b0b">  761</a></span>&#160;    <a class="code" href="structrl_tx_pow_mon_conf__t.html">rlTxPowMonConf_t</a> *<a class="code" href="structrl_all_tx_pow_mon_conf__t.html#a926cd08716d136ec40547484acad3b0b">tx0PowrMonCfg</a>;</div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="structrl_all_tx_pow_mon_conf__t.html#a6ad0769440229b54d3ee3bdac68e3842">  765</a></span>&#160;    <a class="code" href="structrl_tx_pow_mon_conf__t.html">rlTxPowMonConf_t</a> *<a class="code" href="structrl_all_tx_pow_mon_conf__t.html#a6ad0769440229b54d3ee3bdac68e3842">tx1PowrMonCfg</a>;</div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="structrl_all_tx_pow_mon_conf__t.html#a0936e45b21ebda5b648eb3666ee139aa">  769</a></span>&#160;    <a class="code" href="structrl_tx_pow_mon_conf__t.html">rlTxPowMonConf_t</a> *<a class="code" href="structrl_all_tx_pow_mon_conf__t.html#a0936e45b21ebda5b648eb3666ee139aa">tx2PowrMonCfg</a>;</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;}<a class="code" href="structrl_all_tx_pow_mon_conf__t.html">rlAllTxPowMonConf_t</a>;</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;</div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="structrl_tx_ballbreak_mon_conf__t.html">  775</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlTxBallbreakMonConf</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;{</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;</div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="structrl_tx_ballbreak_mon_conf__t.html#adba71f8e0a10fba6159cc98d68db972c">  784</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_ballbreak_mon_conf__t.html#adba71f8e0a10fba6159cc98d68db972c">reportMode</a>;</div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="structrl_tx_ballbreak_mon_conf__t.html#aec415f5ca6308684a05b358fe4e2c428">  788</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_ballbreak_mon_conf__t.html#aec415f5ca6308684a05b358fe4e2c428">reserved0</a>;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;    rlUInt8_t  reserved0;</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;    rlInt16_t txReflCoeffMagThresh;</div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="structrl_tx_ballbreak_mon_conf__t.html#a20fff46a3ea48b06b9d674b285583007">  813</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_tx_ballbreak_mon_conf__t.html#a20fff46a3ea48b06b9d674b285583007">reserved1</a>;</div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="structrl_tx_ballbreak_mon_conf__t.html#ab5ad6eda6075131de2d8ef18ccd3bec7">  817</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_tx_ballbreak_mon_conf__t.html#ab5ad6eda6075131de2d8ef18ccd3bec7">reserved2</a>;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;} <a class="code" href="structrl_tx_ballbreak_mon_conf__t.html">rlTxBallbreakMonConf_t</a>;</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;</div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="structrl_all_tx_ball_break_mon_cfg__t.html">  823</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlAllTxBallBreakMonCfg</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;{</div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="structrl_all_tx_ball_break_mon_cfg__t.html#a6a2bdf6f9ba871817d563e485a4b57e3">  828</a></span>&#160;    <a class="code" href="structrl_tx_ballbreak_mon_conf__t.html">rlTxBallbreakMonConf_t</a> *<a class="code" href="structrl_all_tx_ball_break_mon_cfg__t.html#a6a2bdf6f9ba871817d563e485a4b57e3">tx0BallBrkMonCfg</a>;</div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="structrl_all_tx_ball_break_mon_cfg__t.html#a25afffc8942c2fc8a93a0f0148a5b2cd">  832</a></span>&#160;    <a class="code" href="structrl_tx_ballbreak_mon_conf__t.html">rlTxBallbreakMonConf_t</a> *<a class="code" href="structrl_all_tx_ball_break_mon_cfg__t.html#a25afffc8942c2fc8a93a0f0148a5b2cd">tx1BallBrkMonCfg</a>;</div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="structrl_all_tx_ball_break_mon_cfg__t.html#a5a681515b7f3e27353d5e03d6f353c0d">  836</a></span>&#160;    <a class="code" href="structrl_tx_ballbreak_mon_conf__t.html">rlTxBallbreakMonConf_t</a> *<a class="code" href="structrl_all_tx_ball_break_mon_cfg__t.html#a5a681515b7f3e27353d5e03d6f353c0d">tx2BallBrkMonCfg</a>;</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;}<a class="code" href="structrl_all_tx_ball_break_mon_cfg__t.html">rlAllTxBallBreakMonCfg_t</a>;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;</div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html">  842</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlTxGainPhaseMismatchMonConf</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;{</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;</div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#afc1d1f7d8713b26d21f44efbe9bed73c">  851</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#afc1d1f7d8713b26d21f44efbe9bed73c">profileIndx</a>;</div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a6854fb9d227ce1fe980a311c99063498">  868</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a6854fb9d227ce1fe980a311c99063498">rfFreqBitMask</a>;</div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a394bc54afe1d3ecf5ec15e761edcbe14">  878</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a394bc54afe1d3ecf5ec15e761edcbe14">txEn</a>;</div><div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#ac9ebdc68e6f67964c0fd5b66ed0ab02b">  889</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#ac9ebdc68e6f67964c0fd5b66ed0ab02b">rxEn</a>;</div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a5bce793033781e5ffd76b60169ab81f9">  893</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a5bce793033781e5ffd76b60169ab81f9">reserved0</a>;</div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#ae47eaed0e7061f51f1d89337c62ef849">  897</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#ae47eaed0e7061f51f1d89337c62ef849">reserved1</a>;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;    rlUInt8_t  rfFreqBitMask;</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;    rlUInt8_t  profileIndx;</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;    rlUInt8_t  rxEn;</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;    rlUInt8_t  txEn;</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;    rlUInt8_t  reserved0;</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;    rlUInt8_t  reserved1;</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;</div><div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a9f6ce26f4748f3bfe293a0d59d17d329">  963</a></span>&#160;    rlInt16_t <a class="code" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a9f6ce26f4748f3bfe293a0d59d17d329">txGainMismatchThresh</a>;</div><div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a0e9806c2cb100a21112fbdcb0e0c415f">  974</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a0e9806c2cb100a21112fbdcb0e0c415f">txPhaseMismatchThresh</a>;</div><div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a48880064aef60f033da0b5702aba18db">  987</a></span>&#160;    rlUInt16_t txGainMismatchOffsetVal[RL_TX_CNT][RL_MON_RF_FREQ_CNT];</div><div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a6011ff571c8b5fce4f2050ea362ebc54"> 1001</a></span>&#160;    rlUInt16_t txPhaseMismatchOffsetVal[RL_TX_CNT][RL_MON_RF_FREQ_CNT];</div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a34acaf18122f7e9d3eebf24e5c601a67"> 1005</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a34acaf18122f7e9d3eebf24e5c601a67">reserved2</a>;</div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#ac30964c06804d2f28e35ab6be53c3606"> 1009</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#ac30964c06804d2f28e35ab6be53c3606">reserved3</a>;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;} <a class="code" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html">rlTxGainPhaseMismatchMonConf_t</a>;</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;</div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="structrl_tx_bpm_mon_conf__t.html"> 1015</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlTxBpmMonConf</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;{</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;</div><div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="structrl_tx_bpm_mon_conf__t.html#afdf4e8769f94cf6409b63d8800b8a1cc"> 1021</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_bpm_mon_conf__t.html#afdf4e8769f94cf6409b63d8800b8a1cc">profileIndx</a>;</div><div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="structrl_tx_bpm_mon_conf__t.html#a410ae4beb0ef445f3e4e4326c9f56162"> 1031</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_bpm_mon_conf__t.html#a410ae4beb0ef445f3e4e4326c9f56162">phaseShifterMonCnfg</a>;</div><div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="structrl_tx_bpm_mon_conf__t.html#ac7d6ac1505bc61eb82f7430c1c9ac143"> 1036</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_bpm_mon_conf__t.html#ac7d6ac1505bc61eb82f7430c1c9ac143">phaseShifterMon1</a>;</div><div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="structrl_tx_bpm_mon_conf__t.html#a139d01f5898e387c75b1a84aad4e7833"> 1041</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_bpm_mon_conf__t.html#a139d01f5898e387c75b1a84aad4e7833">phaseShifterMon2</a>;</div><div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="structrl_tx_bpm_mon_conf__t.html#addc904800d3caa17b962b4b91e912dff"> 1048</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_bpm_mon_conf__t.html#addc904800d3caa17b962b4b91e912dff">reportMode</a>;</div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="structrl_tx_bpm_mon_conf__t.html#ae7511890e7e63810bc5334390be67fa7"> 1059</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_bpm_mon_conf__t.html#ae7511890e7e63810bc5334390be67fa7">rxEn</a>;</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;    rlUInt8_t  phaseShifterMonCnfg;</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;    rlUInt8_t  profileIndx;</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;    rlUInt8_t  phaseShifterMon2;</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;    rlUInt8_t  phaseShifterMon1;</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;    rlUInt8_t  rxEn;</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;</div><div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="structrl_tx_bpm_mon_conf__t.html#a7b10d6e15aa7572747032794dd0c7f9e"> 1113</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_tx_bpm_mon_conf__t.html#a7b10d6e15aa7572747032794dd0c7f9e">txBpmPhaseErrThresh</a>;</div><div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="structrl_tx_bpm_mon_conf__t.html#a94c4f783fa5d6e002be6d1195dad7f9f"> 1122</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_tx_bpm_mon_conf__t.html#a94c4f783fa5d6e002be6d1195dad7f9f">txBpmAmplErrThresh</a>;</div><div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="structrl_tx_bpm_mon_conf__t.html#a0f15454a137845f3136250dc6d85ab0a"> 1127</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_tx_bpm_mon_conf__t.html#a0f15454a137845f3136250dc6d85ab0a">phaseShifterThreshMax</a>;</div><div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="structrl_tx_bpm_mon_conf__t.html#a117fd59dd30c2a88e406107efe71f2aa"> 1132</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_tx_bpm_mon_conf__t.html#a117fd59dd30c2a88e406107efe71f2aa">phaseShifterThreshMin</a>;</div><div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="structrl_tx_bpm_mon_conf__t.html#a13ac6328ae21f9ff4e4ef42125cd3354"> 1136</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_tx_bpm_mon_conf__t.html#a13ac6328ae21f9ff4e4ef42125cd3354">reserved</a>;</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;} <a class="code" href="structrl_tx_bpm_mon_conf__t.html">rlTxBpmMonConf_t</a>;</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;</div><div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="structrl_all_tx_bpm_mon_conf__t.html"> 1142</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlAllTxBpmMonConf</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;{</div><div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="structrl_all_tx_bpm_mon_conf__t.html#a757b152e635e0c058cddf8b4f0405ccd"> 1147</a></span>&#160;    <a class="code" href="structrl_tx_bpm_mon_conf__t.html">rlTxBpmMonConf_t</a> *<a class="code" href="structrl_all_tx_bpm_mon_conf__t.html#a757b152e635e0c058cddf8b4f0405ccd">tx0BpmMonCfg</a>;</div><div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="structrl_all_tx_bpm_mon_conf__t.html#ad9ce3ae0e5a312849f95643beb94b525"> 1151</a></span>&#160;    <a class="code" href="structrl_tx_bpm_mon_conf__t.html">rlTxBpmMonConf_t</a> *<a class="code" href="structrl_all_tx_bpm_mon_conf__t.html#ad9ce3ae0e5a312849f95643beb94b525">tx1BpmMonCfg</a>;</div><div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="structrl_all_tx_bpm_mon_conf__t.html#abeffbd280092c88224ae346e3ffc2b53"> 1155</a></span>&#160;    <a class="code" href="structrl_tx_bpm_mon_conf__t.html">rlTxBpmMonConf_t</a> *<a class="code" href="structrl_all_tx_bpm_mon_conf__t.html#abeffbd280092c88224ae346e3ffc2b53">tx2BpmMonCfg</a>;</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;}<a class="code" href="structrl_all_tx_bpm_mon_conf__t.html">rlAllTxBpmMonConf_t</a>;</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;</div><div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="structrl_synth_freq_mon_conf__t.html"> 1161</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlSynthFreqMonConf</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;{</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;</div><div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="structrl_synth_freq_mon_conf__t.html#a7f945029877d1942578bf71888951461"> 1167</a></span>&#160;    rlUInt8_t   <a class="code" href="structrl_synth_freq_mon_conf__t.html#a7f945029877d1942578bf71888951461">profileIndx</a>;</div><div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="structrl_synth_freq_mon_conf__t.html#ade1cb40f6c95ce07bf908e48972422e0"> 1174</a></span>&#160;    rlUInt8_t   <a class="code" href="structrl_synth_freq_mon_conf__t.html#ade1cb40f6c95ce07bf908e48972422e0">reportMode</a>;</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;    rlUInt8_t   reportMode;</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;    rlUInt8_t   profileIndx;</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;</div><div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="structrl_synth_freq_mon_conf__t.html#aba538a6ea1b0e43a035797d82bf2fc6e"> 1197</a></span>&#160;    rlUInt16_t  <a class="code" href="structrl_synth_freq_mon_conf__t.html#aba538a6ea1b0e43a035797d82bf2fc6e">freqErrThresh</a>;</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;</div><div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="structrl_synth_freq_mon_conf__t.html#a2ab02322b8e7a9200437e57fb83c844f"> 1205</a></span>&#160;    rlInt8_t    <a class="code" href="structrl_synth_freq_mon_conf__t.html#a2ab02322b8e7a9200437e57fb83c844f">monStartTime</a>;</div><div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="structrl_synth_freq_mon_conf__t.html#a130a43dd95e8348eff3779973da41918"> 1209</a></span>&#160;    rlUInt8_t   <a class="code" href="structrl_synth_freq_mon_conf__t.html#a130a43dd95e8348eff3779973da41918">reserved0</a>;</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;    rlUInt8_t   reserved0;</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;    rlInt8_t    monStartTime;</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;</div><div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="structrl_synth_freq_mon_conf__t.html#ae4ecde68590120997d90db594fa7f1e9"> 1226</a></span>&#160;    rlUInt16_t  <a class="code" href="structrl_synth_freq_mon_conf__t.html#ae4ecde68590120997d90db594fa7f1e9">reserved1</a>;</div><div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="structrl_synth_freq_mon_conf__t.html#aab9d8323e425e3a824836cce1d5ec378"> 1230</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_synth_freq_mon_conf__t.html#aab9d8323e425e3a824836cce1d5ec378">reserved2</a>;</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;} <a class="code" href="structrl_synth_freq_mon_conf__t.html">rlSynthFreqMonConf_t</a>;</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;</div><div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="structrl_ext_ana_signals_mon_conf__t.html"> 1236</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlExtAnaSignalsMonConf</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;{</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;</div><div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="structrl_ext_ana_signals_mon_conf__t.html#a9be12edc7f83810ce3d3c437adb6f8b5"> 1245</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_ext_ana_signals_mon_conf__t.html#a9be12edc7f83810ce3d3c437adb6f8b5">reportMode</a>;</div><div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="structrl_ext_ana_signals_mon_conf__t.html#a0895f9b1cac8359ba4044ce39007e08c"> 1249</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_ext_ana_signals_mon_conf__t.html#a0895f9b1cac8359ba4044ce39007e08c">reserved0</a>;</div><div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="structrl_ext_ana_signals_mon_conf__t.html#a47fdc21b480ceb5e6fb7f89b9aa9953b"> 1264</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_ext_ana_signals_mon_conf__t.html#a47fdc21b480ceb5e6fb7f89b9aa9953b">signalInpEnables</a>;</div><div class="line"><a name="l01279"></a><span class="lineno"><a class="line" href="structrl_ext_ana_signals_mon_conf__t.html#a7eb777377e935f47ccf885dc3967d3f0"> 1279</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_ext_ana_signals_mon_conf__t.html#a7eb777377e935f47ccf885dc3967d3f0">signalBuffEnables</a>;</div><div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="structrl_ext_ana_signals_mon_conf__t.html#af3218be31d46af528f2ed9acc980bdda"> 1299</a></span>&#160;    rlUInt8_t signalSettlingTime[6U];</div><div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="structrl_ext_ana_signals_mon_conf__t.html#aba3243fb3bd820d1beb820baa139961a"> 1321</a></span>&#160;    rlUInt8_t signalThresh[12U];</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;    rlUInt8_t  reserved0;</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;    rlUInt8_t  signalBuffEnables;</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;    rlUInt8_t  signalInpEnables;</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;    rlUInt8_t signalSettlingTime[6U];</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;    rlUInt8_t signalThresh[12U];</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;</div><div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="structrl_ext_ana_signals_mon_conf__t.html#ad882e1134af0f1d05564afa6c17dbb43"> 1410</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_ext_ana_signals_mon_conf__t.html#ad882e1134af0f1d05564afa6c17dbb43">reserved1</a>;</div><div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="structrl_ext_ana_signals_mon_conf__t.html#a86ff50729e1e24f38e5d1552a06cb6f5"> 1414</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_ext_ana_signals_mon_conf__t.html#a86ff50729e1e24f38e5d1552a06cb6f5">reserved2</a>;</div><div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="structrl_ext_ana_signals_mon_conf__t.html#a9ef96b1eb21241e2e8e8384b5408b2de"> 1418</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_ext_ana_signals_mon_conf__t.html#a9ef96b1eb21241e2e8e8384b5408b2de">reserved3</a>;</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;} <a class="code" href="structrl_ext_ana_signals_mon_conf__t.html">rlExtAnaSignalsMonConf_t</a>;</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;</div><div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="structrl_tx_int_ana_signals_mon_conf__t.html"> 1424</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlTxIntAnaSignalsMonConf</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;{</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;</div><div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="structrl_tx_int_ana_signals_mon_conf__t.html#a45048212272b74eedcac54b3d09d786c"> 1432</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_int_ana_signals_mon_conf__t.html#a45048212272b74eedcac54b3d09d786c">profileIndx</a>;</div><div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="structrl_tx_int_ana_signals_mon_conf__t.html#a10bf8eb107da671883403ec604f53121"> 1439</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_int_ana_signals_mon_conf__t.html#a10bf8eb107da671883403ec604f53121">reportMode</a>;</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;    rlUInt8_t  profileIndx;</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;</div><div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="structrl_tx_int_ana_signals_mon_conf__t.html#afde58864283e7804f4b48f85811cb706"> 1458</a></span>&#160;    rlUInt16_t  <a class="code" href="structrl_tx_int_ana_signals_mon_conf__t.html#afde58864283e7804f4b48f85811cb706">reserved0</a>;</div><div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="structrl_tx_int_ana_signals_mon_conf__t.html#a97885e1adb2003a8c7d22f4a179d2054"> 1462</a></span>&#160;    rlUInt32_t  <a class="code" href="structrl_tx_int_ana_signals_mon_conf__t.html#a97885e1adb2003a8c7d22f4a179d2054">reserved1</a>;</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;} <a class="code" href="structrl_tx_int_ana_signals_mon_conf__t.html">rlTxIntAnaSignalsMonConf_t</a>;</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;</div><div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="structrl_all_tx_int_ana_signals_mon_conf__t.html"> 1469</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlAllTxIntAnaSignalsMonConf</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;{</div><div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="structrl_all_tx_int_ana_signals_mon_conf__t.html#aa188373543b83ffa9633e38851a7b5fc"> 1474</a></span>&#160;    <a class="code" href="structrl_tx_int_ana_signals_mon_conf__t.html">rlTxIntAnaSignalsMonConf_t</a> *<a class="code" href="structrl_all_tx_int_ana_signals_mon_conf__t.html#aa188373543b83ffa9633e38851a7b5fc">tx0IntAnaSgnlMonCfg</a>;</div><div class="line"><a name="l01478"></a><span class="lineno"><a class="line" href="structrl_all_tx_int_ana_signals_mon_conf__t.html#a909e54404e03295007c9a36f09f6c03a"> 1478</a></span>&#160;    <a class="code" href="structrl_tx_int_ana_signals_mon_conf__t.html">rlTxIntAnaSignalsMonConf_t</a> *<a class="code" href="structrl_all_tx_int_ana_signals_mon_conf__t.html#a909e54404e03295007c9a36f09f6c03a">tx1IntAnaSgnlMonCfg</a>;</div><div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="structrl_all_tx_int_ana_signals_mon_conf__t.html#ac1c2990546bf0eb5dc1188b35b9ee712"> 1482</a></span>&#160;    <a class="code" href="structrl_tx_int_ana_signals_mon_conf__t.html">rlTxIntAnaSignalsMonConf_t</a> *<a class="code" href="structrl_all_tx_int_ana_signals_mon_conf__t.html#ac1c2990546bf0eb5dc1188b35b9ee712">tx2IntAnaSgnlMonCfg</a>;</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;}<a class="code" href="structrl_all_tx_int_ana_signals_mon_conf__t.html">rlAllTxIntAnaSignalsMonConf_t</a>;</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlRxIntAnaSignalsMonConf</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;{</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;    rlUInt8_t  profileIndx;</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;    rlUInt8_t  profileIndx;</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;    rlUInt16_t  reserved0;</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;    rlUInt32_t  reserved1;</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;} rlRxIntAnaSignalsMonConf_t;</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;</div><div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html"> 1527</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlPmClkLoIntAnaSignalsMonConf</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;{</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;</div><div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#a678c308a8e8208a5cc48068ff7b86df3"> 1535</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#a678c308a8e8208a5cc48068ff7b86df3">profileIndx</a>;</div><div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#a82cc02ebf8c082285fe7c2633b02d422"> 1541</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#a82cc02ebf8c082285fe7c2633b02d422">reportMode</a>;</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;</div><div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#a7e33302e0589d9ff6fe34e09c16f0cdc"> 1550</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#a7e33302e0589d9ff6fe34e09c16f0cdc">sync20GSigSel</a>;</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;</div><div class="line"><a name="l01556"></a><span class="lineno"><a class="line" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#af94d832edbaa95bdf6ed4a89b83f29e0"> 1556</a></span>&#160;    rlInt8_t   <a class="code" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#af94d832edbaa95bdf6ed4a89b83f29e0">sync20GMinThresh</a>;</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;</div><div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#a446a77c684e2a27c7e874546094d9267"> 1562</a></span>&#160;    rlInt8_t   <a class="code" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#a446a77c684e2a27c7e874546094d9267">sync20GMaxThresh</a>;</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;</div><div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#ad1d975fcaa4e7d27fdfe4e1faa3925c2"> 1567</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#ad1d975fcaa4e7d27fdfe4e1faa3925c2">reserved0</a>;</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;    rlUInt8_t  profileIndx;</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;    rlInt8_t   sync20GMinThresh;</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;    rlUInt8_t  sync20GSigSel;</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;    rlUInt8_t  reserved0;</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;    rlInt8_t   sync20GMaxThresh;</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;</div><div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#ad28e10a6227904d1dbf0f9297a446a5b"> 1611</a></span>&#160;    rlUInt16_t  <a class="code" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#ad28e10a6227904d1dbf0f9297a446a5b">reserved1</a>;</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;} <a class="code" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html">rlPmClkLoIntAnaSignalsMonConf_t</a>;</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;</div><div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="structrl_gpadc_int_ana_signals_mon_conf__t.html"> 1617</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlGpadcIntAnaSignalsMonConf</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;{</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;</div><div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="structrl_gpadc_int_ana_signals_mon_conf__t.html#ab5c5cd656c7fea1677160c5a79f1d04f"> 1625</a></span>&#160;    rlUInt8_t <a class="code" href="structrl_gpadc_int_ana_signals_mon_conf__t.html#ab5c5cd656c7fea1677160c5a79f1d04f">reportMode</a>;</div><div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="structrl_gpadc_int_ana_signals_mon_conf__t.html#a9b31897f7dc2af8500dac35bcba38086"> 1629</a></span>&#160;    rlUInt8_t <a class="code" href="structrl_gpadc_int_ana_signals_mon_conf__t.html#a9b31897f7dc2af8500dac35bcba38086">reserved0</a>;</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;    rlUInt8_t reserved0;</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;    rlUInt8_t reportMode;</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;</div><div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="structrl_gpadc_int_ana_signals_mon_conf__t.html#aa2dcebd27399b93087d35fb5fa860757"> 1645</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_gpadc_int_ana_signals_mon_conf__t.html#aa2dcebd27399b93087d35fb5fa860757">reserved1</a>;</div><div class="line"><a name="l01649"></a><span class="lineno"><a class="line" href="structrl_gpadc_int_ana_signals_mon_conf__t.html#ac563c32b776c2fcc255c87ec6f4d67b2"> 1649</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_gpadc_int_ana_signals_mon_conf__t.html#ac563c32b776c2fcc255c87ec6f4d67b2">reserved2</a>;</div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;} <a class="code" href="structrl_gpadc_int_ana_signals_mon_conf__t.html">rlGpadcIntAnaSignalsMonConf_t</a>;</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;</div><div class="line"><a name="l01655"></a><span class="lineno"><a class="line" href="structrl_pll_contr_volt_mon_conf__t.html"> 1655</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlPllContrlVoltMonConf</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;{</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;</div><div class="line"><a name="l01664"></a><span class="lineno"><a class="line" href="structrl_pll_contr_volt_mon_conf__t.html#a06646928bd9b00d78c225b03aee96415"> 1664</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_pll_contr_volt_mon_conf__t.html#a06646928bd9b00d78c225b03aee96415">reportMode</a>;</div><div class="line"><a name="l01668"></a><span class="lineno"><a class="line" href="structrl_pll_contr_volt_mon_conf__t.html#ab75584fa0a19115a5edbcbc67e1d7645"> 1668</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_pll_contr_volt_mon_conf__t.html#ab75584fa0a19115a5edbcbc67e1d7645">reserved0</a>;</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;    rlUInt8_t  reserved0;</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;</div><div class="line"><a name="l01708"></a><span class="lineno"><a class="line" href="structrl_pll_contr_volt_mon_conf__t.html#a2a550ec4330ac37364437c65ffc172e5"> 1708</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_pll_contr_volt_mon_conf__t.html#a2a550ec4330ac37364437c65ffc172e5">signalEnables</a>;</div><div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="structrl_pll_contr_volt_mon_conf__t.html#a16ba14a8bd3775a06a4354163f05f685"> 1712</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_pll_contr_volt_mon_conf__t.html#a16ba14a8bd3775a06a4354163f05f685">reserved1</a>;</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;} <a class="code" href="structrl_pll_contr_volt_mon_conf__t.html">rlPllContrVoltMonConf_t</a>;</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;</div><div class="line"><a name="l01718"></a><span class="lineno"><a class="line" href="structrl_dual_clk_comp_mon_conf__t.html"> 1718</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlDualClkCompMonConf</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;{</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;</div><div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="structrl_dual_clk_comp_mon_conf__t.html#ab03151fe1b5d437305ed73782ef7a4d3"> 1726</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_dual_clk_comp_mon_conf__t.html#ab03151fe1b5d437305ed73782ef7a4d3">reportMode</a>;</div><div class="line"><a name="l01730"></a><span class="lineno"><a class="line" href="structrl_dual_clk_comp_mon_conf__t.html#a278396cdff8b30d785398230cb40a45d"> 1730</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_dual_clk_comp_mon_conf__t.html#a278396cdff8b30d785398230cb40a45d">reserved0</a>;</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;    rlUInt8_t  reserved0;</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;</div><div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="structrl_dual_clk_comp_mon_conf__t.html#ad48f09387e60258a2a0e41b61f4950ad"> 1759</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_dual_clk_comp_mon_conf__t.html#ad48f09387e60258a2a0e41b61f4950ad">dccPairEnables</a>;</div><div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="structrl_dual_clk_comp_mon_conf__t.html#a2ea8c1e5807a8b9d6410e6da27aa1b7e"> 1763</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_dual_clk_comp_mon_conf__t.html#a2ea8c1e5807a8b9d6410e6da27aa1b7e">reserved1</a>;</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;} <a class="code" href="structrl_dual_clk_comp_mon_conf__t.html">rlDualClkCompMonConf_t</a>;</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;</div><div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="structrl_rx_sat_mon_conf__t.html"> 1769</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlRxSatMonConf</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;{</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;</div><div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="structrl_rx_sat_mon_conf__t.html#a4f4dbb224eac0a6533d536ea20efc894"> 1775</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_rx_sat_mon_conf__t.html#a4f4dbb224eac0a6533d536ea20efc894">profileIndx</a>;</div><div class="line"><a name="l01780"></a><span class="lineno"><a class="line" href="structrl_rx_sat_mon_conf__t.html#a4fbec096c7956197d361d961011c44f8"> 1780</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_rx_sat_mon_conf__t.html#a4fbec096c7956197d361d961011c44f8">satMonSel</a>;</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;    rlUInt8_t  satMonSel;</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;    rlUInt8_t  profileIndx;</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;</div><div class="line"><a name="l01795"></a><span class="lineno"><a class="line" href="structrl_rx_sat_mon_conf__t.html#ae209f2c95c524e8d91913ca337973113"> 1795</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rx_sat_mon_conf__t.html#ae209f2c95c524e8d91913ca337973113">reserved0</a>;</div><div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="structrl_rx_sat_mon_conf__t.html#ad07d504620dd5cf6299c86f864b68859"> 1807</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rx_sat_mon_conf__t.html#ad07d504620dd5cf6299c86f864b68859">primarySliceDuration</a>;</div><div class="line"><a name="l01814"></a><span class="lineno"><a class="line" href="structrl_rx_sat_mon_conf__t.html#a724d31b40813b2d3212edfed739d9963"> 1814</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rx_sat_mon_conf__t.html#a724d31b40813b2d3212edfed739d9963">numSlices</a>;</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;</div><div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="structrl_rx_sat_mon_conf__t.html#a8ac0d967ae401f3e6843aa5b7a45916c"> 1825</a></span>&#160;    rlUInt8_t <a class="code" href="structrl_rx_sat_mon_conf__t.html#a8ac0d967ae401f3e6843aa5b7a45916c">rxChannelMask</a>;</div><div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="structrl_rx_sat_mon_conf__t.html#a0dbc13979b2bac5d6ff598fd6539a9c9"> 1829</a></span>&#160;    rlUInt8_t <a class="code" href="structrl_rx_sat_mon_conf__t.html#a0dbc13979b2bac5d6ff598fd6539a9c9">reserved1</a>;</div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;    rlUInt8_t reserved1;</div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;    rlUInt8_t rxChannelMask;</div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;</div><div class="line"><a name="l01849"></a><span class="lineno"><a class="line" href="structrl_rx_sat_mon_conf__t.html#a1bb820f3143e42849c8b78254cc564f2"> 1849</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rx_sat_mon_conf__t.html#a1bb820f3143e42849c8b78254cc564f2">reserved2</a>;</div><div class="line"><a name="l01853"></a><span class="lineno"><a class="line" href="structrl_rx_sat_mon_conf__t.html#af8943e8becd3b58890b076d860ebf058"> 1853</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_rx_sat_mon_conf__t.html#af8943e8becd3b58890b076d860ebf058">reserved3</a>;</div><div class="line"><a name="l01857"></a><span class="lineno"><a class="line" href="structrl_rx_sat_mon_conf__t.html#ac381f1ff620b117727398164e7852430"> 1857</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_rx_sat_mon_conf__t.html#ac381f1ff620b117727398164e7852430">reserved4</a>;</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;} <a class="code" href="structrl_rx_sat_mon_conf__t.html">rlRxSatMonConf_t</a>;</div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;</div><div class="line"><a name="l01863"></a><span class="lineno"><a class="line" href="structrl_sig_img_mon_conf__t.html"> 1863</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlSigImgMonConf</div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;{</div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;</div><div class="line"><a name="l01869"></a><span class="lineno"><a class="line" href="structrl_sig_img_mon_conf__t.html#a5d5a1c4373ef482217a0eaff785b3310"> 1869</a></span>&#160;    rlUInt8_t <a class="code" href="structrl_sig_img_mon_conf__t.html#a5d5a1c4373ef482217a0eaff785b3310">profileIndx</a>;</div><div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="structrl_sig_img_mon_conf__t.html#a2c4a98cb56ab49abc519a22ceded9663"> 1873</a></span>&#160;    rlUInt8_t <a class="code" href="structrl_sig_img_mon_conf__t.html#a2c4a98cb56ab49abc519a22ceded9663">numSlices</a>;</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;    rlUInt8_t numSlices;</div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;    rlUInt8_t profileIndx;</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;</div><div class="line"><a name="l01894"></a><span class="lineno"><a class="line" href="structrl_sig_img_mon_conf__t.html#a6ef2d94ec58d5eb3e6d0c961250d6c75"> 1894</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_sig_img_mon_conf__t.html#a6ef2d94ec58d5eb3e6d0c961250d6c75">timeSliceNumSamples</a>;</div><div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="structrl_sig_img_mon_conf__t.html#a19fc1afc9402e64f8aba86245645766d"> 1898</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_sig_img_mon_conf__t.html#a19fc1afc9402e64f8aba86245645766d">reserved0</a>;</div><div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="structrl_sig_img_mon_conf__t.html#a04b89d8f1e20310706ff827332f2f25a"> 1902</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_sig_img_mon_conf__t.html#a04b89d8f1e20310706ff827332f2f25a">reserved1</a>;</div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;} <a class="code" href="structrl_sig_img_mon_conf__t.html">rlSigImgMonConf_t</a>;</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;</div><div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="structrl_rx_mix_in_pwr_mon_conf__t.html"> 1908</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlRxMixInPwrMonConf</div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;{</div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;</div><div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="structrl_rx_mix_in_pwr_mon_conf__t.html#a94b528f529aee74afb6563b67de3f7f6"> 1916</a></span>&#160;    rlUInt8_t <a class="code" href="structrl_rx_mix_in_pwr_mon_conf__t.html#a94b528f529aee74afb6563b67de3f7f6">profileIndx</a>;</div><div class="line"><a name="l01924"></a><span class="lineno"><a class="line" href="structrl_rx_mix_in_pwr_mon_conf__t.html#ae92356229b0d054ad2047a277c552397"> 1924</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_rx_mix_in_pwr_mon_conf__t.html#ae92356229b0d054ad2047a277c552397">reportMode</a>;</div><div class="line"><a name="l01935"></a><span class="lineno"><a class="line" href="structrl_rx_mix_in_pwr_mon_conf__t.html#a60228ab7645a2e39d8c481e3b0ab9286"> 1935</a></span>&#160;    rlUInt8_t <a class="code" href="structrl_rx_mix_in_pwr_mon_conf__t.html#a60228ab7645a2e39d8c481e3b0ab9286">txEnable</a>;</div><div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="structrl_rx_mix_in_pwr_mon_conf__t.html#abc26dd3a41e0fed1593c2adb22f21950"> 1939</a></span>&#160;    rlUInt8_t <a class="code" href="structrl_rx_mix_in_pwr_mon_conf__t.html#abc26dd3a41e0fed1593c2adb22f21950">reserved0</a>;</div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;</div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;    rlUInt8_t profileIndx;</div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;    rlUInt8_t reserved0;</div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;    rlUInt8_t txEnable;</div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;</div><div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="structrl_rx_mix_in_pwr_mon_conf__t.html#a9f6f69c26327f575a8c58dacecebc714"> 1983</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rx_mix_in_pwr_mon_conf__t.html#a9f6f69c26327f575a8c58dacecebc714">thresholds</a>;</div><div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="structrl_rx_mix_in_pwr_mon_conf__t.html#ace9919aa35a8f47b048ef5e49a332730"> 1987</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rx_mix_in_pwr_mon_conf__t.html#ace9919aa35a8f47b048ef5e49a332730">reserved1</a>;</div><div class="line"><a name="l01991"></a><span class="lineno"><a class="line" href="structrl_rx_mix_in_pwr_mon_conf__t.html#a4c1aa81f5315f0df8ad4353189a1ca7d"> 1991</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_rx_mix_in_pwr_mon_conf__t.html#a4c1aa81f5315f0df8ad4353189a1ca7d">reserved2</a>;</div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;}<a class="code" href="structrl_rx_mix_in_pwr_mon_conf__t.html">rlRxMixInPwrMonConf_t</a>;</div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;</div><div class="line"><a name="l01997"></a><span class="lineno"><a class="line" href="structrl_rf_sig_img_power_cq_data__t.html"> 1997</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlRfSigImgPowerCqData</div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;{</div><div class="line"><a name="l02002"></a><span class="lineno"><a class="line" href="structrl_rf_sig_img_power_cq_data__t.html#a2bb916720b5f333c19ade50763d0141a"> 2002</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rf_sig_img_power_cq_data__t.html#a2bb916720b5f333c19ade50763d0141a">numSlices</a>;</div><div class="line"><a name="l02028"></a><span class="lineno"><a class="line" href="structrl_rf_sig_img_power_cq_data__t.html#af5ad0f0f037fdbd0502b570925edcd73"> 2028</a></span>&#160;    rlUInt16_t sigImgPowerCqVal[RL_NUM_MON_SLICES_MAX];</div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;}<a class="code" href="structrl_rf_sig_img_power_cq_data__t.html">rlRfSigImgPowerCqData_t</a>;</div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;</div><div class="line"><a name="l02034"></a><span class="lineno"><a class="line" href="structrl_rf_rx_saturation_cq_data__t.html"> 2034</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlRfRxSaturationCqData</div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;{</div><div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="structrl_rf_rx_saturation_cq_data__t.html#a844ce30ac922373582dad2c0f519d12e"> 2039</a></span>&#160;    rlUInt8_t <a class="code" href="structrl_rf_rx_saturation_cq_data__t.html#a844ce30ac922373582dad2c0f519d12e">numSlices</a>;</div><div class="line"><a name="l02067"></a><span class="lineno"><a class="line" href="structrl_rf_rx_saturation_cq_data__t.html#a5e31a97b6f3699902d78f60f3a9e36ce"> 2067</a></span>&#160;    rlUInt8_t satCqVal[RL_NUM_MON_SLICES_MAX];</div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;}<a class="code" href="structrl_rf_rx_saturation_cq_data__t.html">rlRfRxSaturationCqData_t</a>;</div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;</div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlAnaFaultInj</div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;{</div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;</div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;    rlUInt8_t  reserved0;</div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;    rlUInt8_t  rxGainDrop;</div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;    rlUInt8_t  rxPhInv;</div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;    rlUInt8_t  rxHighNoise;</div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;    rlUInt8_t  rxIfStagesFault;</div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;    rlUInt8_t  rxLoAmpFault;</div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;    rlUInt8_t  txLoAmpFault;</div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;    rlUInt8_t  txGainDrop;</div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;    rlUInt8_t  txPhInv;</div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;    rlUInt8_t  synthFault;</div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;    rlUInt8_t  supplyLdoFault;</div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;    rlUInt8_t  miscFault;</div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;    rlUInt8_t  miscThreshFault;</div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;    rlUInt8_t  reserved1;</div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;</div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;    rlUInt8_t  rxGainDrop;</div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;    rlUInt8_t  reserved0;</div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;    rlUInt8_t  rxHighNoise;</div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;    rlUInt8_t  rxPhInv;</div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;    rlUInt8_t  rxLoAmpFault;</div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;    rlUInt8_t  rxIfStagesFault;</div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;    rlUInt8_t  txGainDrop;</div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;    rlUInt8_t  txLoAmpFault;</div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;    rlUInt8_t  synthFault;</div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;    rlUInt8_t  txPhInv;</div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;    rlUInt8_t  miscFault;</div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;    rlUInt8_t  supplyLdoFault;</div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;    rlUInt8_t  reserved1;</div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;    rlUInt8_t  miscThreshFault;</div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;</div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;    rlUInt16_t reserved2;</div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;    rlUInt16_t reserved3;</div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;    rlUInt16_t reserved4;</div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;} rlAnaFaultInj_t;</div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;</div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="comment"> * FUNCTION DEFINITIONS</span></div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="comment"> ******************************************************************************</span></div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;</div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;<span class="comment">/* Digital Monitoring Configuration */</span></div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga19fb267d3f6fdd7bdff55054d5bf7fde">rlRfDigMonEnableConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;                                                 <a class="code" href="structrl_mon_dig_enables__t.html">rlMonDigEnables_t</a>* data);</div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;</div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;<span class="comment">/* Digital Monitoring Periodic Configuration */</span></div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#gad0d324dfb033ec20902dd2b2621c0b38">rlRfDigMonPeriodicConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;                                                   <a class="code" href="structrl_dig_mon_periodic_conf__t.html">rlDigMonPeriodicConf_t</a>* data);</div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;<span class="comment">/* Analog Monitoring Configuration */</span></div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga95c56cab5ede35a3fccc3d508eb80b11">rlRfAnaMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;                                           <a class="code" href="structrl_mon_ana_enables__t.html">rlMonAnaEnables_t</a>* data);</div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;<span class="comment">/* TemperatureSsensor  Monitoring Configuration */</span></div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#gaab210a73c21dd3def9df3c3ddcac1247">rlRfTempMonConfig</a>(rlUInt8_t deviceMap, <a class="code" href="structrl_temp_mon_conf__t.html">rlTempMonConf_t</a>* data);</div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;<span class="comment">/* RX Gain and Phase Monitoring Configuration */</span></div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#gafc90de33001e0aa9252e03047f63bab9">rlRfRxGainPhMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;                                                <a class="code" href="structrl_rx_gain_phase_mon_conf__t.html">rlRxGainPhaseMonConf_t</a>* data);</div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;<span class="comment">/* RX Noise Monitoring Configuration */</span></div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga082d1ea5650e7ae439c535e808e3280b">rlRfRxNoiseMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;                                               <a class="code" href="structrl_rx_noise_mon_conf__t.html">rlRxNoiseMonConf_t</a>* data);</div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;<span class="comment">/* RX IF Stage Monitoring Configuration */</span></div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#gac467eb354d6c73ef616ba0aeaa8624a0">rlRfRxIfStageMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;                                                 <a class="code" href="structrl_rx_if_stage_mon_conf__t.html">rlRxIfStageMonConf_t</a>* data);</div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;<span class="comment">/* TX Power Monitoring Configuration */</span></div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;MMWL_EXPORT rlReturnVal_t rlRfTxPowrMonConfig(rlUInt8_t deviceMap,</div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;                                              <a class="code" href="structrl_all_tx_pow_mon_conf__t.html">rlAllTxPowMonConf_t</a> *data);</div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;<span class="comment">/* TX Ballbreak Monitoring Configuration */</span></div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga7c0dd2cfd9166650f8d58c2c3e77e096">rlRfTxBallbreakMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;                                                   <a class="code" href="structrl_all_tx_ball_break_mon_cfg__t.html">rlAllTxBallBreakMonCfg_t</a>* data);</div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;<span class="comment">/* TX Gain Phase Mismatch Monitoring Configuration */</span></div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga96520c28590afec38d43ef900f1f19df">rlRfTxGainPhaseMismatchMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;                                                           <a class="code" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html">rlTxGainPhaseMismatchMonConf_t</a>* data);</div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;<span class="comment">/* TX BPM Monitoring Configuration */</span></div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga2ed6e9020fe2b9183f5e61e9d9af47ac">rlRfTxBpmMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;                                             <a class="code" href="structrl_all_tx_bpm_mon_conf__t.html">rlAllTxBpmMonConf_t</a>* data);</div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;<span class="comment">/* Synth Freq Monitoring Configuration */</span></div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#gaa96c374a12d1b8bd8433a8af51de837a">rlRfSynthFreqMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;                                                 <a class="code" href="structrl_synth_freq_mon_conf__t.html">rlSynthFreqMonConf_t</a>* data);</div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;<span class="comment">/* External Analog Signals Monitoring Configuration */</span></div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga4374ac66108fecb530ef8ef05900532a">rlRfExtAnaSignalsMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;                                                     <a class="code" href="structrl_ext_ana_signals_mon_conf__t.html">rlExtAnaSignalsMonConf_t</a>* data);</div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;<span class="comment">/* TX Internal Analog Signals Monitoring Configuration */</span></div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga0069910cfd6078ba7fe1b64851c72bf7">rlRfTxIntAnaSignalsMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;                                                       <a class="code" href="structrl_all_tx_int_ana_signals_mon_conf__t.html">rlAllTxIntAnaSignalsMonConf_t</a>* data);</div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;<span class="comment">/* RX Internal Analog Signals Monitoring Configuration */</span></div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga9f67ca16519cce4a6191047232afb7cf">rlRfRxIntAnaSignalsMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;                                                       rlRxIntAnaSignalsMonConf_t* data);</div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;<span class="comment">/* PM, CLK, LO Internal Analog Signals Monitoring Configuration */</span></div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga5f04998ce1b5812fddb10d58773b6b46">rlRfPmClkLoIntAnaSignalsMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;                                                           <a class="code" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html">rlPmClkLoIntAnaSignalsMonConf_t</a>* data);</div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;<span class="comment">/* GPADC Internal Analog Signals Monitoring Configuration */</span></div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga36cb92afa5be17a30546df9c93a5a9d5">rlRfGpadcIntAnaSignalsMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;                                                          <a class="code" href="structrl_gpadc_int_ana_signals_mon_conf__t.html">rlGpadcIntAnaSignalsMonConf_t</a>* data);</div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;<span class="comment">/* PLL Control Voltage Monitoring Configuration */</span></div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga02ecedab095965b42591e9f59dfa0353">rlRfPllContrlVoltMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;                                                     <a class="code" href="structrl_pll_contr_volt_mon_conf__t.html">rlPllContrVoltMonConf_t</a>* data);</div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;<span class="comment">/* Dual Clock Comparator Monitoring Configuration */</span></div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga50831ef3608e1191fcc22d760f7cd2da">rlRfDualClkCompMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;                                                   <a class="code" href="structrl_dual_clk_comp_mon_conf__t.html">rlDualClkCompMonConf_t</a>* data);</div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;<span class="comment">/* RX Saturation Monitoring Configuration */</span></div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga732f99985e067b94a3b167cb809986eb">rlRfRxIfSatMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;                                               <a class="code" href="structrl_rx_sat_mon_conf__t.html">rlRxSatMonConf_t</a>* data);</div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;<span class="comment">/* RX Signal Image band Monitoring Configuration */</span></div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga20629eeb168031cc99bf7b4007de1330">rlRfRxSigImgMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;                                                <a class="code" href="structrl_sig_img_mon_conf__t.html">rlSigImgMonConf_t</a>* data);</div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="comment">/* RX mixer input power monitoring.Configuration */</span></div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;MMWL_EXPORT rlReturnVal_t rlRfRxMixerInPwrConfig(rlUInt8_t deviceMap,</div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;                                                 <a class="code" href="structrl_rx_mix_in_pwr_mon_conf__t.html">rlRxMixInPwrMonConf_t</a>* data);</div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;<span class="comment">/* Analog fault injection Configuration */</span></div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga29362af9e5135d2c2cb1c543ba0ffb25">rlRfAnaFaultInjConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;                                                rlAnaFaultInj_t* data);</div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;}</div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;</div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;<span class="comment"> * END OF RL_MONITORING_H FILE</span></div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;<span class="comment"> */</span></div><div class="ttc" id="structrl_synth_freq_mon_conf__t_html_aab9d8323e425e3a824836cce1d5ec378"><div class="ttname"><a href="structrl_synth_freq_mon_conf__t.html#aab9d8323e425e3a824836cce1d5ec378">rlSynthFreqMonConf_t::reserved2</a></div><div class="ttdeci">rlUInt32_t reserved2</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01230">rl_monitoring.h:1230</a></div></div>
<div class="ttc" id="structrl_pm_clk_lo_int_ana_signals_mon_conf__t_html_af94d832edbaa95bdf6ed4a89b83f29e0"><div class="ttname"><a href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#af94d832edbaa95bdf6ed4a89b83f29e0">rlPmClkLoIntAnaSignalsMonConf_t::sync20GMinThresh</a></div><div class="ttdeci">rlInt8_t sync20GMinThresh</div><div class="ttdoc">Minimum threshold for 20GHz monitoring  1 LSB = 1 dBm. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01556">rl_monitoring.h:1556</a></div></div>
<div class="ttc" id="structrl_temp_mon_conf__t_html_a33012a7cc941368ee8d840b20595ecf9"><div class="ttname"><a href="structrl_temp_mon_conf__t.html#a33012a7cc941368ee8d840b20595ecf9">rlTempMonConf_t::reserved2</a></div><div class="ttdeci">rlUInt32_t reserved2</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00324">rl_monitoring.h:324</a></div></div>
<div class="ttc" id="structrl_rx_if_stage_mon_conf__t_html_a6cb2fcab41d5dc115e79e5d911c0e281"><div class="ttname"><a href="structrl_rx_if_stage_mon_conf__t.html#a6cb2fcab41d5dc115e79e5d911c0e281">rlRxIfStageMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt16_t reserved0</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00606">rl_monitoring.h:606</a></div></div>
<div class="ttc" id="structrl_rx_noise_mon_conf__t_html_a3c547bf3f2ba7b150a45691ac56def1b"><div class="ttname"><a href="structrl_rx_noise_mon_conf__t.html#a3c547bf3f2ba7b150a45691ac56def1b">rlRxNoiseMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt8_t reserved1</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00544">rl_monitoring.h:544</a></div></div>
<div class="ttc" id="structrl_pm_clk_lo_int_ana_signals_mon_conf__t_html_ad28e10a6227904d1dbf0f9297a446a5b"><div class="ttname"><a href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#ad28e10a6227904d1dbf0f9297a446a5b">rlPmClkLoIntAnaSignalsMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt16_t reserved1</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01611">rl_monitoring.h:1611</a></div></div>
<div class="ttc" id="structrl_tx_ballbreak_mon_conf__t_html_a20fff46a3ea48b06b9d674b285583007"><div class="ttname"><a href="structrl_tx_ballbreak_mon_conf__t.html#a20fff46a3ea48b06b9d674b285583007">rlTxBallbreakMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt32_t reserved1</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00813">rl_monitoring.h:813</a></div></div>
<div class="ttc" id="structrl_rx_if_stage_mon_conf__t_html_a7be632f007a4e6d69f9421653e2419bb"><div class="ttname"><a href="structrl_rx_if_stage_mon_conf__t.html#a7be632f007a4e6d69f9421653e2419bb">rlRxIfStageMonConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Value Definition   0 Report is sent every monitoring period without threshold check   1 Report is sen...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00589">rl_monitoring.h:589</a></div></div>
<div class="ttc" id="structrl_tx_gain_phase_mismatch_mon_conf__t_html_a5bce793033781e5ffd76b60169ab81f9"><div class="ttname"><a href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a5bce793033781e5ffd76b60169ab81f9">rlTxGainPhaseMismatchMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt8_t reserved0</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00893">rl_monitoring.h:893</a></div></div>
<div class="ttc" id="structrl_tx_bpm_mon_conf__t_html_ac7d6ac1505bc61eb82f7430c1c9ac143"><div class="ttname"><a href="structrl_tx_bpm_mon_conf__t.html#ac7d6ac1505bc61eb82f7430c1c9ac143">rlTxBpmMonConf_t::phaseShifterMon1</a></div><div class="ttdeci">rlUInt8_t phaseShifterMon1</div><div class="ttdoc">Phase1 of the phase shifter of TX which needs to be monitored 1 LSB = 5.625 degree. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01036">rl_monitoring.h:1036</a></div></div>
<div class="ttc" id="structrl_mon_dig_enables__t_html_a5aeeca3dae7f7316191284c160dcb311"><div class="ttname"><a href="structrl_mon_dig_enables__t.html#a5aeeca3dae7f7316191284c160dcb311">rlMonDigEnables_t::testMode</a></div><div class="ttdeci">rlUInt8_t testMode</div><div class="ttdoc">Value Definition   0 Production mode. Latent faults are tested and any failures are reported   1 Char...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00113">rl_monitoring.h:113</a></div></div>
<div class="ttc" id="structrl_synth_freq_mon_conf__t_html_ade1cb40f6c95ce07bf908e48972422e0"><div class="ttname"><a href="structrl_synth_freq_mon_conf__t.html#ade1cb40f6c95ce07bf908e48972422e0">rlSynthFreqMonConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Value Definition   0 Report is sent every monitoring period without threshold check   1 Report is sen...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01174">rl_monitoring.h:1174</a></div></div>
<div class="ttc" id="structrl_ext_ana_signals_mon_conf__t_html_a9be12edc7f83810ce3d3c437adb6f8b5"><div class="ttname"><a href="structrl_ext_ana_signals_mon_conf__t.html#a9be12edc7f83810ce3d3c437adb6f8b5">rlExtAnaSignalsMonConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Value Definition   0 Report is sent every monitoring period without threshold check   1 Report is sen...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01245">rl_monitoring.h:1245</a></div></div>
<div class="ttc" id="structrl_dig_mon_periodic_conf__t_html_a1d4da7f2a1d6aa5ae7afc9a8a45de2eb"><div class="ttname"><a href="structrl_dig_mon_periodic_conf__t.html#a1d4da7f2a1d6aa5ae7afc9a8a45de2eb">rlDigMonPeriodicConf_t::reserved2</a></div><div class="ttdeci">rlUInt32_t reserved2</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00187">rl_monitoring.h:187</a></div></div>
<div class="ttc" id="structrl_rx_sat_mon_conf__t_html_ae209f2c95c524e8d91913ca337973113"><div class="ttname"><a href="structrl_rx_sat_mon_conf__t.html#ae209f2c95c524e8d91913ca337973113">rlRxSatMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt16_t reserved0</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01795">rl_monitoring.h:1795</a></div></div>
<div class="ttc" id="structrl_tx_pow_mon_conf__t_html"><div class="ttname"><a href="structrl_tx_pow_mon_conf__t.html">rlTxPowMonConf_t</a></div><div class="ttdoc">TX power monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00648">rl_monitoring.h:648</a></div></div>
<div class="ttc" id="structrl_dual_clk_comp_mon_conf__t_html"><div class="ttname"><a href="structrl_dual_clk_comp_mon_conf__t.html">rlDualClkCompMonConf_t</a></div><div class="ttdoc">Internal signals for DCC based clock monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01718">rl_monitoring.h:1718</a></div></div>
<div class="ttc" id="structrl_rx_if_stage_mon_conf__t_html_a16b721bbc9b6e33ab1e79a3e3ebb75b8"><div class="ttname"><a href="structrl_rx_if_stage_mon_conf__t.html#a16b721bbc9b6e33ab1e79a3e3ebb75b8">rlRxIfStageMonConf_t::lpfCutoffErrThresh</a></div><div class="ttdeci">rlUInt16_t lpfCutoffErrThresh</div><div class="ttdoc">The absolute values of RX IF LPF cutoff percentage frequency errors are compared   against the corres...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00628">rl_monitoring.h:628</a></div></div>
<div class="ttc" id="structrl_sig_img_mon_conf__t_html_a6ef2d94ec58d5eb3e6d0c961250d6c75"><div class="ttname"><a href="structrl_sig_img_mon_conf__t.html#a6ef2d94ec58d5eb3e6d0c961250d6c75">rlSigImgMonConf_t::timeSliceNumSamples</a></div><div class="ttdeci">rlUInt16_t timeSliceNumSamples</div><div class="ttdoc">This field specifies the number of samples constituting each time slice. The   minimum allowed value ...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01894">rl_monitoring.h:1894</a></div></div>
<div class="ttc" id="structrl_rf_sig_img_power_cq_data__t_html_a2bb916720b5f333c19ade50763d0141a"><div class="ttname"><a href="structrl_rf_sig_img_power_cq_data__t.html#a2bb916720b5f333c19ade50763d0141a">rlRfSigImgPowerCqData_t::numSlices</a></div><div class="ttdeci">rlUInt16_t numSlices</div><div class="ttdoc">Number of (primary + secondary) slices to monitor Valid range: 1 to 127. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l02002">rl_monitoring.h:2002</a></div></div>
<div class="ttc" id="structrl_sig_img_mon_conf__t_html"><div class="ttname"><a href="structrl_sig_img_mon_conf__t.html">rlSigImgMonConf_t</a></div><div class="ttdoc">Signal and image band energy monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01863">rl_monitoring.h:1863</a></div></div>
<div class="ttc" id="structrl_tx_ballbreak_mon_conf__t_html_aec415f5ca6308684a05b358fe4e2c428"><div class="ttname"><a href="structrl_tx_ballbreak_mon_conf__t.html#aec415f5ca6308684a05b358fe4e2c428">rlTxBallbreakMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt8_t reserved0</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00788">rl_monitoring.h:788</a></div></div>
<div class="ttc" id="structrl_ext_ana_signals_mon_conf__t_html"><div class="ttname"><a href="structrl_ext_ana_signals_mon_conf__t.html">rlExtAnaSignalsMonConf_t</a></div><div class="ttdoc">External analog signals monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01236">rl_monitoring.h:1236</a></div></div>
<div class="ttc" id="structrl_pll_contr_volt_mon_conf__t_html_a2a550ec4330ac37364437c65ffc172e5"><div class="ttname"><a href="structrl_pll_contr_volt_mon_conf__t.html#a2a550ec4330ac37364437c65ffc172e5">rlPllContrVoltMonConf_t::signalEnables</a></div><div class="ttdeci">rlUInt16_t signalEnables</div><div class="ttdoc">This field indicates the sets of signals which are to be monitored. When each bit   in this field is ...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01708">rl_monitoring.h:1708</a></div></div>
<div class="ttc" id="structrl_rx_sat_mon_conf__t_html_ad07d504620dd5cf6299c86f864b68859"><div class="ttname"><a href="structrl_rx_sat_mon_conf__t.html#ad07d504620dd5cf6299c86f864b68859">rlRxSatMonConf_t::primarySliceDuration</a></div><div class="ttdeci">rlUInt16_t primarySliceDuration</div><div class="ttdoc">It specifies the duration of each (primary) time slice.   1 LSB = 0.16us.   Valid range: 4 to floor(A...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01807">rl_monitoring.h:1807</a></div></div>
<div class="ttc" id="structrl_tx_gain_phase_mismatch_mon_conf__t_html_a9f6ce26f4748f3bfe293a0d59d17d329"><div class="ttname"><a href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a9f6ce26f4748f3bfe293a0d59d17d329">rlTxGainPhaseMismatchMonConf_t::txGainMismatchThresh</a></div><div class="ttdeci">rlInt16_t txGainMismatchThresh</div><div class="ttdoc">The magnitude of difference between measured TX powers across the enabled   channels at each enabled ...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00963">rl_monitoring.h:963</a></div></div>
<div class="ttc" id="structrl_rx_sat_mon_conf__t_html"><div class="ttname"><a href="structrl_rx_sat_mon_conf__t.html">rlRxSatMonConf_t</a></div><div class="ttdoc">RX saturation monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01769">rl_monitoring.h:1769</a></div></div>
<div class="ttc" id="structrl_rx_mix_in_pwr_mon_conf__t_html_ae92356229b0d054ad2047a277c552397"><div class="ttname"><a href="structrl_rx_mix_in_pwr_mon_conf__t.html#ae92356229b0d054ad2047a277c552397">rlRxMixInPwrMonConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Indicates the desired reporting verbosity and threshold usage.   Value = 0 Report is sent every monit...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01924">rl_monitoring.h:1924</a></div></div>
<div class="ttc" id="group___monitoring_html_ga7c0dd2cfd9166650f8d58c2c3e77e096"><div class="ttname"><a href="group___monitoring.html#ga7c0dd2cfd9166650f8d58c2c3e77e096">rlRfTxBallbreakMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfTxBallbreakMonConfig(rlUInt8_t deviceMap, rlAllTxBallBreakMonCfg_t *data)</div><div class="ttdoc">Sets information related to TX ball break detection. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00456">rl_monitoring.c:456</a></div></div>
<div class="ttc" id="group___monitoring_html_ga95c56cab5ede35a3fccc3d508eb80b11"><div class="ttname"><a href="group___monitoring.html#ga95c56cab5ede35a3fccc3d508eb80b11">rlRfAnaMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfAnaMonConfig(rlUInt8_t deviceMap, rlMonAnaEnables_t *data)</div><div class="ttdoc">This function contains the consolidated configuration of all analog monitoring. The enabled monitorin...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00166">rl_monitoring.c:166</a></div></div>
<div class="ttc" id="structrl_mon_ana_enables__t_html_a8bb9d628c36e8808b70b88a93d7ca5ff"><div class="ttname"><a href="structrl_mon_ana_enables__t.html#a8bb9d628c36e8808b70b88a93d7ca5ff">rlMonAnaEnables_t::enMask</a></div><div class="ttdeci">rlUInt32_t enMask</div><div class="ttdoc">Bit Analog monitoring control   0 TEMPERATURE_MONITOR_EN   1 RX_GAIN_PHASE_MONITOR_EN   2 RX_NOISE_MO...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00226">rl_monitoring.h:226</a></div></div>
<div class="ttc" id="structrl_tx_bpm_mon_conf__t_html_a94c4f783fa5d6e002be6d1195dad7f9f"><div class="ttname"><a href="structrl_tx_bpm_mon_conf__t.html#a94c4f783fa5d6e002be6d1195dad7f9f">rlTxBpmMonConf_t::txBpmAmplErrThresh</a></div><div class="ttdeci">rlUInt16_t txBpmAmplErrThresh</div><div class="ttdoc">The deviation of the TX output amplitude difference between the two BPM settings   is compared agains...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01122">rl_monitoring.h:1122</a></div></div>
<div class="ttc" id="structrl_sig_img_mon_conf__t_html_a04b89d8f1e20310706ff827332f2f25a"><div class="ttname"><a href="structrl_sig_img_mon_conf__t.html#a04b89d8f1e20310706ff827332f2f25a">rlSigImgMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt32_t reserved1</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01902">rl_monitoring.h:1902</a></div></div>
<div class="ttc" id="structrl_mon_dig_enables__t_html_a70025bfb787ce3e9a73cd48801ebccc0"><div class="ttname"><a href="structrl_mon_dig_enables__t.html#a70025bfb787ce3e9a73cd48801ebccc0">rlMonDigEnables_t::reserved0</a></div><div class="ttdeci">rlUInt8_t reserved0</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00117">rl_monitoring.h:117</a></div></div>
<div class="ttc" id="structrl_ext_ana_signals_mon_conf__t_html_a86ff50729e1e24f38e5d1552a06cb6f5"><div class="ttname"><a href="structrl_ext_ana_signals_mon_conf__t.html#a86ff50729e1e24f38e5d1552a06cb6f5">rlExtAnaSignalsMonConf_t::reserved2</a></div><div class="ttdeci">rlUInt32_t reserved2</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01414">rl_monitoring.h:1414</a></div></div>
<div class="ttc" id="structrl_gpadc_int_ana_signals_mon_conf__t_html_aa2dcebd27399b93087d35fb5fa860757"><div class="ttname"><a href="structrl_gpadc_int_ana_signals_mon_conf__t.html#aa2dcebd27399b93087d35fb5fa860757">rlGpadcIntAnaSignalsMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt16_t reserved1</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01645">rl_monitoring.h:1645</a></div></div>
<div class="ttc" id="structrl_sig_img_mon_conf__t_html_a2c4a98cb56ab49abc519a22ceded9663"><div class="ttname"><a href="structrl_sig_img_mon_conf__t.html#a2c4a98cb56ab49abc519a22ceded9663">rlSigImgMonConf_t::numSlices</a></div><div class="ttdeci">rlUInt8_t numSlices</div><div class="ttdoc">Number of (primary + secondary) slices to monitor Valid range: 1 to 127. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01873">rl_monitoring.h:1873</a></div></div>
<div class="ttc" id="structrl_synth_freq_mon_conf__t_html_a2ab02322b8e7a9200437e57fb83c844f"><div class="ttname"><a href="structrl_synth_freq_mon_conf__t.html#a2ab02322b8e7a9200437e57fb83c844f">rlSynthFreqMonConf_t::monStartTime</a></div><div class="ttdeci">rlInt8_t monStartTime</div><div class="ttdoc">This field determines when the monitoring starts in each   chirp relative to the start of the ramp...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01205">rl_monitoring.h:1205</a></div></div>
<div class="ttc" id="structrl_rx_noise_mon_conf__t_html_a0a549d6bccef2ee7501d32b0faa77f12"><div class="ttname"><a href="structrl_rx_noise_mon_conf__t.html#a0a549d6bccef2ee7501d32b0faa77f12">rlRxNoiseMonConf_t::noiseThresh</a></div><div class="ttdeci">rlUInt16_t noiseThresh</div><div class="ttdoc">The measured RX input referred noise figure at the enabled RF frequencies, for   all channels...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00566">rl_monitoring.h:566</a></div></div>
<div class="ttc" id="structrl_dig_mon_periodic_conf__t_html"><div class="ttname"><a href="structrl_dig_mon_periodic_conf__t.html">rlDigMonPeriodicConf_t</a></div><div class="ttdoc">Digital monitoring latent fault reporting configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00144">rl_monitoring.h:144</a></div></div>
<div class="ttc" id="structrl_rf_rx_saturation_cq_data__t_html_a844ce30ac922373582dad2c0f519d12e"><div class="ttname"><a href="structrl_rf_rx_saturation_cq_data__t.html#a844ce30ac922373582dad2c0f519d12e">rlRfRxSaturationCqData_t::numSlices</a></div><div class="ttdeci">rlUInt8_t numSlices</div><div class="ttdoc">Number of (primary + secondary) slices to monitor Valid range: 1 to 127. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l02039">rl_monitoring.h:2039</a></div></div>
<div class="ttc" id="structrl_sig_img_mon_conf__t_html_a5d5a1c4373ef482217a0eaff785b3310"><div class="ttname"><a href="structrl_sig_img_mon_conf__t.html#a5d5a1c4373ef482217a0eaff785b3310">rlSigImgMonConf_t::profileIndx</a></div><div class="ttdeci">rlUInt8_t profileIndx</div><div class="ttdoc">This field indicates the profile index for which this configuration applies. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01869">rl_monitoring.h:1869</a></div></div>
<div class="ttc" id="structrl_dig_mon_periodic_conf__t_html_a521eef3349a874609df217012f19e30d"><div class="ttname"><a href="structrl_dig_mon_periodic_conf__t.html#a521eef3349a874609df217012f19e30d">rlDigMonPeriodicConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Value Definition   0 Report is sent every monitoring period   1 Report is sent only on a failure   2 ...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00153">rl_monitoring.h:153</a></div></div>
<div class="ttc" id="group___monitoring_html_gafc90de33001e0aa9252e03047f63bab9"><div class="ttname"><a href="group___monitoring.html#gafc90de33001e0aa9252e03047f63bab9">rlRfRxGainPhMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfRxGainPhMonConfig(rlUInt8_t deviceMap, rlRxGainPhaseMonConf_t *data)</div><div class="ttdoc">This API is to set RX gain and phase monitoring config to device. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00244">rl_monitoring.c:244</a></div></div>
<div class="ttc" id="structrl_rx_sat_mon_conf__t_html_a0dbc13979b2bac5d6ff598fd6539a9c9"><div class="ttname"><a href="structrl_rx_sat_mon_conf__t.html#a0dbc13979b2bac5d6ff598fd6539a9c9">rlRxSatMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt8_t reserved1</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01829">rl_monitoring.h:1829</a></div></div>
<div class="ttc" id="group___monitoring_html_ga20629eeb168031cc99bf7b4007de1330"><div class="ttname"><a href="group___monitoring.html#ga20629eeb168031cc99bf7b4007de1330">rlRfRxSigImgMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfRxSigImgMonConfig(rlUInt8_t deviceMap, rlSigImgMonConf_t *data)</div><div class="ttdoc">Sets information related to signal and image band energy. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l01104">rl_monitoring.c:1104</a></div></div>
<div class="ttc" id="structrl_tx_bpm_mon_conf__t_html_afdf4e8769f94cf6409b63d8800b8a1cc"><div class="ttname"><a href="structrl_tx_bpm_mon_conf__t.html#afdf4e8769f94cf6409b63d8800b8a1cc">rlTxBpmMonConf_t::profileIndx</a></div><div class="ttdeci">rlUInt8_t profileIndx</div><div class="ttdoc">This field indicates the Profile Index for which this configuration applies. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01021">rl_monitoring.h:1021</a></div></div>
<div class="ttc" id="structrl_tx_bpm_mon_conf__t_html_ae7511890e7e63810bc5334390be67fa7"><div class="ttname"><a href="structrl_tx_bpm_mon_conf__t.html#ae7511890e7e63810bc5334390be67fa7">rlTxBpmMonConf_t::rxEn</a></div><div class="ttdeci">rlUInt8_t rxEn</div><div class="ttdoc">This field indicates the RX channels that should be enabled for TX to RX loopback measurement...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01059">rl_monitoring.h:1059</a></div></div>
<div class="ttc" id="structrl_all_tx_ball_break_mon_cfg__t_html_a6a2bdf6f9ba871817d563e485a4b57e3"><div class="ttname"><a href="structrl_all_tx_ball_break_mon_cfg__t.html#a6a2bdf6f9ba871817d563e485a4b57e3">rlAllTxBallBreakMonCfg_t::tx0BallBrkMonCfg</a></div><div class="ttdeci">rlTxBallbreakMonConf_t * tx0BallBrkMonCfg</div><div class="ttdoc">Tx ballbreak monitoring config for Tx0. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00828">rl_monitoring.h:828</a></div></div>
<div class="ttc" id="structrl_gpadc_int_ana_signals_mon_conf__t_html_ac563c32b776c2fcc255c87ec6f4d67b2"><div class="ttname"><a href="structrl_gpadc_int_ana_signals_mon_conf__t.html#ac563c32b776c2fcc255c87ec6f4d67b2">rlGpadcIntAnaSignalsMonConf_t::reserved2</a></div><div class="ttdeci">rlUInt32_t reserved2</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01649">rl_monitoring.h:1649</a></div></div>
<div class="ttc" id="structrl_dual_clk_comp_mon_conf__t_html_ab03151fe1b5d437305ed73782ef7a4d3"><div class="ttname"><a href="structrl_dual_clk_comp_mon_conf__t.html#ab03151fe1b5d437305ed73782ef7a4d3">rlDualClkCompMonConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Value Definition   0 Report is sent every monitoring period without threshold check   1 Report is sen...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01726">rl_monitoring.h:1726</a></div></div>
<div class="ttc" id="structrl_all_tx_bpm_mon_conf__t_html_a757b152e635e0c058cddf8b4f0405ccd"><div class="ttname"><a href="structrl_all_tx_bpm_mon_conf__t.html#a757b152e635e0c058cddf8b4f0405ccd">rlAllTxBpmMonConf_t::tx0BpmMonCfg</a></div><div class="ttdeci">rlTxBpmMonConf_t * tx0BpmMonCfg</div><div class="ttdoc">Tx-0 BPM monitoring config. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01147">rl_monitoring.h:1147</a></div></div>
<div class="ttc" id="structrl_pll_contr_volt_mon_conf__t_html"><div class="ttname"><a href="structrl_pll_contr_volt_mon_conf__t.html">rlPllContrVoltMonConf_t</a></div><div class="ttdoc">Internal signals for PLL control voltage monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01655">rl_monitoring.h:1655</a></div></div>
<div class="ttc" id="structrl_rx_noise_mon_conf__t_html_ae25e6c7e2a0c765df33b1f1765f9e05c"><div class="ttname"><a href="structrl_rx_noise_mon_conf__t.html#ae25e6c7e2a0c765df33b1f1765f9e05c">rlRxNoiseMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt16_t reserved0</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00532">rl_monitoring.h:532</a></div></div>
<div class="ttc" id="group___monitoring_html_gac467eb354d6c73ef616ba0aeaa8624a0"><div class="ttname"><a href="group___monitoring.html#gac467eb354d6c73ef616ba0aeaa8624a0">rlRfRxIfStageMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfRxIfStageMonConfig(rlUInt8_t deviceMap, rlRxIfStageMonConf_t *data)</div><div class="ttdoc">Sets information related to RX IF filter attenuation monitoring. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00323">rl_monitoring.c:323</a></div></div>
<div class="ttc" id="structrl_tx_pow_mon_conf__t_html_a8f790df8208520c6cf07475fb6398044"><div class="ttname"><a href="structrl_tx_pow_mon_conf__t.html#a8f790df8208520c6cf07475fb6398044">rlTxPowMonConf_t::rfFreqBitMask</a></div><div class="ttdeci">rlUInt8_t rfFreqBitMask</div><div class="ttdoc">This field indicates the exact RF frequencies inside the profile&amp;#39;s RF band at   which to measure the ...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00671">rl_monitoring.h:671</a></div></div>
<div class="ttc" id="structrl_synth_freq_mon_conf__t_html_a7f945029877d1942578bf71888951461"><div class="ttname"><a href="structrl_synth_freq_mon_conf__t.html#a7f945029877d1942578bf71888951461">rlSynthFreqMonConf_t::profileIndx</a></div><div class="ttdeci">rlUInt8_t profileIndx</div><div class="ttdoc">This field indicates the Profile Index for which this configuration applies. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01167">rl_monitoring.h:1167</a></div></div>
<div class="ttc" id="structrl_mon_dig_enables__t_html_ad257b98aeb570c96419de6012569f325"><div class="ttname"><a href="structrl_mon_dig_enables__t.html#ad257b98aeb570c96419de6012569f325">rlMonDigEnables_t::reserved1</a></div><div class="ttdeci">rlUInt16_t reserved1</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00134">rl_monitoring.h:134</a></div></div>
<div class="ttc" id="structrl_dig_mon_periodic_conf__t_html_a65856676eed44e3bdc1ae61581c6739f"><div class="ttname"><a href="structrl_dig_mon_periodic_conf__t.html#a65856676eed44e3bdc1ae61581c6739f">rlDigMonPeriodicConf_t::reserved0</a></div><div class="ttdeci">rlUInt8_t reserved0</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00157">rl_monitoring.h:157</a></div></div>
<div class="ttc" id="structrl_tx_gain_phase_mismatch_mon_conf__t_html_afc1d1f7d8713b26d21f44efbe9bed73c"><div class="ttname"><a href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#afc1d1f7d8713b26d21f44efbe9bed73c">rlTxGainPhaseMismatchMonConf_t::profileIndx</a></div><div class="ttdeci">rlUInt8_t profileIndx</div><div class="ttdoc">This field indicates the Profile Index for which this monitoring configuration   applies. The TX settings corresponding to this profile index are used during   the monitoring. The RX gain used in this measurement may differ from the given   profile&amp;#39;s RX gain.  . </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00851">rl_monitoring.h:851</a></div></div>
<div class="ttc" id="structrl_all_tx_ball_break_mon_cfg__t_html_a25afffc8942c2fc8a93a0f0148a5b2cd"><div class="ttname"><a href="structrl_all_tx_ball_break_mon_cfg__t.html#a25afffc8942c2fc8a93a0f0148a5b2cd">rlAllTxBallBreakMonCfg_t::tx1BallBrkMonCfg</a></div><div class="ttdeci">rlTxBallbreakMonConf_t * tx1BallBrkMonCfg</div><div class="ttdoc">Tx ballbreak monitoring config for Tx1. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00832">rl_monitoring.h:832</a></div></div>
<div class="ttc" id="structrl_pm_clk_lo_int_ana_signals_mon_conf__t_html_ad1d975fcaa4e7d27fdfe4e1faa3925c2"><div class="ttname"><a href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#ad1d975fcaa4e7d27fdfe4e1faa3925c2">rlPmClkLoIntAnaSignalsMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt8_t reserved0</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01567">rl_monitoring.h:1567</a></div></div>
<div class="ttc" id="structrl_ext_ana_signals_mon_conf__t_html_a0895f9b1cac8359ba4044ce39007e08c"><div class="ttname"><a href="structrl_ext_ana_signals_mon_conf__t.html#a0895f9b1cac8359ba4044ce39007e08c">rlExtAnaSignalsMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt8_t reserved0</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01249">rl_monitoring.h:1249</a></div></div>
<div class="ttc" id="structrl_rx_gain_phase_mon_conf__t_html_aa99f8efb5198c38c234b1a1861b611ff"><div class="ttname"><a href="structrl_rx_gain_phase_mon_conf__t.html#aa99f8efb5198c38c234b1a1861b611ff">rlRxGainPhaseMonConf_t::rxGainMismatchErrThresh</a></div><div class="ttdeci">rlUInt16_t rxGainMismatchErrThresh</div><div class="ttdoc">The magnitude of difference between measured RX gains across the enabled channels   at each enabled R...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00416">rl_monitoring.h:416</a></div></div>
<div class="ttc" id="structrl_rx_sat_mon_conf__t_html_a4f4dbb224eac0a6533d536ea20efc894"><div class="ttname"><a href="structrl_rx_sat_mon_conf__t.html#a4f4dbb224eac0a6533d536ea20efc894">rlRxSatMonConf_t::profileIndx</a></div><div class="ttdeci">rlUInt8_t profileIndx</div><div class="ttdoc">This field indicates the profile Index for which this configuration applies. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01775">rl_monitoring.h:1775</a></div></div>
<div class="ttc" id="structrl_mon_ana_enables__t_html_a109dfe5458c01aa07b608dbf95fdb2c4"><div class="ttname"><a href="structrl_mon_ana_enables__t.html#a109dfe5458c01aa07b608dbf95fdb2c4">rlMonAnaEnables_t::ldoScEn</a></div><div class="ttdeci">rlUInt32_t ldoScEn</div><div class="ttdoc">LDO short circuit monitoring enable. There are no reports for these monitors.   If there is any fault...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00239">rl_monitoring.h:239</a></div></div>
<div class="ttc" id="group___monitoring_html_gaa96c374a12d1b8bd8433a8af51de837a"><div class="ttname"><a href="group___monitoring.html#gaa96c374a12d1b8bd8433a8af51de837a">rlRfSynthFreqMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfSynthFreqMonConfig(rlUInt8_t deviceMap, rlSynthFreqMonConf_t *data)</div><div class="ttdoc">Sets information related to synthesizer frequency. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00689">rl_monitoring.c:689</a></div></div>
<div class="ttc" id="group___monitoring_html_ga19fb267d3f6fdd7bdff55054d5bf7fde"><div class="ttname"><a href="group___monitoring.html#ga19fb267d3f6fdd7bdff55054d5bf7fde">rlRfDigMonEnableConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfDigMonEnableConfig(rlUInt8_t deviceMap, rlMonDigEnables_t *data)</div><div class="ttdoc">Sets the consolidated configuration of all digital monitoring. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00090">rl_monitoring.c:90</a></div></div>
<div class="ttc" id="structrl_rx_sat_mon_conf__t_html_af8943e8becd3b58890b076d860ebf058"><div class="ttname"><a href="structrl_rx_sat_mon_conf__t.html#af8943e8becd3b58890b076d860ebf058">rlRxSatMonConf_t::reserved3</a></div><div class="ttdeci">rlUInt32_t reserved3</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01853">rl_monitoring.h:1853</a></div></div>
<div class="ttc" id="structrl_rx_mix_in_pwr_mon_conf__t_html_a60228ab7645a2e39d8c481e3b0ab9286"><div class="ttname"><a href="structrl_rx_mix_in_pwr_mon_conf__t.html#a60228ab7645a2e39d8c481e3b0ab9286">rlRxMixInPwrMonConf_t::txEnable</a></div><div class="ttdeci">rlUInt8_t txEnable</div><div class="ttdoc">This field indicates if and which TX channels should be enabled while measuring   RX mixer input powe...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01935">rl_monitoring.h:1935</a></div></div>
<div class="ttc" id="structrl_ext_ana_signals_mon_conf__t_html_ad882e1134af0f1d05564afa6c17dbb43"><div class="ttname"><a href="structrl_ext_ana_signals_mon_conf__t.html#ad882e1134af0f1d05564afa6c17dbb43">rlExtAnaSignalsMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt16_t reserved1</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01410">rl_monitoring.h:1410</a></div></div>
<div class="ttc" id="structrl_rx_mix_in_pwr_mon_conf__t_html_abc26dd3a41e0fed1593c2adb22f21950"><div class="ttname"><a href="structrl_rx_mix_in_pwr_mon_conf__t.html#abc26dd3a41e0fed1593c2adb22f21950">rlRxMixInPwrMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt8_t reserved0</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01939">rl_monitoring.h:1939</a></div></div>
<div class="ttc" id="structrl_rx_mix_in_pwr_mon_conf__t_html_a4c1aa81f5315f0df8ad4353189a1ca7d"><div class="ttname"><a href="structrl_rx_mix_in_pwr_mon_conf__t.html#a4c1aa81f5315f0df8ad4353189a1ca7d">rlRxMixInPwrMonConf_t::reserved2</a></div><div class="ttdeci">rlUInt32_t reserved2</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01991">rl_monitoring.h:1991</a></div></div>
<div class="ttc" id="structrl_pm_clk_lo_int_ana_signals_mon_conf__t_html_a82cc02ebf8c082285fe7c2633b02d422"><div class="ttname"><a href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#a82cc02ebf8c082285fe7c2633b02d422">rlPmClkLoIntAnaSignalsMonConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Value Definition   0 Report is sent every monitoring period without threshold check   1 Report is sen...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01541">rl_monitoring.h:1541</a></div></div>
<div class="ttc" id="structrl_rx_noise_mon_conf__t_html_aeea2aae6ff4a90a46d3f33936ca7e302"><div class="ttname"><a href="structrl_rx_noise_mon_conf__t.html#aeea2aae6ff4a90a46d3f33936ca7e302">rlRxNoiseMonConf_t::reserved2</a></div><div class="ttdeci">rlUInt32_t reserved2</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00570">rl_monitoring.h:570</a></div></div>
<div class="ttc" id="structrl_pm_clk_lo_int_ana_signals_mon_conf__t_html_a678c308a8e8208a5cc48068ff7b86df3"><div class="ttname"><a href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#a678c308a8e8208a5cc48068ff7b86df3">rlPmClkLoIntAnaSignalsMonConf_t::profileIndx</a></div><div class="ttdeci">rlUInt8_t profileIndx</div><div class="ttdoc">The RF analog settings corresponding to this profile are used for monitoring the   enabled signals...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01535">rl_monitoring.h:1535</a></div></div>
<div class="ttc" id="structrl_tx_pow_mon_conf__t_html_a3e575016de86b6736994fde45285a631"><div class="ttname"><a href="structrl_tx_pow_mon_conf__t.html#a3e575016de86b6736994fde45285a631">rlTxPowMonConf_t::txPowFlatnessErrThresh</a></div><div class="ttdeci">rlUInt16_t txPowFlatnessErrThresh</div><div class="ttdoc">The magnitude of measured TX power flatness error, for each enabled channel, is   compared against th...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00741">rl_monitoring.h:741</a></div></div>
<div class="ttc" id="structrl_rx_gain_phase_mon_conf__t_html_a6be04929ed7c3d85c69cecb0e7d25dd4"><div class="ttname"><a href="structrl_rx_gain_phase_mon_conf__t.html#a6be04929ed7c3d85c69cecb0e7d25dd4">rlRxGainPhaseMonConf_t::rxGainFlatnessErrThresh</a></div><div class="ttdeci">rlUInt16_t rxGainFlatnessErrThresh</div><div class="ttdoc">The magnitude of measured RX gain flatness error, for each enabled channel, is   compared against thi...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00430">rl_monitoring.h:430</a></div></div>
<div class="ttc" id="structrl_all_tx_bpm_mon_conf__t_html_abeffbd280092c88224ae346e3ffc2b53"><div class="ttname"><a href="structrl_all_tx_bpm_mon_conf__t.html#abeffbd280092c88224ae346e3ffc2b53">rlAllTxBpmMonConf_t::tx2BpmMonCfg</a></div><div class="ttdeci">rlTxBpmMonConf_t * tx2BpmMonCfg</div><div class="ttdoc">Tx-2 BPM monitoring config. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01155">rl_monitoring.h:1155</a></div></div>
<div class="ttc" id="structrl_rx_sat_mon_conf__t_html_a8ac0d967ae401f3e6843aa5b7a45916c"><div class="ttname"><a href="structrl_rx_sat_mon_conf__t.html#a8ac0d967ae401f3e6843aa5b7a45916c">rlRxSatMonConf_t::rxChannelMask</a></div><div class="ttdeci">rlUInt8_t rxChannelMask</div><div class="ttdoc">This field is applicable only for SAT_MON_MODE = 0 Masks RX channels used for   monitoring. In every slice, saturation counts for all unmasked channels are   added together, and the total is capped to 127. The 8 bits are mapped   (MSB-&gt;LSB) to:   [RX3Q, RX2Q, RX1Q, RX0Q, RX3I, RX2I, RX1I, RX0I]   00000000 =&gt; All channels unmasked   11111111 =&gt; All channels masked.  . </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01825">rl_monitoring.h:1825</a></div></div>
<div class="ttc" id="group___monitoring_html_ga29362af9e5135d2c2cb1c543ba0ffb25"><div class="ttname"><a href="group___monitoring.html#ga29362af9e5135d2c2cb1c543ba0ffb25">rlRfAnaFaultInjConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfAnaFaultInjConfig(rlUInt8_t deviceMap, rlAnaFaultInj_t *data)</div><div class="ttdoc">Sets information related to RF fault injection. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l01180">rl_monitoring.c:1180</a></div></div>
<div class="ttc" id="structrl_tx_pow_mon_conf__t_html_a860d2c17b26710e608e7c369acac48ac"><div class="ttname"><a href="structrl_tx_pow_mon_conf__t.html#a860d2c17b26710e608e7c369acac48ac">rlTxPowMonConf_t::profileIndx</a></div><div class="ttdeci">rlUInt8_t profileIndx</div><div class="ttdoc">This field indicates the profile Index for which this configuration applies. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00654">rl_monitoring.h:654</a></div></div>
<div class="ttc" id="structrl_synth_freq_mon_conf__t_html_a130a43dd95e8348eff3779973da41918"><div class="ttname"><a href="structrl_synth_freq_mon_conf__t.html#a130a43dd95e8348eff3779973da41918">rlSynthFreqMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt8_t reserved0</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01209">rl_monitoring.h:1209</a></div></div>
<div class="ttc" id="structrl_temp_mon_conf__t_html_a4dd5e13938ba6230f98cc15afeab4e05"><div class="ttname"><a href="structrl_temp_mon_conf__t.html#a4dd5e13938ba6230f98cc15afeab4e05">rlTempMonConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Value Definition   0 Report is sent every monitoring period without threshold check   1 Report is sen...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00254">rl_monitoring.h:254</a></div></div>
<div class="ttc" id="structrl_temp_mon_conf__t_html_a8651e8e36a62369a46f881607c050df6"><div class="ttname"><a href="structrl_temp_mon_conf__t.html#a8651e8e36a62369a46f881607c050df6">rlTempMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt8_t reserved0</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00258">rl_monitoring.h:258</a></div></div>
<div class="ttc" id="structrl_all_tx_bpm_mon_conf__t_html"><div class="ttname"><a href="structrl_all_tx_bpm_mon_conf__t.html">rlAllTxBpmMonConf_t</a></div><div class="ttdoc">TX BPM monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01142">rl_monitoring.h:1142</a></div></div>
<div class="ttc" id="structrl_gpadc_int_ana_signals_mon_conf__t_html_a9b31897f7dc2af8500dac35bcba38086"><div class="ttname"><a href="structrl_gpadc_int_ana_signals_mon_conf__t.html#a9b31897f7dc2af8500dac35bcba38086">rlGpadcIntAnaSignalsMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt8_t reserved0</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01629">rl_monitoring.h:1629</a></div></div>
<div class="ttc" id="structrl_all_tx_pow_mon_conf__t_html"><div class="ttname"><a href="structrl_all_tx_pow_mon_conf__t.html">rlAllTxPowMonConf_t</a></div><div class="ttdoc">TX power monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00756">rl_monitoring.h:756</a></div></div>
<div class="ttc" id="structrl_tx_bpm_mon_conf__t_html"><div class="ttname"><a href="structrl_tx_bpm_mon_conf__t.html">rlTxBpmMonConf_t</a></div><div class="ttdoc">TX BPM monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01015">rl_monitoring.h:1015</a></div></div>
<div class="ttc" id="structrl_tx_bpm_mon_conf__t_html_addc904800d3caa17b962b4b91e912dff"><div class="ttname"><a href="structrl_tx_bpm_mon_conf__t.html#addc904800d3caa17b962b4b91e912dff">rlTxBpmMonConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Value Definition   0 Report is sent every monitoring period without threshold check   1 Report is sen...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01048">rl_monitoring.h:1048</a></div></div>
<div class="ttc" id="structrl_rx_noise_mon_conf__t_html"><div class="ttname"><a href="structrl_rx_noise_mon_conf__t.html">rlRxNoiseMonConf_t</a></div><div class="ttdoc">RX noise monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00484">rl_monitoring.h:484</a></div></div>
<div class="ttc" id="structrl_rx_if_stage_mon_conf__t_html"><div class="ttname"><a href="structrl_rx_if_stage_mon_conf__t.html">rlRxIfStageMonConf_t</a></div><div class="ttdoc">RX IF stage monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00576">rl_monitoring.h:576</a></div></div>
<div class="ttc" id="structrl_tx_ballbreak_mon_conf__t_html_adba71f8e0a10fba6159cc98d68db972c"><div class="ttname"><a href="structrl_tx_ballbreak_mon_conf__t.html#adba71f8e0a10fba6159cc98d68db972c">rlTxBallbreakMonConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Value Definition   0 Report is sent every monitoring period without threshold check   1 Report is sen...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00784">rl_monitoring.h:784</a></div></div>
<div class="ttc" id="structrl_all_tx_int_ana_signals_mon_conf__t_html_ac1c2990546bf0eb5dc1188b35b9ee712"><div class="ttname"><a href="structrl_all_tx_int_ana_signals_mon_conf__t.html#ac1c2990546bf0eb5dc1188b35b9ee712">rlAllTxIntAnaSignalsMonConf_t::tx2IntAnaSgnlMonCfg</a></div><div class="ttdeci">rlTxIntAnaSignalsMonConf_t * tx2IntAnaSgnlMonCfg</div><div class="ttdoc">Internal signals in the Tx-2 path monitoring config. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01482">rl_monitoring.h:1482</a></div></div>
<div class="ttc" id="structrl_all_tx_ball_break_mon_cfg__t_html"><div class="ttname"><a href="structrl_all_tx_ball_break_mon_cfg__t.html">rlAllTxBallBreakMonCfg_t</a></div><div class="ttdoc">TX ballbreak monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00823">rl_monitoring.h:823</a></div></div>
<div class="ttc" id="structrl_pm_clk_lo_int_ana_signals_mon_conf__t_html_a446a77c684e2a27c7e874546094d9267"><div class="ttname"><a href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#a446a77c684e2a27c7e874546094d9267">rlPmClkLoIntAnaSignalsMonConf_t::sync20GMaxThresh</a></div><div class="ttdeci">rlInt8_t sync20GMaxThresh</div><div class="ttdoc">Maximum threshold for 20GHz monitoring  1 LSB = 1 dBm. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01562">rl_monitoring.h:1562</a></div></div>
<div class="ttc" id="group___monitoring_html_ga02ecedab095965b42591e9f59dfa0353"><div class="ttname"><a href="group___monitoring.html#ga02ecedab095965b42591e9f59dfa0353">rlRfPllContrlVoltMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfPllContrlVoltMonConfig(rlUInt8_t deviceMap, rlPllContrVoltMonConf_t *data)</div><div class="ttdoc">Sets information related to APLL and Synthesizer&amp;#39;s control voltage signals monitoring. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00987">rl_monitoring.c:987</a></div></div>
<div class="ttc" id="structrl_tx_gain_phase_mismatch_mon_conf__t_html_a394bc54afe1d3ecf5ec15e761edcbe14"><div class="ttname"><a href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a394bc54afe1d3ecf5ec15e761edcbe14">rlTxGainPhaseMismatchMonConf_t::txEn</a></div><div class="ttdeci">rlUInt8_t txEn</div><div class="ttdoc">This field indicates the TX channels that should be compared for gain and phase   balance...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00878">rl_monitoring.h:878</a></div></div>
<div class="ttc" id="structrl_all_tx_int_ana_signals_mon_conf__t_html"><div class="ttname"><a href="structrl_all_tx_int_ana_signals_mon_conf__t.html">rlAllTxIntAnaSignalsMonConf_t</a></div><div class="ttdoc">Internal signals in the TX path monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01469">rl_monitoring.h:1469</a></div></div>
<div class="ttc" id="structrl_rx_gain_phase_mon_conf__t_html_a89dd7b90df17deb6510ce4728d2bb625"><div class="ttname"><a href="structrl_rx_gain_phase_mon_conf__t.html#a89dd7b90df17deb6510ce4728d2bb625">rlRxGainPhaseMonConf_t::profileIndx</a></div><div class="ttdeci">rlUInt8_t profileIndx</div><div class="ttdoc">This field indicates the profile Index for which this configuration applies. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00336">rl_monitoring.h:336</a></div></div>
<div class="ttc" id="structrl_rx_gain_phase_mon_conf__t_html_af6d1d11fce8ac373072d513e781af9c7"><div class="ttname"><a href="structrl_rx_gain_phase_mon_conf__t.html#af6d1d11fce8ac373072d513e781af9c7">rlRxGainPhaseMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt32_t reserved1</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00474">rl_monitoring.h:474</a></div></div>
<div class="ttc" id="structrl_rx_sat_mon_conf__t_html_a724d31b40813b2d3212edfed739d9963"><div class="ttname"><a href="structrl_rx_sat_mon_conf__t.html#a724d31b40813b2d3212edfed739d9963">rlRxSatMonConf_t::numSlices</a></div><div class="ttdeci">rlUInt16_t numSlices</div><div class="ttdoc">Number of (primary + secondary) time slices to monitor.   Valid range: 1 to 127   NOTE: Together with...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01814">rl_monitoring.h:1814</a></div></div>
<div class="ttc" id="group___monitoring_html_ga732f99985e067b94a3b167cb809986eb"><div class="ttname"><a href="group___monitoring.html#ga732f99985e067b94a3b167cb809986eb">rlRfRxIfSatMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfRxIfSatMonConfig(rlUInt8_t deviceMap, rlRxSatMonConf_t *data)</div><div class="ttdoc">Sets information related to RX saturation detector monitoring. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l01065">rl_monitoring.c:1065</a></div></div>
<div class="ttc" id="structrl_rf_rx_saturation_cq_data__t_html"><div class="ttname"><a href="structrl_rf_rx_saturation_cq_data__t.html">rlRfRxSaturationCqData_t</a></div><div class="ttdoc">RX ADC and IF saturation information. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l02034">rl_monitoring.h:2034</a></div></div>
<div class="ttc" id="structrl_all_tx_pow_mon_conf__t_html_a6ad0769440229b54d3ee3bdac68e3842"><div class="ttname"><a href="structrl_all_tx_pow_mon_conf__t.html#a6ad0769440229b54d3ee3bdac68e3842">rlAllTxPowMonConf_t::tx1PowrMonCfg</a></div><div class="ttdeci">rlTxPowMonConf_t * tx1PowrMonCfg</div><div class="ttdoc">Power Monitoring Configuration for Tx1. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00765">rl_monitoring.h:765</a></div></div>
<div class="ttc" id="structrl_tx_gain_phase_mismatch_mon_conf__t_html_a34acaf18122f7e9d3eebf24e5c601a67"><div class="ttname"><a href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a34acaf18122f7e9d3eebf24e5c601a67">rlTxGainPhaseMismatchMonConf_t::reserved2</a></div><div class="ttdeci">rlUInt16_t reserved2</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01005">rl_monitoring.h:1005</a></div></div>
<div class="ttc" id="group___monitoring_html_gaab210a73c21dd3def9df3c3ddcac1247"><div class="ttname"><a href="group___monitoring.html#gaab210a73c21dd3def9df3c3ddcac1247">rlRfTempMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfTempMonConfig(rlUInt8_t deviceMap, rlTempMonConf_t *data)</div><div class="ttdoc">This API configure the on chip temperature monitors and report the soft results from the monitor...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00208">rl_monitoring.c:208</a></div></div>
<div class="ttc" id="structrl_tx_gain_phase_mismatch_mon_conf__t_html"><div class="ttname"><a href="structrl_tx_gain_phase_mismatch_mon_conf__t.html">rlTxGainPhaseMismatchMonConf_t</a></div><div class="ttdoc">TX gain and phase mismatch monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00842">rl_monitoring.h:842</a></div></div>
<div class="ttc" id="structrl_rx_sat_mon_conf__t_html_ac381f1ff620b117727398164e7852430"><div class="ttname"><a href="structrl_rx_sat_mon_conf__t.html#ac381f1ff620b117727398164e7852430">rlRxSatMonConf_t::reserved4</a></div><div class="ttdeci">rlUInt32_t reserved4</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01857">rl_monitoring.h:1857</a></div></div>
<div class="ttc" id="structrl_rx_sat_mon_conf__t_html_a1bb820f3143e42849c8b78254cc564f2"><div class="ttname"><a href="structrl_rx_sat_mon_conf__t.html#a1bb820f3143e42849c8b78254cc564f2">rlRxSatMonConf_t::reserved2</a></div><div class="ttdeci">rlUInt16_t reserved2</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01849">rl_monitoring.h:1849</a></div></div>
<div class="ttc" id="structrl_synth_freq_mon_conf__t_html_aba538a6ea1b0e43a035797d82bf2fc6e"><div class="ttname"><a href="structrl_synth_freq_mon_conf__t.html#aba538a6ea1b0e43a035797d82bf2fc6e">rlSynthFreqMonConf_t::freqErrThresh</a></div><div class="ttdeci">rlUInt16_t freqErrThresh</div><div class="ttdoc">During the chirp, the error of the measured instantaneous chirp frequency w.r.t.   the desired value ...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01197">rl_monitoring.h:1197</a></div></div>
<div class="ttc" id="structrl_rx_mix_in_pwr_mon_conf__t_html_a94b528f529aee74afb6563b67de3f7f6"><div class="ttname"><a href="structrl_rx_mix_in_pwr_mon_conf__t.html#a94b528f529aee74afb6563b67de3f7f6">rlRxMixInPwrMonConf_t::profileIndx</a></div><div class="ttdeci">rlUInt8_t profileIndx</div><div class="ttdoc">The RF analog settings corresponding to this profile are used for monitoring RX   mixer input power u...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01916">rl_monitoring.h:1916</a></div></div>
<div class="ttc" id="structrl_rx_gain_phase_mon_conf__t_html_a68259b97911a8bb72d673539e9d5b535"><div class="ttname"><a href="structrl_rx_gain_phase_mon_conf__t.html#a68259b97911a8bb72d673539e9d5b535">rlRxGainPhaseMonConf_t::txSel</a></div><div class="ttdeci">rlUInt8_t txSel</div><div class="ttdoc">Value Definition   0 TX0 is used for generating loopback signal for RX gain measurement   1 TX1 is us...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00362">rl_monitoring.h:362</a></div></div>
<div class="ttc" id="group___monitoring_html_ga36cb92afa5be17a30546df9c93a5a9d5"><div class="ttname"><a href="group___monitoring.html#ga36cb92afa5be17a30546df9c93a5a9d5">rlRfGpadcIntAnaSignalsMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfGpadcIntAnaSignalsMonConfig(rlUInt8_t deviceMap, rlGpadcIntAnaSignalsMonConf_t *data)</div><div class="ttdoc">Sets information related to GPADC Internal Analog Signals monitoring. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00946">rl_monitoring.c:946</a></div></div>
<div class="ttc" id="structrl_rx_if_stage_mon_conf__t_html_a593405863fbeb9dc80f001c93470dcd5"><div class="ttname"><a href="structrl_rx_if_stage_mon_conf__t.html#a593405863fbeb9dc80f001c93470dcd5">rlRxIfStageMonConf_t::reserved2</a></div><div class="ttdeci">rlUInt32_t reserved2</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00642">rl_monitoring.h:642</a></div></div>
<div class="ttc" id="structrl_rx_if_stage_mon_conf__t_html_a80e36ba5f959b4b2ae540db6bdc629af"><div class="ttname"><a href="structrl_rx_if_stage_mon_conf__t.html#a80e36ba5f959b4b2ae540db6bdc629af">rlRxIfStageMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt16_t reserved1</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00610">rl_monitoring.h:610</a></div></div>
<div class="ttc" id="group___monitoring_html_gad0d324dfb033ec20902dd2b2621c0b38"><div class="ttname"><a href="group___monitoring.html#gad0d324dfb033ec20902dd2b2621c0b38">rlRfDigMonPeriodicConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfDigMonPeriodicConfig(rlUInt8_t deviceMap, rlDigMonPeriodicConf_t *data)</div><div class="ttdoc">Sets the consolidated configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00126">rl_monitoring.c:126</a></div></div>
<div class="ttc" id="structrl_tx_ballbreak_mon_conf__t_html"><div class="ttname"><a href="structrl_tx_ballbreak_mon_conf__t.html">rlTxBallbreakMonConf_t</a></div><div class="ttdoc">TX ballbreak monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00775">rl_monitoring.h:775</a></div></div>
<div class="ttc" id="group___monitoring_html_ga4374ac66108fecb530ef8ef05900532a"><div class="ttname"><a href="group___monitoring.html#ga4374ac66108fecb530ef8ef05900532a">rlRfExtAnaSignalsMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfExtAnaSignalsMonConfig(rlUInt8_t deviceMap, rlExtAnaSignalsMonConf_t *data)</div><div class="ttdoc">Sets information related to external DC signals monitoring. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00727">rl_monitoring.c:727</a></div></div>
<div class="ttc" id="structrl_tx_gain_phase_mismatch_mon_conf__t_html_a0e9806c2cb100a21112fbdcb0e0c415f"><div class="ttname"><a href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a0e9806c2cb100a21112fbdcb0e0c415f">rlTxGainPhaseMismatchMonConf_t::txPhaseMismatchThresh</a></div><div class="ttdeci">rlUInt16_t txPhaseMismatchThresh</div><div class="ttdoc">The magnitude of measured TX phase mismatch across the enabled channels at each   enabled RF frequenc...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00974">rl_monitoring.h:974</a></div></div>
<div class="ttc" id="structrl_synth_freq_mon_conf__t_html"><div class="ttname"><a href="structrl_synth_freq_mon_conf__t.html">rlSynthFreqMonConf_t</a></div><div class="ttdoc">Synthesizer frequency monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01161">rl_monitoring.h:1161</a></div></div>
<div class="ttc" id="structrl_tx_ballbreak_mon_conf__t_html_ab5ad6eda6075131de2d8ef18ccd3bec7"><div class="ttname"><a href="structrl_tx_ballbreak_mon_conf__t.html#ab5ad6eda6075131de2d8ef18ccd3bec7">rlTxBallbreakMonConf_t::reserved2</a></div><div class="ttdeci">rlUInt32_t reserved2</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00817">rl_monitoring.h:817</a></div></div>
<div class="ttc" id="structrl_rx_gain_phase_mon_conf__t_html_a3a43340ffee564cf4ae33bda368666f6"><div class="ttname"><a href="structrl_rx_gain_phase_mon_conf__t.html#a3a43340ffee564cf4ae33bda368666f6">rlRxGainPhaseMonConf_t::reserved2</a></div><div class="ttdeci">rlUInt32_t reserved2</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00478">rl_monitoring.h:478</a></div></div>
<div class="ttc" id="structrl_mon_dig_enables__t_html"><div class="ttname"><a href="structrl_mon_dig_enables__t.html">rlMonDigEnables_t</a></div><div class="ttdoc">Digital monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00072">rl_monitoring.h:72</a></div></div>
<div class="ttc" id="structrl_rx_if_stage_mon_conf__t_html_a4c179dead1518cd394e7069589d7972c"><div class="ttname"><a href="structrl_rx_if_stage_mon_conf__t.html#a4c179dead1518cd394e7069589d7972c">rlRxIfStageMonConf_t::hpfCutoffErrThresh</a></div><div class="ttdeci">rlUInt16_t hpfCutoffErrThresh</div><div class="ttdoc">The absolute values of RX IF HPF cutoff percentage frequency errors are   compared against the corres...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00619">rl_monitoring.h:619</a></div></div>
<div class="ttc" id="structrl_all_tx_int_ana_signals_mon_conf__t_html_a909e54404e03295007c9a36f09f6c03a"><div class="ttname"><a href="structrl_all_tx_int_ana_signals_mon_conf__t.html#a909e54404e03295007c9a36f09f6c03a">rlAllTxIntAnaSignalsMonConf_t::tx1IntAnaSgnlMonCfg</a></div><div class="ttdeci">rlTxIntAnaSignalsMonConf_t * tx1IntAnaSgnlMonCfg</div><div class="ttdoc">Internal signals in the Tx-1 path monitoring config. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01478">rl_monitoring.h:1478</a></div></div>
<div class="ttc" id="structrl_rx_noise_mon_conf__t_html_aaacfeaf9082956bf32c3d73c7b37181e"><div class="ttname"><a href="structrl_rx_noise_mon_conf__t.html#aaacfeaf9082956bf32c3d73c7b37181e">rlRxNoiseMonConf_t::rfFreqBitMask</a></div><div class="ttdeci">rlUInt8_t rfFreqBitMask</div><div class="ttdoc">This field indicates the exact RF frequencies inside the profile&amp;#39;s RF band at   which to measure the ...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00506">rl_monitoring.h:506</a></div></div>
<div class="ttc" id="structrl_rx_if_stage_mon_conf__t_html_a467ab485c90113ad9fb9eea8c38097c4"><div class="ttname"><a href="structrl_rx_if_stage_mon_conf__t.html#a467ab485c90113ad9fb9eea8c38097c4">rlRxIfStageMonConf_t::ifaGainErrThresh</a></div><div class="ttdeci">rlUInt16_t ifaGainErrThresh</div><div class="ttdoc">The absolute deviation of RX IFA Gain from the expected gain for each enabled RX   channel is compare...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00638">rl_monitoring.h:638</a></div></div>
<div class="ttc" id="group___monitoring_html_ga5f04998ce1b5812fddb10d58773b6b46"><div class="ttname"><a href="group___monitoring.html#ga5f04998ce1b5812fddb10d58773b6b46">rlRfPmClkLoIntAnaSignalsMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfPmClkLoIntAnaSignalsMonConfig(rlUInt8_t deviceMap, rlPmClkLoIntAnaSignalsMonConf_t *data)</div><div class="ttdoc">Sets information related to Power Management, Clock generation and LO distribution. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00905">rl_monitoring.c:905</a></div></div>
<div class="ttc" id="structrl_gpadc_int_ana_signals_mon_conf__t_html"><div class="ttname"><a href="structrl_gpadc_int_ana_signals_mon_conf__t.html">rlGpadcIntAnaSignalsMonConf_t</a></div><div class="ttdoc">Internal signals for GPADC monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01617">rl_monitoring.h:1617</a></div></div>
<div class="ttc" id="structrl_temp_mon_conf__t_html_a70f3213a480bc0759f6e352e060944a1"><div class="ttname"><a href="structrl_temp_mon_conf__t.html#a70f3213a480bc0759f6e352e060944a1">rlTempMonConf_t::anaTempThreshMax</a></div><div class="ttdeci">rlInt16_t anaTempThreshMax</div><div class="ttdoc">The temperatures read from near the sensors near the RF analog modules are compared against a maximum...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00289">rl_monitoring.h:289</a></div></div>
<div class="ttc" id="structrl_rx_mix_in_pwr_mon_conf__t_html_ace9919aa35a8f47b048ef5e49a332730"><div class="ttname"><a href="structrl_rx_mix_in_pwr_mon_conf__t.html#ace9919aa35a8f47b048ef5e49a332730">rlRxMixInPwrMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt16_t reserved1</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01987">rl_monitoring.h:1987</a></div></div>
<div class="ttc" id="structrl_tx_int_ana_signals_mon_conf__t_html_a45048212272b74eedcac54b3d09d786c"><div class="ttname"><a href="structrl_tx_int_ana_signals_mon_conf__t.html#a45048212272b74eedcac54b3d09d786c">rlTxIntAnaSignalsMonConf_t::profileIndx</a></div><div class="ttdeci">rlUInt8_t profileIndx</div><div class="ttdoc">The RF analog settings corresponding to this profile are used for monitoring the   enabled signals...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01432">rl_monitoring.h:1432</a></div></div>
<div class="ttc" id="structrl_all_tx_int_ana_signals_mon_conf__t_html_aa188373543b83ffa9633e38851a7b5fc"><div class="ttname"><a href="structrl_all_tx_int_ana_signals_mon_conf__t.html#aa188373543b83ffa9633e38851a7b5fc">rlAllTxIntAnaSignalsMonConf_t::tx0IntAnaSgnlMonCfg</a></div><div class="ttdeci">rlTxIntAnaSignalsMonConf_t * tx0IntAnaSgnlMonCfg</div><div class="ttdoc">Internal signals in the Tx-0 path monitoring config. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01474">rl_monitoring.h:1474</a></div></div>
<div class="ttc" id="structrl_rx_mix_in_pwr_mon_conf__t_html"><div class="ttname"><a href="structrl_rx_mix_in_pwr_mon_conf__t.html">rlRxMixInPwrMonConf_t</a></div><div class="ttdoc">RX mixer input power monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01908">rl_monitoring.h:1908</a></div></div>
<div class="ttc" id="structrl_tx_bpm_mon_conf__t_html_a0f15454a137845f3136250dc6d85ab0a"><div class="ttname"><a href="structrl_tx_bpm_mon_conf__t.html#a0f15454a137845f3136250dc6d85ab0a">rlTxBpmMonConf_t::phaseShifterThreshMax</a></div><div class="ttdeci">rlUInt16_t phaseShifterThreshMax</div><div class="ttdoc">Maximum threshold for the difference in the 2 configured phase shift values 1 LSB = 5...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01127">rl_monitoring.h:1127</a></div></div>
<div class="ttc" id="structrl_tx_int_ana_signals_mon_conf__t_html_a97885e1adb2003a8c7d22f4a179d2054"><div class="ttname"><a href="structrl_tx_int_ana_signals_mon_conf__t.html#a97885e1adb2003a8c7d22f4a179d2054">rlTxIntAnaSignalsMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt32_t reserved1</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01462">rl_monitoring.h:1462</a></div></div>
<div class="ttc" id="structrl_rx_sat_mon_conf__t_html_a4fbec096c7956197d361d961011c44f8"><div class="ttname"><a href="structrl_rx_sat_mon_conf__t.html#a4fbec096c7956197d361d961011c44f8">rlRxSatMonConf_t::satMonSel</a></div><div class="ttdeci">rlUInt8_t satMonSel</div><div class="ttdoc">01 =&gt; Enable only the ADC saturation monitor   11 =&gt; Enable both the ADC and IFA1 saturation monitors...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01780">rl_monitoring.h:1780</a></div></div>
<div class="ttc" id="structrl_rx_gain_phase_mon_conf__t_html_ab6c9ad8f9508b4684eb26f8dc502a5fc"><div class="ttname"><a href="structrl_rx_gain_phase_mon_conf__t.html#ab6c9ad8f9508b4684eb26f8dc502a5fc">rlRxGainPhaseMonConf_t::rxGainAbsThresh</a></div><div class="ttdeci">rlUInt16_t rxGainAbsThresh</div><div class="ttdoc">The magnitude of difference between the programmed and measured RX gain for each   enabled channel at...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00405">rl_monitoring.h:405</a></div></div>
<div class="ttc" id="structrl_ext_ana_signals_mon_conf__t_html_a9ef96b1eb21241e2e8e8384b5408b2de"><div class="ttname"><a href="structrl_ext_ana_signals_mon_conf__t.html#a9ef96b1eb21241e2e8e8384b5408b2de">rlExtAnaSignalsMonConf_t::reserved3</a></div><div class="ttdeci">rlUInt32_t reserved3</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01418">rl_monitoring.h:1418</a></div></div>
<div class="ttc" id="structrl_temp_mon_conf__t_html_aa91776a2bccefe97bf10599e84ea0d7a"><div class="ttname"><a href="structrl_temp_mon_conf__t.html#aa91776a2bccefe97bf10599e84ea0d7a">rlTempMonConf_t::tempDiffThresh</a></div><div class="ttdeci">rlUInt16_t tempDiffThresh</div><div class="ttdoc">The maximum difference across temperatures read from all the enabled sensors is compared against this...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00316">rl_monitoring.h:316</a></div></div>
<div class="ttc" id="group___monitoring_html_ga0069910cfd6078ba7fe1b64851c72bf7"><div class="ttname"><a href="group___monitoring.html#ga0069910cfd6078ba7fe1b64851c72bf7">rlRfTxIntAnaSignalsMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfTxIntAnaSignalsMonConfig(rlUInt8_t deviceMap, rlAllTxIntAnaSignalsMonConf_t *data)</div><div class="ttdoc">Sets information related to TX Internal Analog Signals monitoring. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00768">rl_monitoring.c:768</a></div></div>
<div class="ttc" id="structrl_dual_clk_comp_mon_conf__t_html_ad48f09387e60258a2a0e41b61f4950ad"><div class="ttname"><a href="structrl_dual_clk_comp_mon_conf__t.html#ad48f09387e60258a2a0e41b61f4950ad">rlDualClkCompMonConf_t::dccPairEnables</a></div><div class="ttdeci">rlUInt16_t dccPairEnables</div><div class="ttdoc">This field indicates which pairs of clocks to monitor. When a bit in the field is   set to 1...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01759">rl_monitoring.h:1759</a></div></div>
<div class="ttc" id="group___monitoring_html_ga082d1ea5650e7ae439c535e808e3280b"><div class="ttname"><a href="group___monitoring.html#ga082d1ea5650e7ae439c535e808e3280b">rlRfRxNoiseMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfRxNoiseMonConfig(rlUInt8_t deviceMap, rlRxNoiseMonConf_t *data)</div><div class="ttdoc">Sets information related to RX noise monitoring. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00285">rl_monitoring.c:285</a></div></div>
<div class="ttc" id="group___monitoring_html_ga2ed6e9020fe2b9183f5e61e9d9af47ac"><div class="ttname"><a href="group___monitoring.html#ga2ed6e9020fe2b9183f5e61e9d9af47ac">rlRfTxBpmMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfTxBpmMonConfig(rlUInt8_t deviceMap, rlAllTxBpmMonConf_t *data)</div><div class="ttdoc">Sets information related to TX BPM monitoring. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00595">rl_monitoring.c:595</a></div></div>
<div class="ttc" id="structrl_tx_pow_mon_conf__t_html_a08faea947d719c6974c01addfd10e3cd"><div class="ttname"><a href="structrl_tx_pow_mon_conf__t.html#a08faea947d719c6974c01addfd10e3cd">rlTxPowMonConf_t::reserved3</a></div><div class="ttdeci">rlUInt32_t reserved3</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00749">rl_monitoring.h:749</a></div></div>
<div class="ttc" id="structrl_tx_gain_phase_mismatch_mon_conf__t_html_a6854fb9d227ce1fe980a311c99063498"><div class="ttname"><a href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a6854fb9d227ce1fe980a311c99063498">rlTxGainPhaseMismatchMonConf_t::rfFreqBitMask</a></div><div class="ttdeci">rlUInt8_t rfFreqBitMask</div><div class="ttdoc">This field indicates the exact RF frequencies inside the profile&amp;#39;s RF band at   which to measure the ...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00868">rl_monitoring.h:868</a></div></div>
<div class="ttc" id="structrl_tx_pow_mon_conf__t_html_af32e3b1ba1a65ac9403d36cccfcb60b3"><div class="ttname"><a href="structrl_tx_pow_mon_conf__t.html#af32e3b1ba1a65ac9403d36cccfcb60b3">rlTxPowMonConf_t::txPowAbsErrThresh</a></div><div class="ttdeci">rlUInt16_t txPowAbsErrThresh</div><div class="ttdoc">The magnitude of difference between the programmed and measured TX power for   each enabled channel a...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00730">rl_monitoring.h:730</a></div></div>
<div class="ttc" id="structrl_tx_pow_mon_conf__t_html_a0cddb4e54989477ee3fc779e3fde25d1"><div class="ttname"><a href="structrl_tx_pow_mon_conf__t.html#a0cddb4e54989477ee3fc779e3fde25d1">rlTxPowMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt16_t reserved0</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00698">rl_monitoring.h:698</a></div></div>
<div class="ttc" id="structrl_tx_bpm_mon_conf__t_html_a13ac6328ae21f9ff4e4ef42125cd3354"><div class="ttname"><a href="structrl_tx_bpm_mon_conf__t.html#a13ac6328ae21f9ff4e4ef42125cd3354">rlTxBpmMonConf_t::reserved</a></div><div class="ttdeci">rlUInt16_t reserved</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01136">rl_monitoring.h:1136</a></div></div>
<div class="ttc" id="structrl_all_tx_ball_break_mon_cfg__t_html_a5a681515b7f3e27353d5e03d6f353c0d"><div class="ttname"><a href="structrl_all_tx_ball_break_mon_cfg__t.html#a5a681515b7f3e27353d5e03d6f353c0d">rlAllTxBallBreakMonCfg_t::tx2BallBrkMonCfg</a></div><div class="ttdeci">rlTxBallbreakMonConf_t * tx2BallBrkMonCfg</div><div class="ttdoc">Tx ballbreak monitoring config for Tx2. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00836">rl_monitoring.h:836</a></div></div>
<div class="ttc" id="structrl_mon_ana_enables__t_html"><div class="ttname"><a href="structrl_mon_ana_enables__t.html">rlMonAnaEnables_t</a></div><div class="ttdoc">Analog monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00193">rl_monitoring.h:193</a></div></div>
<div class="ttc" id="structrl_rx_if_stage_mon_conf__t_html_a38a1f475478534ba69594a6f14d658eb"><div class="ttname"><a href="structrl_rx_if_stage_mon_conf__t.html#a38a1f475478534ba69594a6f14d658eb">rlRxIfStageMonConf_t::profileIndx</a></div><div class="ttdeci">rlUInt8_t profileIndx</div><div class="ttdoc">This field indicates the profile Index for which this configuration applies. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00582">rl_monitoring.h:582</a></div></div>
<div class="ttc" id="structrl_ext_ana_signals_mon_conf__t_html_a7eb777377e935f47ccf885dc3967d3f0"><div class="ttname"><a href="structrl_ext_ana_signals_mon_conf__t.html#a7eb777377e935f47ccf885dc3967d3f0">rlExtAnaSignalsMonConf_t::signalBuffEnables</a></div><div class="ttdeci">rlUInt8_t signalBuffEnables</div><div class="ttdoc">This field indicates the sets of externally fed DC signals which are to be   buffered before being fe...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01279">rl_monitoring.h:1279</a></div></div>
<div class="ttc" id="structrl_sig_img_mon_conf__t_html_a19fc1afc9402e64f8aba86245645766d"><div class="ttname"><a href="structrl_sig_img_mon_conf__t.html#a19fc1afc9402e64f8aba86245645766d">rlSigImgMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt32_t reserved0</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01898">rl_monitoring.h:1898</a></div></div>
<div class="ttc" id="structrl_mon_dig_enables__t_html_a07d49c9de9e8e3ad2e75363d851e9185"><div class="ttname"><a href="structrl_mon_dig_enables__t.html#a07d49c9de9e8e3ad2e75363d851e9185">rlMonDigEnables_t::reserved2</a></div><div class="ttdeci">rlUInt32_t reserved2</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00138">rl_monitoring.h:138</a></div></div>
<div class="ttc" id="structrl_all_tx_pow_mon_conf__t_html_a0936e45b21ebda5b648eb3666ee139aa"><div class="ttname"><a href="structrl_all_tx_pow_mon_conf__t.html#a0936e45b21ebda5b648eb3666ee139aa">rlAllTxPowMonConf_t::tx2PowrMonCfg</a></div><div class="ttdeci">rlTxPowMonConf_t * tx2PowrMonCfg</div><div class="ttdoc">Power Monitoring Configuration for Tx2. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00769">rl_monitoring.h:769</a></div></div>
<div class="ttc" id="structrl_tx_gain_phase_mismatch_mon_conf__t_html_ac9ebdc68e6f67964c0fd5b66ed0ab02b"><div class="ttname"><a href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#ac9ebdc68e6f67964c0fd5b66ed0ab02b">rlTxGainPhaseMismatchMonConf_t::rxEn</a></div><div class="ttdeci">rlUInt8_t rxEn</div><div class="ttdoc">This field indicates the RX channels that should be enabled for TX to RX loopback measurement...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00889">rl_monitoring.h:889</a></div></div>
<div class="ttc" id="structrl_rf_sig_img_power_cq_data__t_html"><div class="ttname"><a href="structrl_rf_sig_img_power_cq_data__t.html">rlRfSigImgPowerCqData_t</a></div><div class="ttdoc">RX signal and image band energy statistics. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01997">rl_monitoring.h:1997</a></div></div>
<div class="ttc" id="group___monitoring_html_ga9f67ca16519cce4a6191047232afb7cf"><div class="ttname"><a href="group___monitoring.html#ga9f67ca16519cce4a6191047232afb7cf">rlRfRxIntAnaSignalsMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfRxIntAnaSignalsMonConfig(rlUInt8_t deviceMap, rlRxIntAnaSignalsMonConf_t *data)</div><div class="ttdoc">Sets information related to RX Internal Analog Signals monitoring. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00864">rl_monitoring.c:864</a></div></div>
<div class="ttc" id="structrl_tx_int_ana_signals_mon_conf__t_html_a10bf8eb107da671883403ec604f53121"><div class="ttname"><a href="structrl_tx_int_ana_signals_mon_conf__t.html#a10bf8eb107da671883403ec604f53121">rlTxIntAnaSignalsMonConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Value Definition   0 Report is sent every monitoring period without threshold check   1 Report is sen...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01439">rl_monitoring.h:1439</a></div></div>
<div class="ttc" id="structrl_tx_bpm_mon_conf__t_html_a410ae4beb0ef445f3e4e4326c9f56162"><div class="ttname"><a href="structrl_tx_bpm_mon_conf__t.html#a410ae4beb0ef445f3e4e4326c9f56162">rlTxBpmMonConf_t::phaseShifterMonCnfg</a></div><div class="ttdeci">rlUInt8_t phaseShifterMonCnfg</div><div class="ttdoc">This field indicates the phase shifter monitoring configuration.   Bit Definition   5:0 Phase shifter...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01031">rl_monitoring.h:1031</a></div></div>
<div class="ttc" id="structrl_synth_freq_mon_conf__t_html_ae4ecde68590120997d90db594fa7f1e9"><div class="ttname"><a href="structrl_synth_freq_mon_conf__t.html#ae4ecde68590120997d90db594fa7f1e9">rlSynthFreqMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt16_t reserved1</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01226">rl_monitoring.h:1226</a></div></div>
<div class="ttc" id="structrl_ext_ana_signals_mon_conf__t_html_a47fdc21b480ceb5e6fb7f89b9aa9953b"><div class="ttname"><a href="structrl_ext_ana_signals_mon_conf__t.html#a47fdc21b480ceb5e6fb7f89b9aa9953b">rlExtAnaSignalsMonConf_t::signalInpEnables</a></div><div class="ttdeci">rlUInt8_t signalInpEnables</div><div class="ttdoc">This field indicates the sets of externally fed DC signals which are to be   monitored using GPADC...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01264">rl_monitoring.h:1264</a></div></div>
<div class="ttc" id="structrl_dig_mon_periodic_conf__t_html_a09c6c1595ab2880c4660af72654bbf5d"><div class="ttname"><a href="structrl_dig_mon_periodic_conf__t.html#a09c6c1595ab2880c4660af72654bbf5d">rlDigMonPeriodicConf_t::periodicEnableMask</a></div><div class="ttdeci">rlUInt32_t periodicEnableMask</div><div class="ttdoc">Bit Monitoring   0 PERIODIC_CONFG_REGISTER_READ_EN   1 ESM_MONITORING_EN   2 DFE_STC_EN   3 FRAME_TIM...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00183">rl_monitoring.h:183</a></div></div>
<div class="ttc" id="structrl_temp_mon_conf__t_html_a3a1acf11beae2a4bf8cc459dc793cf94"><div class="ttname"><a href="structrl_temp_mon_conf__t.html#a3a1acf11beae2a4bf8cc459dc793cf94">rlTempMonConf_t::anaTempThreshMin</a></div><div class="ttdeci">rlInt16_t anaTempThreshMin</div><div class="ttdoc">The temperatures read from near the sensors near the RF analog modules are compared against a minimum...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00280">rl_monitoring.h:280</a></div></div>
<div class="ttc" id="structrl_temp_mon_conf__t_html"><div class="ttname"><a href="structrl_temp_mon_conf__t.html">rlTempMonConf_t</a></div><div class="ttdoc">Temperature sensor monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00245">rl_monitoring.h:245</a></div></div>
<div class="ttc" id="structrl_pll_contr_volt_mon_conf__t_html_ab75584fa0a19115a5edbcbc67e1d7645"><div class="ttname"><a href="structrl_pll_contr_volt_mon_conf__t.html#ab75584fa0a19115a5edbcbc67e1d7645">rlPllContrVoltMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt8_t reserved0</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01668">rl_monitoring.h:1668</a></div></div>
<div class="ttc" id="structrl_temp_mon_conf__t_html_a2242c3b0784a38b1b294491cb8b16253"><div class="ttname"><a href="structrl_temp_mon_conf__t.html#a2242c3b0784a38b1b294491cb8b16253">rlTempMonConf_t::digTempThreshMax</a></div><div class="ttdeci">rlInt16_t digTempThreshMax</div><div class="ttdoc">The temperatures read from near the sensor near the digital module are compared against a maximum thr...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00307">rl_monitoring.h:307</a></div></div>
<div class="ttc" id="structrl_tx_int_ana_signals_mon_conf__t_html"><div class="ttname"><a href="structrl_tx_int_ana_signals_mon_conf__t.html">rlTxIntAnaSignalsMonConf_t</a></div><div class="ttdoc">Internal signals in the TX path monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01424">rl_monitoring.h:1424</a></div></div>
<div class="ttc" id="structrl_rx_gain_phase_mon_conf__t_html_a2aedff987bc52501795f7d13224ec768"><div class="ttname"><a href="structrl_rx_gain_phase_mon_conf__t.html#a2aedff987bc52501795f7d13224ec768">rlRxGainPhaseMonConf_t::rxGainPhaseMismatchErrThresh</a></div><div class="ttdeci">rlUInt16_t rxGainPhaseMismatchErrThresh</div><div class="ttdoc">The magnitude of measured RX phase mismatch across the enabled channels at each   enabled RF frequenc...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00441">rl_monitoring.h:441</a></div></div>
<div class="ttc" id="structrl_tx_bpm_mon_conf__t_html_a139d01f5898e387c75b1a84aad4e7833"><div class="ttname"><a href="structrl_tx_bpm_mon_conf__t.html#a139d01f5898e387c75b1a84aad4e7833">rlTxBpmMonConf_t::phaseShifterMon2</a></div><div class="ttdeci">rlUInt8_t phaseShifterMon2</div><div class="ttdoc">Phase2 of the phase shifter of TX which needs to be monitored 1 LSB = 5.625 degree. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01041">rl_monitoring.h:1041</a></div></div>
<div class="ttc" id="structrl_pm_clk_lo_int_ana_signals_mon_conf__t_html"><div class="ttname"><a href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html">rlPmClkLoIntAnaSignalsMonConf_t</a></div><div class="ttdoc">Internal signals for PM, CLK and LO monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01527">rl_monitoring.h:1527</a></div></div>
<div class="ttc" id="structrl_pm_clk_lo_int_ana_signals_mon_conf__t_html_a7e33302e0589d9ff6fe34e09c16f0cdc"><div class="ttname"><a href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#a7e33302e0589d9ff6fe34e09c16f0cdc">rlPmClkLoIntAnaSignalsMonConf_t::sync20GSigSel</a></div><div class="ttdeci">rlUInt8_t sync20GSigSel</div><div class="ttdoc">Value Definition   0 20GHz sync monitoring disabled   1 SYNC_IN monitoring enabled   2 SYNC_OUT monit...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01550">rl_monitoring.h:1550</a></div></div>
<div class="ttc" id="group___monitoring_html_ga50831ef3608e1191fcc22d760f7cd2da"><div class="ttname"><a href="group___monitoring.html#ga50831ef3608e1191fcc22d760f7cd2da">rlRfDualClkCompMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfDualClkCompMonConfig(rlUInt8_t deviceMap, rlDualClkCompMonConf_t *data)</div><div class="ttdoc">Sets information related to the DCC based clock frequency monitoring. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l01027">rl_monitoring.c:1027</a></div></div>
<div class="ttc" id="structrl_all_tx_pow_mon_conf__t_html_a926cd08716d136ec40547484acad3b0b"><div class="ttname"><a href="structrl_all_tx_pow_mon_conf__t.html#a926cd08716d136ec40547484acad3b0b">rlAllTxPowMonConf_t::tx0PowrMonCfg</a></div><div class="ttdeci">rlTxPowMonConf_t * tx0PowrMonCfg</div><div class="ttdoc">Power Monitoring Configuration for Tx0. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00761">rl_monitoring.h:761</a></div></div>
<div class="ttc" id="structrl_rx_noise_mon_conf__t_html_ac5f54dd92ec846ea9fb6f2ef7bfa081e"><div class="ttname"><a href="structrl_rx_noise_mon_conf__t.html#ac5f54dd92ec846ea9fb6f2ef7bfa081e">rlRxNoiseMonConf_t::profileIndx</a></div><div class="ttdeci">rlUInt8_t profileIndx</div><div class="ttdoc">This field indicates the profile Index for which this configuration applies. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00490">rl_monitoring.h:490</a></div></div>
<div class="ttc" id="structrl_tx_gain_phase_mismatch_mon_conf__t_html_ae47eaed0e7061f51f1d89337c62ef849"><div class="ttname"><a href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#ae47eaed0e7061f51f1d89337c62ef849">rlTxGainPhaseMismatchMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt8_t reserved1</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00897">rl_monitoring.h:897</a></div></div>
<div class="ttc" id="structrl_tx_pow_mon_conf__t_html_a71f92c218ba07882b1db1c988081d513"><div class="ttname"><a href="structrl_tx_pow_mon_conf__t.html#a71f92c218ba07882b1db1c988081d513">rlTxPowMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt8_t reserved1</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00709">rl_monitoring.h:709</a></div></div>
<div class="ttc" id="group___monitoring_html_ga96520c28590afec38d43ef900f1f19df"><div class="ttname"><a href="group___monitoring.html#ga96520c28590afec38d43ef900f1f19df">rlRfTxGainPhaseMismatchMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfTxGainPhaseMismatchMonConfig(rlUInt8_t deviceMap, rlTxGainPhaseMismatchMonConf_t *data)</div><div class="ttdoc">Sets information related to TX gain and phase mismatch monitoring. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00555">rl_monitoring.c:555</a></div></div>
<div class="ttc" id="structrl_rx_noise_mon_conf__t_html_a36a036e5835453df00b98ce43c85fdd8"><div class="ttname"><a href="structrl_rx_noise_mon_conf__t.html#a36a036e5835453df00b98ce43c85fdd8">rlRxNoiseMonConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Value Definition   0 Report is sent every monitoring period without threshold check   1 Report is sen...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00540">rl_monitoring.h:540</a></div></div>
<div class="ttc" id="structrl_pll_contr_volt_mon_conf__t_html_a06646928bd9b00d78c225b03aee96415"><div class="ttname"><a href="structrl_pll_contr_volt_mon_conf__t.html#a06646928bd9b00d78c225b03aee96415">rlPllContrVoltMonConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Value Definition   0 Report is sent every monitoring period without threshold check   1 Report is sen...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01664">rl_monitoring.h:1664</a></div></div>
<div class="ttc" id="structrl_tx_gain_phase_mismatch_mon_conf__t_html_ac30964c06804d2f28e35ab6be53c3606"><div class="ttname"><a href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#ac30964c06804d2f28e35ab6be53c3606">rlTxGainPhaseMismatchMonConf_t::reserved3</a></div><div class="ttdeci">rlUInt32_t reserved3</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01009">rl_monitoring.h:1009</a></div></div>
<div class="ttc" id="structrl_tx_int_ana_signals_mon_conf__t_html_afde58864283e7804f4b48f85811cb706"><div class="ttname"><a href="structrl_tx_int_ana_signals_mon_conf__t.html#afde58864283e7804f4b48f85811cb706">rlTxIntAnaSignalsMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt16_t reserved0</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01458">rl_monitoring.h:1458</a></div></div>
<div class="ttc" id="structrl_tx_bpm_mon_conf__t_html_a7b10d6e15aa7572747032794dd0c7f9e"><div class="ttname"><a href="structrl_tx_bpm_mon_conf__t.html#a7b10d6e15aa7572747032794dd0c7f9e">rlTxBpmMonConf_t::txBpmPhaseErrThresh</a></div><div class="ttdeci">rlUInt16_t txBpmPhaseErrThresh</div><div class="ttdoc">The deviation of the TX output phase difference between the two BPM settings from   the ideal 180o is...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01113">rl_monitoring.h:1113</a></div></div>
<div class="ttc" id="structrl_rx_mix_in_pwr_mon_conf__t_html_a9f6f69c26327f575a8c58dacecebc714"><div class="ttname"><a href="structrl_rx_mix_in_pwr_mon_conf__t.html#a9f6f69c26327f575a8c58dacecebc714">rlRxMixInPwrMonConf_t::thresholds</a></div><div class="ttdeci">rlUInt16_t thresholds</div><div class="ttdoc">The measured RX mixer input voltage swings during this monitoring is compared   against the minimum a...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01983">rl_monitoring.h:1983</a></div></div>
<div class="ttc" id="structrl_rx_gain_phase_mon_conf__t_html"><div class="ttname"><a href="structrl_rx_gain_phase_mon_conf__t.html">rlRxGainPhaseMonConf_t</a></div><div class="ttdoc">RX gain and phase monitoring configuration. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00330">rl_monitoring.h:330</a></div></div>
<div class="ttc" id="structrl_dual_clk_comp_mon_conf__t_html_a278396cdff8b30d785398230cb40a45d"><div class="ttname"><a href="structrl_dual_clk_comp_mon_conf__t.html#a278396cdff8b30d785398230cb40a45d">rlDualClkCompMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt8_t reserved0</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01730">rl_monitoring.h:1730</a></div></div>
<div class="ttc" id="structrl_gpadc_int_ana_signals_mon_conf__t_html_ab5c5cd656c7fea1677160c5a79f1d04f"><div class="ttname"><a href="structrl_gpadc_int_ana_signals_mon_conf__t.html#ab5c5cd656c7fea1677160c5a79f1d04f">rlGpadcIntAnaSignalsMonConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Value Definition   0 Report is sent every monitoring period without threshold check   1 Report is sen...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01625">rl_monitoring.h:1625</a></div></div>
<div class="ttc" id="structrl_tx_bpm_mon_conf__t_html_a117fd59dd30c2a88e406107efe71f2aa"><div class="ttname"><a href="structrl_tx_bpm_mon_conf__t.html#a117fd59dd30c2a88e406107efe71f2aa">rlTxBpmMonConf_t::phaseShifterThreshMin</a></div><div class="ttdeci">rlUInt16_t phaseShifterThreshMin</div><div class="ttdoc">Minimum threshold for the difference in the 2 configured phase shift values 1 LSB = 5...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01132">rl_monitoring.h:1132</a></div></div>
<div class="ttc" id="structrl_temp_mon_conf__t_html_aee2a0c228dc81865e8964ad9b831b435"><div class="ttname"><a href="structrl_temp_mon_conf__t.html#aee2a0c228dc81865e8964ad9b831b435">rlTempMonConf_t::digTempThreshMin</a></div><div class="ttdeci">rlInt16_t digTempThreshMin</div><div class="ttdoc">The temperatures read from near the sensor near the digital module are compared against a minimum thr...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00298">rl_monitoring.h:298</a></div></div>
<div class="ttc" id="structrl_rx_gain_phase_mon_conf__t_html_aef3bdf6af2bc3150c5b8a182fab3a43d"><div class="ttname"><a href="structrl_rx_gain_phase_mon_conf__t.html#aef3bdf6af2bc3150c5b8a182fab3a43d">rlRxGainPhaseMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt8_t reserved0</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00356">rl_monitoring.h:356</a></div></div>
<div class="ttc" id="structrl_all_tx_bpm_mon_conf__t_html_ad9ce3ae0e5a312849f95643beb94b525"><div class="ttname"><a href="structrl_all_tx_bpm_mon_conf__t.html#ad9ce3ae0e5a312849f95643beb94b525">rlAllTxBpmMonConf_t::tx1BpmMonCfg</a></div><div class="ttdeci">rlTxBpmMonConf_t * tx1BpmMonCfg</div><div class="ttdoc">Tx-1 BPM monitoring config. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01151">rl_monitoring.h:1151</a></div></div>
<div class="ttc" id="structrl_tx_pow_mon_conf__t_html_a6f0a60378a9e92b602e8a716323929be"><div class="ttname"><a href="structrl_tx_pow_mon_conf__t.html#a6f0a60378a9e92b602e8a716323929be">rlTxPowMonConf_t::reserved2</a></div><div class="ttdeci">rlUInt16_t reserved2</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00745">rl_monitoring.h:745</a></div></div>
<div class="ttc" id="structrl_dig_mon_periodic_conf__t_html_a84d39bf6b1b768d78e791dbbbb27285c"><div class="ttname"><a href="structrl_dig_mon_periodic_conf__t.html#a84d39bf6b1b768d78e791dbbbb27285c">rlDigMonPeriodicConf_t::reserved1</a></div><div class="ttdeci">rlUInt16_t reserved1</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00174">rl_monitoring.h:174</a></div></div>
<div class="ttc" id="structrl_temp_mon_conf__t_html_a92c51b1cdbb45eb434ec9d104d3cfafc"><div class="ttname"><a href="structrl_temp_mon_conf__t.html#a92c51b1cdbb45eb434ec9d104d3cfafc">rlTempMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt32_t reserved1</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00320">rl_monitoring.h:320</a></div></div>
<div class="ttc" id="structrl_rx_gain_phase_mon_conf__t_html_a753590d4774ce1b32e7ebc75d6fec062"><div class="ttname"><a href="structrl_rx_gain_phase_mon_conf__t.html#a753590d4774ce1b32e7ebc75d6fec062">rlRxGainPhaseMonConf_t::rfFreqBitMask</a></div><div class="ttdeci">rlUInt8_t rfFreqBitMask</div><div class="ttdoc">This field indicates the RF frequencies inside the profile&amp;#39;s RF band at which to measure the required...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00352">rl_monitoring.h:352</a></div></div>
<div class="ttc" id="structrl_dual_clk_comp_mon_conf__t_html_a2ea8c1e5807a8b9d6410e6da27aa1b7e"><div class="ttname"><a href="structrl_dual_clk_comp_mon_conf__t.html#a2ea8c1e5807a8b9d6410e6da27aa1b7e">rlDualClkCompMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt32_t reserved1</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01763">rl_monitoring.h:1763</a></div></div>
<div class="ttc" id="structrl_mon_dig_enables__t_html_ad1ff388f1a371a4e75b9b13708a1a093"><div class="ttname"><a href="structrl_mon_dig_enables__t.html#ad1ff388f1a371a4e75b9b13708a1a093">rlMonDigEnables_t::enMask</a></div><div class="ttdeci">rlUInt32_t enMask</div><div class="ttdoc">Bit: Dig Monitoring   0 Reserved   1 CR4 and VIM lockstep test of diagnostic   2 Reserved   3 VIM tes...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00105">rl_monitoring.h:105</a></div></div>
<div class="ttc" id="structrl_pll_contr_volt_mon_conf__t_html_a16ba14a8bd3775a06a4354163f05f685"><div class="ttname"><a href="structrl_pll_contr_volt_mon_conf__t.html#a16ba14a8bd3775a06a4354163f05f685">rlPllContrVoltMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt32_t reserved1</div><div class="ttdoc">Reserved for Future use. </div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01712">rl_monitoring.h:1712</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
