
*** Running vivado
    with args -log top.vdi -applog -m64 -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp' for cell 'sc/IMEM_inst/IMEM_IP_inst'
INFO: [Netlist 29-17] Analyzing 1333 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/constrs_1/new/cpu_xdc.xdc]
Finished Parsing XDC File [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/constrs_1/new/cpu_xdc.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM32X1S => RAM32X1S (RAMS32): 32 instances

link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 517.164 ; gain = 285.973
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.182 . Memory (MB): peak = 518.262 ; gain = 1.098
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 12ed62cbd

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16d0e6075

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 958.773 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 16d0e6075

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 958.773 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 3678 unconnected nets.
INFO: [Opt 31-11] Eliminated 3 unconnected cells.
Phase 3 Sweep | Checksum: 186638e44

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 958.773 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 958.773 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 186638e44

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 958.773 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 186638e44

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 958.773 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 958.773 ; gain = 441.609
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.028 . Memory (MB): peak = 958.773 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.runs/impl_1/top_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 958.773 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 958.773 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 4685ac83

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 958.773 ; gain = 0.000

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 4685ac83

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.292 . Memory (MB): peak = 958.773 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: 4685ac83

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 979.141 ; gain = 20.367
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: 4685ac83

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 979.141 ; gain = 20.367

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: 4685ac83

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 979.141 ; gain = 20.367

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: 887211f8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 979.141 ; gain = 20.367
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 887211f8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 979.141 ; gain = 20.367
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e0e0dad5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 979.141 ; gain = 20.367

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: f0c6b286

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 979.141 ; gain = 20.367
Phase 1.2.1 Place Init Design | Checksum: 125f34d94

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 979.141 ; gain = 20.367
Phase 1.2 Build Placer Netlist Model | Checksum: 125f34d94

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 979.141 ; gain = 20.367

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 125f34d94

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 979.141 ; gain = 20.367
Phase 1 Placer Initialization | Checksum: 125f34d94

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 979.141 ; gain = 20.367

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 217c969ec

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 979.141 ; gain = 20.367

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 217c969ec

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 979.141 ; gain = 20.367

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e4351e1e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 979.141 ; gain = 20.367

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 95f10357

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 979.141 ; gain = 20.367

Phase 3.4 Small Shape Detail Placement
Phase 3.4 Small Shape Detail Placement | Checksum: 1a27d91ab

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 990.344 ; gain = 31.570

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 1a27d91ab

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 990.344 ; gain = 31.570

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 1a27d91ab

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 990.344 ; gain = 31.570
Phase 3 Detail Placement | Checksum: 1a27d91ab

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 990.344 ; gain = 31.570

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1a27d91ab

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 990.344 ; gain = 31.570

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1a27d91ab

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 990.344 ; gain = 31.570

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1a27d91ab

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 990.344 ; gain = 31.570

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 1a27d91ab

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 990.344 ; gain = 31.570

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 17cd34deb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 990.344 ; gain = 31.570
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17cd34deb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 990.344 ; gain = 31.570
Ending Placer Task | Checksum: 1018577b0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 990.344 ; gain = 31.570
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 990.344 ; gain = 31.570
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 990.344 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 990.344 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 990.344 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 990.344 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: cec0f293 ConstDB: 0 ShapeSum: 32c4851d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1bc004af4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 1160.531 ; gain = 160.016

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1bc004af4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 1165.371 ; gain = 164.855

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1bc004af4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 1165.371 ; gain = 164.855
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: f176636e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:36 . Memory (MB): peak = 1195.008 ; gain = 194.492

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 127523f1a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 1195.008 ; gain = 194.492

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 876
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: d59a463d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 1195.008 ; gain = 194.492
Phase 4 Rip-up And Reroute | Checksum: d59a463d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 1195.008 ; gain = 194.492

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: d59a463d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 1195.008 ; gain = 194.492

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: d59a463d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 1195.008 ; gain = 194.492
Phase 6 Post Hold Fix | Checksum: d59a463d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 1195.008 ; gain = 194.492

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.13252 %
  Global Horizontal Routing Utilization  = 2.68464 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 50.4505%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 47.7477%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 55.8824%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 50%, No Congested Regions.
Phase 7 Route finalize | Checksum: d59a463d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 1195.008 ; gain = 194.492

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: d59a463d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 1195.008 ; gain = 194.492

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 154b507ac

Time (s): cpu = 00:00:46 ; elapsed = 00:00:39 . Memory (MB): peak = 1195.008 ; gain = 194.492
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:46 ; elapsed = 00:00:39 . Memory (MB): peak = 1195.008 ; gain = 194.492

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 1195.008 ; gain = 204.664
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1195.008 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.runs/impl_1/top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP sc/sccpu/MUL_inst/p_1_out input sc/sccpu/MUL_inst/p_1_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP sc/sccpu/MUL_inst/p_1_out input sc/sccpu/MUL_inst/p_1_out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP sc/sccpu/MUL_inst/p_1_out__0 input sc/sccpu/MUL_inst/p_1_out__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP sc/sccpu/MUL_inst/p_1_out__0 input sc/sccpu/MUL_inst/p_1_out__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP sc/sccpu/MUL_inst/p_1_out__1 input sc/sccpu/MUL_inst/p_1_out__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP sc/sccpu/MUL_inst/p_1_out__1 input sc/sccpu/MUL_inst/p_1_out__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP sc/sccpu/MUL_inst/p_1_out__2 input sc/sccpu/MUL_inst/p_1_out__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP sc/sccpu/MUL_inst/p_1_out__2 input sc/sccpu/MUL_inst/p_1_out__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP sc/sccpu/MUL_inst/p_1_out output sc/sccpu/MUL_inst/p_1_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP sc/sccpu/MUL_inst/p_1_out__0 output sc/sccpu/MUL_inst/p_1_out__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP sc/sccpu/MUL_inst/p_1_out__1 output sc/sccpu/MUL_inst/p_1_out__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP sc/sccpu/MUL_inst/p_1_out__2 output sc/sccpu/MUL_inst/p_1_out__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP sc/sccpu/MUL_inst/p_1_out multiplier stage sc/sccpu/MUL_inst/p_1_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP sc/sccpu/MUL_inst/p_1_out__0 multiplier stage sc/sccpu/MUL_inst/p_1_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP sc/sccpu/MUL_inst/p_1_out__1 multiplier stage sc/sccpu/MUL_inst/p_1_out__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP sc/sccpu/MUL_inst/p_1_out__2 multiplier stage sc/sccpu/MUL_inst/p_1_out__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sc/IMEM_inst/E[0] is a gated clock net sourced by a combinational pin sc/IMEM_inst/choice_MUX6_reg[1]_i_2/O, cell sc/IMEM_inst/choice_MUX6_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sc/IMEM_inst/array_reg_reg[1][0] is a gated clock net sourced by a combinational pin sc/IMEM_inst/DM_worr_reg_i_1/O, cell sc/IMEM_inst/DM_worr_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sc/IMEM_inst/array_reg_reg[1][0]_0 is a gated clock net sourced by a combinational pin sc/IMEM_inst/ena_MUX2_reg_i_2/O, cell sc/IMEM_inst/ena_MUX2_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sc/IMEM_inst/array_reg_reg[1][0]_2[0] is a gated clock net sourced by a combinational pin sc/IMEM_inst/choice_MUX2_reg[1]_i_2/O, cell sc/IMEM_inst/choice_MUX2_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sc/IMEM_inst/array_reg_reg[1][7]_0 is a gated clock net sourced by a combinational pin sc/IMEM_inst/ena_MUX4_reg_i_2/O, cell sc/IMEM_inst/ena_MUX4_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sc/IMEM_inst/array_reg_reg[1][7]_2[0] is a gated clock net sourced by a combinational pin sc/IMEM_inst/choice_MUX3_reg[1]_i_2/O, cell sc/IMEM_inst/choice_MUX3_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sc/IMEM_inst/cp0_reg_reg[13][30]_0 is a gated clock net sourced by a combinational pin sc/IMEM_inst/op_reg[5]_i_2/O, cell sc/IMEM_inst/op_reg[5]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sc/IMEM_inst/cp0_reg_reg[13][5][0] is a gated clock net sourced by a combinational pin sc/IMEM_inst/CP0_exception_reg_i_1/O, cell sc/IMEM_inst/CP0_exception_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sc/IMEM_inst/cp0_reg_reg[7][31][0] is a gated clock net sourced by a combinational pin sc/IMEM_inst/CP0_rd_reg[4]_i_1/O, cell sc/IMEM_inst/CP0_rd_reg[4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sc/IMEM_inst/data_reg[0]_0 is a gated clock net sourced by a combinational pin sc/IMEM_inst/ena_MUX5_reg_i_2/O, cell sc/IMEM_inst/ena_MUX5_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sc/IMEM_inst/data_reg[11][0] is a gated clock net sourced by a combinational pin sc/IMEM_inst/choice_MUX5_reg[1]_i_2/O, cell sc/IMEM_inst/choice_MUX5_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sc/IMEM_inst/data_reg[31]_0[0] is a gated clock net sourced by a combinational pin sc/IMEM_inst/choice_MUX1_reg[2]_i_2/O, cell sc/IMEM_inst/choice_MUX1_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sc/IMEM_inst/data_reg[31]_3 is a gated clock net sourced by a combinational pin sc/IMEM_inst/DIV_sign_reg_i_2/O, cell sc/IMEM_inst/DIV_sign_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sc/IMEM_inst/p_1_out[0] is a gated clock net sourced by a combinational pin sc/IMEM_inst/Rsc_reg[4]_i_1/O, cell sc/IMEM_inst/Rsc_reg[4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sc/IMEM_inst/p_1_out__0 is a gated clock net sourced by a combinational pin sc/IMEM_inst/MUL_sign_reg_i_2/O, cell sc/IMEM_inst/MUL_sign_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sc/IMEM_inst/p_1_out__1[0] is a gated clock net sourced by a combinational pin sc/IMEM_inst/Rtc_reg[4]_i_1/O, cell sc/IMEM_inst/Rtc_reg[4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sc/IMEM_inst/pc_next_reg[17][0] is a gated clock net sourced by a combinational pin sc/IMEM_inst/tmp_reg[17]_i_1/O, cell sc/IMEM_inst/tmp_reg[17]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sc/IMEM_inst/pc_next_reg[18]_0[0] is a gated clock net sourced by a combinational pin sc/IMEM_inst/ext_out_reg[31]_i_2/O, cell sc/IMEM_inst/ext_out_reg[31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net sc/sccpu/Controller_inst/array_reg_reg[1][0]_3 is a gated clock net sourced by a combinational pin sc/sccpu/Controller_inst/zero_reg_i_2/O, cell sc/sccpu/Controller_inst/zero_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 36 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1616.695 ; gain = 381.844
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file top.hwdef
INFO: [Common 17-206] Exiting Vivado at Sun Jul 02 16:27:59 2023...
