<?xml version="1.0" encoding="UTF-8"?>
<module id="MPU" HW_revision="1.0">
    <register id="MPU_TYPE" width="32" offset="0xE000ED90" description="The MPU Type Register indicates how many regions the MPU `FTSSS supports">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="16" width="16" rwaccess="R">
        </bitfield>
        <bitfield id="DREGION" description="Number of regions supported by the MPU" begin="15" end="8" width="8" rwaccess="R">
        </bitfield>
        <bitfield id="RES0_1" description="Reserved, RES0" begin="7" end="1" width="7" rwaccess="R">
        </bitfield>
        <bitfield id="SEPARATE" description="Indicates support for separate instructions and data address regions" begin="0" end="0" width="1" rwaccess="R">
        </bitfield>
    </register>
    <register id="MPU_CTRL" width="32" offset="0xE000ED94" description="Enables the MPU and, when the MPU is enabled, controls whether the default memory map is enabled as a background region for privileged accesses, and whether the MPU is enabled for HardFaults, NMIs, and exception handlers when FAULTMASK is set to 1">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="3" width="29" rwaccess="R">
        </bitfield>
        <bitfield id="PRIVDEFENA" description="Controls whether the default memory map is enabled for privileged software" begin="2" end="2" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="HFNMIENA" description="Controls whether handlers executing with priority less than 0 access memory with the MPU enabled or disabled. This applies to HardFaults, NMIs, and exception handlers when FAULTMASK is set to 1" begin="1" end="1" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="ENABLE" description="Enables the MPU" begin="0" end="0" width="1" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MPU_RNR" width="32" offset="0xE000ED98" description="Selects the region currently accessed by MPU_RBAR and MPU_RLAR">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="8" width="24" rwaccess="R">
        </bitfield>
        <bitfield id="REGION" description="Indicates the memory region accessed by MPU_RBAR and MPU_RLAR" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MPU_RBAR" width="32" offset="0xE000ED9C" description="Provides indirect read and write access to the base address of the currently selected MPU region `FTSSS">
        <bitfield id="BASE" description="Contains bits [31:5] of the lower inclusive limit of the selected MPU memory region. This value is zero extended to provide the base address to be checked against" begin="31" end="5" width="27" rwaccess="R/W">
        </bitfield>
        <bitfield id="SH" description="Defines the Shareability domain of this region for Normal memory" begin="4" end="3" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="AP" description="Defines the access permissions for this region" begin="2" end="1" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="XN" description="Defines whether code can be executed from this region" begin="0" end="0" width="1" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MPU_RLAR" width="32" offset="0xE000EDA0" description="Provides indirect read and write access to the limit address of the currently selected MPU region `FTSSS">
        <bitfield id="LIMIT" description="Contains bits [31:5] of the upper inclusive limit of the selected MPU memory region. This value is postfixed with 0x1F to provide the limit address to be checked against" begin="31" end="5" width="27" rwaccess="R/W">
        </bitfield>
        <bitfield id="RES0" description="Reserved, RES0" begin="4" end="4" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="AttrIndx" description="Associates a set of attributes in the MPU_MAIR0 and MPU_MAIR1 fields" begin="3" end="1" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="EN" description="Region enable" begin="0" end="0" width="1" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MPU_RBAR_A1" width="32" offset="0xE000EDA4" description="Provides indirect read and write access to the base address of the MPU region selected by MPU_RNR[7:2]:(1[1:0]) `FTSSS">
        <bitfield id="BASE" description="Contains bits [31:5] of the lower inclusive limit of the selected MPU memory region. This value is zero extended to provide the base address to be checked against" begin="31" end="5" width="27" rwaccess="R/W">
        </bitfield>
        <bitfield id="SH" description="Defines the Shareability domain of this region for Normal memory" begin="4" end="3" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="AP" description="Defines the access permissions for this region" begin="2" end="1" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="XN" description="Defines whether code can be executed from this region" begin="0" end="0" width="1" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MPU_RLAR_A1" width="32" offset="0xE000EDA8" description="Provides indirect read and write access to the limit address of the currently selected MPU region selected by MPU_RNR[7:2]:(1[1:0]) `FTSSS">
        <bitfield id="LIMIT" description="Contains bits [31:5] of the upper inclusive limit of the selected MPU memory region. This value is postfixed with 0x1F to provide the limit address to be checked against" begin="31" end="5" width="27" rwaccess="R/W">
        </bitfield>
        <bitfield id="RES0" description="Reserved, RES0" begin="4" end="4" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="AttrIndx" description="Associates a set of attributes in the MPU_MAIR0 and MPU_MAIR1 fields" begin="3" end="1" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="EN" description="Region enable" begin="0" end="0" width="1" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MPU_RBAR_A2" width="32" offset="0xE000EDAC" description="Provides indirect read and write access to the base address of the MPU region selected by MPU_RNR[7:2]:(2[1:0]) `FTSSS">
        <bitfield id="BASE" description="Contains bits [31:5] of the lower inclusive limit of the selected MPU memory region. This value is zero extended to provide the base address to be checked against" begin="31" end="5" width="27" rwaccess="R/W">
        </bitfield>
        <bitfield id="SH" description="Defines the Shareability domain of this region for Normal memory" begin="4" end="3" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="AP" description="Defines the access permissions for this region" begin="2" end="1" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="XN" description="Defines whether code can be executed from this region" begin="0" end="0" width="1" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MPU_RLAR_A2" width="32" offset="0xE000EDB0" description="Provides indirect read and write access to the limit address of the currently selected MPU region selected by MPU_RNR[7:2]:(2[1:0]) `FTSSS">
        <bitfield id="LIMIT" description="Contains bits [31:5] of the upper inclusive limit of the selected MPU memory region. This value is postfixed with 0x1F to provide the limit address to be checked against" begin="31" end="5" width="27" rwaccess="R/W">
        </bitfield>
        <bitfield id="RES0" description="Reserved, RES0" begin="4" end="4" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="AttrIndx" description="Associates a set of attributes in the MPU_MAIR0 and MPU_MAIR1 fields" begin="3" end="1" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="EN" description="Region enable" begin="0" end="0" width="1" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MPU_RBAR_A3" width="32" offset="0xE000EDB4" description="Provides indirect read and write access to the base address of the MPU region selected by MPU_RNR[7:2]:(3[1:0]) `FTSSS">
        <bitfield id="BASE" description="Contains bits [31:5] of the lower inclusive limit of the selected MPU memory region. This value is zero extended to provide the base address to be checked against" begin="31" end="5" width="27" rwaccess="R/W">
        </bitfield>
        <bitfield id="SH" description="Defines the Shareability domain of this region for Normal memory" begin="4" end="3" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="AP" description="Defines the access permissions for this region" begin="2" end="1" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="XN" description="Defines whether code can be executed from this region" begin="0" end="0" width="1" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MPU_RLAR_A3" width="32" offset="0xE000EDB8" description="Provides indirect read and write access to the limit address of the currently selected MPU region selected by MPU_RNR[7:2]:(3[1:0]) `FTSSS">
        <bitfield id="LIMIT" description="Contains bits [31:5] of the upper inclusive limit of the selected MPU memory region. This value is postfixed with 0x1F to provide the limit address to be checked against" begin="31" end="5" width="27" rwaccess="R/W">
        </bitfield>
        <bitfield id="RES0" description="Reserved, RES0" begin="4" end="4" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="AttrIndx" description="Associates a set of attributes in the MPU_MAIR0 and MPU_MAIR1 fields" begin="3" end="1" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="EN" description="Region enable" begin="0" end="0" width="1" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MPU_MAIR0" width="32" offset="0xE000EDC0" description="Along with MPU_MAIR1, provides the memory attribute encodings corresponding to the AttrIndex values">
        <bitfield id="Attr0" description="Memory attribute encoding for MPU regions with an AttrIndex of 0" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="Attr1" description="Memory attribute encoding for MPU regions with an AttrIndex of 1" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="Attr2" description="Memory attribute encoding for MPU regions with an AttrIndex of 2" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="Attr3" description="Memory attribute encoding for MPU regions with an AttrIndex of 3" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MPU_MAIR1" width="32" offset="0xE000EDC4" description="Along with MPU_MAIR0, provides the memory attribute encodings corresponding to the AttrIndex values">
        <bitfield id="Attr4" description="Memory attribute encoding for MPU regions with an AttrIndex of 4" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="Attr5" description="Memory attribute encoding for MPU regions with an AttrIndex of 5" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="Attr6" description="Memory attribute encoding for MPU regions with an AttrIndex of 6" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="Attr7" description="Memory attribute encoding for MPU regions with an AttrIndex of 7" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
</module>
