#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jun 22 10:26:00 2021
# Process ID: 4616
# Current directory: C:/Users/X/Documents/GitHub/RISCVCPU/RISCV
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10092 C:\Users\X\Documents\GitHub\RISCVCPU\RISCV\RISCV.xpr
# Log file: C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/vivado.log
# Journal file: C:/Users/X/Documents/GitHub/RISCVCPU/RISCV\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.xpr
update_compile_order -fileset sources_1
close [ open C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/TOP.v w ]
add_files C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/TOP.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Coe_File {c:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/ip/prgROM/prgmip32.coe}] [get_ips prgROM]
generate_target all [get_files  C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/ip/prgROM/prgROM.xci]
export_ip_user_files -of_objects [get_files C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/ip/prgROM/prgROM.xci] -no_script -sync -force -quiet
reset_run prgROM_synth_1
launch_runs -jobs 10 prgROM_synth_1
export_simulation -of_objects [get_files C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/ip/prgROM/prgROM.xci] -directory C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.ip_user_files -ipstatic_source_dir C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.cache/compile_simlib/modelsim} {questa=C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.cache/compile_simlib/questa} {riviera=C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.cache/compile_simlib/riviera} {activehdl=C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
set_property top TOP [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
open_wave_config C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/IF_sim_behav.wcfg
source TOP.tcl
current_wave_config {IF_sim_behav.wcfg}
add_wave {{/TOP/clk}} 
current_wave_config {IF_sim_behav.wcfg}
add_wave {{/TOP/rst}} 
current_wave_config {IF_sim_behav.wcfg}
add_wave {{/TOP/IF_start}} 
current_wave_config {IF_sim_behav.wcfg}
add_wave {{/TOP/PC}} 
current_wave_config {IF_sim_behav.wcfg}
add_wave {{/TOP/PC_j}} 
current_wave_config {IF_sim_behav.wcfg}
add_wave {{/TOP/PC_branch}} 
current_wave_config {IF_sim_behav.wcfg}
add_wave {{/TOP/PC_plus4}} 
current_wave_config {IF_sim_behav.wcfg}
add_wave {{/TOP/next_PC}} 
current_wave_config {IF_sim_behav.wcfg}
add_wave {{/TOP/instruction}} 
current_wave_config {IF_sim_behav.wcfg}
add_wave {{/TOP/id_ena}} 
current_wave_config {IF_sim_behav.wcfg}
add_wave {{/TOP/wbRd_wb_out}} 
current_wave_config {IF_sim_behav.wcfg}
add_wave {{/TOP/wbV_wb_out}} 
current_wave_config {IF_sim_behav.wcfg}
add_wave {{/TOP/wb_wb_out}} 
current_wave_config {IF_sim_behav.wcfg}
add_wave {{/TOP/rs1_val_id_out}} 
current_wave_config {IF_sim_behav.wcfg}
add_wave {{/TOP/rs2_val_id_out}} 
current_wave_config {IF_sim_behav.wcfg}
add_wave {{/TOP/imm_id_out}} 
current_wave_config {IF_sim_behav.wcfg}
add_wave {{/TOP/rd_idx_id_out}} 
current_wave_config {IF_sim_behav.wcfg}
add_wave {{/TOP/op_type_id_out}} 
current_wave_config {IF_sim_behav.wcfg}
add_wave {{/TOP/alu_type_id_out}} 
current_wave_config {IF_sim_behav.wcfg}
add_wave {{/TOP/operand_type_id_out}} 
restart
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
save_wave_config {C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/IF_sim_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/IF_sim_behav.wcfg
source TOP.tcl
current_wave_config {IF_sim_behav.wcfg}
add_wave {{/TOP/stall_id_out}} 
restart
run all
restart
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
save_wave_config {C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/IF_sim_behav.wcfg}
close_sim
set_property -dict [list CONFIG.Coe_File {c:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/ip/prgROM/prgmip32.coe}] [get_ips prgROM]
generate_target all [get_files  C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/ip/prgROM/prgROM.xci]
catch { config_ip_cache -export [get_ips -all prgROM] }
export_ip_user_files -of_objects [get_files C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/ip/prgROM/prgROM.xci] -no_script -sync -force -quiet
reset_run prgROM_synth_1
launch_runs -jobs 10 prgROM_synth_1
export_simulation -of_objects [get_files C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/ip/prgROM/prgROM.xci] -directory C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.ip_user_files -ipstatic_source_dir C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.cache/compile_simlib/modelsim} {questa=C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.cache/compile_simlib/questa} {riviera=C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.cache/compile_simlib/riviera} {activehdl=C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/IF_sim_behav.wcfg
source TOP.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
set_property -dict [list CONFIG.Coe_File {c:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/ip/prgROM/prgmip32.coe}] [get_ips prgROM]
generate_target all [get_files  C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/ip/prgROM/prgROM.xci]
catch { config_ip_cache -export [get_ips -all prgROM] }
export_ip_user_files -of_objects [get_files C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/ip/prgROM/prgROM.xci] -no_script -sync -force -quiet
reset_run prgROM_synth_1
launch_runs -jobs 10 prgROM_synth_1
export_simulation -of_objects [get_files C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/ip/prgROM/prgROM.xci] -directory C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.ip_user_files -ipstatic_source_dir C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.cache/compile_simlib/modelsim} {questa=C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.cache/compile_simlib/questa} {riviera=C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.cache/compile_simlib/riviera} {activehdl=C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/IF_sim_behav.wcfg
source TOP.tcl
close_sim
set_property -dict [list CONFIG.Coe_File {c:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/ip/prgROM/prgmip32.coe}] [get_ips prgROM]
generate_target all [get_files  C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/ip/prgROM/prgROM.xci]
catch { config_ip_cache -export [get_ips -all prgROM] }
export_ip_user_files -of_objects [get_files C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/ip/prgROM/prgROM.xci] -no_script -sync -force -quiet
reset_run prgROM_synth_1
launch_runs -jobs 10 prgROM_synth_1
export_simulation -of_objects [get_files C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/ip/prgROM/prgROM.xci] -directory C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.ip_user_files -ipstatic_source_dir C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.cache/compile_simlib/modelsim} {questa=C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.cache/compile_simlib/questa} {riviera=C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.cache/compile_simlib/riviera} {activehdl=C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/IF_sim_behav.wcfg
source TOP.tcl
current_wave_config {IF_sim_behav.wcfg}
add_wave {{/TOP/operand_type_id_out}} 
current_wave_config {IF_sim_behav.wcfg}
add_wave {{/TOP/ex_output_ex_out}} 
relaunch_sim
relaunch_sim
restart
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
update_compile_order -fileset sources_1
relaunch_sim
save_wave_config {C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/IF_sim_behav.wcfg}
close_sim
launch_simulation
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/IF_sim_behav.wcfg
source TOP.tcl
restart
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
add_bp {C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/IF.v} 38
remove_bps -file {C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/IF.v} -line 38
