module top_module(
	output one);

	assign one = 1'b1; // Drive output one to logic high (1)

endmodule
