<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.16.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32F411xx_Driver_Library: Drivers/Inc/stm32f411xx.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">STM32F411xx_Driver_Library<span id="projectnumber">&#160;1.0</span>
   </div>
   <div id="projectbrief">Low-level hardware drivers for STM32F411xx MCU</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.16.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search/",'.html');
</script>
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(function(){initNavTree('stm32f411xx_8h_source.html','',''); });
</script>
<div id="container">
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">stm32f411xx.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32f411xx_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#ifndef INC_STM32F411XX_H_</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#define INC_STM32F411XX_H_</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include&lt;stddef.h&gt;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include&lt;stdint.h&gt;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#define __vo volatile</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#define __weak __attribute__((weak))</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">/**********************************START:Processor Specific Details **********************************/</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#define NVIC_ISER0          ( (__vo uint32_t*)0xE000E100 )</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">#define NVIC_ISER1          ( (__vo uint32_t*)0xE000E104 )</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#define NVIC_ISER2          ( (__vo uint32_t*)0xE000E108 )</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#define NVIC_ISER3          ( (__vo uint32_t*)0xE000E10c )</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">/*</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment"> * ARM Cortex Mx Processor NVIC ICERx register Addresses</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment"> */</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="preprocessor">#define NVIC_ICER0          ((__vo uint32_t*)0XE000E180)</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#define NVIC_ICER1          ((__vo uint32_t*)0XE000E184)</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="preprocessor">#define NVIC_ICER2          ((__vo uint32_t*)0XE000E188)</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="preprocessor">#define NVIC_ICER3          ((__vo uint32_t*)0XE000E18C)</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span> </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">/*</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment"> * ARM Cortex Mx Processor Priority Register Address Calculation</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment"> */</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="preprocessor">#define NVIC_PR_BASE_ADDR   ((__vo uint32_t*)0xE000E400)</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span> </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">/*</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment"> * ARM Cortex Mx Processor number of priority bits implemented in Priority Register</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment"> */</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="preprocessor">#define NO_PR_BITS_IMPLEMENTED  4</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="group___memory___base___addresses.html#gaf6863e7094aca292453684fa2af16686">   59</a></span><span class="preprocessor">#define FLASH_BASEADDR                      0x08000000U         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="group___memory___base___addresses.html#gacce5bcdd78719c9f4a53cfc4ca0f6f42">   60</a></span><span class="preprocessor">#define SRAM_BASEADDR                       0x20000000U         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="group___memory___base___addresses.html#ga548ca9ecc4b62f701800110d155a05dc">   61</a></span><span class="preprocessor">#define ROM_BASEADDR                        0x1FFF0000U         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="group___memory___base___addresses.html#gad1c97617b06af2b0d93bae9642145bda">   62</a></span><span class="preprocessor">#define SRAM                                SRAM_BASEADDR       </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="group___bus___base___addresses.html#ga61007d5774c0eb9e7864c6368c811669">   69</a></span><span class="preprocessor">#define PERIPH_BASEADDR         0x40000000U          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="group___bus___base___addresses.html#gab337f142a3ad57dbf74863dc3aac1dcc">   70</a></span><span class="preprocessor">#define APB1PERIPH_BASEADDR     PERIPH_BASEADDR      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="group___bus___base___addresses.html#gaac2acc49eab4162a25e6b61dc3f27a7c">   71</a></span><span class="preprocessor">#define APB2PERIPH_BASEADDR     0x40010000U          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="group___bus___base___addresses.html#gad1079208a6f6a29a637a550d1ca81a94">   72</a></span><span class="preprocessor">#define AHB1PERIPH_BASEADDR     0x40020000U          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="group___bus___base___addresses.html#ga6b406467cd4492742190114cbbec9a8e">   73</a></span><span class="preprocessor">#define AHB2PERIPH_BASEADDR     0x50000000U          </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="group___a_h_b1___peripherals.html#ga3e615727451fa1abc89e436a7158d4aa">   80</a></span><span class="preprocessor">#define GPIOA_BASEADDR          (AHB1PERIPH_BASEADDR + 0x0000) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="group___a_h_b1___peripherals.html#ga583cafe206b45c6e3507b0493b96bdf0">   81</a></span><span class="preprocessor">#define GPIOB_BASEADDR          (AHB1PERIPH_BASEADDR + 0x0400) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="group___a_h_b1___peripherals.html#ga05e89040a5ad3c3e5f5bbd62b434512b">   82</a></span><span class="preprocessor">#define GPIOC_BASEADDR          (AHB1PERIPH_BASEADDR + 0x0800) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="group___a_h_b1___peripherals.html#ga807336d6c75feb8d0e943d618b5eaf26">   83</a></span><span class="preprocessor">#define GPIOD_BASEADDR          (AHB1PERIPH_BASEADDR + 0x0C00) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="group___a_h_b1___peripherals.html#gac248e8d8a7113113481c2abb31d7660a">   84</a></span><span class="preprocessor">#define GPIOE_BASEADDR          (AHB1PERIPH_BASEADDR + 0x1000) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="group___a_h_b1___peripherals.html#ga63f9598aea50d8c995a9037578bb0907">   85</a></span><span class="preprocessor">#define GPIOH_BASEADDR          (AHB1PERIPH_BASEADDR + 0x1C00) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span> </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="group___a_h_b1___peripherals.html#ga799588b38166cb25baecaf3fd926ae5f">   87</a></span><span class="preprocessor">#define CRC_BASEADDR            (AHB1PERIPH_BASEADDR + 0x3000) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="group___a_h_b1___peripherals.html#ga89610f202a9f78bcc85f76c5ba52d009">   88</a></span><span class="preprocessor">#define RCC_BASEADDR            (AHB1PERIPH_BASEADDR + 0x3800) </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="group___a_p_b1___peripherals.html#ga44e7e7597f47b4f3f3229de7c0ff7908">   95</a></span><span class="preprocessor">#define I2C1_BASEADDR           (APB1PERIPH_BASEADDR + 0x5400) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="group___a_p_b1___peripherals.html#ga94025f09df9dc7c9720293778c389e4c">   96</a></span><span class="preprocessor">#define I2C2_BASEADDR           (APB1PERIPH_BASEADDR + 0x5800) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="group___a_p_b1___peripherals.html#ga02b13b7d3f55032e47973e192b94cb53">   97</a></span><span class="preprocessor">#define I2C3_BASEADDR           (APB1PERIPH_BASEADDR + 0x5C00) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span> </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="group___a_p_b1___peripherals.html#ga52fc929735639d70b44dea7885bb01ff">   99</a></span><span class="preprocessor">#define SPI2_BASEADDR           (APB1PERIPH_BASEADDR + 0x3800) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="group___a_p_b1___peripherals.html#gada16cf23d6a91088c447de485b616ed8">  100</a></span><span class="preprocessor">#define SPI3_BASEADDR           (APB1PERIPH_BASEADDR + 0x3C00) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span> </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="group___a_p_b1___peripherals.html#ga9e2d543dd90e725020d1f4b2ae3a0cdc">  102</a></span><span class="preprocessor">#define USART2_BASEADDR         (APB1PERIPH_BASEADDR + 0x4400) </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="group___a_p_b2___peripherals.html#ga9ce143f4fc043361dc774d877c672f0d">  109</a></span><span class="preprocessor">#define EXTI_BASEADDR           (APB2PERIPH_BASEADDR + 0x3C00) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span> </div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="group___a_p_b2___peripherals.html#ga64992f19fed3a459eb91f519c06b3427">  111</a></span><span class="preprocessor">#define SPI1_BASEADDR           (APB2PERIPH_BASEADDR + 0x3000) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="group___a_p_b2___peripherals.html#ga8370319e63d6c3a62ce4f0539ebe2b68">  112</a></span><span class="preprocessor">#define SPI4_BASEADDR           (APB2PERIPH_BASEADDR + 0x3400) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="group___a_p_b2___peripherals.html#ga1a4823a832056630f2cee362ae6d5c92">  113</a></span><span class="preprocessor">#define SPI5_BASEADDR           (APB2PERIPH_BASEADDR + 0x5000) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="group___a_p_b2___peripherals.html#gad389e516cff9dd84a9b04685b391b8fe">  115</a></span><span class="preprocessor">#define SYSCFG_BASEADDR         (APB2PERIPH_BASEADDR + 0x3800) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="group___a_p_b2___peripherals.html#ga4ccf21b5f54c80b031bff13956af2018">  116</a></span><span class="preprocessor">#define USART1_BASEADDR         (APB2PERIPH_BASEADDR + 0x1000) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="group___a_p_b2___peripherals.html#ga849c1342a2b7b4126c4a3b638c903c29">  117</a></span><span class="preprocessor">#define USART6_BASEADDR         (APB2PERIPH_BASEADDR + 0x1400) </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span> </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">/********************************** peripheral register definition structures **********************************/</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span></div>
<div class="foldopen" id="foldopen00132" data-start="{" data-end="};">
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___reg_def__t.html">  132</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>{</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___reg_def__t.html#a28459b8f63638a9f274a5b60808ca80f">  134</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_g_p_i_o___reg_def__t.html#a28459b8f63638a9f274a5b60808ca80f">MODER</a>;    </div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___reg_def__t.html#a0ede38e3229982bd798714d26d81d2f7">  135</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_g_p_i_o___reg_def__t.html#a0ede38e3229982bd798714d26d81d2f7">OTYPER</a>;   </div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___reg_def__t.html#a05469c7138ecee103aa7289399178c3d">  136</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_g_p_i_o___reg_def__t.html#a05469c7138ecee103aa7289399178c3d">OSPEEDR</a>;  </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___reg_def__t.html#a9998efab4c46666c354bb537e354e8da">  137</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_g_p_i_o___reg_def__t.html#a9998efab4c46666c354bb537e354e8da">PUPDR</a>;    </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___reg_def__t.html#aab9e07ccb67a5c1e1e06a354df8cd962">  138</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_g_p_i_o___reg_def__t.html#aab9e07ccb67a5c1e1e06a354df8cd962">IDR</a>;      </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___reg_def__t.html#a0730a653c44ef982baa2234cc0007073">  139</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_g_p_i_o___reg_def__t.html#a0730a653c44ef982baa2234cc0007073">ODR</a>;      </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___reg_def__t.html#af334c57267ac013584c3f4abb4809b09">  140</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_g_p_i_o___reg_def__t.html#af334c57267ac013584c3f4abb4809b09">BSRR</a>;     </div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___reg_def__t.html#afeb2fa2384f88a469dd627d559d289e0">  141</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_g_p_i_o___reg_def__t.html#afeb2fa2384f88a469dd627d559d289e0">LCKR</a>;     </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___reg_def__t.html#abd4603349b4db150fd3304847fe3b0d4">  142</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_g_p_i_o___reg_def__t.html#abd4603349b4db150fd3304847fe3b0d4">AFRL</a>;     </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___reg_def__t.html#a22ab5298995a31e39afec23839e13b53">  143</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_g_p_i_o___reg_def__t.html#a22ab5298995a31e39afec23839e13b53">AFRH</a>;     </div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>} <a class="code hl_struct" href="struct_g_p_i_o___reg_def__t.html">GPIO_RegDef_t</a>;</div>
</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span> </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span></div>
<div class="foldopen" id="foldopen00151" data-start="{" data-end="};">
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="struct_r_c_c___reg_def__t.html">  151</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>{</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="struct_r_c_c___reg_def__t.html#a6a75e3ea79bc9abb0826b214d68f09ad">  153</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#a6a75e3ea79bc9abb0826b214d68f09ad">CR</a>;            </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="struct_r_c_c___reg_def__t.html#aeac42fe139144a42801c62ec5fafc628">  154</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#aeac42fe139144a42801c62ec5fafc628">PLLCFGR</a>;       </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="struct_r_c_c___reg_def__t.html#a467f5957fcf53705cbda0d18d3bdcf26">  155</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#a467f5957fcf53705cbda0d18d3bdcf26">CFGR</a>;          </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="struct_r_c_c___reg_def__t.html#afa529ad58c82e4af3bbb1b6248e133bb">  156</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#afa529ad58c82e4af3bbb1b6248e133bb">CIR</a>;           </div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="struct_r_c_c___reg_def__t.html#a61efb4bcea47a79f3fcfb03895601f65">  157</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#a61efb4bcea47a79f3fcfb03895601f65">AHB1RSTR</a>;      </div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="struct_r_c_c___reg_def__t.html#ad0a24e981c7fd413f81bff135409af17">  158</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#ad0a24e981c7fd413f81bff135409af17">AHB2RSTR</a>;      </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="struct_r_c_c___reg_def__t.html#a1c48193b0d83a29940ecf9c94cf3312c">  159</a></span>    uint32_t      <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#a1c48193b0d83a29940ecf9c94cf3312c">RESERVED0</a>[2];  </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="struct_r_c_c___reg_def__t.html#adf1d72b0717ddd75a09e4671814f8df3">  160</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#adf1d72b0717ddd75a09e4671814f8df3">APB1RSTR</a>;      </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="struct_r_c_c___reg_def__t.html#ad586ef674d34e4eb981678d2b0a00370">  161</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#ad586ef674d34e4eb981678d2b0a00370">APB2RSTR</a>;      </div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="struct_r_c_c___reg_def__t.html#a1e21df50059163c030c050e3056766aa">  162</a></span>    uint32_t      <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#a1e21df50059163c030c050e3056766aa">RESERVED1</a>[2];  </div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="struct_r_c_c___reg_def__t.html#a26a19eb56da3e69130928ce82a577b93">  163</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#a26a19eb56da3e69130928ce82a577b93">AHB1ENR</a>;       </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="struct_r_c_c___reg_def__t.html#afb9664064fb9aea01c3bb5d65e22a75f">  164</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#afb9664064fb9aea01c3bb5d65e22a75f">AHB2ENR</a>;       </div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="struct_r_c_c___reg_def__t.html#a5a4c87240f8b2ca50b04ae1c5855bb95">  165</a></span>    uint32_t      <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#a5a4c87240f8b2ca50b04ae1c5855bb95">RESERVED2</a>[2];  </div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="struct_r_c_c___reg_def__t.html#a4765f14c70d18d4b71cffdbecc1bbb1a">  166</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#a4765f14c70d18d4b71cffdbecc1bbb1a">APB1ENR</a>;       </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="struct_r_c_c___reg_def__t.html#a768b90cef659aa5ac07728d290bbc4b9">  167</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#a768b90cef659aa5ac07728d290bbc4b9">APB2ENR</a>;       </div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="struct_r_c_c___reg_def__t.html#a037f54894d631b0aedab5011f04ac210">  168</a></span>    uint32_t      <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#a037f54894d631b0aedab5011f04ac210">RESERVED3</a>[2];  </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="struct_r_c_c___reg_def__t.html#ab1e11e0c60ee9a9079672b3728f684a0">  169</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#ab1e11e0c60ee9a9079672b3728f684a0">AHB1LPENR</a>;     </div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="struct_r_c_c___reg_def__t.html#a2f505c057f370f0c0c3625e91ec0e72f">  170</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#a2f505c057f370f0c0c3625e91ec0e72f">AHB2LPENR</a>;     </div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="struct_r_c_c___reg_def__t.html#a478fb7a2a21220b204b2b7f53598c03b">  171</a></span>    uint32_t      <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#a478fb7a2a21220b204b2b7f53598c03b">RESERVED4</a>[2];  </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="struct_r_c_c___reg_def__t.html#ab256effc0595fc4cf1aa978f43aaa7bf">  172</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#ab256effc0595fc4cf1aa978f43aaa7bf">APB1LPENR</a>;     </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="struct_r_c_c___reg_def__t.html#a35568cd2f0fec284e65e984bc6c051f6">  173</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#a35568cd2f0fec284e65e984bc6c051f6">APB2LPENR</a>;     </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="struct_r_c_c___reg_def__t.html#a90dc126c387ee4bc2d6a96d50e52ab91">  174</a></span>    uint32_t      <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#a90dc126c387ee4bc2d6a96d50e52ab91">RESERVED5</a>[2];  </div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="struct_r_c_c___reg_def__t.html#a788e1358c472335820afb54300365212">  175</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#a788e1358c472335820afb54300365212">BDCR</a>;          </div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="struct_r_c_c___reg_def__t.html#a53d81128390ec9eabefbbce977927ccd">  176</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#a53d81128390ec9eabefbbce977927ccd">CSR</a>;           </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="struct_r_c_c___reg_def__t.html#a6c669c82ec9cc68f5e49951d6a632cb8">  177</a></span>    uint32_t      <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#a6c669c82ec9cc68f5e49951d6a632cb8">RESERVED6</a>[2];  </div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="struct_r_c_c___reg_def__t.html#a33e6a70b1a085ab88975a76642e5dd56">  178</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#a33e6a70b1a085ab88975a76642e5dd56">SSCGR</a>;         </div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="struct_r_c_c___reg_def__t.html#ad1aa4b2574efc7c9e5d35467d29d82b4">  179</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#ad1aa4b2574efc7c9e5d35467d29d82b4">PLLI2SCFGR</a>;    </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="struct_r_c_c___reg_def__t.html#ac9259b1d550022ebc1ae89cacb01cb98">  180</a></span>    uint32_t      <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#ac9259b1d550022ebc1ae89cacb01cb98">RESERVED7</a>;     </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="struct_r_c_c___reg_def__t.html#a67f55d894a3c6713ee409eb14ea2f6d1">  181</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_r_c_c___reg_def__t.html#a67f55d894a3c6713ee409eb14ea2f6d1">DCKCFGR</a>;       </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>} <a class="code hl_struct" href="struct_r_c_c___reg_def__t.html">RCC_RegDef_t</a>;</div>
</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span></div>
<div class="foldopen" id="foldopen00188" data-start="{" data-end="};">
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___reg_def__t.html">  188</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>{</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___reg_def__t.html#a1dd326f66cbc371ceb1d47467e3a1af8">  190</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_e_x_t_i___reg_def__t.html#a1dd326f66cbc371ceb1d47467e3a1af8">IMR</a>;    </div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___reg_def__t.html#acd0022f52f9e40d8f593c2895134aced">  191</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_e_x_t_i___reg_def__t.html#acd0022f52f9e40d8f593c2895134aced">EMR</a>;    </div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___reg_def__t.html#a7fdf529d9aa75ec3cc31db43f1230dbc">  192</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_e_x_t_i___reg_def__t.html#a7fdf529d9aa75ec3cc31db43f1230dbc">RTSR</a>;   </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___reg_def__t.html#abc30e97ebd7c29867aac96ab7cc5ad33">  193</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_e_x_t_i___reg_def__t.html#abc30e97ebd7c29867aac96ab7cc5ad33">FTSR</a>;   </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___reg_def__t.html#a42b9635e3f1cf6bd5bf40ee96b1fa1be">  194</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_e_x_t_i___reg_def__t.html#a42b9635e3f1cf6bd5bf40ee96b1fa1be">SWIER</a>;  </div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___reg_def__t.html#ad16a0795361068981ed4aefefc9eb7ca">  195</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_e_x_t_i___reg_def__t.html#ad16a0795361068981ed4aefefc9eb7ca">PR</a>;     </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>} <a class="code hl_struct" href="struct_e_x_t_i___reg_def__t.html">EXTI_RegDef_t</a>;</div>
</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span></div>
<div class="foldopen" id="foldopen00202" data-start="{" data-end="};">
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___reg_def__t.html">  202</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>{</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___reg_def__t.html#a7582e1db947986b5e25423072485ac19">  204</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_s_y_s_c_f_g___reg_def__t.html#a7582e1db947986b5e25423072485ac19">MEMRMP</a>;       </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___reg_def__t.html#a4238ec696c591dc263bb91a89874017d">  205</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_s_y_s_c_f_g___reg_def__t.html#a4238ec696c591dc263bb91a89874017d">PMC</a>;          </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___reg_def__t.html#a12400c8ff53b0edee46f70cf32530653">  206</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_s_y_s_c_f_g___reg_def__t.html#a12400c8ff53b0edee46f70cf32530653">EXTICR</a>[4];    </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___reg_def__t.html#a5a3a2f2bffca1e5ee74a196b4fa3a847">  207</a></span>    uint32_t      <a class="code hl_variable" href="struct_s_y_s_c_f_g___reg_def__t.html#a5a3a2f2bffca1e5ee74a196b4fa3a847">RESERVED1</a>[2]; </div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___reg_def__t.html#a1bc0d4a1faab0e9028e9dc1830698193">  208</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_s_y_s_c_f_g___reg_def__t.html#a1bc0d4a1faab0e9028e9dc1830698193">CMPCR</a>;        </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>} <a class="code hl_struct" href="struct_s_y_s_c_f_g___reg_def__t.html">SYSCFG_RegDef_t</a>;</div>
</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span></div>
<div class="foldopen" id="foldopen00215" data-start="{" data-end="};">
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="struct_s_p_i___reg_def__t.html">  215</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>{</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="struct_s_p_i___reg_def__t.html#a6f51c82c81a3bdabece05fe92cdc5879">  217</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_s_p_i___reg_def__t.html#a6f51c82c81a3bdabece05fe92cdc5879">SPI_CR1</a>;      </div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="struct_s_p_i___reg_def__t.html#a7fb6abac9717186ecbc55d2d81595875">  218</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_s_p_i___reg_def__t.html#a7fb6abac9717186ecbc55d2d81595875">SPI_CR2</a>;      </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="struct_s_p_i___reg_def__t.html#ad8bf20e078b37021a19a178010e1fced">  219</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_s_p_i___reg_def__t.html#ad8bf20e078b37021a19a178010e1fced">SPI_SR</a>;       </div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="struct_s_p_i___reg_def__t.html#a8b93e2db1b104ccbe56947a2e4e84808">  220</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_s_p_i___reg_def__t.html#a8b93e2db1b104ccbe56947a2e4e84808">SPI_DR</a>;       </div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="struct_s_p_i___reg_def__t.html#a13f431f01a461b30701d84fa3e8b4dee">  221</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_s_p_i___reg_def__t.html#a13f431f01a461b30701d84fa3e8b4dee">SPI_CRCPR</a>;    </div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="struct_s_p_i___reg_def__t.html#a13f3bcf3e2a413b8a51d00cd5f464097">  222</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_s_p_i___reg_def__t.html#a13f3bcf3e2a413b8a51d00cd5f464097">SPI_RXCRCR</a>;   </div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="struct_s_p_i___reg_def__t.html#ad3dcc11b4b1cd6ab36ca8e95f217c0c5">  223</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_s_p_i___reg_def__t.html#ad3dcc11b4b1cd6ab36ca8e95f217c0c5">SPI_TXCRCR</a>;   </div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="struct_s_p_i___reg_def__t.html#a856c8ff0f01f8e864c3d30f85c172e77">  224</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_s_p_i___reg_def__t.html#a856c8ff0f01f8e864c3d30f85c172e77">SPI_I2SCFGR</a>;  </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="struct_s_p_i___reg_def__t.html#aa16010400764a242e1e0dca7a3b95ebb">  225</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_s_p_i___reg_def__t.html#aa16010400764a242e1e0dca7a3b95ebb">SPI_I2SPR</a>;    </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>} <a class="code hl_struct" href="struct_s_p_i___reg_def__t.html">SPI_RegDef_t</a>;</div>
</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span></div>
<div class="foldopen" id="foldopen00232" data-start="{" data-end="};">
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___reg_def__t.html">  232</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>{</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___reg_def__t.html#acdd4129d697889569843ca696efd92a7">  234</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___reg_def__t.html#acdd4129d697889569843ca696efd92a7">USART_SR</a>;    </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___reg_def__t.html#a9ab042b16a14bf12a4b3f5e3d9c44546">  235</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___reg_def__t.html#a9ab042b16a14bf12a4b3f5e3d9c44546">USART_DR</a>;    </div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___reg_def__t.html#af8da1e2744d3895145a92bc7164735fb">  236</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___reg_def__t.html#af8da1e2744d3895145a92bc7164735fb">USART_BRR</a>;   </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___reg_def__t.html#a35fb066d4181c4c5399e41aa10e77e79">  237</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___reg_def__t.html#a35fb066d4181c4c5399e41aa10e77e79">USART_CR1</a>;   </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___reg_def__t.html#adb65852754ce5220933793845ad53924">  238</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___reg_def__t.html#adb65852754ce5220933793845ad53924">USART_CR2</a>;   </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___reg_def__t.html#af45399aabc23ab6b280f8239b81d9ffd">  239</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___reg_def__t.html#af45399aabc23ab6b280f8239b81d9ffd">USART_CR3</a>;   </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___reg_def__t.html#a75b96241abc96913b1101e0d336e7fc5">  240</a></span>    __vo uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___reg_def__t.html#a75b96241abc96913b1101e0d336e7fc5">USART_GTPR</a>;  </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>} <a class="code hl_struct" href="struct_u_s_a_r_t___reg_def__t.html">USART_RegDef_t</a>;</div>
</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="preprocessor">#define GPIOA        ((GPIO_RegDef_t*)GPIOA_BASEADDR)</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="preprocessor">#define GPIOB        ((GPIO_RegDef_t*)GPIOB_BASEADDR)</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="preprocessor">#define GPIOC        ((GPIO_RegDef_t*)GPIOC_BASEADDR)</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="preprocessor">#define GPIOD        ((GPIO_RegDef_t*)GPIOD_BASEADDR)</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="preprocessor">#define GPIOE        ((GPIO_RegDef_t*)GPIOE_BASEADDR)</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="preprocessor">#define GPIOH        ((GPIO_RegDef_t*)GPIOH_BASEADDR)</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span> </div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="preprocessor">#define RCC          ((RCC_RegDef_t*)RCC_BASEADDR)</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="preprocessor">#define EXTI         ((EXTI_RegDef_t*)EXTI_BASEADDR)</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="preprocessor">#define SYSCFG       ((SYSCFG_RegDef_t*)SYSCFG_BASEADDR)</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span> </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="preprocessor">#define SPI1            ((SPI_RegDef_t*)SPI1_BASEADDR)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="preprocessor">#define SPI2            ((SPI_RegDef_t*)SPI2_BASEADDR)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="preprocessor">#define SPI3            ((SPI_RegDef_t*)SPI3_BASEADDR)</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="preprocessor">#define SPI4            ((SPI_RegDef_t*)SPI4_BASEADDR)</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="preprocessor">#define SPI5            ((SPI_RegDef_t*)SPI5_BASEADDR)</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span> </div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="preprocessor">#define USART1          ((USART_RegDef_t*)USART1_BASEADDR)</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="preprocessor">#define USART2          ((USART_RegDef_t*)USART2_BASEADDR)</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="preprocessor">#define USART6          ((USART_RegDef_t*)USART6_BASEADDR)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="preprocessor">#define GPIOA_PCLK_EN()  (RCC-&gt;AHB1ENR |= (1 &lt;&lt; 0))</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="preprocessor">#define GPIOB_PCLK_EN()  (RCC-&gt;AHB1ENR |= (1 &lt;&lt; 1))</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="preprocessor">#define GPIOC_PCLK_EN()  (RCC-&gt;AHB1ENR |= (1 &lt;&lt; 2))</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="preprocessor">#define GPIOD_PCLK_EN()  (RCC-&gt;AHB1ENR |= (1 &lt;&lt; 3))</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="preprocessor">#define GPIOE_PCLK_EN()  (RCC-&gt;AHB1ENR |= (1 &lt;&lt; 4))</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="preprocessor">#define GPIOH_PCLK_EN()  (RCC-&gt;AHB1ENR |= (1 &lt;&lt; 7))</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span> </div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment">/*</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment"> * Clock Enable Macros for I2Cx peripherals</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment"> */</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="preprocessor">#define I2C1_PCLK_EN()   (RCC-&gt;APB1ENR |= (1 &lt;&lt; 21))</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="preprocessor">#define I2C2_PCLK_EN()   (RCC-&gt;APB1ENR |= (1 &lt;&lt; 22))</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="preprocessor">#define I2C3_PCLK_EN()   (RCC-&gt;APB1ENR |= (1 &lt;&lt; 23))</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span> </div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment">/*</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment"> * Clock Enable Macros for SPIx peripherals</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment"> */</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="preprocessor">#define SPI1_PCLK_EN()  (RCC-&gt;APB2ENR |= (1 &lt;&lt; 12))</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="preprocessor">#define SPI2_PCLK_EN()  (RCC-&gt;APB1ENR |= (1 &lt;&lt; 14))</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="preprocessor">#define SPI3_PCLK_EN()  (RCC-&gt;APB1ENR |= (1 &lt;&lt; 15))</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="preprocessor">#define SPI4_PCLK_EN()  (RCC-&gt;APB2ENR |= (1 &lt;&lt; 13))</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="preprocessor">#define SPI5_PCLK_EN()  (RCC-&gt;APB2ENR |= (1 &lt;&lt; 20))</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span> </div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment">/*</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment"> * Clock Enable Macros for USARTx peripherals</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment"> */</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="preprocessor">#define USART1_PCLK_EN()  (RCC-&gt;APB2ENR |= (1 &lt;&lt; 4))</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="preprocessor">#define USART2_PCLK_EN()  (RCC-&gt;APB1ENR |= (1 &lt;&lt; 17))</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="preprocessor">#define USART6_PCLK_EN()  (RCC-&gt;APB2ENR |= (1 &lt;&lt; 5))</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span> </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment">/*</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment"> * Clock Enable Macros for SYSCFG peripheral</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment"> */</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="preprocessor">#define SYSCFG_PCLK_EN() (RCC-&gt;APB2ENR |= (1 &lt;&lt; 14))</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="preprocessor">#define GPIOA_PCLK_DI()  (RCC-&gt;AHB1ENR &amp;= ~(1 &lt;&lt; 0))</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="preprocessor">#define GPIOB_PCLK_DI()  (RCC-&gt;AHB1ENR &amp;= ~(1 &lt;&lt; 1))</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="preprocessor">#define GPIOC_PCLK_DI()  (RCC-&gt;AHB1ENR &amp;= ~(1 &lt;&lt; 2))</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="preprocessor">#define GPIOD_PCLK_DI()  (RCC-&gt;AHB1ENR &amp;= ~(1 &lt;&lt; 3))</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="preprocessor">#define GPIOE_PCLK_DI()  (RCC-&gt;AHB1ENR &amp;= ~(1 &lt;&lt; 4))</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="preprocessor">#define GPIOH_PCLK_DI()  (RCC-&gt;AHB1ENR &amp;= ~(1 &lt;&lt; 7))</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span> </div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment">/*</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment"> * Clock Disable Macros for I2Cx peripherals</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment"> */</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="preprocessor">#define I2C1_PCLK_DI()   (RCC-&gt;APB1ENR &amp;= ~(1 &lt;&lt; 21))</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="preprocessor">#define I2C2_PCLK_DI()   (RCC-&gt;APB1ENR &amp;= ~(1 &lt;&lt; 22))</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="preprocessor">#define I2C3_PCLK_DI()   (RCC-&gt;APB1ENR &amp;= ~(1 &lt;&lt; 23))</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span> </div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span> </div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment">/*</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment"> * Clock Disable Macros for SPIx peripherals</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment"> */</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="preprocessor">#define SPI1_PCLK_DI()  (RCC-&gt;APB2ENR &amp;= ~(1 &lt;&lt; 12))</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="preprocessor">#define SPI2_PCLK_DI()  (RCC-&gt;APB1ENR &amp;= ~(1 &lt;&lt; 14))</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="preprocessor">#define SPI3_PCLK_DI()  (RCC-&gt;APB1ENR &amp;= ~(1 &lt;&lt; 15))</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="preprocessor">#define SPI4_PCLK_DI()  (RCC-&gt;APB2ENR &amp;= ~(1 &lt;&lt; 13))</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="preprocessor">#define SPI5_PCLK_DI()  (RCC-&gt;APB2ENR &amp;= ~(1 &lt;&lt; 20))</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span> </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment">/*</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment"> * Clock Disable Macros for USARTx peripherals</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment"> */</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="preprocessor">#define USART1_PCLK_DI()  (RCC-&gt;APB2ENR &amp;= ~(1 &lt;&lt; 4))</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="preprocessor">#define USART2_PCLK_DI()  (RCC-&gt;APB1ENR &amp;= ~(1 &lt;&lt; 17))</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="preprocessor">#define USART6_PCLK_DI()  (RCC-&gt;APB2ENR &amp;= ~(1 &lt;&lt; 5))</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span> </div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span> </div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment">/*</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment"> * Clock Disable Macros for SYSCFG peripheral</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment"> */</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="preprocessor">#define SYSCFG_PCLK_DI()  (RCC-&gt;APB2ENR &amp;= ~(1 &lt;&lt; 14))</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span> </div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment">/*</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment"> * Clock Disable Macros for SPIx peripherals</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment"> */</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span> </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment">/*</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment"> * Clock Disable Macros for USARTx peripherals</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment"> */</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span> </div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span> </div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment">/*</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment"> * Clock Disable Macros for SYSCFG peripheral</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment"> */</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span> </div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="preprocessor">#define GPIOA_REG_RESET()               do{ (RCC-&gt;AHB1RSTR |= (1 &lt;&lt; 0)); (RCC-&gt;AHB1RSTR &amp;= ~(1 &lt;&lt; 0)); }while(0)</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="preprocessor">#define GPIOB_REG_RESET()               do{ (RCC-&gt;AHB1RSTR |= (1 &lt;&lt; 1)); (RCC-&gt;AHB1RSTR &amp;= ~(1 &lt;&lt; 1)); }while(0)</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="preprocessor">#define GPIOC_REG_RESET()               do{ (RCC-&gt;AHB1RSTR |= (1 &lt;&lt; 2)); (RCC-&gt;AHB1RSTR &amp;= ~(1 &lt;&lt; 2)); }while(0)</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="preprocessor">#define GPIOD_REG_RESET()               do{ (RCC-&gt;AHB1RSTR |= (1 &lt;&lt; 3)); (RCC-&gt;AHB1RSTR &amp;= ~(1 &lt;&lt; 3)); }while(0)</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="preprocessor">#define GPIOE_REG_RESET()               do{ (RCC-&gt;AHB1RSTR |= (1 &lt;&lt; 4)); (RCC-&gt;AHB1RSTR &amp;= ~(1 &lt;&lt; 4)); }while(0)</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="preprocessor">#define GPIOH_REG_RESET()               do{ (RCC-&gt;AHB1RSTR |= (1 &lt;&lt; 7)); (RCC-&gt;AHB1RSTR &amp;= ~(1 &lt;&lt; 7)); }while(0)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span> </div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="preprocessor">#define SPI1_REG_RESET()                do{ (RCC-&gt;APB2RSTR |= (1 &lt;&lt; 12)); (RCC-&gt;APB2RSTR &amp;= ~(1 &lt;&lt; 12)); }while(0)</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="preprocessor">#define SPI2_REG_RESET()                do{ (RCC-&gt;APB1RSTR |= (1 &lt;&lt; 14)); (RCC-&gt;APB1RSTR &amp;= ~(1 &lt;&lt; 14)); }while(0)</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="preprocessor">#define SPI3_REG_RESET()                do{ (RCC-&gt;APB1RSTR |= (1 &lt;&lt; 15)); (RCC-&gt;APB1RSTR &amp;= ~(1 &lt;&lt; 15)); }while(0)</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="preprocessor">#define SPI4_REG_RESET()                do{ (RCC-&gt;APB2RSTR |= (1 &lt;&lt; 13)); (RCC-&gt;APB2RSTR &amp;= ~(1 &lt;&lt; 13)); }while(0)</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="preprocessor">#define SPI5_REG_RESET()                do{ (RCC-&gt;APB2RSTR |= (1 &lt;&lt; 20)); (RCC-&gt;APB2RSTR &amp;= ~(1 &lt;&lt; 20)); }while(0)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#ga45aef80db4bd55ae2e509ebf53cf39d3">  386</a></span><span class="preprocessor">#define IRQ_NO_WWDG                    0   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#ga1bbc469d6ad730489fb3c00d3fc981f4">  387</a></span><span class="preprocessor">#define IRQ_NO_EXTI16_PVD              1   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#ga9182721f72a613325adab5ee2d7955ef">  388</a></span><span class="preprocessor">#define IRQ_NO_EXTI21_TAMP_STAMP       2   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#ga52c384859530b645b9cbca37d867d90f">  389</a></span><span class="preprocessor">#define IRQ_NO_EXTI22_RTC_WKUP         3   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#ga0517a0dfa6e8f0ca019893faf048f025">  390</a></span><span class="preprocessor">#define IRQ_NO_FLASH                   4   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#gaaf5e6e410a64b0d6e71a69536e712b6d">  391</a></span><span class="preprocessor">#define IRQ_NO_RCC                     5   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#gabafd764fa6dcf27ebb3405975fe221c7">  392</a></span><span class="preprocessor">#define IRQ_NO_EXTI0                   6   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#ga3c28288c2813252972ae24078a87db92">  393</a></span><span class="preprocessor">#define IRQ_NO_EXTI1                   7   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#ga5be57dc7d31306fe614b5a742e27545e">  394</a></span><span class="preprocessor">#define IRQ_NO_EXTI2                   8   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#ga3e2ff68388529978704dea5edd1a0a95">  395</a></span><span class="preprocessor">#define IRQ_NO_EXTI3                   9   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#ga12e4157b684ccff94ec0f6f3ec4fec6e">  396</a></span><span class="preprocessor">#define IRQ_NO_EXTI4                   10  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#ga86b35eda7374b1d0edd822f2897a291e">  397</a></span><span class="preprocessor">#define IRQ_NO_DMA1_Stream0            11  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#gaae95fcfd524a311199d59a4803cfee8c">  398</a></span><span class="preprocessor">#define IRQ_NO_DMA1_Stream1            12  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#gaf9c81a5a27e7f259be1f3e4f560e1c56">  399</a></span><span class="preprocessor">#define IRQ_NO_DMA1_Stream2            13  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#gab79fce7eb1643592a23f72260e1992a9">  400</a></span><span class="preprocessor">#define IRQ_NO_DMA1_Stream3            14  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#ga7e7ca1125baa7a9abd5f4b944760ccd5">  401</a></span><span class="preprocessor">#define IRQ_NO_DMA1_Stream4            15  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#ga33d30754e4f2a5c36428eb5f93c480fd">  402</a></span><span class="preprocessor">#define IRQ_NO_DMA1_Stream5            16  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#ga8f97bfe1af2851bc29ee691b74ef2cc8">  403</a></span><span class="preprocessor">#define IRQ_NO_DMA1_Stream6            17  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#ga1ea51168792a53e117787c0ea8322629">  404</a></span><span class="preprocessor">#define IRQ_NO_ADC                     18  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#ga56d5721d1c30cfa96e2be9642b25ab84">  405</a></span><span class="preprocessor">#define IRQ_NO_EXTI9_5                 23  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#ga225e3fe49fd95723641883e7d2eb51b6">  406</a></span><span class="preprocessor">#define IRQ_NO_TIM1_BRK_TIM9           24  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#gae1418505e8d785d075c445f315ca585d">  407</a></span><span class="preprocessor">#define IRQ_NO_TIM1_UP_TIM10           25  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#ga94a417bbc3cc69f35b66d34e27f1ed07">  408</a></span><span class="preprocessor">#define IRQ_NO_TIM1_TRG_COM_TIM11      26  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#gabf79f65aeb734450bf58893f9dbf1897">  409</a></span><span class="preprocessor">#define IRQ_NO_TIM1_CC                 27  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#ga0a3d4b6af8657bee10ff2d376128dad1">  410</a></span><span class="preprocessor">#define IRQ_NO_TIM2                    28  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#gac708051988853dfa2c05b189c370abb0">  411</a></span><span class="preprocessor">#define IRQ_NO_TIM3                    29  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#ga48779bc917f38c1377631dc25e41acda">  412</a></span><span class="preprocessor">#define IRQ_NO_TIM4                    30  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#ga0e0eb0691c39bcf171c2adc9088ba98a">  413</a></span><span class="preprocessor">#define IRQ_NO_I2C1_EV                 31  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#gad9a499ea124eed61ef9271ac42697301">  414</a></span><span class="preprocessor">#define IRQ_NO_I2C1_ER                 32  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#ga35289da24d543058ae57b0838a13832c">  415</a></span><span class="preprocessor">#define IRQ_NO_I2C2_EV                 33  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#ga9bad89fc830cbf2710685e2f667de4d0">  416</a></span><span class="preprocessor">#define IRQ_NO_I2C2_ER                 34  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#gac17a38feb67a4256257e3c2cb0315406">  417</a></span><span class="preprocessor">#define IRQ_NO_SPI1                    35  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#gad4937ee2978d9d3606d02840ed8d76e7">  418</a></span><span class="preprocessor">#define IRQ_NO_SPI2                    36  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#ga9fc55379e599d695ac0471b3f11f86f0">  419</a></span><span class="preprocessor">#define IRQ_NO_USART1                  37  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#gac7dbb01c0039785a8ae29570d7dcee52">  420</a></span><span class="preprocessor">#define IRQ_NO_USART2                  38  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#ga55c46970c262d711800e0c8ada980d9f">  421</a></span><span class="preprocessor">#define IRQ_NO_EXTI15_10               40  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#ga68f6747e7e003c7f6b0cc6b16a77bf94">  422</a></span><span class="preprocessor">#define IRQ_NO_EXTI17_RTC_Alarm        41  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#ga2ba253e6b085644a1c8f940bc3a1b55f">  423</a></span><span class="preprocessor">#define IRQ_NO_EXTI18_OTG_FS_WKUP      42  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#gaee33307501e855badcd1ba9bea22c8fa">  424</a></span><span class="preprocessor">#define IRQ_NO_DMA1_Stream7            47  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#ga0610117c312ae0a759eaf8e7d3e67273">  425</a></span><span class="preprocessor">#define IRQ_NO_SDIO                    49  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#ga48b7388230bd3b768db8e7741955bb8e">  426</a></span><span class="preprocessor">#define IRQ_NO_TIM5                    50  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#ga99f3e1ba831d9aa2d6f04cb536fe44d7">  427</a></span><span class="preprocessor">#define IRQ_NO_SPI3                    51  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#ga4ba44f03bd7fb2e6bd2ba43fa20aa808">  428</a></span><span class="preprocessor">#define IRQ_NO_DMA2_Stream0            56  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#gabe7d7f2bf9f5c2dadc4393fa5d1bf9aa">  429</a></span><span class="preprocessor">#define IRQ_NO_DMA2_Stream1            57  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#gae941c04b4fd1535538e8d61f891119a1">  430</a></span><span class="preprocessor">#define IRQ_NO_DMA2_Stream2            58  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#gaa0f3a35e8868a426207d0ca8e2a9d5ce">  431</a></span><span class="preprocessor">#define IRQ_NO_DMA2_Stream3            59  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#gaa8b80c3c0a442bd5560ec26b752b5445">  432</a></span><span class="preprocessor">#define IRQ_NO_DMA2_Stream4            60  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#ga0c90a5356cb65354778099a28b244d72">  433</a></span><span class="preprocessor">#define IRQ_NO_OTG_FS                  67  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#gad71a5e61573c9f3e6d44bc1fe3e6b963">  434</a></span><span class="preprocessor">#define IRQ_NO_DMA2_Stream5            68  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#gacd7cc3c7ba7712946fc3f3e527e4bfa7">  435</a></span><span class="preprocessor">#define IRQ_NO_DMA2_Stream6            69  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#gab092d67b530a565ef48030556f7b0cd9">  436</a></span><span class="preprocessor">#define IRQ_NO_DMA2_Stream7            70  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#ga7ef04689f937f1ec1e2ccfd9ea9e99c7">  437</a></span><span class="preprocessor">#define IRQ_NO_USART6                  71  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#ga506e419347714e7f41e8d507d4c693bb">  438</a></span><span class="preprocessor">#define IRQ_NO_I2C3_EV                 72  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#ga292a8368c8f2383706b3a988ceaef359">  439</a></span><span class="preprocessor">#define IRQ_NO_I2C3_ER                 73  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#gabd9e078c1c0c4502c493f1a6e5d67475">  440</a></span><span class="preprocessor">#define IRQ_NO_FPU                     81  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#ga5aa2b48859edd9f802f582de5004007c">  441</a></span><span class="preprocessor">#define IRQ_NO_SPI4                    84  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="group___i_r_q___numbers.html#ga3a6e758f36cce61d4f710de798a4b21d">  442</a></span><span class="preprocessor">#define IRQ_NO_SPI5                    85  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span> </div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment">/*</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment"> * macros for all the possible priority levels</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment"> */</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="preprocessor">#define NVIC_IRQ_PRI0       0</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="preprocessor">#define NVIC_IRQ_PRI1       1</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="preprocessor">#define NVIC_IRQ_PRI2       2</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="preprocessor">#define NVIC_IRQ_PRI3       3</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="preprocessor">#define NVIC_IRQ_PRI4       4</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="preprocessor">#define NVIC_IRQ_PRI5       5</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="preprocessor">#define NVIC_IRQ_PRI6       6</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="preprocessor">#define NVIC_IRQ_PRI7       7</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="preprocessor">#define NVIC_IRQ_PRI8       8</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="preprocessor">#define NVIC_IRQ_PRI9       9</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="preprocessor">#define NVIC_IRQ_PRI10      10</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="preprocessor">#define NVIC_IRQ_PRI11      11</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="preprocessor">#define NVIC_IRQ_PRI12      12</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="preprocessor">#define NVIC_IRQ_PRI13      13</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="preprocessor">#define NVIC_IRQ_PRI14      14</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="preprocessor">#define NVIC_IRQ_PRI15      15</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment">/* This macro returns a code (between 0 to 7) for a given GPIO base address */</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="preprocessor">#define GPIO_BASEADDR_TO_CODE(x)      ((x == GPIOA)?0:\</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="preprocessor">                                        (x == GPIOB)?1:\</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="preprocessor">                                        (x == GPIOC)?2:\</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="preprocessor">                                        (x == GPIOD)?3:\</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="preprocessor">                                        (x == GPIOE)?4:\</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="preprocessor">                                        (x == GPIOH)?7:0)</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span> </div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="preprocessor">#define ENABLE                  1</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="preprocessor">#define DISABLE                 0</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="preprocessor">#define SET                     ENABLE</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="preprocessor">#define RESET                   DISABLE</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="preprocessor">#define GPIO_PIN_SET            SET</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="preprocessor">#define GPIO_PIN_RESET          RESET</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="preprocessor">#define FLAG_SET                SET</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="preprocessor">#define FLAG_RESET              RESET</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span> </div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment">/******************************************************************************************</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment"> *Bit position definitions</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment"> ******************************************************************************************/</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="comment">/* SPI_CR1 */</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="preprocessor">#define SPI_CR1_CPHA                     0</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="preprocessor">#define SPI_CR1_CPOL                     1</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="preprocessor">#define SPI_CR1_MSTR                     2</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="preprocessor">#define SPI_CR1_BR                       3</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="preprocessor">#define SPI_CR1_SPE                      6</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="preprocessor">#define SPI_CR1_LSBFIRST                 7</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="preprocessor">#define SPI_CR1_SSI                      8</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="preprocessor">#define SPI_CR1_SSM                      9</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="preprocessor">#define SPI_CR1_RXONLY                  10</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="preprocessor">#define SPI_CR1_DFF                     11</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="preprocessor">#define SPI_CR1_CRCNEXT                 12</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="preprocessor">#define SPI_CR1_CRCEN                   13</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="preprocessor">#define SPI_CR1_BIDIOE                  14</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="preprocessor">#define SPI_CR1_BIDIMODE                15</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span> </div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment">/* SPI_CR2 */</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="preprocessor">#define SPI_CR2_RXDMAEN                 0</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="preprocessor">#define SPI_CR2_TXDMAEN                 1</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="preprocessor">#define SPI_CR2_SSOE                    2</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="preprocessor">#define SPI_CR2_FRF                     4</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="preprocessor">#define SPI_CR2_ERRIE                   5</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="preprocessor">#define SPI_CR2_RXNEIE                  6</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="preprocessor">#define SPI_CR2_TXEIE                   7</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span> </div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment">/* SPI_SR */</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="preprocessor">#define SPI_SR_RXNE                     0</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="preprocessor">#define SPI_SR_TXE                      1</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="preprocessor">#define SPI_SR_CHSIDE                   2</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="preprocessor">#define SPI_SR_UDR                      3</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="preprocessor">#define SPI_SR_CRCERR                   4</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="preprocessor">#define SPI_SR_MODF                     5</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="preprocessor">#define SPI_SR_OVR                      6</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="preprocessor">#define SPI_SR_BSY                      7</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="preprocessor">#define SPI_SR_FRE                      8</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span> </div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="comment">/* USART_CR1 */</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#gac457c519baa28359ab7959fbe0c5cda1">  535</a></span><span class="preprocessor">#define USART_CR1_SBK                      0    </span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#gaa7d61ab5a4e2beaa3f591c56bd15a27b">  536</a></span><span class="preprocessor">#define USART_CR1_RWU                      1    </span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#gada0d5d407a22264de847bc1b40a17aeb">  537</a></span><span class="preprocessor">#define USART_CR1_RE                       2    </span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#gade7f090b04fd78b755b43357ecaa9622">  538</a></span><span class="preprocessor">#define USART_CR1_TE                       3    </span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#ga5221d09eebd12445a20f221bf98066f8">  539</a></span><span class="preprocessor">#define USART_CR1_IDLEIE                   4    </span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#ga91118f867adfdb2e805beea86666de04">  540</a></span><span class="preprocessor">#define USART_CR1_RXNEIE                   5    </span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#gaa17130690a1ca95b972429eb64d4254e">  541</a></span><span class="preprocessor">#define USART_CR1_TCIE                     6    </span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#ga70422871d15f974b464365e7fe1877e9">  542</a></span><span class="preprocessor">#define USART_CR1_TXEIE                    7    </span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#ga27405d413b6d355ccdb076d52fef6875">  543</a></span><span class="preprocessor">#define USART_CR1_PEIE                     8    </span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#ga2e159d36ab2c93a2c1942df60e9eebbe">  544</a></span><span class="preprocessor">#define USART_CR1_PS                       9    </span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#ga60f8fcf084f9a8514efafb617c70b074">  545</a></span><span class="preprocessor">#define USART_CR1_PCE                      10   </span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#gad831dfc169fcf14b7284984dbecf322d">  546</a></span><span class="preprocessor">#define USART_CR1_WAKE                     11   </span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#ga95f0288b9c6aaeca7cb6550a2e6833e2">  547</a></span><span class="preprocessor">#define USART_CR1_M                        12   </span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#ga2bb650676aaae4a5203f372d497d5947">  548</a></span><span class="preprocessor">#define USART_CR1_UE                       13   </span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#gaed6caeb0cb48f1a7b34090f31a92a8e2">  549</a></span><span class="preprocessor">#define USART_CR1_OVER8                    15   </span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span> </div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment">/* USART_CR2 */</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#ga3ee77fac25142271ad56d49685e518b3">  552</a></span><span class="preprocessor">#define USART_CR2_ADD                      0    </span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#ga7f9bc41700717fd93548e0e95b6072ed">  553</a></span><span class="preprocessor">#define USART_CR2_LBDL                     5    </span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#gaa02ef5d22553f028ea48e5d9f08192b4">  554</a></span><span class="preprocessor">#define USART_CR2_LBDIE                    6    </span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#ga4a62e93ae7864e89622bdd92508b615e">  555</a></span><span class="preprocessor">#define USART_CR2_LBCL                     8    </span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#ga362976ce813e58310399d113d2cf09cb">  556</a></span><span class="preprocessor">#define USART_CR2_CPHA                     9    </span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68">  557</a></span><span class="preprocessor">#define USART_CR2_CPOL                     10   </span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#ga42a396cde02ffa0c4d3fd9817b6af853">  558</a></span><span class="preprocessor">#define USART_CR2_CLKEN                    11   </span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#gaf993e483318ebcecffd18649de766dc6">  559</a></span><span class="preprocessor">#define USART_CR2_STOP                     12   </span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#gac8931efa62c29d92f5c0ec5a05f907ef">  560</a></span><span class="preprocessor">#define USART_CR2_LINEN                    14   </span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span> </div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment">/* USART_CR3 */</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#gaaed1a39c551b1641128f81893ff558d0">  563</a></span><span class="preprocessor">#define USART_CR3_EIE                      0    </span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#ga31c66373bfbae7724c836ac63b8411dd">  564</a></span><span class="preprocessor">#define USART_CR3_IREN                     1    </span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#ga22af8d399f1adda62e31186f0309af80">  565</a></span><span class="preprocessor">#define USART_CR3_IRLP                     2    </span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#gac71129810fab0b46d91161a39e3f8d01">  566</a></span><span class="preprocessor">#define USART_CR3_HDSEL                    3    </span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c">  567</a></span><span class="preprocessor">#define USART_CR3_NACK                     4    </span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#ga9180b9249a26988f71d4bb2b0c3eec27">  568</a></span><span class="preprocessor">#define USART_CR3_SCEN                     5    </span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#gaff130f15493c765353ec2fd605667c5a">  569</a></span><span class="preprocessor">#define USART_CR3_DMAR                     6    </span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#ga5bb515d3814d448f84e2c98bf44f3993">  570</a></span><span class="preprocessor">#define USART_CR3_DMAT                     7    </span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#ga7c5d6fcd84a4728cda578a0339b4cac2">  571</a></span><span class="preprocessor">#define USART_CR3_RTSE                     8    </span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#gaa125f026b1ca2d76eab48b191baed265">  572</a></span><span class="preprocessor">#define USART_CR3_CTSE                     9    </span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#ga636d5ec2e9556949fc68d13ad45a1e90">  573</a></span><span class="preprocessor">#define USART_CR3_CTSIE                    10   </span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#ga9a96fb1a7beab602cbc8cb0393593826">  574</a></span><span class="preprocessor">#define USART_CR3_ONEBIT                   11   </span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span> </div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="comment">/* USART_SR */</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#gac88be3484245af8c1b271ae5c1b97a14">  577</a></span><span class="preprocessor">#define USART_SR_PE                        0    </span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#ga9eb6fd3f820bd12e0b5a981de1894804">  578</a></span><span class="preprocessor">#define USART_SR_FE                        1    </span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#ga08f38c950c43a4b7342473714886a2aa">  579</a></span><span class="preprocessor">#define USART_SR_NF                        2    </span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#ga4560fc7a60df4bdf402fc7219ae7b558">  580</a></span><span class="preprocessor">#define USART_SR_ORE                       3    </span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#ga336fa8c9965ce18c10972ac80ded611f">  581</a></span><span class="preprocessor">#define USART_SR_IDLE                      4    </span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#gaa0c99e2bb265b3d58a91aca7a93f7836">  582</a></span><span class="preprocessor">#define USART_SR_RXNE                      5    </span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#ga76229b05ac37a5a688e6ba45851a29f1">  583</a></span><span class="preprocessor">#define USART_SR_TC                        6    </span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#ga65e9cddf0890113d405342f1d8b5b980">  584</a></span><span class="preprocessor">#define USART_SR_TXE                       7    </span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#ga5b868b59576f42421226d35628c6b628">  585</a></span><span class="preprocessor">#define USART_SR_LBD                       8    </span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="group___u_s_a_r_t___bit___definitions.html#ga9250ae2793db0541e6c4bb8837424541">  586</a></span><span class="preprocessor">#define USART_SR_CTS                       9    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f411xx__gpio__driver_8h.html">stm32f411xx_gpio_driver.h</a>&quot;</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f411xx__spi__driver_8h.html">stm32f411xx_spi_driver.h</a>&quot;</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f411xx__usart__driver_8h.html">stm32f411xx_usart_driver.h</a>&quot;</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span> </div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="preprocessor">#endif </span><span class="comment">/* INC_STM32F411XX_H_ */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span> </div>
<div class="ttc" id="astm32f411xx__gpio__driver_8h_html"><div class="ttname"><a href="stm32f411xx__gpio__driver_8h.html">stm32f411xx_gpio_driver.h</a></div><div class="ttdoc">Header file for GPIO Peripheral Driver. Defines configuration structures, macros for pin modes,...</div></div>
<div class="ttc" id="astm32f411xx__spi__driver_8h_html"><div class="ttname"><a href="stm32f411xx__spi__driver_8h.html">stm32f411xx_spi_driver.h</a></div><div class="ttdoc">Header file for SPI Peripheral Driver. Defines configuration structures for SPI communication (Master...</div></div>
<div class="ttc" id="astm32f411xx__usart__driver_8h_html"><div class="ttname"><a href="stm32f411xx__usart__driver_8h.html">stm32f411xx_usart_driver.h</a></div><div class="ttdoc">Header file for USART Peripheral Driver. Contains configuration structures and API prototypes for UAR...</div></div>
<div class="ttc" id="astruct_e_x_t_i___reg_def__t_html"><div class="ttname"><a href="struct_e_x_t_i___reg_def__t.html">EXTI_RegDef_t</a></div><div class="ttdoc">Peripheral register definition structure for EXTI.</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:189</div></div>
<div class="ttc" id="astruct_e_x_t_i___reg_def__t_html_a1dd326f66cbc371ceb1d47467e3a1af8"><div class="ttname"><a href="struct_e_x_t_i___reg_def__t.html#a1dd326f66cbc371ceb1d47467e3a1af8">EXTI_RegDef_t::IMR</a></div><div class="ttdeci">__vo uint32_t IMR</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:190</div></div>
<div class="ttc" id="astruct_e_x_t_i___reg_def__t_html_a42b9635e3f1cf6bd5bf40ee96b1fa1be"><div class="ttname"><a href="struct_e_x_t_i___reg_def__t.html#a42b9635e3f1cf6bd5bf40ee96b1fa1be">EXTI_RegDef_t::SWIER</a></div><div class="ttdeci">__vo uint32_t SWIER</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:194</div></div>
<div class="ttc" id="astruct_e_x_t_i___reg_def__t_html_a7fdf529d9aa75ec3cc31db43f1230dbc"><div class="ttname"><a href="struct_e_x_t_i___reg_def__t.html#a7fdf529d9aa75ec3cc31db43f1230dbc">EXTI_RegDef_t::RTSR</a></div><div class="ttdeci">__vo uint32_t RTSR</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:192</div></div>
<div class="ttc" id="astruct_e_x_t_i___reg_def__t_html_abc30e97ebd7c29867aac96ab7cc5ad33"><div class="ttname"><a href="struct_e_x_t_i___reg_def__t.html#abc30e97ebd7c29867aac96ab7cc5ad33">EXTI_RegDef_t::FTSR</a></div><div class="ttdeci">__vo uint32_t FTSR</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:193</div></div>
<div class="ttc" id="astruct_e_x_t_i___reg_def__t_html_acd0022f52f9e40d8f593c2895134aced"><div class="ttname"><a href="struct_e_x_t_i___reg_def__t.html#acd0022f52f9e40d8f593c2895134aced">EXTI_RegDef_t::EMR</a></div><div class="ttdeci">__vo uint32_t EMR</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:191</div></div>
<div class="ttc" id="astruct_e_x_t_i___reg_def__t_html_ad16a0795361068981ed4aefefc9eb7ca"><div class="ttname"><a href="struct_e_x_t_i___reg_def__t.html#ad16a0795361068981ed4aefefc9eb7ca">EXTI_RegDef_t::PR</a></div><div class="ttdeci">__vo uint32_t PR</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:195</div></div>
<div class="ttc" id="astruct_g_p_i_o___reg_def__t_html"><div class="ttname"><a href="struct_g_p_i_o___reg_def__t.html">GPIO_RegDef_t</a></div><div class="ttdoc">Peripheral register definition structure for GPIO.</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:133</div></div>
<div class="ttc" id="astruct_g_p_i_o___reg_def__t_html_a05469c7138ecee103aa7289399178c3d"><div class="ttname"><a href="struct_g_p_i_o___reg_def__t.html#a05469c7138ecee103aa7289399178c3d">GPIO_RegDef_t::OSPEEDR</a></div><div class="ttdeci">__vo uint32_t OSPEEDR</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:136</div></div>
<div class="ttc" id="astruct_g_p_i_o___reg_def__t_html_a0730a653c44ef982baa2234cc0007073"><div class="ttname"><a href="struct_g_p_i_o___reg_def__t.html#a0730a653c44ef982baa2234cc0007073">GPIO_RegDef_t::ODR</a></div><div class="ttdeci">__vo uint32_t ODR</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:139</div></div>
<div class="ttc" id="astruct_g_p_i_o___reg_def__t_html_a0ede38e3229982bd798714d26d81d2f7"><div class="ttname"><a href="struct_g_p_i_o___reg_def__t.html#a0ede38e3229982bd798714d26d81d2f7">GPIO_RegDef_t::OTYPER</a></div><div class="ttdeci">__vo uint32_t OTYPER</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:135</div></div>
<div class="ttc" id="astruct_g_p_i_o___reg_def__t_html_a22ab5298995a31e39afec23839e13b53"><div class="ttname"><a href="struct_g_p_i_o___reg_def__t.html#a22ab5298995a31e39afec23839e13b53">GPIO_RegDef_t::AFRH</a></div><div class="ttdeci">__vo uint32_t AFRH</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:143</div></div>
<div class="ttc" id="astruct_g_p_i_o___reg_def__t_html_a28459b8f63638a9f274a5b60808ca80f"><div class="ttname"><a href="struct_g_p_i_o___reg_def__t.html#a28459b8f63638a9f274a5b60808ca80f">GPIO_RegDef_t::MODER</a></div><div class="ttdeci">__vo uint32_t MODER</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:134</div></div>
<div class="ttc" id="astruct_g_p_i_o___reg_def__t_html_a9998efab4c46666c354bb537e354e8da"><div class="ttname"><a href="struct_g_p_i_o___reg_def__t.html#a9998efab4c46666c354bb537e354e8da">GPIO_RegDef_t::PUPDR</a></div><div class="ttdeci">__vo uint32_t PUPDR</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:137</div></div>
<div class="ttc" id="astruct_g_p_i_o___reg_def__t_html_aab9e07ccb67a5c1e1e06a354df8cd962"><div class="ttname"><a href="struct_g_p_i_o___reg_def__t.html#aab9e07ccb67a5c1e1e06a354df8cd962">GPIO_RegDef_t::IDR</a></div><div class="ttdeci">__vo uint32_t IDR</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:138</div></div>
<div class="ttc" id="astruct_g_p_i_o___reg_def__t_html_abd4603349b4db150fd3304847fe3b0d4"><div class="ttname"><a href="struct_g_p_i_o___reg_def__t.html#abd4603349b4db150fd3304847fe3b0d4">GPIO_RegDef_t::AFRL</a></div><div class="ttdeci">__vo uint32_t AFRL</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:142</div></div>
<div class="ttc" id="astruct_g_p_i_o___reg_def__t_html_af334c57267ac013584c3f4abb4809b09"><div class="ttname"><a href="struct_g_p_i_o___reg_def__t.html#af334c57267ac013584c3f4abb4809b09">GPIO_RegDef_t::BSRR</a></div><div class="ttdeci">__vo uint32_t BSRR</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:140</div></div>
<div class="ttc" id="astruct_g_p_i_o___reg_def__t_html_afeb2fa2384f88a469dd627d559d289e0"><div class="ttname"><a href="struct_g_p_i_o___reg_def__t.html#afeb2fa2384f88a469dd627d559d289e0">GPIO_RegDef_t::LCKR</a></div><div class="ttdeci">__vo uint32_t LCKR</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:141</div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html">RCC_RegDef_t</a></div><div class="ttdoc">Peripheral register definition structure for RCC.</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:152</div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_a037f54894d631b0aedab5011f04ac210"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#a037f54894d631b0aedab5011f04ac210">RCC_RegDef_t::RESERVED3</a></div><div class="ttdeci">uint32_t RESERVED3[2]</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:168</div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_a1c48193b0d83a29940ecf9c94cf3312c"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#a1c48193b0d83a29940ecf9c94cf3312c">RCC_RegDef_t::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0[2]</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:159</div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_a1e21df50059163c030c050e3056766aa"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#a1e21df50059163c030c050e3056766aa">RCC_RegDef_t::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1[2]</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:162</div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_a26a19eb56da3e69130928ce82a577b93"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#a26a19eb56da3e69130928ce82a577b93">RCC_RegDef_t::AHB1ENR</a></div><div class="ttdeci">__vo uint32_t AHB1ENR</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:163</div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_a2f505c057f370f0c0c3625e91ec0e72f"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#a2f505c057f370f0c0c3625e91ec0e72f">RCC_RegDef_t::AHB2LPENR</a></div><div class="ttdeci">__vo uint32_t AHB2LPENR</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:170</div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_a33e6a70b1a085ab88975a76642e5dd56"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#a33e6a70b1a085ab88975a76642e5dd56">RCC_RegDef_t::SSCGR</a></div><div class="ttdeci">__vo uint32_t SSCGR</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:178</div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_a35568cd2f0fec284e65e984bc6c051f6"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#a35568cd2f0fec284e65e984bc6c051f6">RCC_RegDef_t::APB2LPENR</a></div><div class="ttdeci">__vo uint32_t APB2LPENR</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:173</div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_a467f5957fcf53705cbda0d18d3bdcf26"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#a467f5957fcf53705cbda0d18d3bdcf26">RCC_RegDef_t::CFGR</a></div><div class="ttdeci">__vo uint32_t CFGR</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:155</div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_a4765f14c70d18d4b71cffdbecc1bbb1a"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#a4765f14c70d18d4b71cffdbecc1bbb1a">RCC_RegDef_t::APB1ENR</a></div><div class="ttdeci">__vo uint32_t APB1ENR</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:166</div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_a478fb7a2a21220b204b2b7f53598c03b"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#a478fb7a2a21220b204b2b7f53598c03b">RCC_RegDef_t::RESERVED4</a></div><div class="ttdeci">uint32_t RESERVED4[2]</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:171</div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_a53d81128390ec9eabefbbce977927ccd"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#a53d81128390ec9eabefbbce977927ccd">RCC_RegDef_t::CSR</a></div><div class="ttdeci">__vo uint32_t CSR</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:176</div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_a5a4c87240f8b2ca50b04ae1c5855bb95"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#a5a4c87240f8b2ca50b04ae1c5855bb95">RCC_RegDef_t::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2[2]</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:165</div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_a61efb4bcea47a79f3fcfb03895601f65"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#a61efb4bcea47a79f3fcfb03895601f65">RCC_RegDef_t::AHB1RSTR</a></div><div class="ttdeci">__vo uint32_t AHB1RSTR</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:157</div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_a67f55d894a3c6713ee409eb14ea2f6d1"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#a67f55d894a3c6713ee409eb14ea2f6d1">RCC_RegDef_t::DCKCFGR</a></div><div class="ttdeci">__vo uint32_t DCKCFGR</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:181</div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_a6a75e3ea79bc9abb0826b214d68f09ad"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#a6a75e3ea79bc9abb0826b214d68f09ad">RCC_RegDef_t::CR</a></div><div class="ttdeci">__vo uint32_t CR</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:153</div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_a6c669c82ec9cc68f5e49951d6a632cb8"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#a6c669c82ec9cc68f5e49951d6a632cb8">RCC_RegDef_t::RESERVED6</a></div><div class="ttdeci">uint32_t RESERVED6[2]</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:177</div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_a768b90cef659aa5ac07728d290bbc4b9"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#a768b90cef659aa5ac07728d290bbc4b9">RCC_RegDef_t::APB2ENR</a></div><div class="ttdeci">__vo uint32_t APB2ENR</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:167</div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_a788e1358c472335820afb54300365212"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#a788e1358c472335820afb54300365212">RCC_RegDef_t::BDCR</a></div><div class="ttdeci">__vo uint32_t BDCR</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:175</div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_a90dc126c387ee4bc2d6a96d50e52ab91"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#a90dc126c387ee4bc2d6a96d50e52ab91">RCC_RegDef_t::RESERVED5</a></div><div class="ttdeci">uint32_t RESERVED5[2]</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:174</div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_ab1e11e0c60ee9a9079672b3728f684a0"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#ab1e11e0c60ee9a9079672b3728f684a0">RCC_RegDef_t::AHB1LPENR</a></div><div class="ttdeci">__vo uint32_t AHB1LPENR</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:169</div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_ab256effc0595fc4cf1aa978f43aaa7bf"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#ab256effc0595fc4cf1aa978f43aaa7bf">RCC_RegDef_t::APB1LPENR</a></div><div class="ttdeci">__vo uint32_t APB1LPENR</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:172</div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_ac9259b1d550022ebc1ae89cacb01cb98"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#ac9259b1d550022ebc1ae89cacb01cb98">RCC_RegDef_t::RESERVED7</a></div><div class="ttdeci">uint32_t RESERVED7</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:180</div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_ad0a24e981c7fd413f81bff135409af17"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#ad0a24e981c7fd413f81bff135409af17">RCC_RegDef_t::AHB2RSTR</a></div><div class="ttdeci">__vo uint32_t AHB2RSTR</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:158</div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_ad1aa4b2574efc7c9e5d35467d29d82b4"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#ad1aa4b2574efc7c9e5d35467d29d82b4">RCC_RegDef_t::PLLI2SCFGR</a></div><div class="ttdeci">__vo uint32_t PLLI2SCFGR</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:179</div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_ad586ef674d34e4eb981678d2b0a00370"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#ad586ef674d34e4eb981678d2b0a00370">RCC_RegDef_t::APB2RSTR</a></div><div class="ttdeci">__vo uint32_t APB2RSTR</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:161</div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_adf1d72b0717ddd75a09e4671814f8df3"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#adf1d72b0717ddd75a09e4671814f8df3">RCC_RegDef_t::APB1RSTR</a></div><div class="ttdeci">__vo uint32_t APB1RSTR</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:160</div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_aeac42fe139144a42801c62ec5fafc628"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#aeac42fe139144a42801c62ec5fafc628">RCC_RegDef_t::PLLCFGR</a></div><div class="ttdeci">__vo uint32_t PLLCFGR</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:154</div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_afa529ad58c82e4af3bbb1b6248e133bb"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#afa529ad58c82e4af3bbb1b6248e133bb">RCC_RegDef_t::CIR</a></div><div class="ttdeci">__vo uint32_t CIR</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:156</div></div>
<div class="ttc" id="astruct_r_c_c___reg_def__t_html_afb9664064fb9aea01c3bb5d65e22a75f"><div class="ttname"><a href="struct_r_c_c___reg_def__t.html#afb9664064fb9aea01c3bb5d65e22a75f">RCC_RegDef_t::AHB2ENR</a></div><div class="ttdeci">__vo uint32_t AHB2ENR</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:164</div></div>
<div class="ttc" id="astruct_s_p_i___reg_def__t_html"><div class="ttname"><a href="struct_s_p_i___reg_def__t.html">SPI_RegDef_t</a></div><div class="ttdoc">Peripheral register definition structure for SPI.</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:216</div></div>
<div class="ttc" id="astruct_s_p_i___reg_def__t_html_a13f3bcf3e2a413b8a51d00cd5f464097"><div class="ttname"><a href="struct_s_p_i___reg_def__t.html#a13f3bcf3e2a413b8a51d00cd5f464097">SPI_RegDef_t::SPI_RXCRCR</a></div><div class="ttdeci">__vo uint32_t SPI_RXCRCR</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:222</div></div>
<div class="ttc" id="astruct_s_p_i___reg_def__t_html_a13f431f01a461b30701d84fa3e8b4dee"><div class="ttname"><a href="struct_s_p_i___reg_def__t.html#a13f431f01a461b30701d84fa3e8b4dee">SPI_RegDef_t::SPI_CRCPR</a></div><div class="ttdeci">__vo uint32_t SPI_CRCPR</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:221</div></div>
<div class="ttc" id="astruct_s_p_i___reg_def__t_html_a6f51c82c81a3bdabece05fe92cdc5879"><div class="ttname"><a href="struct_s_p_i___reg_def__t.html#a6f51c82c81a3bdabece05fe92cdc5879">SPI_RegDef_t::SPI_CR1</a></div><div class="ttdeci">__vo uint32_t SPI_CR1</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:217</div></div>
<div class="ttc" id="astruct_s_p_i___reg_def__t_html_a7fb6abac9717186ecbc55d2d81595875"><div class="ttname"><a href="struct_s_p_i___reg_def__t.html#a7fb6abac9717186ecbc55d2d81595875">SPI_RegDef_t::SPI_CR2</a></div><div class="ttdeci">__vo uint32_t SPI_CR2</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:218</div></div>
<div class="ttc" id="astruct_s_p_i___reg_def__t_html_a856c8ff0f01f8e864c3d30f85c172e77"><div class="ttname"><a href="struct_s_p_i___reg_def__t.html#a856c8ff0f01f8e864c3d30f85c172e77">SPI_RegDef_t::SPI_I2SCFGR</a></div><div class="ttdeci">__vo uint32_t SPI_I2SCFGR</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:224</div></div>
<div class="ttc" id="astruct_s_p_i___reg_def__t_html_a8b93e2db1b104ccbe56947a2e4e84808"><div class="ttname"><a href="struct_s_p_i___reg_def__t.html#a8b93e2db1b104ccbe56947a2e4e84808">SPI_RegDef_t::SPI_DR</a></div><div class="ttdeci">__vo uint32_t SPI_DR</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:220</div></div>
<div class="ttc" id="astruct_s_p_i___reg_def__t_html_aa16010400764a242e1e0dca7a3b95ebb"><div class="ttname"><a href="struct_s_p_i___reg_def__t.html#aa16010400764a242e1e0dca7a3b95ebb">SPI_RegDef_t::SPI_I2SPR</a></div><div class="ttdeci">__vo uint32_t SPI_I2SPR</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:225</div></div>
<div class="ttc" id="astruct_s_p_i___reg_def__t_html_ad3dcc11b4b1cd6ab36ca8e95f217c0c5"><div class="ttname"><a href="struct_s_p_i___reg_def__t.html#ad3dcc11b4b1cd6ab36ca8e95f217c0c5">SPI_RegDef_t::SPI_TXCRCR</a></div><div class="ttdeci">__vo uint32_t SPI_TXCRCR</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:223</div></div>
<div class="ttc" id="astruct_s_p_i___reg_def__t_html_ad8bf20e078b37021a19a178010e1fced"><div class="ttname"><a href="struct_s_p_i___reg_def__t.html#ad8bf20e078b37021a19a178010e1fced">SPI_RegDef_t::SPI_SR</a></div><div class="ttdeci">__vo uint32_t SPI_SR</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:219</div></div>
<div class="ttc" id="astruct_s_y_s_c_f_g___reg_def__t_html"><div class="ttname"><a href="struct_s_y_s_c_f_g___reg_def__t.html">SYSCFG_RegDef_t</a></div><div class="ttdoc">Peripheral register definition structure for SYSCFG.</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:203</div></div>
<div class="ttc" id="astruct_s_y_s_c_f_g___reg_def__t_html_a12400c8ff53b0edee46f70cf32530653"><div class="ttname"><a href="struct_s_y_s_c_f_g___reg_def__t.html#a12400c8ff53b0edee46f70cf32530653">SYSCFG_RegDef_t::EXTICR</a></div><div class="ttdeci">__vo uint32_t EXTICR[4]</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:206</div></div>
<div class="ttc" id="astruct_s_y_s_c_f_g___reg_def__t_html_a1bc0d4a1faab0e9028e9dc1830698193"><div class="ttname"><a href="struct_s_y_s_c_f_g___reg_def__t.html#a1bc0d4a1faab0e9028e9dc1830698193">SYSCFG_RegDef_t::CMPCR</a></div><div class="ttdeci">__vo uint32_t CMPCR</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:208</div></div>
<div class="ttc" id="astruct_s_y_s_c_f_g___reg_def__t_html_a4238ec696c591dc263bb91a89874017d"><div class="ttname"><a href="struct_s_y_s_c_f_g___reg_def__t.html#a4238ec696c591dc263bb91a89874017d">SYSCFG_RegDef_t::PMC</a></div><div class="ttdeci">__vo uint32_t PMC</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:205</div></div>
<div class="ttc" id="astruct_s_y_s_c_f_g___reg_def__t_html_a5a3a2f2bffca1e5ee74a196b4fa3a847"><div class="ttname"><a href="struct_s_y_s_c_f_g___reg_def__t.html#a5a3a2f2bffca1e5ee74a196b4fa3a847">SYSCFG_RegDef_t::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1[2]</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:207</div></div>
<div class="ttc" id="astruct_s_y_s_c_f_g___reg_def__t_html_a7582e1db947986b5e25423072485ac19"><div class="ttname"><a href="struct_s_y_s_c_f_g___reg_def__t.html#a7582e1db947986b5e25423072485ac19">SYSCFG_RegDef_t::MEMRMP</a></div><div class="ttdeci">__vo uint32_t MEMRMP</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:204</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___reg_def__t_html"><div class="ttname"><a href="struct_u_s_a_r_t___reg_def__t.html">USART_RegDef_t</a></div><div class="ttdoc">Peripheral register definition structure for USART.</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:233</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___reg_def__t_html_a35fb066d4181c4c5399e41aa10e77e79"><div class="ttname"><a href="struct_u_s_a_r_t___reg_def__t.html#a35fb066d4181c4c5399e41aa10e77e79">USART_RegDef_t::USART_CR1</a></div><div class="ttdeci">__vo uint32_t USART_CR1</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:237</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___reg_def__t_html_a75b96241abc96913b1101e0d336e7fc5"><div class="ttname"><a href="struct_u_s_a_r_t___reg_def__t.html#a75b96241abc96913b1101e0d336e7fc5">USART_RegDef_t::USART_GTPR</a></div><div class="ttdeci">__vo uint32_t USART_GTPR</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:240</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___reg_def__t_html_a9ab042b16a14bf12a4b3f5e3d9c44546"><div class="ttname"><a href="struct_u_s_a_r_t___reg_def__t.html#a9ab042b16a14bf12a4b3f5e3d9c44546">USART_RegDef_t::USART_DR</a></div><div class="ttdeci">__vo uint32_t USART_DR</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:235</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___reg_def__t_html_acdd4129d697889569843ca696efd92a7"><div class="ttname"><a href="struct_u_s_a_r_t___reg_def__t.html#acdd4129d697889569843ca696efd92a7">USART_RegDef_t::USART_SR</a></div><div class="ttdeci">__vo uint32_t USART_SR</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:234</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___reg_def__t_html_adb65852754ce5220933793845ad53924"><div class="ttname"><a href="struct_u_s_a_r_t___reg_def__t.html#adb65852754ce5220933793845ad53924">USART_RegDef_t::USART_CR2</a></div><div class="ttdeci">__vo uint32_t USART_CR2</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:238</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___reg_def__t_html_af45399aabc23ab6b280f8239b81d9ffd"><div class="ttname"><a href="struct_u_s_a_r_t___reg_def__t.html#af45399aabc23ab6b280f8239b81d9ffd">USART_RegDef_t::USART_CR3</a></div><div class="ttdeci">__vo uint32_t USART_CR3</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:239</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___reg_def__t_html_af8da1e2744d3895145a92bc7164735fb"><div class="ttname"><a href="struct_u_s_a_r_t___reg_def__t.html#af8da1e2744d3895145a92bc7164735fb">USART_RegDef_t::USART_BRR</a></div><div class="ttdeci">__vo uint32_t USART_BRR</div><div class="ttdef"><b>Definition</b> stm32f411xx.h:236</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
</div><!-- container -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><b>Drivers</b></li><li class="navelem"><b>Inc</b></li><li class="navelem"><a href="stm32f411xx_8h.html">stm32f411xx.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.16.1 </li>
  </ul>
</div>
</body>
</html>
