{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1565621377472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565621377478 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 12 22:49:36 2019 " "Processing started: Mon Aug 12 22:49:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565621377478 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565621377478 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HardFuzzyCtl -c HardFuzzyCtl " "Command: quartus_map --read_settings_files=on --write_settings_files=off HardFuzzyCtl -c HardFuzzyCtl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565621377479 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1565621378585 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1565621378586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BothLookCutLine.sv 1 1 " "Found 1 design units, including 1 entities, in source file BothLookCutLine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BothLookCutLine " "Found entity 1: BothLookCutLine" {  } { { "BothLookCutLine.sv" "" { Text "/home/lian/HardFuzzyCtl/BothLookCutLine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565621425616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565621425616 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "HardFuzzyCtl HardFuzzyCtl.sv(1) " "Verilog Module Declaration warning at HardFuzzyCtl.sv(1): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"HardFuzzyCtl\"" {  } { { "HardFuzzyCtl.sv" "" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 1 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565621425622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HardFuzzyCtl.sv 1 1 " "Found 1 design units, including 1 entities, in source file HardFuzzyCtl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HardFuzzyCtl " "Found entity 1: HardFuzzyCtl" {  } { { "HardFuzzyCtl.sv" "" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565621425623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565621425623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SensorGet.sv 1 1 " "Found 1 design units, including 1 entities, in source file SensorGet.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SensorGet " "Found entity 1: SensorGet" {  } { { "SensorGet.sv" "" { Text "/home/lian/HardFuzzyCtl/SensorGet.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565621425626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565621425626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BaseCutLine.sv 1 1 " "Found 1 design units, including 1 entities, in source file BaseCutLine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BaseCutLine " "Found entity 1: BaseCutLine" {  } { { "BaseCutLine.sv" "" { Text "/home/lian/HardFuzzyCtl/BaseCutLine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565621425628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565621425628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FullLookCutLine.sv 1 1 " "Found 1 design units, including 1 entities, in source file FullLookCutLine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FullLookCutLine " "Found entity 1: FullLookCutLine" {  } { { "FullLookCutLine.sv" "" { Text "/home/lian/HardFuzzyCtl/FullLookCutLine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565621425631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565621425631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FuzzyMapping.sv 1 1 " "Found 1 design units, including 1 entities, in source file FuzzyMapping.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FuzzyMapping " "Found entity 1: FuzzyMapping" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565621425635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565621425635 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FuzzyMapping " "Elaborating entity \"FuzzyMapping\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1565621425836 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j FuzzyMapping.sv(25) " "Verilog HDL or VHDL warning at FuzzyMapping.sv(25): object \"j\" assigned a value but never read" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565621425841 "|FuzzyMapping"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IsHit FuzzyMapping.sv(76) " "Verilog HDL Always Construct warning at FuzzyMapping.sv(76): inferring latch(es) for variable \"IsHit\", which holds its previous value in one or more paths through the always construct" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1565621425881 "|FuzzyMapping"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i FuzzyMapping.sv(76) " "Verilog HDL Always Construct warning at FuzzyMapping.sv(76): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1565621425881 "|FuzzyMapping"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[0\] FuzzyMapping.sv(110) " "Inferred latch for \"i\[0\]\" at FuzzyMapping.sv(110)" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565621425891 "|FuzzyMapping"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[1\] FuzzyMapping.sv(110) " "Inferred latch for \"i\[1\]\" at FuzzyMapping.sv(110)" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565621425892 "|FuzzyMapping"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[2\] FuzzyMapping.sv(110) " "Inferred latch for \"i\[2\]\" at FuzzyMapping.sv(110)" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565621425892 "|FuzzyMapping"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IsHit FuzzyMapping.sv(93) " "Inferred latch for \"IsHit\" at FuzzyMapping.sv(93)" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565621425893 "|FuzzyMapping"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "IsHit VCC " "Pin \"IsHit\" is stuck at VCC" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565621427772 "|FuzzyMapping|IsHit"} { "Warning" "WMLS_MLS_STUCK_PIN" "ErrorReturn GND " "Pin \"ErrorReturn\" is stuck at GND" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565621427772 "|FuzzyMapping|ErrorReturn"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1565621427772 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1565621428046 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1565621429085 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565621429085 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "135 " "Implemented 135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1565621429254 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1565621429254 ""} { "Info" "ICUT_CUT_TM_LCELLS" "116 " "Implemented 116 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1565621429254 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1565621429254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1006 " "Peak virtual memory: 1006 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565621429277 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 12 22:50:29 2019 " "Processing ended: Mon Aug 12 22:50:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565621429277 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565621429277 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:48 " "Total CPU time (on all processors): 00:01:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565621429277 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1565621429277 ""}
