{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676566436218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676566436219 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 16 11:53:56 2023 " "Processing started: Thu Feb 16 11:53:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676566436219 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566436219 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LC3Verilog -c LC3Verilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off LC3Verilog -c LC3Verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566436219 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1676566436750 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1676566436750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr2mux.v 1 1 " "Found 1 design units, including 1 entities, in source file sr2mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 SR2MUX " "Found entity 1: SR2MUX" {  } { { "SR2MUX.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/SR2MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676566445933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566445933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676566445938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566445938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nzp.v 1 1 " "Found 1 design units, including 1 entities, in source file nzp.v" { { "Info" "ISGN_ENTITY_NAME" "1 NZP " "Found entity 1: NZP" {  } { { "NZP.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/NZP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676566445943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566445943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676566445948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566445948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 3 3 " "Found 3 design units, including 3 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 TEST " "Found entity 1: TEST" {  } { { "TEST.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/TEST.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676566445953 ""} { "Info" "ISGN_ENTITY_NAME" "2 tsb1 " "Found entity 2: tsb1" {  } { { "TEST.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/TEST.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676566445953 ""} { "Info" "ISGN_ENTITY_NAME" "3 tsb0 " "Found entity 3: tsb0" {  } { { "TEST.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/TEST.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676566445953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566445953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsb.v 1 1 " "Found 1 design units, including 1 entities, in source file tsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 TSB " "Found entity 1: TSB" {  } { { "TSB.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/TSB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676566445958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566445958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eab.v 1 1 " "Found 1 design units, including 1 entities, in source file eab.v" { { "Info" "ISGN_ENTITY_NAME" "1 EAB " "Found entity 1: EAB" {  } { { "EAB.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/EAB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676566445963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566445963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sext.v 1 1 " "Found 1 design units, including 1 entities, in source file sext.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEXT " "Found entity 1: SEXT" {  } { { "SEXT.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/SEXT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676566445968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566445968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16b.v 1 1 " "Found 1 design units, including 1 entities, in source file reg16b.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg16b " "Found entity 1: reg16b" {  } { { "reg16b.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/reg16b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676566445973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566445973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marmux.v 1 1 " "Found 1 design units, including 1 entities, in source file marmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MARMUX " "Found entity 1: MARMUX" {  } { { "MARMUX.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/MARMUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676566445978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566445978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.v 1 1 " "Found 1 design units, including 1 entities, in source file ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/IR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676566445983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566445983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 3 3 " "Found 3 design units, including 3 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/RegFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676566445989 ""} { "Info" "ISGN_ENTITY_NAME" "2 decode328 " "Found entity 2: decode328" {  } { { "RegFile.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/RegFile.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676566445989 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux128to16 " "Found entity 3: mux128to16" {  } { { "RegFile.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/RegFile.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676566445989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566445989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676566445994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566445994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676566445999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566445999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676566446005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566446005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2port.v 1 1 " "Found 1 design units, including 1 entities, in source file mem2port.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem2port " "Found entity 1: mem2port" {  } { { "mem2port.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/mem2port.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676566446010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566446010 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676566446098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:FSM0 " "Elaborating entity \"FSM\" for hierarchy \"FSM:FSM0\"" {  } { { "main.v" "FSM0" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/main.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676566446101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC0 " "Elaborating entity \"PC\" for hierarchy \"PC:PC0\"" {  } { { "main.v" "PC0" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/main.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676566446140 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC PC.v(28) " "Verilog HDL Always Construct warning at PC.v(28): inferring latch(es) for variable \"PC\", which holds its previous value in one or more paths through the always construct" {  } { { "PC.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676566446142 "|main|PC:PC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\] PC.v(28) " "Inferred latch for \"PC\[0\]\" at PC.v(28)" {  } { { "PC.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566446142 "|main|PC:PC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\] PC.v(28) " "Inferred latch for \"PC\[1\]\" at PC.v(28)" {  } { { "PC.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566446142 "|main|PC:PC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[2\] PC.v(28) " "Inferred latch for \"PC\[2\]\" at PC.v(28)" {  } { { "PC.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566446142 "|main|PC:PC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[3\] PC.v(28) " "Inferred latch for \"PC\[3\]\" at PC.v(28)" {  } { { "PC.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566446142 "|main|PC:PC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[4\] PC.v(28) " "Inferred latch for \"PC\[4\]\" at PC.v(28)" {  } { { "PC.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566446142 "|main|PC:PC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[5\] PC.v(28) " "Inferred latch for \"PC\[5\]\" at PC.v(28)" {  } { { "PC.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566446142 "|main|PC:PC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[6\] PC.v(28) " "Inferred latch for \"PC\[6\]\" at PC.v(28)" {  } { { "PC.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566446142 "|main|PC:PC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[7\] PC.v(28) " "Inferred latch for \"PC\[7\]\" at PC.v(28)" {  } { { "PC.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566446142 "|main|PC:PC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[8\] PC.v(28) " "Inferred latch for \"PC\[8\]\" at PC.v(28)" {  } { { "PC.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566446142 "|main|PC:PC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[9\] PC.v(28) " "Inferred latch for \"PC\[9\]\" at PC.v(28)" {  } { { "PC.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566446142 "|main|PC:PC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[10\] PC.v(28) " "Inferred latch for \"PC\[10\]\" at PC.v(28)" {  } { { "PC.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566446142 "|main|PC:PC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[11\] PC.v(28) " "Inferred latch for \"PC\[11\]\" at PC.v(28)" {  } { { "PC.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566446142 "|main|PC:PC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[12\] PC.v(28) " "Inferred latch for \"PC\[12\]\" at PC.v(28)" {  } { { "PC.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566446142 "|main|PC:PC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[13\] PC.v(28) " "Inferred latch for \"PC\[13\]\" at PC.v(28)" {  } { { "PC.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566446142 "|main|PC:PC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[14\] PC.v(28) " "Inferred latch for \"PC\[14\]\" at PC.v(28)" {  } { { "PC.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566446142 "|main|PC:PC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[15\] PC.v(28) " "Inferred latch for \"PC\[15\]\" at PC.v(28)" {  } { { "PC.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566446142 "|main|PC:PC0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16b PC:PC0\|reg16b:regPC " "Elaborating entity \"reg16b\" for hierarchy \"PC:PC0\|reg16b:regPC\"" {  } { { "PC.v" "regPC" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676566446143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TSB TSB:tsbPC " "Elaborating entity \"TSB\" for hierarchy \"TSB:tsbPC\"" {  } { { "main.v" "tsbPC" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/main.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676566446145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:IR0 " "Elaborating entity \"IR\" for hierarchy \"IR:IR0\"" {  } { { "main.v" "IR0" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/main.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676566446148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SR2MUX SR2MUX:ALURb " "Elaborating entity \"SR2MUX\" for hierarchy \"SR2MUX:ALURb\"" {  } { { "main.v" "ALURb" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/main.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676566446150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU0 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU0\"" {  } { { "main.v" "ALU0" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/main.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676566446152 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOut ALU.v(7) " "Verilog HDL Always Construct warning at ALU.v(7): inferring latch(es) for variable \"ALUOut\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676566446153 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[0\] ALU.v(7) " "Inferred latch for \"ALUOut\[0\]\" at ALU.v(7)" {  } { { "ALU.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566446153 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[1\] ALU.v(7) " "Inferred latch for \"ALUOut\[1\]\" at ALU.v(7)" {  } { { "ALU.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566446153 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[2\] ALU.v(7) " "Inferred latch for \"ALUOut\[2\]\" at ALU.v(7)" {  } { { "ALU.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566446153 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[3\] ALU.v(7) " "Inferred latch for \"ALUOut\[3\]\" at ALU.v(7)" {  } { { "ALU.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566446153 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[4\] ALU.v(7) " "Inferred latch for \"ALUOut\[4\]\" at ALU.v(7)" {  } { { "ALU.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566446153 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[5\] ALU.v(7) " "Inferred latch for \"ALUOut\[5\]\" at ALU.v(7)" {  } { { "ALU.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566446153 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[6\] ALU.v(7) " "Inferred latch for \"ALUOut\[6\]\" at ALU.v(7)" {  } { { "ALU.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566446153 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[7\] ALU.v(7) " "Inferred latch for \"ALUOut\[7\]\" at ALU.v(7)" {  } { { "ALU.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566446153 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[8\] ALU.v(7) " "Inferred latch for \"ALUOut\[8\]\" at ALU.v(7)" {  } { { "ALU.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566446153 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[9\] ALU.v(7) " "Inferred latch for \"ALUOut\[9\]\" at ALU.v(7)" {  } { { "ALU.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566446153 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[10\] ALU.v(7) " "Inferred latch for \"ALUOut\[10\]\" at ALU.v(7)" {  } { { "ALU.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566446153 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[11\] ALU.v(7) " "Inferred latch for \"ALUOut\[11\]\" at ALU.v(7)" {  } { { "ALU.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566446153 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[12\] ALU.v(7) " "Inferred latch for \"ALUOut\[12\]\" at ALU.v(7)" {  } { { "ALU.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566446153 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[13\] ALU.v(7) " "Inferred latch for \"ALUOut\[13\]\" at ALU.v(7)" {  } { { "ALU.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566446153 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[14\] ALU.v(7) " "Inferred latch for \"ALUOut\[14\]\" at ALU.v(7)" {  } { { "ALU.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566446154 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[15\] ALU.v(7) " "Inferred latch for \"ALUOut\[15\]\" at ALU.v(7)" {  } { { "ALU.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566446154 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:RegFile0 " "Elaborating entity \"RegFile\" for hierarchy \"RegFile:RegFile0\"" {  } { { "main.v" "RegFile0" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/main.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676566446155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode328 RegFile:RegFile0\|decode328:wSelDec " "Elaborating entity \"decode328\" for hierarchy \"RegFile:RegFile0\|decode328:wSelDec\"" {  } { { "RegFile.v" "wSelDec" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/RegFile.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676566446158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux128to16 RegFile:RegFile0\|mux128to16:out1 " "Elaborating entity \"mux128to16\" for hierarchy \"RegFile:RegFile0\|mux128to16:out1\"" {  } { { "RegFile.v" "out1" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/RegFile.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676566446164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EAB EAB:EAB0 " "Elaborating entity \"EAB\" for hierarchy \"EAB:EAB0\"" {  } { { "main.v" "EAB0" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/main.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676566446166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MARMUX MARMUX:MARMUX0 " "Elaborating entity \"MARMUX\" for hierarchy \"MARMUX:MARMUX0\"" {  } { { "main.v" "MARMUX0" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/main.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676566446168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM0 " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM0\"" {  } { { "main.v" "RAM0" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/main.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676566446171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem2port RAM:RAM0\|mem2port:memKernal " "Elaborating entity \"mem2port\" for hierarchy \"RAM:RAM0\|mem2port:memKernal\"" {  } { { "RAM.v" "memKernal" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/RAM.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676566446179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:RAM0\|mem2port:memKernal\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:RAM0\|mem2port:memKernal\|altsyncram:altsyncram_component\"" {  } { { "mem2port.v" "altsyncram_component" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/mem2port.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676566446232 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:RAM0\|mem2port:memKernal\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:RAM0\|mem2port:memKernal\|altsyncram:altsyncram_component\"" {  } { { "mem2port.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/mem2port.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676566446235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:RAM0\|mem2port:memKernal\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:RAM0\|mem2port:memKernal\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676566446235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676566446235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676566446235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676566446235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676566446235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676566446235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676566446235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676566446235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676566446235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676566446235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676566446235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676566446235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676566446235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676566446235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676566446235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676566446235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676566446235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676566446235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676566446235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676566446235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676566446235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676566446235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676566446235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676566446235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676566446235 ""}  } { { "mem2port.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/mem2port.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676566446235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0pc2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0pc2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0pc2 " "Found entity 1: altsyncram_0pc2" {  } { { "db/altsyncram_0pc2.tdf" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/db/altsyncram_0pc2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676566446321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566446321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0pc2 RAM:RAM0\|mem2port:memKernal\|altsyncram:altsyncram_component\|altsyncram_0pc2:auto_generated " "Elaborating entity \"altsyncram_0pc2\" for hierarchy \"RAM:RAM0\|mem2port:memKernal\|altsyncram:altsyncram_component\|altsyncram_0pc2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676566446322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676566446376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566446376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa RAM:RAM0\|mem2port:memKernal\|altsyncram:altsyncram_component\|altsyncram_0pc2:auto_generated\|decode_rsa:decode2 " "Elaborating entity \"decode_rsa\" for hierarchy \"RAM:RAM0\|mem2port:memKernal\|altsyncram:altsyncram_component\|altsyncram_0pc2:auto_generated\|decode_rsa:decode2\"" {  } { { "db/altsyncram_0pc2.tdf" "decode2" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/db/altsyncram_0pc2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676566446376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/db/decode_k8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676566446428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566446428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a RAM:RAM0\|mem2port:memKernal\|altsyncram:altsyncram_component\|altsyncram_0pc2:auto_generated\|decode_k8a:rden_decode_a " "Elaborating entity \"decode_k8a\" for hierarchy \"RAM:RAM0\|mem2port:memKernal\|altsyncram:altsyncram_component\|altsyncram_0pc2:auto_generated\|decode_k8a:rden_decode_a\"" {  } { { "db/altsyncram_0pc2.tdf" "rden_decode_a" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/db/altsyncram_0pc2.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676566446428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qob " "Found entity 1: mux_qob" {  } { { "db/mux_qob.tdf" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/db/mux_qob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676566446483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566446483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qob RAM:RAM0\|mem2port:memKernal\|altsyncram:altsyncram_component\|altsyncram_0pc2:auto_generated\|mux_qob:mux4 " "Elaborating entity \"mux_qob\" for hierarchy \"RAM:RAM0\|mem2port:memKernal\|altsyncram:altsyncram_component\|altsyncram_0pc2:auto_generated\|mux_qob:mux4\"" {  } { { "db/altsyncram_0pc2.tdf" "mux4" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/db/altsyncram_0pc2.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676566446484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NZP NZP:NZP0 " "Elaborating entity \"NZP\" for hierarchy \"NZP:NZP0\"" {  } { { "main.v" "NZP0" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/main.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676566446489 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|ALUOut\[0\] " "LATCH primitive \"ALU:ALU0\|ALUOut\[0\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676566446894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|ALUOut\[1\] " "LATCH primitive \"ALU:ALU0\|ALUOut\[1\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676566446894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|ALUOut\[2\] " "LATCH primitive \"ALU:ALU0\|ALUOut\[2\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676566446894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|ALUOut\[3\] " "LATCH primitive \"ALU:ALU0\|ALUOut\[3\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676566446894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|ALUOut\[4\] " "LATCH primitive \"ALU:ALU0\|ALUOut\[4\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676566446894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|ALUOut\[5\] " "LATCH primitive \"ALU:ALU0\|ALUOut\[5\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676566446894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|ALUOut\[6\] " "LATCH primitive \"ALU:ALU0\|ALUOut\[6\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676566446894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|ALUOut\[7\] " "LATCH primitive \"ALU:ALU0\|ALUOut\[7\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676566446894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|ALUOut\[8\] " "LATCH primitive \"ALU:ALU0\|ALUOut\[8\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676566446894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|ALUOut\[9\] " "LATCH primitive \"ALU:ALU0\|ALUOut\[9\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676566446894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|ALUOut\[10\] " "LATCH primitive \"ALU:ALU0\|ALUOut\[10\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676566446894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|ALUOut\[11\] " "LATCH primitive \"ALU:ALU0\|ALUOut\[11\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676566446894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|ALUOut\[12\] " "LATCH primitive \"ALU:ALU0\|ALUOut\[12\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676566446894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|ALUOut\[13\] " "LATCH primitive \"ALU:ALU0\|ALUOut\[13\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676566446895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|ALUOut\[14\] " "LATCH primitive \"ALU:ALU0\|ALUOut\[14\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676566446895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|ALUOut\[15\] " "LATCH primitive \"ALU:ALU0\|ALUOut\[15\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676566446895 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1676566447516 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TSB:tsbPC\|out\[0\] NZP:NZP0\|Equal0 " "Converted the fan-out from the tri-state buffer \"TSB:tsbPC\|out\[0\]\" to the node \"NZP:NZP0\|Equal0\" into an OR gate" {  } { { "TSB.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/TSB.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1676566447531 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TSB:tsbPC\|out\[1\] NZP:NZP0\|Equal0 " "Converted the fan-out from the tri-state buffer \"TSB:tsbPC\|out\[1\]\" to the node \"NZP:NZP0\|Equal0\" into an OR gate" {  } { { "TSB.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/TSB.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1676566447531 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TSB:tsbPC\|out\[2\] NZP:NZP0\|Equal0 " "Converted the fan-out from the tri-state buffer \"TSB:tsbPC\|out\[2\]\" to the node \"NZP:NZP0\|Equal0\" into an OR gate" {  } { { "TSB.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/TSB.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1676566447531 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TSB:tsbPC\|out\[3\] NZP:NZP0\|Equal0 " "Converted the fan-out from the tri-state buffer \"TSB:tsbPC\|out\[3\]\" to the node \"NZP:NZP0\|Equal0\" into an OR gate" {  } { { "TSB.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/TSB.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1676566447531 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TSB:tsbPC\|out\[4\] NZP:NZP0\|Equal0 " "Converted the fan-out from the tri-state buffer \"TSB:tsbPC\|out\[4\]\" to the node \"NZP:NZP0\|Equal0\" into an OR gate" {  } { { "TSB.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/TSB.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1676566447531 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TSB:tsbPC\|out\[5\] NZP:NZP0\|Equal0 " "Converted the fan-out from the tri-state buffer \"TSB:tsbPC\|out\[5\]\" to the node \"NZP:NZP0\|Equal0\" into an OR gate" {  } { { "TSB.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/TSB.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1676566447531 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TSB:tsbPC\|out\[6\] NZP:NZP0\|Equal0 " "Converted the fan-out from the tri-state buffer \"TSB:tsbPC\|out\[6\]\" to the node \"NZP:NZP0\|Equal0\" into an OR gate" {  } { { "TSB.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/TSB.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1676566447531 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TSB:tsbPC\|out\[7\] NZP:NZP0\|Equal0 " "Converted the fan-out from the tri-state buffer \"TSB:tsbPC\|out\[7\]\" to the node \"NZP:NZP0\|Equal0\" into an OR gate" {  } { { "TSB.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/TSB.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1676566447531 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TSB:tsbPC\|out\[8\] NZP:NZP0\|Equal0 " "Converted the fan-out from the tri-state buffer \"TSB:tsbPC\|out\[8\]\" to the node \"NZP:NZP0\|Equal0\" into an OR gate" {  } { { "TSB.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/TSB.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1676566447531 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TSB:tsbPC\|out\[9\] NZP:NZP0\|Equal0 " "Converted the fan-out from the tri-state buffer \"TSB:tsbPC\|out\[9\]\" to the node \"NZP:NZP0\|Equal0\" into an OR gate" {  } { { "TSB.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/TSB.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1676566447531 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TSB:tsbPC\|out\[10\] NZP:NZP0\|Equal0 " "Converted the fan-out from the tri-state buffer \"TSB:tsbPC\|out\[10\]\" to the node \"NZP:NZP0\|Equal0\" into an OR gate" {  } { { "TSB.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/TSB.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1676566447531 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TSB:tsbPC\|out\[11\] NZP:NZP0\|Equal0 " "Converted the fan-out from the tri-state buffer \"TSB:tsbPC\|out\[11\]\" to the node \"NZP:NZP0\|Equal0\" into an OR gate" {  } { { "TSB.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/TSB.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1676566447531 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TSB:tsbPC\|out\[12\] NZP:NZP0\|Equal0 " "Converted the fan-out from the tri-state buffer \"TSB:tsbPC\|out\[12\]\" to the node \"NZP:NZP0\|Equal0\" into an OR gate" {  } { { "TSB.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/TSB.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1676566447531 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TSB:tsbPC\|out\[13\] NZP:NZP0\|Equal0 " "Converted the fan-out from the tri-state buffer \"TSB:tsbPC\|out\[13\]\" to the node \"NZP:NZP0\|Equal0\" into an OR gate" {  } { { "TSB.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/TSB.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1676566447531 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TSB:tsbPC\|out\[14\] NZP:NZP0\|Equal0 " "Converted the fan-out from the tri-state buffer \"TSB:tsbPC\|out\[14\]\" to the node \"NZP:NZP0\|Equal0\" into an OR gate" {  } { { "TSB.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/TSB.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1676566447531 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TSB:tsbPC\|out\[15\] NZP:NZP0\|Equal0 " "Converted the fan-out from the tri-state buffer \"TSB:tsbPC\|out\[15\]\" to the node \"NZP:NZP0\|Equal0\" into an OR gate" {  } { { "TSB.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/TSB.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1676566447531 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1676566447531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC:PC0\|PC\[0\] " "Latch PC:PC0\|PC\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM0\|selADDR1MUX " "Ports D and ENA on the latch are fed by the same signal FSM:FSM0\|selADDR1MUX" {  } { { "FSM.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/FSM.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676566447533 ""}  } { { "PC.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676566447533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC:PC0\|PC\[1\] " "Latch PC:PC0\|PC\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM0\|selADDR1MUX " "Ports D and ENA on the latch are fed by the same signal FSM:FSM0\|selADDR1MUX" {  } { { "FSM.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/FSM.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676566447533 ""}  } { { "PC.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676566447533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC:PC0\|PC\[2\] " "Latch PC:PC0\|PC\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM0\|selADDR1MUX " "Ports D and ENA on the latch are fed by the same signal FSM:FSM0\|selADDR1MUX" {  } { { "FSM.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/FSM.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676566447533 ""}  } { { "PC.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676566447533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC:PC0\|PC\[3\] " "Latch PC:PC0\|PC\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM0\|selADDR1MUX " "Ports D and ENA on the latch are fed by the same signal FSM:FSM0\|selADDR1MUX" {  } { { "FSM.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/FSM.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676566447533 ""}  } { { "PC.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676566447533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC:PC0\|PC\[4\] " "Latch PC:PC0\|PC\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM0\|selADDR1MUX " "Ports D and ENA on the latch are fed by the same signal FSM:FSM0\|selADDR1MUX" {  } { { "FSM.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/FSM.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676566447533 ""}  } { { "PC.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676566447533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC:PC0\|PC\[5\] " "Latch PC:PC0\|PC\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM0\|selADDR1MUX " "Ports D and ENA on the latch are fed by the same signal FSM:FSM0\|selADDR1MUX" {  } { { "FSM.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/FSM.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676566447533 ""}  } { { "PC.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676566447533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC:PC0\|PC\[6\] " "Latch PC:PC0\|PC\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM0\|selADDR1MUX " "Ports D and ENA on the latch are fed by the same signal FSM:FSM0\|selADDR1MUX" {  } { { "FSM.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/FSM.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676566447533 ""}  } { { "PC.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676566447533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC:PC0\|PC\[7\] " "Latch PC:PC0\|PC\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM0\|selADDR1MUX " "Ports D and ENA on the latch are fed by the same signal FSM:FSM0\|selADDR1MUX" {  } { { "FSM.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/FSM.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676566447533 ""}  } { { "PC.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676566447533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC:PC0\|PC\[8\] " "Latch PC:PC0\|PC\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM0\|selADDR1MUX " "Ports D and ENA on the latch are fed by the same signal FSM:FSM0\|selADDR1MUX" {  } { { "FSM.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/FSM.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676566447533 ""}  } { { "PC.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676566447533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC:PC0\|PC\[9\] " "Latch PC:PC0\|PC\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM0\|selADDR1MUX " "Ports D and ENA on the latch are fed by the same signal FSM:FSM0\|selADDR1MUX" {  } { { "FSM.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/FSM.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676566447533 ""}  } { { "PC.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676566447533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC:PC0\|PC\[10\] " "Latch PC:PC0\|PC\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM0\|selADDR1MUX " "Ports D and ENA on the latch are fed by the same signal FSM:FSM0\|selADDR1MUX" {  } { { "FSM.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/FSM.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676566447533 ""}  } { { "PC.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676566447533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC:PC0\|PC\[11\] " "Latch PC:PC0\|PC\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM0\|selADDR1MUX " "Ports D and ENA on the latch are fed by the same signal FSM:FSM0\|selADDR1MUX" {  } { { "FSM.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/FSM.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676566447533 ""}  } { { "PC.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676566447533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC:PC0\|PC\[12\] " "Latch PC:PC0\|PC\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM0\|selADDR1MUX " "Ports D and ENA on the latch are fed by the same signal FSM:FSM0\|selADDR1MUX" {  } { { "FSM.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/FSM.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676566447534 ""}  } { { "PC.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676566447534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC:PC0\|PC\[13\] " "Latch PC:PC0\|PC\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM0\|selADDR1MUX " "Ports D and ENA on the latch are fed by the same signal FSM:FSM0\|selADDR1MUX" {  } { { "FSM.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/FSM.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676566447534 ""}  } { { "PC.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676566447534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC:PC0\|PC\[14\] " "Latch PC:PC0\|PC\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM0\|selADDR1MUX " "Ports D and ENA on the latch are fed by the same signal FSM:FSM0\|selADDR1MUX" {  } { { "FSM.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/FSM.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676566447534 ""}  } { { "PC.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676566447534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC:PC0\|PC\[15\] " "Latch PC:PC0\|PC\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM0\|selADDR1MUX " "Ports D and ENA on the latch are fed by the same signal FSM:FSM0\|selADDR1MUX" {  } { { "FSM.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/FSM.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676566447534 ""}  } { { "PC.v" "" { Text "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676566447534 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1676566447969 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1676566449301 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676566449301 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1280 " "Implemented 1280 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Implemented 39 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1676566449448 ""} { "Info" "ICUT_CUT_TM_OPINS" "105 " "Implemented 105 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1676566449448 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1008 " "Implemented 1008 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1676566449448 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1676566449448 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1676566449448 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676566449481 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 16 11:54:09 2023 " "Processing ended: Thu Feb 16 11:54:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676566449481 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676566449481 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676566449481 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676566449481 ""}
