

================================================================
== Vivado HLS Report for 'aqed_out'
================================================================
* Date:           Fri Apr 10 08:59:02 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        aqed_aes
* Solution:       buf4
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|     4.986|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      0|   171|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      -|      -|     -|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|    99|
|Register         |        -|      -|     62|     -|
+-----------------+---------+-------+-------+------+
|Total            |        0|      0|     62|   270|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|      0|   ~0  |     3|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |tmp_4_fu_256_p2                  |     +    |      0|  0|  23|          16|           1|
    |or_cond_fu_175_p2                |    and   |      0|  0|   8|           1|           1|
    |val_assign_5_fu_240_p2           |    and   |      0|  0|   8|           1|           1|
    |tmp_1_fu_224_p2                  |   icmp   |      0|  0|  11|           8|           8|
    |tmp_2_fu_234_p2                  |   icmp   |      0|  0|  11|           8|           8|
    |tmp_3_fu_252_p2                  |   icmp   |      0|  0|  13|          16|          16|
    |tmp_not_fu_138_p2                |   icmp   |      0|  0|  13|          16|          16|
    |tmp_s_fu_170_p2                  |   icmp   |      0|  0|  13|          16|          16|
    |ult_fu_120_p2                    |   icmp   |      0|  0|  13|          16|          16|
    |brmerge1_fu_187_p2               |    or    |      0|  0|   8|           1|           1|
    |brmerge_fu_144_p2                |    or    |      0|  0|   8|           1|           1|
    |o2_qed_done_V_fu_272_p2          |    or    |      0|  0|   8|           1|           1|
    |p_056_sum_fu_209_p2              |    or    |      0|  0|  10|           3|           1|
    |p_state_qed_done_V_fl_fu_267_p2  |    or    |      0|  0|   8|           1|           1|
    |or_cond_not_fu_181_p2            |    xor   |      0|  0|   8|           1|           2|
    |rev2_fu_126_p2                   |    xor   |      0|  0|   8|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 171|         107|          92|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  27|          5|    1|          5|
    |ap_return_0                  |   9|          2|    1|          2|
    |ap_return_1                  |   9|          2|    1|          2|
    |bmc_in_address0              |  15|          3|    4|         12|
    |bmc_in_address1              |  15|          3|    4|         12|
    |state_orig_done_V            |  15|          3|    1|          3|
    |state_qed_done_V_loc_reg_85  |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  99|         20|   13|         38|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   4|   0|    4|          0|
    |ap_return_0_preg              |   1|   0|    1|          0|
    |ap_return_1_preg              |   1|   0|    1|          0|
    |brmerge1_reg_326              |   1|   0|    1|          0|
    |brmerge_reg_317               |   1|   0|    1|          0|
    |state_orig_out_V_0            |   8|   0|    8|          0|
    |state_orig_out_V_1            |   8|   0|    8|          0|
    |state_out_count_V             |  16|   0|   16|          0|
    |state_out_count_V_lo_reg_303  |  16|   0|   16|          0|
    |state_qed_check_V             |   1|   0|    1|          0|
    |state_qed_done_V              |   1|   0|    1|          0|
    |state_qed_done_V_fla_reg_69   |   1|   0|    1|          0|
    |state_qed_done_V_loa_reg_310  |   1|   0|    1|          0|
    |state_qed_done_V_loc_reg_85   |   1|   0|    1|          0|
    |tmp_3_reg_340                 |   1|   0|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |  62|   0|   62|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+--------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |       aqed_out      | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |       aqed_out      | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |       aqed_out      | return value |
|ap_done                   | out |    1| ap_ctrl_hs |       aqed_out      | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |       aqed_out      | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |       aqed_out      | return value |
|ap_return_0               | out |    1| ap_ctrl_hs |       aqed_out      | return value |
|ap_return_1               | out |    1| ap_ctrl_hs |       aqed_out      | return value |
|state_orig_issued_V       |  in |    1|   ap_none  | state_orig_issued_V |    pointer   |
|state_orig_in_V           |  in |   16|   ap_none  |   state_orig_in_V   |    pointer   |
|state_orig_done_V         | out |    1|   ap_vld   |  state_orig_done_V  |    pointer   |
|state_orig_done_V_ap_vld  | out |    1|   ap_vld   |  state_orig_done_V  |    pointer   |
|state_dup_in_V            |  in |   16|   ap_none  |    state_dup_in_V   |    pointer   |
|state_dup_issued_V        |  in |    1|   ap_none  |  state_dup_issued_V |    pointer   |
|state_dup_idx_V           |  in |    2|   ap_none  |   state_dup_idx_V   |    pointer   |
|bmc_in_address0           | out |    4|  ap_memory |        bmc_in       |     array    |
|bmc_in_ce0                | out |    1|  ap_memory |        bmc_in       |     array    |
|bmc_in_q0                 |  in |    8|  ap_memory |        bmc_in       |     array    |
|bmc_in_address1           | out |    4|  ap_memory |        bmc_in       |     array    |
|bmc_in_ce1                | out |    1|  ap_memory |        bmc_in       |     array    |
|bmc_in_q1                 |  in |    8|  ap_memory |        bmc_in       |     array    |
+--------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.98>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%state_orig_issued_V_s = load i1* @state_orig_issued_V, align 2" [buf4.cpp:398]   --->   Operation 5 'load' 'state_orig_issued_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%state_out_count_V_lo = load i16* @state_out_count_V, align 2" [buf4.cpp:398]   --->   Operation 6 'load' 'state_out_count_V_lo' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%state_qed_done_V_loa = load i1* @state_qed_done_V, align 1" [buf4.cpp:399]   --->   Operation 7 'load' 'state_qed_done_V_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "br i1 %state_orig_issued_V_s, label %._crit_edge, label %._crit_edge1.critedge" [buf4.cpp:398]   --->   Operation 8 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.66ns)   --->   "store i1 false, i1* @state_orig_done_V, align 2"   --->   Operation 9 'store' <Predicate = (!state_orig_issued_V_s)> <Delay = 1.66>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "br label %._crit_edge2" [buf4.cpp:399]   --->   Operation 10 'br' <Predicate = (!state_orig_issued_V_s)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%state_orig_in_V_load = load i16* @state_orig_in_V, align 2" [buf4.cpp:398]   --->   Operation 11 'load' 'state_orig_in_V_load' <Predicate = (state_orig_issued_V_s)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.38ns)   --->   "%ult = icmp ult i16 %state_out_count_V_lo, %state_orig_in_V_load" [buf4.cpp:398]   --->   Operation 12 'icmp' 'ult' <Predicate = (state_orig_issued_V_s)> <Delay = 2.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.94ns)   --->   "%rev2 = xor i1 %ult, true" [buf4.cpp:398]   --->   Operation 13 'xor' 'rev2' <Predicate = (state_orig_issued_V_s)> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.66ns)   --->   "store i1 %rev2, i1* @state_orig_done_V, align 2"   --->   Operation 14 'store' <Predicate = (state_orig_issued_V_s)> <Delay = 1.66>
ST_1 : Operation 15 [1/1] (2.38ns)   --->   "%tmp_not = icmp ne i16 %state_out_count_V_lo, %state_orig_in_V_load" [buf4.cpp:399]   --->   Operation 15 'icmp' 'tmp_not' <Predicate = (state_orig_issued_V_s)> <Delay = 2.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.94ns)   --->   "%brmerge = or i1 %state_qed_done_V_loa, %tmp_not" [buf4.cpp:399]   --->   Operation 16 'or' 'brmerge' <Predicate = (state_orig_issued_V_s)> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %brmerge, label %._crit_edge2, label %1" [buf4.cpp:399]   --->   Operation 17 'br' <Predicate = (state_orig_issued_V_s)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (2.15ns)   --->   "%bmc_in_load = load i8* getelementptr inbounds ([16 x i8]* @bmc_in, i64 0, i64 0), align 16" [buf4.cpp:401]   --->   Operation 18 'load' 'bmc_in_load' <Predicate = (state_orig_issued_V_s & !brmerge)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 19 [2/2] (2.15ns)   --->   "%bmc_in_load_1 = load i8* getelementptr inbounds ([16 x i8]* @bmc_in, i64 0, i64 1), align 1" [buf4.cpp:402]   --->   Operation 19 'load' 'bmc_in_load_1' <Predicate = (state_orig_issued_V_s & !brmerge)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 2 <SV = 1> <Delay = 4.98>
ST_2 : Operation 20 [1/2] (2.15ns)   --->   "%bmc_in_load = load i8* getelementptr inbounds ([16 x i8]* @bmc_in, i64 0, i64 0), align 16" [buf4.cpp:401]   --->   Operation 20 'load' 'bmc_in_load' <Predicate = (state_orig_issued_V_s & !brmerge)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "store i8 %bmc_in_load, i8* @state_orig_out_V_0, align 2" [buf4.cpp:401]   --->   Operation 21 'store' <Predicate = (state_orig_issued_V_s & !brmerge)> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (2.15ns)   --->   "%bmc_in_load_1 = load i8* getelementptr inbounds ([16 x i8]* @bmc_in, i64 0, i64 1), align 1" [buf4.cpp:402]   --->   Operation 22 'load' 'bmc_in_load_1' <Predicate = (state_orig_issued_V_s & !brmerge)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "store i8 %bmc_in_load_1, i8* @state_orig_out_V_1, align 1" [buf4.cpp:402]   --->   Operation 23 'store' <Predicate = (state_orig_issued_V_s & !brmerge)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br label %._crit_edge2" [buf4.cpp:403]   --->   Operation 24 'br' <Predicate = (state_orig_issued_V_s & !brmerge)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%state_dup_in_V_load = load i16* @state_dup_in_V, align 2" [buf4.cpp:404]   --->   Operation 25 'load' 'state_dup_in_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.66ns)   --->   "br i1 %state_orig_issued_V_s, label %2, label %._crit_edge4" [buf4.cpp:404]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.66>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%state_dup_issued_V_l = load i1* @state_dup_issued_V, align 1" [buf4.cpp:404]   --->   Operation 27 'load' 'state_dup_issued_V_l' <Predicate = (state_orig_issued_V_s)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.38ns)   --->   "%tmp_s = icmp eq i16 %state_out_count_V_lo, %state_dup_in_V_load" [buf4.cpp:404]   --->   Operation 28 'icmp' 'tmp_s' <Predicate = (state_orig_issued_V_s)> <Delay = 2.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node brmerge1)   --->   "%or_cond = and i1 %state_dup_issued_V_l, %tmp_s" [buf4.cpp:404]   --->   Operation 29 'and' 'or_cond' <Predicate = (state_orig_issued_V_s)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node brmerge1)   --->   "%or_cond_not = xor i1 %or_cond, true" [buf4.cpp:404]   --->   Operation 30 'xor' 'or_cond_not' <Predicate = (state_orig_issued_V_s)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.94ns) (out node of the LUT)   --->   "%brmerge1 = or i1 %state_qed_done_V_loa, %or_cond_not" [buf4.cpp:404]   --->   Operation 31 'or' 'brmerge1' <Predicate = (state_orig_issued_V_s)> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.66ns)   --->   "br i1 %brmerge1, label %._crit_edge4, label %_ifconv" [buf4.cpp:404]   --->   Operation 32 'br' <Predicate = (state_orig_issued_V_s)> <Delay = 1.66>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%state_dup_idx_V_load = load i2* @state_dup_idx_V, align 1" [buf4.cpp:407]   --->   Operation 33 'load' 'state_dup_idx_V_load' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%r_V = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %state_dup_idx_V_load, i1 false)" [buf4.cpp:407]   --->   Operation 34 'bitconcatenate' 'r_V' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%op2 = zext i3 %r_V to i64" [buf4.cpp:407]   --->   Operation 35 'zext' 'op2' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%bmc_in_addr = getelementptr [16 x i8]* @bmc_in, i64 0, i64 %op2" [buf4.cpp:407]   --->   Operation 36 'getelementptr' 'bmc_in_addr' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (2.15ns)   --->   "%bmc_in_load_2 = load i8* %bmc_in_addr, align 2" [buf4.cpp:407]   --->   Operation 37 'load' 'bmc_in_load_2' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_056_sum = or i3 %r_V, 1" [buf4.cpp:408]   --->   Operation 38 'or' 'p_056_sum' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_056_sum_cast = zext i3 %p_056_sum to i64" [buf4.cpp:408]   --->   Operation 39 'zext' 'p_056_sum_cast' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%bmc_in_addr_1 = getelementptr [16 x i8]* @bmc_in, i64 0, i64 %p_056_sum_cast" [buf4.cpp:408]   --->   Operation 40 'getelementptr' 'bmc_in_addr_1' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (2.15ns)   --->   "%bmc_in_load_3 = load i8* %bmc_in_addr_1, align 1" [buf4.cpp:408]   --->   Operation 41 'load' 'bmc_in_load_3' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 4.56>
ST_3 : Operation 42 [1/2] (2.15ns)   --->   "%bmc_in_load_2 = load i8* %bmc_in_addr, align 2" [buf4.cpp:407]   --->   Operation 42 'load' 'bmc_in_load_2' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 43 [1/2] (2.15ns)   --->   "%bmc_in_load_3 = load i8* %bmc_in_addr_1, align 1" [buf4.cpp:408]   --->   Operation 43 'load' 'bmc_in_load_3' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%state_orig_out_V_0_l = load i8* @state_orig_out_V_0, align 2" [buf4.cpp:409]   --->   Operation 44 'load' 'state_orig_out_V_0_l' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.47ns)   --->   "%tmp_1 = icmp eq i8 %bmc_in_load_2, %state_orig_out_V_0_l" [buf4.cpp:409]   --->   Operation 45 'icmp' 'tmp_1' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%state_orig_out_V_1_l = load i8* @state_orig_out_V_1, align 1" [buf4.cpp:409]   --->   Operation 46 'load' 'state_orig_out_V_1_l' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.47ns)   --->   "%tmp_2 = icmp eq i8 %bmc_in_load_3, %state_orig_out_V_1_l" [buf4.cpp:409]   --->   Operation 47 'icmp' 'tmp_2' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.94ns)   --->   "%val_assign_5 = and i1 %tmp_1, %tmp_2"   --->   Operation 48 'and' 'val_assign_5' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "store i1 %val_assign_5, i1* @state_qed_check_V, align 1"   --->   Operation 49 'store' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.66ns)   --->   "br label %._crit_edge4" [buf4.cpp:410]   --->   Operation 50 'br' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 1.66>
ST_3 : Operation 51 [1/1] (2.38ns)   --->   "%tmp_3 = icmp ugt i16 %state_out_count_V_lo, %state_dup_in_V_load" [buf4.cpp:411]   --->   Operation 51 'icmp' 'tmp_3' <Predicate = true> <Delay = 2.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (2.14ns)   --->   "%tmp_4 = add i16 %state_out_count_V_lo, 1" [buf4.cpp:414]   --->   Operation 52 'add' 'tmp_4' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "store i16 %tmp_4, i16* @state_out_count_V, align 2" [buf4.cpp:414]   --->   Operation 53 'store' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.94>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node p_state_qed_done_V_fl)   --->   "%state_qed_done_V_fla = phi i1 [ true, %_ifconv ], [ false, %2 ], [ false, %._crit_edge2 ]"   --->   Operation 54 'phi' 'state_qed_done_V_fla' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node o2_qed_done_V)   --->   "%state_qed_done_V_loc = phi i1 [ true, %_ifconv ], [ %state_qed_done_V_loa, %2 ], [ %state_qed_done_V_loa, %._crit_edge2 ]" [buf4.cpp:399]   --->   Operation 55 'phi' 'state_qed_done_V_loc' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.94ns) (out node of the LUT)   --->   "%p_state_qed_done_V_fl = or i1 %tmp_3, %state_qed_done_V_fla" [buf4.cpp:411]   --->   Operation 56 'or' 'p_state_qed_done_V_fl' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.94ns) (out node of the LUT)   --->   "%o2_qed_done_V = or i1 %tmp_3, %state_qed_done_V_loc" [buf4.cpp:411]   --->   Operation 57 'or' 'o2_qed_done_V' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%o2_qed_check_V = load i1* @state_qed_check_V, align 1" [buf4.cpp:417]   --->   Operation 58 'load' 'o2_qed_check_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i1, i1 } undef, i1 %o2_qed_done_V, 0" [buf4.cpp:419]   --->   Operation 59 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i1, i1 } %mrv, i1 %o2_qed_check_V, 1" [buf4.cpp:419]   --->   Operation 60 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %p_state_qed_done_V_fl, label %mergeST, label %._crit_edge9.new" [buf4.cpp:411]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "store i1 true, i1* @state_qed_done_V, align 1" [buf4.cpp:405]   --->   Operation 62 'store' <Predicate = (p_state_qed_done_V_fl)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "br label %._crit_edge9.new"   --->   Operation 63 'br' <Predicate = (p_state_qed_done_V_fl)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "ret { i1, i1 } %mrv_1" [buf4.cpp:419]   --->   Operation 64 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_orig_issued_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ state_out_count_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_qed_done_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_orig_in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ state_orig_done_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ state_orig_out_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_orig_out_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_dup_in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ state_dup_issued_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ state_dup_idx_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ bmc_in]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ state_qed_check_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
state_orig_issued_V_s (load          ) [ 01110]
state_out_count_V_lo  (load          ) [ 00110]
state_qed_done_V_loa  (load          ) [ 00111]
StgValue_8            (br            ) [ 00000]
StgValue_9            (store         ) [ 00000]
StgValue_10           (br            ) [ 00000]
state_orig_in_V_load  (load          ) [ 00000]
ult                   (icmp          ) [ 00000]
rev2                  (xor           ) [ 00000]
StgValue_14           (store         ) [ 00000]
tmp_not               (icmp          ) [ 00000]
brmerge               (or            ) [ 01100]
StgValue_17           (br            ) [ 00000]
bmc_in_load           (load          ) [ 00000]
StgValue_21           (store         ) [ 00000]
bmc_in_load_1         (load          ) [ 00000]
StgValue_23           (store         ) [ 00000]
StgValue_24           (br            ) [ 00000]
state_dup_in_V_load   (load          ) [ 00010]
StgValue_26           (br            ) [ 00111]
state_dup_issued_V_l  (load          ) [ 00000]
tmp_s                 (icmp          ) [ 00000]
or_cond               (and           ) [ 00000]
or_cond_not           (xor           ) [ 00000]
brmerge1              (or            ) [ 00110]
StgValue_32           (br            ) [ 00111]
state_dup_idx_V_load  (load          ) [ 00000]
r_V                   (bitconcatenate) [ 00000]
op2                   (zext          ) [ 00000]
bmc_in_addr           (getelementptr ) [ 00010]
p_056_sum             (or            ) [ 00000]
p_056_sum_cast        (zext          ) [ 00000]
bmc_in_addr_1         (getelementptr ) [ 00010]
bmc_in_load_2         (load          ) [ 00000]
bmc_in_load_3         (load          ) [ 00000]
state_orig_out_V_0_l  (load          ) [ 00000]
tmp_1                 (icmp          ) [ 00000]
state_orig_out_V_1_l  (load          ) [ 00000]
tmp_2                 (icmp          ) [ 00000]
val_assign_5          (and           ) [ 00000]
StgValue_49           (store         ) [ 00000]
StgValue_50           (br            ) [ 00111]
tmp_3                 (icmp          ) [ 00001]
tmp_4                 (add           ) [ 00000]
StgValue_53           (store         ) [ 00000]
state_qed_done_V_fla  (phi           ) [ 00001]
state_qed_done_V_loc  (phi           ) [ 00001]
p_state_qed_done_V_fl (or            ) [ 00001]
o2_qed_done_V         (or            ) [ 00000]
o2_qed_check_V        (load          ) [ 00000]
mrv                   (insertvalue   ) [ 00000]
mrv_1                 (insertvalue   ) [ 00000]
StgValue_61           (br            ) [ 00000]
StgValue_62           (store         ) [ 00000]
StgValue_63           (br            ) [ 00000]
StgValue_64           (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_orig_issued_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_issued_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="state_out_count_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_out_count_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="state_qed_done_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_qed_done_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="state_orig_in_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_in_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="state_orig_done_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_done_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="state_orig_out_V_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_out_V_0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="state_orig_out_V_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_out_V_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="state_dup_in_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_dup_in_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="state_dup_issued_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_dup_issued_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="state_dup_idx_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_dup_idx_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="bmc_in">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bmc_in"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="state_qed_check_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_qed_check_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="grp_access_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="8" slack="0"/>
<pin id="44" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="45" dir="0" index="2" bw="0" slack="0"/>
<pin id="48" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="49" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="50" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="46" dir="1" index="3" bw="8" slack="0"/>
<pin id="51" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bmc_in_load/1 bmc_in_load_1/1 bmc_in_load_2/2 bmc_in_load_3/2 "/>
</bind>
</comp>

<comp id="53" class="1004" name="bmc_in_addr_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="8" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="3" slack="0"/>
<pin id="57" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bmc_in_addr/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="bmc_in_addr_1_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="8" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="3" slack="0"/>
<pin id="65" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bmc_in_addr_1/2 "/>
</bind>
</comp>

<comp id="69" class="1005" name="state_qed_done_V_fla_reg_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="1" slack="1"/>
<pin id="71" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="state_qed_done_V_fla (phireg) "/>
</bind>
</comp>

<comp id="74" class="1004" name="state_qed_done_V_fla_phi_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="1"/>
<pin id="76" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="1" slack="2"/>
<pin id="78" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="79" dir="0" index="4" bw="1" slack="2"/>
<pin id="80" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_qed_done_V_fla/4 "/>
</bind>
</comp>

<comp id="85" class="1005" name="state_qed_done_V_loc_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="1"/>
<pin id="87" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="state_qed_done_V_loc (phireg) "/>
</bind>
</comp>

<comp id="89" class="1004" name="state_qed_done_V_loc_phi_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="1"/>
<pin id="91" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="1" slack="3"/>
<pin id="93" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="4" bw="1" slack="3"/>
<pin id="95" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_qed_done_V_loc/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="state_orig_issued_V_s_load_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_orig_issued_V_s/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="state_out_count_V_lo_load_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_out_count_V_lo/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="state_qed_done_V_loa_load_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_qed_done_V_loa/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="StgValue_9_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_9/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="state_orig_in_V_load_load_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_orig_in_V_load/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="ult_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="rev2_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev2/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="StgValue_14_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_14/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_not_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_not/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="brmerge_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="StgValue_21_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_21/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="StgValue_23_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_23/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="state_dup_in_V_load_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_dup_in_V_load/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="state_dup_issued_V_l_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_dup_issued_V_l/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_s_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="1"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="or_cond_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="or_cond_not_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="or_cond_not/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="brmerge1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge1/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="state_dup_idx_V_load_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2" slack="0"/>
<pin id="194" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_dup_idx_V_load/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="r_V_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="0"/>
<pin id="198" dir="0" index="1" bw="2" slack="0"/>
<pin id="199" dir="0" index="2" bw="1" slack="0"/>
<pin id="200" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="op2_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="op2/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="p_056_sum_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="3" slack="0"/>
<pin id="211" dir="0" index="1" bw="3" slack="0"/>
<pin id="212" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_056_sum/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="p_056_sum_cast_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="3" slack="0"/>
<pin id="217" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_056_sum_cast/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="state_orig_out_V_0_l_load_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_orig_out_V_0_l/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="8" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="state_orig_out_V_1_l_load_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_orig_out_V_1_l/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_2_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="8" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="val_assign_5_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="val_assign_5/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="StgValue_49_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_49/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_3_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="2"/>
<pin id="254" dir="0" index="1" bw="16" slack="1"/>
<pin id="255" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_4_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="2"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="StgValue_53_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="0"/>
<pin id="263" dir="0" index="1" bw="16" slack="0"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_53/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="p_state_qed_done_V_fl_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_state_qed_done_V_fl/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="o2_qed_done_V_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="o2_qed_done_V/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="o2_qed_check_V_load_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o2_qed_check_V/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="mrv_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="2" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="mrv_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="2" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="StgValue_62_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_62/4 "/>
</bind>
</comp>

<comp id="299" class="1005" name="state_orig_issued_V_s_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_orig_issued_V_s "/>
</bind>
</comp>

<comp id="303" class="1005" name="state_out_count_V_lo_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="16" slack="1"/>
<pin id="305" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="state_out_count_V_lo "/>
</bind>
</comp>

<comp id="310" class="1005" name="state_qed_done_V_loa_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="1"/>
<pin id="312" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="state_qed_done_V_loa "/>
</bind>
</comp>

<comp id="317" class="1005" name="brmerge_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="1"/>
<pin id="319" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="321" class="1005" name="state_dup_in_V_load_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="16" slack="1"/>
<pin id="323" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="state_dup_in_V_load "/>
</bind>
</comp>

<comp id="326" class="1005" name="brmerge1_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge1 "/>
</bind>
</comp>

<comp id="330" class="1005" name="bmc_in_addr_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="1"/>
<pin id="332" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bmc_in_addr "/>
</bind>
</comp>

<comp id="335" class="1005" name="bmc_in_addr_1_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="1"/>
<pin id="337" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bmc_in_addr_1 "/>
</bind>
</comp>

<comp id="340" class="1005" name="tmp_3_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="1"/>
<pin id="342" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="28" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="52"><net_src comp="30" pin="0"/><net_sink comp="42" pin=2"/></net>

<net id="58"><net_src comp="20" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="34" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="60"><net_src comp="53" pin="3"/><net_sink comp="42" pin=0"/></net>

<net id="66"><net_src comp="20" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="34" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="68"><net_src comp="61" pin="3"/><net_sink comp="42" pin=2"/></net>

<net id="72"><net_src comp="26" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="73"><net_src comp="24" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="82"><net_src comp="69" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="83"><net_src comp="69" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="84"><net_src comp="69" pin="1"/><net_sink comp="74" pin=4"/></net>

<net id="88"><net_src comp="26" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="97"><net_src comp="85" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="102" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="116" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="120" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="26" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="126" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="102" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="116" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="106" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="138" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="42" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="42" pin="7"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="14" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="162" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="166" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="170" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="175" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="26" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="181" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="32" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="24" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="207"><net_src comp="196" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="213"><net_src comp="196" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="36" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="209" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="223"><net_src comp="10" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="42" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="220" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="12" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="42" pin="7"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="230" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="224" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="234" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="240" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="22" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="260"><net_src comp="38" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="256" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="2" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="74" pin="6"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="89" pin="6"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="22" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="40" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="272" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="281" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="277" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="26" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="4" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="98" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="102" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="309"><net_src comp="303" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="313"><net_src comp="106" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="316"><net_src comp="310" pin="1"/><net_sink comp="89" pin=4"/></net>

<net id="320"><net_src comp="144" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="162" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="329"><net_src comp="187" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="53" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="42" pin=0"/></net>

<net id="338"><net_src comp="61" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="343"><net_src comp="252" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="272" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state_orig_issued_V | {}
	Port: state_out_count_V | {3 }
	Port: state_qed_done_V | {4 }
	Port: state_orig_in_V | {}
	Port: state_orig_done_V | {1 }
	Port: state_orig_out_V_0 | {2 }
	Port: state_orig_out_V_1 | {2 }
	Port: state_dup_in_V | {}
	Port: state_dup_issued_V | {}
	Port: state_dup_idx_V | {}
	Port: bmc_in | {}
	Port: state_qed_check_V | {3 }
 - Input state : 
	Port: aqed_out : state_orig_issued_V | {1 }
	Port: aqed_out : state_out_count_V | {1 }
	Port: aqed_out : state_qed_done_V | {1 }
	Port: aqed_out : state_orig_in_V | {1 }
	Port: aqed_out : state_orig_done_V | {}
	Port: aqed_out : state_orig_out_V_0 | {3 }
	Port: aqed_out : state_orig_out_V_1 | {3 }
	Port: aqed_out : state_dup_in_V | {2 }
	Port: aqed_out : state_dup_issued_V | {2 }
	Port: aqed_out : state_dup_idx_V | {2 }
	Port: aqed_out : bmc_in | {1 2 3 }
	Port: aqed_out : state_qed_check_V | {4 }
  - Chain level:
	State 1
		StgValue_8 : 1
		ult : 1
		rev2 : 2
		StgValue_14 : 2
		tmp_not : 1
		brmerge : 2
		StgValue_17 : 2
	State 2
		StgValue_21 : 1
		StgValue_23 : 1
		tmp_s : 1
		or_cond : 2
		or_cond_not : 2
		brmerge1 : 2
		StgValue_32 : 2
		r_V : 1
		op2 : 2
		bmc_in_addr : 3
		bmc_in_load_2 : 4
		p_056_sum : 2
		p_056_sum_cast : 2
		bmc_in_addr_1 : 3
		bmc_in_load_3 : 4
	State 3
		tmp_1 : 1
		tmp_2 : 1
		val_assign_5 : 2
		StgValue_49 : 2
		StgValue_53 : 1
	State 4
		p_state_qed_done_V_fl : 1
		o2_qed_done_V : 1
		mrv : 1
		mrv_1 : 2
		StgValue_61 : 1
		StgValue_64 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |          ult_fu_120          |    0    |    13   |
|          |        tmp_not_fu_138        |    0    |    13   |
|   icmp   |         tmp_s_fu_170         |    0    |    13   |
|          |         tmp_1_fu_224         |    0    |    11   |
|          |         tmp_2_fu_234         |    0    |    11   |
|          |         tmp_3_fu_252         |    0    |    13   |
|----------|------------------------------|---------|---------|
|          |        brmerge_fu_144        |    0    |    8    |
|          |        brmerge1_fu_187       |    0    |    8    |
|    or    |       p_056_sum_fu_209       |    0    |    0    |
|          | p_state_qed_done_V_fl_fu_267 |    0    |    8    |
|          |     o2_qed_done_V_fu_272     |    0    |    8    |
|----------|------------------------------|---------|---------|
|    add   |         tmp_4_fu_256         |    0    |    23   |
|----------|------------------------------|---------|---------|
|    xor   |          rev2_fu_126         |    0    |    8    |
|          |      or_cond_not_fu_181      |    0    |    8    |
|----------|------------------------------|---------|---------|
|    and   |        or_cond_fu_175        |    0    |    8    |
|          |      val_assign_5_fu_240     |    0    |    8    |
|----------|------------------------------|---------|---------|
|bitconcatenate|          r_V_fu_196          |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |          op2_fu_204          |    0    |    0    |
|          |     p_056_sum_cast_fu_215    |    0    |    0    |
|----------|------------------------------|---------|---------|
|insertvalue|          mrv_fu_281          |    0    |    0    |
|          |         mrv_1_fu_287         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   161   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    bmc_in_addr_1_reg_335    |    4   |
|     bmc_in_addr_reg_330     |    4   |
|       brmerge1_reg_326      |    1   |
|       brmerge_reg_317       |    1   |
| state_dup_in_V_load_reg_321 |   16   |
|state_orig_issued_V_s_reg_299|    1   |
| state_out_count_V_lo_reg_303|   16   |
| state_qed_done_V_fla_reg_69 |    1   |
| state_qed_done_V_loa_reg_310|    1   |
| state_qed_done_V_loc_reg_85 |    1   |
|        tmp_3_reg_340        |    1   |
+-----------------------------+--------+
|            Total            |   47   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_42      |  p0  |   3  |   8  |   24   ||    15   |
|       grp_access_fu_42      |  p2  |   3  |   0  |    0   ||    15   |
| state_qed_done_V_fla_reg_69 |  p0  |   2  |   1  |    2   |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |   26   ||  5.0815 ||    30   |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   161  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   30   |
|  Register |    -   |   47   |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   47   |   191  |
+-----------+--------+--------+--------+
