#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Nov 21 07:59:56 2023
# Process ID: 2848
# Current directory: C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4912 C:\Users\Alexy\Documents\Dubois\TP_DUBOIS\TP_Video_Chaine\TP_Video_Chaine.xpr
# Log file: C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/vivado.log
# Journal file: C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/VGA_source.bd}
delete_bd_objs [get_bd_nets sw1_1] [get_bd_cells inverter_0]
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  c:/Users/Alexy/Documents/Dubois/ip_repo [current_project]
update_ip_catalog
create_peripheral xilinx.com user inverter_rtl 1.0 -dir C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/../ip_repo
add_peripheral_interface M_AXIS -interface_mode master -axi_type stream [ipx::find_open_core xilinx.com:user:inverter_rtl:1.0]
add_peripheral_interface S_AXIS -interface_mode slave -axi_type stream [ipx::find_open_core xilinx.com:user:inverter_rtl:1.0]
generate_peripheral [ipx::find_open_core xilinx.com:user:inverter_rtl:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:inverter_rtl:1.0]
set_property  ip_repo_paths  {C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/../ip_repo/inverter_rtl_1.0 c:/Users/Alexy/Documents/Dubois/ip_repo} [current_project]
update_ip_catalog -rebuild
save_bd_design
