![](../../workflows/gds/badge.svg) ![](../../workflows/docs/badge.svg) ![](../../workflows/test/badge.svg) ![](../../workflows/fpga/badge.svg)

# Tiny Tapeout Project: 8-bit LFSR with Even Parity

This repository contains a **Tiny Tapeout** project that implements an **8-bit Linear Feedback Shift Register (LFSR)** with **even parity output**. The design is fully wrapped in the Tiny Tapeout interface (`tt_um_lfsr_parity`), includes simulation support, cocotb testbench capability, and is ready for tapeout submission.  

---

## 📖 Overview

The design combines a **7-bit LFSR** with feedback taps at **bit 6 and bit 5**, along with a parity generator.  

- The lower **7 bits (`uo[6:0]`)** are generated by the LFSR.  
- The **MSB (`uo[7]`)** outputs the **even parity** of the lower 7 bits, ensuring the total number of `1`s in `uo[7:0]` is always even.  

This makes the project useful both as a hardware **pseudo-random sequence generator** and as a demonstration of **error detection concepts** using parity.  

---

## 🔧 Features

- **7-bit LFSR** with feedback taps at bit 6 and bit 5  
- **Even parity output** on `uo[7]`  
- **Clock-driven** with synchronous updates  
- **Active-low reset (`rst_n`)** to initialize state  
- Fully wrapped in the **Tiny Tapeout interface** (`tt_um_lfsr_parity`)  
- Portable and ready for **simulation, cocotb testing, and tapeout**  

---

## 📐 Block Diagram

<img width="1092" height="515" alt="image" src="https://github.com/user-attachments/assets/7c2604b6-6c76-43da-b1cc-95ed3313bc01" />


---

## 📁 File Structure

- `src/tt_um_lfsr_parity.v` – Top-level module wrapped for Tiny Tapeout
- `src/lfsr_parity.v` – Core LFSR logic
- `test/tb.v` – Verilog testbench for waveform simulation
- `info.yaml` – Project metadata and configuration
- `docs/info.md` – Project description and port mapping

---

## 🔌 Port Mapping (Tiny Tapeout Wrapper)

| Signal        | Direction | Description                           |
|---------------|-----------|---------------------------------------|
| `ui_in[7:0]`  | Input     | User inputs (not used in this design) |
| `uo_out[7:0]` | Output    | LFSR output (`uo[6:0]`) + parity (`uo[7]`) |
| `uio_in[7:0]` | Input     | Unused (set to 0)                     |
| `uio_out[7:0]`| Output    | Unused (set to 0)                     |
| `uio_oe[7:0]` | Output    | Unused (set to 0)                     |
| `clk`         | Input     | System clock                         |
| `rst_n`       | Input     | Active-low reset                     |

---



