<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>G:\TangMega138K\ae350_test\ae350_demo\impl\gwsynthesis\ae350_demo.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>G:\TangMega138K\ae350_test\ae350_demo\src\ae350_demo.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>G:\TangMega138K\ae350_test\ae350_demo\src\ae350_demo.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138B</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Dec  4 00:05:55 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.85V -40C C2</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Slow 0.85V -40C C2</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>12701</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>15917</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>8</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>15</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>core_pll_clkout3</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_core_pll/PLL_inst/CLKOUT3 </td>
</tr>
<tr>
<td>u_ddr3_fclkdiv</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
<tr>
<td>flash_spi_clk_in</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>u_RiscV_AE350_SOC_Top/FLASH_SPI_CLK_in u_RiscV_AE350_SOC_Top/n250_3 </td>
</tr>
<tr>
<td>ddr_pll_clkout0</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>u_ddr_pll/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>ddr_pll_clkout2</td>
<td>Base</td>
<td>2.500</td>
<td>400.000
<td>0.000</td>
<td>1.250</td>
<td></td>
<td></td>
<td>u_ddr_pll/PLL_inst/CLKOUT2 </td>
</tr>
<tr>
<td>core_pll_clkout2</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_core_pll/PLL_inst/CLKOUT2 </td>
</tr>
<tr>
<td>core_pll_clkout0</td>
<td>Base</td>
<td>12.500</td>
<td>80.000
<td>0.000</td>
<td>6.250</td>
<td></td>
<td></td>
<td>u_core_pll/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>CLK</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>CLK_ibuf/I </td>
</tr>
<tr>
<td>u_RiscV_AE350_SOC_Top/FLASH_SPI_CLK_iobuf/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_RiscV_AE350_SOC_Top/FLASH_SPI_CLK_iobuf/I </td>
</tr>
<tr>
<td>u_core_pll/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>1.250</td>
<td>800.000
<td>0.000</td>
<td>0.625</td>
<td>CLK_ibuf/I</td>
<td>CLK</td>
<td>u_core_pll/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>u_core_pll/PLL_inst/CLKOUT4.default_gen_clk</td>
<td>Generated</td>
<td>100.000</td>
<td>10.000
<td>0.000</td>
<td>50.000</td>
<td>CLK_ibuf/I</td>
<td>CLK</td>
<td>u_core_pll/PLL_inst/CLKOUT4 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_ddr3_fclkdiv</td>
<td>50.000(MHz)</td>
<td>114.041(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>ddr_pll_clkout0</td>
<td>50.000(MHz)</td>
<td>307.125(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>ddr_pll_clkout2</td>
<td>400.000(MHz)</td>
<td>2338.897(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>core_pll_clkout2</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">99.391(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>core_pll_clkout0</td>
<td>80.000(MHz)</td>
<td>121.119(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>CLK</td>
<td>50.000(MHz)</td>
<td>298.063(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of core_pll_clkout3!</h4>
<h4>No timing paths to get frequency of flash_spi_clk_in!</h4>
<h4>No timing paths to get frequency of u_RiscV_AE350_SOC_Top/FLASH_SPI_CLK_iobuf/I!</h4>
<h4>No timing paths to get frequency of u_core_pll/PLL_inst/CLKOUT1.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_core_pll/PLL_inst/CLKOUT4.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>core_pll_clkout3</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>core_pll_clkout3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_ddr3_fclkdiv</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_ddr3_fclkdiv</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>flash_spi_clk_in</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>flash_spi_clk_in</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr_pll_clkout0</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr_pll_clkout0</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr_pll_clkout2</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr_pll_clkout2</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>core_pll_clkout2</td>
<td>Setup</td>
<td>-0.463</td>
<td>15</td>
</tr>
<tr>
<td>core_pll_clkout2</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>core_pll_clkout0</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>core_pll_clkout0</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_RiscV_AE350_SOC_Top/FLASH_SPI_CLK_iobuf/I</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_RiscV_AE350_SOC_Top/FLASH_SPI_CLK_iobuf/I</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_core_pll/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_core_pll/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_core_pll/PLL_inst/CLKOUT4.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_core_pll/PLL_inst/CLKOUT4.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.061</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_0_s1/D</td>
<td>core_pll_clkout2:[R]</td>
<td>core_pll_clkout2:[R]</td>
<td>10.000</td>
<td>-0.044</td>
<td>10.054</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.061</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_1_s1/D</td>
<td>core_pll_clkout2:[R]</td>
<td>core_pll_clkout2:[R]</td>
<td>10.000</td>
<td>-0.044</td>
<td>10.054</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.040</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_5_s1/D</td>
<td>core_pll_clkout2:[R]</td>
<td>core_pll_clkout2:[R]</td>
<td>10.000</td>
<td>-0.046</td>
<td>10.035</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.033</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_0_s1/CE</td>
<td>core_pll_clkout2:[R]</td>
<td>core_pll_clkout2:[R]</td>
<td>10.000</td>
<td>-0.044</td>
<td>9.828</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.033</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_1_s1/CE</td>
<td>core_pll_clkout2:[R]</td>
<td>core_pll_clkout2:[R]</td>
<td>10.000</td>
<td>-0.044</td>
<td>9.828</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.033</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_2_s1/CE</td>
<td>core_pll_clkout2:[R]</td>
<td>core_pll_clkout2:[R]</td>
<td>10.000</td>
<td>-0.044</td>
<td>9.828</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.033</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_3_s1/CE</td>
<td>core_pll_clkout2:[R]</td>
<td>core_pll_clkout2:[R]</td>
<td>10.000</td>
<td>-0.044</td>
<td>9.828</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.033</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_6_s1/CE</td>
<td>core_pll_clkout2:[R]</td>
<td>core_pll_clkout2:[R]</td>
<td>10.000</td>
<td>-0.044</td>
<td>9.828</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.031</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_5_s1/CE</td>
<td>core_pll_clkout2:[R]</td>
<td>core_pll_clkout2:[R]</td>
<td>10.000</td>
<td>-0.046</td>
<td>9.828</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.031</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_7_s1/CE</td>
<td>core_pll_clkout2:[R]</td>
<td>core_pll_clkout2:[R]</td>
<td>10.000</td>
<td>-0.046</td>
<td>9.828</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.031</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s1/CE</td>
<td>core_pll_clkout2:[R]</td>
<td>core_pll_clkout2:[R]</td>
<td>10.000</td>
<td>-0.046</td>
<td>9.828</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.027</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/empty_s0/D</td>
<td>core_pll_clkout2:[R]</td>
<td>core_pll_clkout2:[R]</td>
<td>10.000</td>
<td>-0.039</td>
<td>10.015</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.004</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_2_s1/D</td>
<td>core_pll_clkout2:[R]</td>
<td>core_pll_clkout2:[R]</td>
<td>10.000</td>
<td>-0.044</td>
<td>9.997</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.004</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_3_s1/D</td>
<td>core_pll_clkout2:[R]</td>
<td>core_pll_clkout2:[R]</td>
<td>10.000</td>
<td>-0.044</td>
<td>9.997</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.004</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_6_s1/D</td>
<td>core_pll_clkout2:[R]</td>
<td>core_pll_clkout2:[R]</td>
<td>10.000</td>
<td>-0.044</td>
<td>9.997</td>
</tr>
<tr>
<td>16</td>
<td>0.119</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_7_s1/D</td>
<td>core_pll_clkout2:[R]</td>
<td>core_pll_clkout2:[R]</td>
<td>10.000</td>
<td>-0.046</td>
<td>9.876</td>
</tr>
<tr>
<td>17</td>
<td>0.149</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_4_s1/CE</td>
<td>core_pll_clkout2:[R]</td>
<td>core_pll_clkout2:[R]</td>
<td>10.000</td>
<td>-0.038</td>
<td>9.640</td>
</tr>
<tr>
<td>18</td>
<td>0.311</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s1/D</td>
<td>core_pll_clkout2:[R]</td>
<td>core_pll_clkout2:[R]</td>
<td>10.000</td>
<td>-0.046</td>
<td>9.684</td>
</tr>
<tr>
<td>19</td>
<td>0.322</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_d_en_r_s0/D</td>
<td>core_pll_clkout2:[R]</td>
<td>core_pll_clkout2:[F]</td>
<td>5.000</td>
<td>0.245</td>
<td>4.426</td>
</tr>
<tr>
<td>20</td>
<td>0.346</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_0_s1/D</td>
<td>core_pll_clkout2:[R]</td>
<td>core_pll_clkout2:[R]</td>
<td>10.000</td>
<td>-0.029</td>
<td>9.632</td>
</tr>
<tr>
<td>21</td>
<td>0.346</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_1_s1/D</td>
<td>core_pll_clkout2:[R]</td>
<td>core_pll_clkout2:[R]</td>
<td>10.000</td>
<td>-0.029</td>
<td>9.632</td>
</tr>
<tr>
<td>22</td>
<td>0.426</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_2_s1/CE</td>
<td>core_pll_clkout2:[R]</td>
<td>core_pll_clkout2:[R]</td>
<td>10.000</td>
<td>-0.038</td>
<td>9.363</td>
</tr>
<tr>
<td>23</td>
<td>0.453</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_4_s1/D</td>
<td>core_pll_clkout2:[R]</td>
<td>core_pll_clkout2:[R]</td>
<td>10.000</td>
<td>-0.038</td>
<td>9.539</td>
</tr>
<tr>
<td>24</td>
<td>0.565</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_16_s1/CE</td>
<td>core_pll_clkout2:[R]</td>
<td>core_pll_clkout2:[R]</td>
<td>10.000</td>
<td>-0.030</td>
<td>9.217</td>
</tr>
<tr>
<td>25</td>
<td>0.565</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_17_s1/CE</td>
<td>core_pll_clkout2:[R]</td>
<td>core_pll_clkout2:[R]</td>
<td>10.000</td>
<td>-0.030</td>
<td>9.217</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.249</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_key_debounce_ae350/in_reg0_s0/D</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>-4.227</td>
<td>4.014</td>
</tr>
<tr>
<td>2</td>
<td>0.210</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/hsize_r_0_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_3_s/DI[0]</td>
<td>core_pll_clkout0:[R]</td>
<td>core_pll_clkout0:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.419</td>
</tr>
<tr>
<td>3</td>
<td>0.210</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_27_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[27]</td>
<td>core_pll_clkout0:[R]</td>
<td>core_pll_clkout0:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.419</td>
</tr>
<tr>
<td>4</td>
<td>0.210</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_26_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[26]</td>
<td>core_pll_clkout0:[R]</td>
<td>core_pll_clkout0:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.419</td>
</tr>
<tr>
<td>5</td>
<td>0.210</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_4_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[4]</td>
<td>core_pll_clkout0:[R]</td>
<td>core_pll_clkout0:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.419</td>
</tr>
<tr>
<td>6</td>
<td>0.210</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_3_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[3]</td>
<td>core_pll_clkout0:[R]</td>
<td>core_pll_clkout0:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.419</td>
</tr>
<tr>
<td>7</td>
<td>0.210</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_40_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[8]</td>
<td>core_pll_clkout0:[R]</td>
<td>core_pll_clkout0:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.419</td>
</tr>
<tr>
<td>8</td>
<td>0.210</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_39_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[7]</td>
<td>core_pll_clkout0:[R]</td>
<td>core_pll_clkout0:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.419</td>
</tr>
<tr>
<td>9</td>
<td>0.218</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_19_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[19]</td>
<td>core_pll_clkout0:[R]</td>
<td>core_pll_clkout0:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.419</td>
</tr>
<tr>
<td>10</td>
<td>0.218</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_18_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[18]</td>
<td>core_pll_clkout0:[R]</td>
<td>core_pll_clkout0:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.419</td>
</tr>
<tr>
<td>11</td>
<td>0.218</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_51_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[19]</td>
<td>core_pll_clkout0:[R]</td>
<td>core_pll_clkout0:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.419</td>
</tr>
<tr>
<td>12</td>
<td>0.218</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_50_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[18]</td>
<td>core_pll_clkout0:[R]</td>
<td>core_pll_clkout0:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.419</td>
</tr>
<tr>
<td>13</td>
<td>0.225</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_63_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[31]</td>
<td>core_pll_clkout0:[R]</td>
<td>core_pll_clkout0:[R]</td>
<td>0.000</td>
<td>0.021</td>
<td>0.419</td>
</tr>
<tr>
<td>14</td>
<td>0.225</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_60_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[28]</td>
<td>core_pll_clkout0:[R]</td>
<td>core_pll_clkout0:[R]</td>
<td>0.000</td>
<td>0.021</td>
<td>0.419</td>
</tr>
<tr>
<td>15</td>
<td>0.270</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/hsize_r_2_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_3_s/DI[2]</td>
<td>core_pll_clkout0:[R]</td>
<td>core_pll_clkout0:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.479</td>
</tr>
<tr>
<td>16</td>
<td>0.270</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_38_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[6]</td>
<td>core_pll_clkout0:[R]</td>
<td>core_pll_clkout0:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.479</td>
</tr>
<tr>
<td>17</td>
<td>0.271</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_25_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[25]</td>
<td>core_pll_clkout0:[R]</td>
<td>core_pll_clkout0:[R]</td>
<td>0.000</td>
<td>0.027</td>
<td>0.459</td>
</tr>
<tr>
<td>18</td>
<td>0.278</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_17_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[17]</td>
<td>core_pll_clkout0:[R]</td>
<td>core_pll_clkout0:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.479</td>
</tr>
<tr>
<td>19</td>
<td>0.278</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_49_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[17]</td>
<td>core_pll_clkout0:[R]</td>
<td>core_pll_clkout0:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.479</td>
</tr>
<tr>
<td>20</td>
<td>0.357</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_15_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[15]</td>
<td>core_pll_clkout0:[R]</td>
<td>core_pll_clkout0:[R]</td>
<td>0.000</td>
<td>0.019</td>
<td>0.553</td>
</tr>
<tr>
<td>21</td>
<td>0.357</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_14_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[14]</td>
<td>core_pll_clkout0:[R]</td>
<td>core_pll_clkout0:[R]</td>
<td>0.000</td>
<td>0.019</td>
<td>0.553</td>
</tr>
<tr>
<td>22</td>
<td>0.357</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_13_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[13]</td>
<td>core_pll_clkout0:[R]</td>
<td>core_pll_clkout0:[R]</td>
<td>0.000</td>
<td>0.019</td>
<td>0.553</td>
</tr>
<tr>
<td>23</td>
<td>0.357</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_9_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[9]</td>
<td>core_pll_clkout0:[R]</td>
<td>core_pll_clkout0:[R]</td>
<td>0.000</td>
<td>0.019</td>
<td>0.553</td>
</tr>
<tr>
<td>24</td>
<td>0.364</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_29_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[29]</td>
<td>core_pll_clkout0:[R]</td>
<td>core_pll_clkout0:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.573</td>
</tr>
<tr>
<td>25</td>
<td>0.364</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_28_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[28]</td>
<td>core_pll_clkout0:[R]</td>
<td>core_pll_clkout0:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.573</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>4.138</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_3_s/RESET</td>
<td>core_pll_clkout0:[F]</td>
<td>core_pll_clkout0:[R]</td>
<td>6.250</td>
<td>-0.228</td>
<td>1.962</td>
</tr>
<tr>
<td>2</td>
<td>4.529</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.mem_Equal.mem_0_1_s/RESET</td>
<td>core_pll_clkout0:[F]</td>
<td>core_pll_clkout0:[R]</td>
<td>6.250</td>
<td>-0.203</td>
<td>1.546</td>
</tr>
<tr>
<td>3</td>
<td>4.577</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s/RESET</td>
<td>core_pll_clkout0:[F]</td>
<td>core_pll_clkout0:[R]</td>
<td>6.250</td>
<td>-0.243</td>
<td>1.538</td>
</tr>
<tr>
<td>4</td>
<td>4.904</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/RESET</td>
<td>core_pll_clkout0:[F]</td>
<td>core_pll_clkout0:[R]</td>
<td>6.250</td>
<td>-0.235</td>
<td>1.204</td>
</tr>
<tr>
<td>5</td>
<td>4.915</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rq2_wptr_5_s0/CLEAR</td>
<td>core_pll_clkout0:[F]</td>
<td>core_pll_clkout0:[R]</td>
<td>6.250</td>
<td>-0.230</td>
<td>1.287</td>
</tr>
<tr>
<td>6</td>
<td>4.915</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rq1_wptr_5_s0/CLEAR</td>
<td>core_pll_clkout0:[F]</td>
<td>core_pll_clkout0:[R]</td>
<td>6.250</td>
<td>-0.230</td>
<td>1.287</td>
</tr>
<tr>
<td>7</td>
<td>4.922</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/RESET</td>
<td>core_pll_clkout0:[F]</td>
<td>core_pll_clkout0:[R]</td>
<td>6.250</td>
<td>-0.235</td>
<td>1.186</td>
</tr>
<tr>
<td>8</td>
<td>4.985</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.mem_Equal.mem_0_0_s/RESET</td>
<td>core_pll_clkout0:[F]</td>
<td>core_pll_clkout0:[R]</td>
<td>6.250</td>
<td>-0.195</td>
<td>1.082</td>
</tr>
<tr>
<td>9</td>
<td>5.019</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rptr_0_s0/CLEAR</td>
<td>core_pll_clkout0:[F]</td>
<td>core_pll_clkout0:[R]</td>
<td>6.250</td>
<td>-0.226</td>
<td>1.179</td>
</tr>
<tr>
<td>10</td>
<td>5.019</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rq2_wptr_0_s0/CLEAR</td>
<td>core_pll_clkout0:[F]</td>
<td>core_pll_clkout0:[R]</td>
<td>6.250</td>
<td>-0.226</td>
<td>1.179</td>
</tr>
<tr>
<td>11</td>
<td>5.019</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rq1_wptr_0_s0/CLEAR</td>
<td>core_pll_clkout0:[F]</td>
<td>core_pll_clkout0:[R]</td>
<td>6.250</td>
<td>-0.226</td>
<td>1.179</td>
</tr>
<tr>
<td>12</td>
<td>5.024</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rptr_1_s0/CLEAR</td>
<td>core_pll_clkout0:[F]</td>
<td>core_pll_clkout0:[R]</td>
<td>6.250</td>
<td>-0.231</td>
<td>1.179</td>
</tr>
<tr>
<td>13</td>
<td>5.024</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rptr_2_s0/CLEAR</td>
<td>core_pll_clkout0:[F]</td>
<td>core_pll_clkout0:[R]</td>
<td>6.250</td>
<td>-0.231</td>
<td>1.179</td>
</tr>
<tr>
<td>14</td>
<td>5.024</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rptr_3_s0/CLEAR</td>
<td>core_pll_clkout0:[F]</td>
<td>core_pll_clkout0:[R]</td>
<td>6.250</td>
<td>-0.231</td>
<td>1.179</td>
</tr>
<tr>
<td>15</td>
<td>5.024</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rptr_4_s0/CLEAR</td>
<td>core_pll_clkout0:[F]</td>
<td>core_pll_clkout0:[R]</td>
<td>6.250</td>
<td>-0.231</td>
<td>1.179</td>
</tr>
<tr>
<td>16</td>
<td>5.053</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.rq1_wptr_2_s0/CLEAR</td>
<td>core_pll_clkout0:[F]</td>
<td>core_pll_clkout0:[R]</td>
<td>6.250</td>
<td>-0.227</td>
<td>1.146</td>
</tr>
<tr>
<td>17</td>
<td>5.053</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/rbin_num_4_s0/CLEAR</td>
<td>core_pll_clkout0:[F]</td>
<td>core_pll_clkout0:[R]</td>
<td>6.250</td>
<td>-0.227</td>
<td>1.146</td>
</tr>
<tr>
<td>18</td>
<td>5.053</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/rbin_num_5_s0/CLEAR</td>
<td>core_pll_clkout0:[F]</td>
<td>core_pll_clkout0:[R]</td>
<td>6.250</td>
<td>-0.227</td>
<td>1.146</td>
</tr>
<tr>
<td>19</td>
<td>5.080</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_w_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.wbin_1_s0/CLEAR</td>
<td>core_pll_clkout0:[F]</td>
<td>core_pll_clkout0:[R]</td>
<td>6.250</td>
<td>-0.257</td>
<td>1.149</td>
</tr>
<tr>
<td>20</td>
<td>5.080</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_w_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.wbin_2_s0/CLEAR</td>
<td>core_pll_clkout0:[F]</td>
<td>core_pll_clkout0:[R]</td>
<td>6.250</td>
<td>-0.257</td>
<td>1.149</td>
</tr>
<tr>
<td>21</td>
<td>5.080</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_w_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.wbin_3_s0/CLEAR</td>
<td>core_pll_clkout0:[F]</td>
<td>core_pll_clkout0:[R]</td>
<td>6.250</td>
<td>-0.257</td>
<td>1.149</td>
</tr>
<tr>
<td>22</td>
<td>5.080</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_w_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.wptr_1_s0/CLEAR</td>
<td>core_pll_clkout0:[F]</td>
<td>core_pll_clkout0:[R]</td>
<td>6.250</td>
<td>-0.257</td>
<td>1.149</td>
</tr>
<tr>
<td>23</td>
<td>5.080</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_w_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.wptr_2_s0/CLEAR</td>
<td>core_pll_clkout0:[F]</td>
<td>core_pll_clkout0:[R]</td>
<td>6.250</td>
<td>-0.257</td>
<td>1.149</td>
</tr>
<tr>
<td>24</td>
<td>5.080</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_w_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.wptr_3_s0/CLEAR</td>
<td>core_pll_clkout0:[F]</td>
<td>core_pll_clkout0:[R]</td>
<td>6.250</td>
<td>-0.257</td>
<td>1.149</td>
</tr>
<tr>
<td>25</td>
<td>5.080</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_w_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.wbin_4_s0/CLEAR</td>
<td>core_pll_clkout0:[F]</td>
<td>core_pll_clkout0:[R]</td>
<td>6.250</td>
<td>-0.249</td>
<td>1.141</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.920</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_115_s0/CLEAR</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>0.000</td>
<td>-0.019</td>
<td>0.788</td>
</tr>
<tr>
<td>2</td>
<td>0.920</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_119_s0/CLEAR</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>0.000</td>
<td>-0.019</td>
<td>0.788</td>
</tr>
<tr>
<td>3</td>
<td>0.920</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_121_s0/CLEAR</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>0.000</td>
<td>-0.019</td>
<td>0.788</td>
</tr>
<tr>
<td>4</td>
<td>0.920</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_122_s0/CLEAR</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>0.000</td>
<td>-0.019</td>
<td>0.788</td>
</tr>
<tr>
<td>5</td>
<td>0.920</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_123_s0/CLEAR</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>0.000</td>
<td>-0.019</td>
<td>0.788</td>
</tr>
<tr>
<td>6</td>
<td>0.920</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_125_s0/CLEAR</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>0.000</td>
<td>-0.019</td>
<td>0.788</td>
</tr>
<tr>
<td>7</td>
<td>0.980</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/c_status_0_s0/CLEAR</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>0.000</td>
<td>-0.061</td>
<td>0.890</td>
</tr>
<tr>
<td>8</td>
<td>0.980</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/c_status_2_s0/CLEAR</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>0.000</td>
<td>-0.061</td>
<td>0.890</td>
</tr>
<tr>
<td>9</td>
<td>0.980</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/c_status_3_s0/CLEAR</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>0.000</td>
<td>-0.061</td>
<td>0.890</td>
</tr>
<tr>
<td>10</td>
<td>1.101</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_120_s0/CLEAR</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>0.000</td>
<td>-0.011</td>
<td>0.961</td>
</tr>
<tr>
<td>11</td>
<td>1.101</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_124_s0/CLEAR</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>0.000</td>
<td>-0.011</td>
<td>0.961</td>
</tr>
<tr>
<td>12</td>
<td>1.108</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_103_s0/CLEAR</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.961</td>
</tr>
<tr>
<td>13</td>
<td>1.108</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_127_s0/CLEAR</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.961</td>
</tr>
<tr>
<td>14</td>
<td>1.188</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_22_s0/CLEAR</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>0.000</td>
<td>-0.007</td>
<td>1.044</td>
</tr>
<tr>
<td>15</td>
<td>1.270</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_107_s0/CLEAR</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>0.000</td>
<td>-0.011</td>
<td>1.130</td>
</tr>
<tr>
<td>16</td>
<td>1.270</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_111_s0/CLEAR</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>0.000</td>
<td>-0.011</td>
<td>1.130</td>
</tr>
<tr>
<td>17</td>
<td>1.341</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_1_s0/CLEAR</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>0.000</td>
<td>-0.021</td>
<td>1.211</td>
</tr>
<tr>
<td>18</td>
<td>1.341</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_2_s0/CLEAR</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>0.000</td>
<td>-0.021</td>
<td>1.211</td>
</tr>
<tr>
<td>19</td>
<td>1.356</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_88_s0/CLEAR</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>1.219</td>
</tr>
<tr>
<td>20</td>
<td>1.356</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_90_s0/CLEAR</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>1.219</td>
</tr>
<tr>
<td>21</td>
<td>1.356</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_92_s0/CLEAR</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>1.219</td>
</tr>
<tr>
<td>22</td>
<td>1.356</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_94_s0/CLEAR</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>1.219</td>
</tr>
<tr>
<td>23</td>
<td>1.358</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_78_s0/CLEAR</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>0.000</td>
<td>-0.012</td>
<td>1.219</td>
</tr>
<tr>
<td>24</td>
<td>1.359</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_73_s0/CLEAR</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>1.213</td>
</tr>
<tr>
<td>25</td>
<td>1.359</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_98_s0/CLEAR</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>u_ddr3_fclkdiv:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>1.213</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.513</td>
<td>4.713</td>
<td>0.200</td>
<td>High Pulse Width</td>
<td>core_pll_clkout2</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_9_s1</td>
</tr>
<tr>
<td>2</td>
<td>4.513</td>
<td>4.713</td>
<td>0.200</td>
<td>High Pulse Width</td>
<td>core_pll_clkout2</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/ahb_cs_r_0_s0</td>
</tr>
<tr>
<td>3</td>
<td>4.513</td>
<td>4.713</td>
<td>0.200</td>
<td>High Pulse Width</td>
<td>core_pll_clkout2</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_7_s1</td>
</tr>
<tr>
<td>4</td>
<td>4.513</td>
<td>4.713</td>
<td>0.200</td>
<td>High Pulse Width</td>
<td>core_pll_clkout2</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1_7_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.513</td>
<td>4.713</td>
<td>0.200</td>
<td>High Pulse Width</td>
<td>core_pll_clkout2</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/full_s0</td>
</tr>
<tr>
<td>6</td>
<td>4.513</td>
<td>4.713</td>
<td>0.200</td>
<td>High Pulse Width</td>
<td>core_pll_clkout2</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_2_s0</td>
</tr>
<tr>
<td>7</td>
<td>4.513</td>
<td>4.713</td>
<td>0.200</td>
<td>High Pulse Width</td>
<td>core_pll_clkout2</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1_6_s0</td>
</tr>
<tr>
<td>8</td>
<td>4.513</td>
<td>4.713</td>
<td>0.200</td>
<td>High Pulse Width</td>
<td>core_pll_clkout2</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1_5_s0</td>
</tr>
<tr>
<td>9</td>
<td>4.513</td>
<td>4.713</td>
<td>0.200</td>
<td>High Pulse Width</td>
<td>core_pll_clkout2</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_1_s0</td>
</tr>
<tr>
<td>10</td>
<td>4.513</td>
<td>4.713</td>
<td>0.200</td>
<td>High Pulse Width</td>
<td>core_pll_clkout2</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1_7_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.268</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/CLK</td>
</tr>
<tr>
<td>2.574</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R48C134[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
</tr>
<tr>
<td>3.639</td>
<td>1.065</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/I1</td>
</tr>
<tr>
<td>4.077</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C130[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/F</td>
</tr>
<tr>
<td>4.219</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I0</td>
</tr>
<tr>
<td>4.673</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C130[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>5.134</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/I0</td>
</tr>
<tr>
<td>5.593</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/F</td>
</tr>
<tr>
<td>5.595</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/I2</td>
</tr>
<tr>
<td>6.033</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R60C134[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/F</td>
</tr>
<tr>
<td>6.610</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/I0</td>
</tr>
<tr>
<td>7.069</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C129[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/F</td>
</tr>
<tr>
<td>7.209</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/I0</td>
</tr>
<tr>
<td>7.663</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C130[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/F</td>
</tr>
<tr>
<td>7.667</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/I3</td>
</tr>
<tr>
<td>8.121</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>8.430</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/I3</td>
</tr>
<tr>
<td>8.836</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C128[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/F</td>
</tr>
<tr>
<td>9.173</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>9.653</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R61C126[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>9.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C126[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>9.693</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C126[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>9.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>9.733</td>
<td>0.040</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R61C126[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>10.270</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C125[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/I0</td>
</tr>
<tr>
<td>10.729</td>
<td>0.459</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R62C125[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/F</td>
</tr>
<tr>
<td>11.306</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/I3</td>
</tr>
<tr>
<td>11.537</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R60C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/F</td>
</tr>
<tr>
<td>11.859</td>
<td>0.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C131[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_s2/I1</td>
</tr>
<tr>
<td>12.322</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C131[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n503_s2/F</td>
</tr>
<tr>
<td>12.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C131[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.312</td>
<td>2.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C131[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_0_s1/CLK</td>
</tr>
<tr>
<td>12.261</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C131[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.044</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.275, 52.467%; route: 4.473, 44.490%; tC2Q: 0.306, 3.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.312, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.268</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/CLK</td>
</tr>
<tr>
<td>2.574</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R48C134[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
</tr>
<tr>
<td>3.639</td>
<td>1.065</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/I1</td>
</tr>
<tr>
<td>4.077</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C130[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/F</td>
</tr>
<tr>
<td>4.219</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I0</td>
</tr>
<tr>
<td>4.673</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C130[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>5.134</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/I0</td>
</tr>
<tr>
<td>5.593</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/F</td>
</tr>
<tr>
<td>5.595</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/I2</td>
</tr>
<tr>
<td>6.033</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R60C134[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/F</td>
</tr>
<tr>
<td>6.610</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/I0</td>
</tr>
<tr>
<td>7.069</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C129[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/F</td>
</tr>
<tr>
<td>7.209</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/I0</td>
</tr>
<tr>
<td>7.663</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C130[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/F</td>
</tr>
<tr>
<td>7.667</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/I3</td>
</tr>
<tr>
<td>8.121</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>8.430</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/I3</td>
</tr>
<tr>
<td>8.836</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C128[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/F</td>
</tr>
<tr>
<td>9.173</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>9.653</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R61C126[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>9.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C126[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>9.693</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C126[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>9.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>9.733</td>
<td>0.040</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R61C126[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>10.270</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C125[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/I0</td>
</tr>
<tr>
<td>10.729</td>
<td>0.459</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R62C125[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/F</td>
</tr>
<tr>
<td>11.306</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/I3</td>
</tr>
<tr>
<td>11.537</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R60C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/F</td>
</tr>
<tr>
<td>11.859</td>
<td>0.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C131[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n502_s2/I2</td>
</tr>
<tr>
<td>12.322</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C131[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n502_s2/F</td>
</tr>
<tr>
<td>12.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C131[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.312</td>
<td>2.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C131[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_1_s1/CLK</td>
</tr>
<tr>
<td>12.261</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C131[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.044</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.275, 52.467%; route: 4.473, 44.490%; tC2Q: 0.306, 3.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.312, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.268</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/CLK</td>
</tr>
<tr>
<td>2.574</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R48C134[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
</tr>
<tr>
<td>3.639</td>
<td>1.065</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/I1</td>
</tr>
<tr>
<td>4.077</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C130[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/F</td>
</tr>
<tr>
<td>4.219</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I0</td>
</tr>
<tr>
<td>4.673</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C130[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>5.134</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/I0</td>
</tr>
<tr>
<td>5.593</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/F</td>
</tr>
<tr>
<td>5.595</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/I2</td>
</tr>
<tr>
<td>6.033</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R60C134[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/F</td>
</tr>
<tr>
<td>6.610</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/I0</td>
</tr>
<tr>
<td>7.069</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C129[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/F</td>
</tr>
<tr>
<td>7.209</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/I0</td>
</tr>
<tr>
<td>7.663</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C130[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/F</td>
</tr>
<tr>
<td>7.667</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/I3</td>
</tr>
<tr>
<td>8.121</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>8.430</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/I3</td>
</tr>
<tr>
<td>8.836</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C128[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/F</td>
</tr>
<tr>
<td>9.173</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>9.653</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R61C126[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>9.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C126[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>9.693</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C126[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>9.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>9.733</td>
<td>0.040</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R61C126[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>10.270</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C125[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/I0</td>
</tr>
<tr>
<td>10.729</td>
<td>0.459</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R62C125[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/F</td>
</tr>
<tr>
<td>11.306</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/I3</td>
</tr>
<tr>
<td>11.537</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R60C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/F</td>
</tr>
<tr>
<td>11.840</td>
<td>0.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C131[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n498_s4/I3</td>
</tr>
<tr>
<td>12.303</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C131[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n498_s4/F</td>
</tr>
<tr>
<td>12.303</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C131[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C131[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_5_s1/CLK</td>
</tr>
<tr>
<td>12.263</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C131[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.275, 52.566%; route: 4.454, 44.385%; tC2Q: 0.306, 3.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.314, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.063</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.268</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/CLK</td>
</tr>
<tr>
<td>2.574</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R48C134[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
</tr>
<tr>
<td>3.639</td>
<td>1.065</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/I1</td>
</tr>
<tr>
<td>4.077</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C130[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/F</td>
</tr>
<tr>
<td>4.219</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I0</td>
</tr>
<tr>
<td>4.673</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C130[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>5.134</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/I0</td>
</tr>
<tr>
<td>5.593</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/F</td>
</tr>
<tr>
<td>5.595</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/I2</td>
</tr>
<tr>
<td>6.033</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R60C134[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/F</td>
</tr>
<tr>
<td>6.610</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/I0</td>
</tr>
<tr>
<td>7.069</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C129[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/F</td>
</tr>
<tr>
<td>7.209</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/I0</td>
</tr>
<tr>
<td>7.663</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C130[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/F</td>
</tr>
<tr>
<td>7.667</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/I3</td>
</tr>
<tr>
<td>8.121</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>8.430</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/I3</td>
</tr>
<tr>
<td>8.836</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C128[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/F</td>
</tr>
<tr>
<td>9.173</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>9.653</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R61C126[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>9.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C126[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>9.693</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C126[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>9.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>9.733</td>
<td>0.040</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R61C126[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>10.270</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C125[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/I0</td>
</tr>
<tr>
<td>10.729</td>
<td>0.459</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R62C125[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/F</td>
</tr>
<tr>
<td>11.306</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/I3</td>
</tr>
<tr>
<td>11.537</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R60C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/F</td>
</tr>
<tr>
<td>11.552</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s3/I3</td>
</tr>
<tr>
<td>11.783</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R60C130[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s3/F</td>
</tr>
<tr>
<td>12.096</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C131[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.312</td>
<td>2.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C131[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_0_s1/CLK</td>
</tr>
<tr>
<td>12.063</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C131[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.044</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.043, 51.313%; route: 4.479, 45.574%; tC2Q: 0.306, 3.114%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.312, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.063</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.268</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/CLK</td>
</tr>
<tr>
<td>2.574</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R48C134[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
</tr>
<tr>
<td>3.639</td>
<td>1.065</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/I1</td>
</tr>
<tr>
<td>4.077</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C130[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/F</td>
</tr>
<tr>
<td>4.219</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I0</td>
</tr>
<tr>
<td>4.673</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C130[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>5.134</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/I0</td>
</tr>
<tr>
<td>5.593</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/F</td>
</tr>
<tr>
<td>5.595</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/I2</td>
</tr>
<tr>
<td>6.033</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R60C134[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/F</td>
</tr>
<tr>
<td>6.610</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/I0</td>
</tr>
<tr>
<td>7.069</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C129[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/F</td>
</tr>
<tr>
<td>7.209</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/I0</td>
</tr>
<tr>
<td>7.663</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C130[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/F</td>
</tr>
<tr>
<td>7.667</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/I3</td>
</tr>
<tr>
<td>8.121</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>8.430</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/I3</td>
</tr>
<tr>
<td>8.836</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C128[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/F</td>
</tr>
<tr>
<td>9.173</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>9.653</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R61C126[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>9.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C126[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>9.693</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C126[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>9.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>9.733</td>
<td>0.040</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R61C126[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>10.270</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C125[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/I0</td>
</tr>
<tr>
<td>10.729</td>
<td>0.459</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R62C125[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/F</td>
</tr>
<tr>
<td>11.306</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/I3</td>
</tr>
<tr>
<td>11.537</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R60C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/F</td>
</tr>
<tr>
<td>11.552</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s3/I3</td>
</tr>
<tr>
<td>11.783</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R60C130[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s3/F</td>
</tr>
<tr>
<td>12.096</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C131[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.312</td>
<td>2.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C131[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_1_s1/CLK</td>
</tr>
<tr>
<td>12.063</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C131[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.044</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.043, 51.313%; route: 4.479, 45.574%; tC2Q: 0.306, 3.114%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.312, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.063</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.268</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/CLK</td>
</tr>
<tr>
<td>2.574</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R48C134[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
</tr>
<tr>
<td>3.639</td>
<td>1.065</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/I1</td>
</tr>
<tr>
<td>4.077</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C130[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/F</td>
</tr>
<tr>
<td>4.219</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I0</td>
</tr>
<tr>
<td>4.673</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C130[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>5.134</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/I0</td>
</tr>
<tr>
<td>5.593</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/F</td>
</tr>
<tr>
<td>5.595</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/I2</td>
</tr>
<tr>
<td>6.033</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R60C134[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/F</td>
</tr>
<tr>
<td>6.610</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/I0</td>
</tr>
<tr>
<td>7.069</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C129[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/F</td>
</tr>
<tr>
<td>7.209</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/I0</td>
</tr>
<tr>
<td>7.663</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C130[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/F</td>
</tr>
<tr>
<td>7.667</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/I3</td>
</tr>
<tr>
<td>8.121</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>8.430</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/I3</td>
</tr>
<tr>
<td>8.836</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C128[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/F</td>
</tr>
<tr>
<td>9.173</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>9.653</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R61C126[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>9.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C126[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>9.693</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C126[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>9.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>9.733</td>
<td>0.040</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R61C126[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>10.270</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C125[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/I0</td>
</tr>
<tr>
<td>10.729</td>
<td>0.459</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R62C125[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/F</td>
</tr>
<tr>
<td>11.306</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/I3</td>
</tr>
<tr>
<td>11.537</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R60C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/F</td>
</tr>
<tr>
<td>11.552</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s3/I3</td>
</tr>
<tr>
<td>11.783</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R60C130[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s3/F</td>
</tr>
<tr>
<td>12.096</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C131[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.312</td>
<td>2.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C131[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_2_s1/CLK</td>
</tr>
<tr>
<td>12.063</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C131[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.044</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.043, 51.313%; route: 4.479, 45.574%; tC2Q: 0.306, 3.114%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.312, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.063</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.268</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/CLK</td>
</tr>
<tr>
<td>2.574</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R48C134[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
</tr>
<tr>
<td>3.639</td>
<td>1.065</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/I1</td>
</tr>
<tr>
<td>4.077</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C130[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/F</td>
</tr>
<tr>
<td>4.219</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I0</td>
</tr>
<tr>
<td>4.673</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C130[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>5.134</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/I0</td>
</tr>
<tr>
<td>5.593</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/F</td>
</tr>
<tr>
<td>5.595</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/I2</td>
</tr>
<tr>
<td>6.033</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R60C134[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/F</td>
</tr>
<tr>
<td>6.610</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/I0</td>
</tr>
<tr>
<td>7.069</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C129[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/F</td>
</tr>
<tr>
<td>7.209</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/I0</td>
</tr>
<tr>
<td>7.663</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C130[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/F</td>
</tr>
<tr>
<td>7.667</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/I3</td>
</tr>
<tr>
<td>8.121</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>8.430</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/I3</td>
</tr>
<tr>
<td>8.836</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C128[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/F</td>
</tr>
<tr>
<td>9.173</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>9.653</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R61C126[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>9.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C126[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>9.693</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C126[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>9.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>9.733</td>
<td>0.040</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R61C126[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>10.270</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C125[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/I0</td>
</tr>
<tr>
<td>10.729</td>
<td>0.459</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R62C125[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/F</td>
</tr>
<tr>
<td>11.306</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/I3</td>
</tr>
<tr>
<td>11.537</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R60C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/F</td>
</tr>
<tr>
<td>11.552</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s3/I3</td>
</tr>
<tr>
<td>11.783</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R60C130[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s3/F</td>
</tr>
<tr>
<td>12.096</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C131[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.312</td>
<td>2.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C131[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_3_s1/CLK</td>
</tr>
<tr>
<td>12.063</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C131[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.044</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.043, 51.313%; route: 4.479, 45.574%; tC2Q: 0.306, 3.114%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.312, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.063</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.268</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/CLK</td>
</tr>
<tr>
<td>2.574</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R48C134[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
</tr>
<tr>
<td>3.639</td>
<td>1.065</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/I1</td>
</tr>
<tr>
<td>4.077</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C130[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/F</td>
</tr>
<tr>
<td>4.219</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I0</td>
</tr>
<tr>
<td>4.673</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C130[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>5.134</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/I0</td>
</tr>
<tr>
<td>5.593</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/F</td>
</tr>
<tr>
<td>5.595</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/I2</td>
</tr>
<tr>
<td>6.033</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R60C134[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/F</td>
</tr>
<tr>
<td>6.610</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/I0</td>
</tr>
<tr>
<td>7.069</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C129[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/F</td>
</tr>
<tr>
<td>7.209</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/I0</td>
</tr>
<tr>
<td>7.663</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C130[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/F</td>
</tr>
<tr>
<td>7.667</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/I3</td>
</tr>
<tr>
<td>8.121</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>8.430</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/I3</td>
</tr>
<tr>
<td>8.836</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C128[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/F</td>
</tr>
<tr>
<td>9.173</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>9.653</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R61C126[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>9.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C126[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>9.693</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C126[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>9.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>9.733</td>
<td>0.040</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R61C126[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>10.270</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C125[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/I0</td>
</tr>
<tr>
<td>10.729</td>
<td>0.459</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R62C125[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/F</td>
</tr>
<tr>
<td>11.306</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/I3</td>
</tr>
<tr>
<td>11.537</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R60C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/F</td>
</tr>
<tr>
<td>11.552</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s3/I3</td>
</tr>
<tr>
<td>11.783</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R60C130[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s3/F</td>
</tr>
<tr>
<td>12.096</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C131[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.312</td>
<td>2.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C131[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_6_s1/CLK</td>
</tr>
<tr>
<td>12.063</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C131[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.044</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.043, 51.313%; route: 4.479, 45.574%; tC2Q: 0.306, 3.114%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.312, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.268</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/CLK</td>
</tr>
<tr>
<td>2.574</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R48C134[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
</tr>
<tr>
<td>3.639</td>
<td>1.065</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/I1</td>
</tr>
<tr>
<td>4.077</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C130[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/F</td>
</tr>
<tr>
<td>4.219</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I0</td>
</tr>
<tr>
<td>4.673</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C130[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>5.134</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/I0</td>
</tr>
<tr>
<td>5.593</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/F</td>
</tr>
<tr>
<td>5.595</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/I2</td>
</tr>
<tr>
<td>6.033</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R60C134[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/F</td>
</tr>
<tr>
<td>6.610</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/I0</td>
</tr>
<tr>
<td>7.069</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C129[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/F</td>
</tr>
<tr>
<td>7.209</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/I0</td>
</tr>
<tr>
<td>7.663</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C130[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/F</td>
</tr>
<tr>
<td>7.667</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/I3</td>
</tr>
<tr>
<td>8.121</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>8.430</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/I3</td>
</tr>
<tr>
<td>8.836</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C128[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/F</td>
</tr>
<tr>
<td>9.173</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>9.653</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R61C126[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>9.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C126[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>9.693</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C126[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>9.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>9.733</td>
<td>0.040</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R61C126[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>10.270</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C125[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/I0</td>
</tr>
<tr>
<td>10.729</td>
<td>0.459</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R62C125[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/F</td>
</tr>
<tr>
<td>11.306</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/I3</td>
</tr>
<tr>
<td>11.537</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R60C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/F</td>
</tr>
<tr>
<td>11.552</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s3/I3</td>
</tr>
<tr>
<td>11.783</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R60C130[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s3/F</td>
</tr>
<tr>
<td>12.096</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C131[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C131[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_5_s1/CLK</td>
</tr>
<tr>
<td>12.065</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C131[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.043, 51.313%; route: 4.479, 45.574%; tC2Q: 0.306, 3.114%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.314, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.268</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/CLK</td>
</tr>
<tr>
<td>2.574</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R48C134[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
</tr>
<tr>
<td>3.639</td>
<td>1.065</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/I1</td>
</tr>
<tr>
<td>4.077</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C130[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/F</td>
</tr>
<tr>
<td>4.219</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I0</td>
</tr>
<tr>
<td>4.673</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C130[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>5.134</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/I0</td>
</tr>
<tr>
<td>5.593</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/F</td>
</tr>
<tr>
<td>5.595</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/I2</td>
</tr>
<tr>
<td>6.033</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R60C134[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/F</td>
</tr>
<tr>
<td>6.610</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/I0</td>
</tr>
<tr>
<td>7.069</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C129[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/F</td>
</tr>
<tr>
<td>7.209</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/I0</td>
</tr>
<tr>
<td>7.663</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C130[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/F</td>
</tr>
<tr>
<td>7.667</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/I3</td>
</tr>
<tr>
<td>8.121</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>8.430</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/I3</td>
</tr>
<tr>
<td>8.836</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C128[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/F</td>
</tr>
<tr>
<td>9.173</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>9.653</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R61C126[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>9.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C126[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>9.693</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C126[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>9.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>9.733</td>
<td>0.040</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R61C126[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>10.270</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C125[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/I0</td>
</tr>
<tr>
<td>10.729</td>
<td>0.459</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R62C125[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/F</td>
</tr>
<tr>
<td>11.306</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/I3</td>
</tr>
<tr>
<td>11.537</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R60C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/F</td>
</tr>
<tr>
<td>11.552</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s3/I3</td>
</tr>
<tr>
<td>11.783</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R60C130[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s3/F</td>
</tr>
<tr>
<td>12.096</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C131[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C131[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_7_s1/CLK</td>
</tr>
<tr>
<td>12.065</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C131[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.043, 51.313%; route: 4.479, 45.574%; tC2Q: 0.306, 3.114%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.314, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.268</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/CLK</td>
</tr>
<tr>
<td>2.574</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R48C134[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
</tr>
<tr>
<td>3.639</td>
<td>1.065</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/I1</td>
</tr>
<tr>
<td>4.077</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C130[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/F</td>
</tr>
<tr>
<td>4.219</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I0</td>
</tr>
<tr>
<td>4.673</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C130[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>5.134</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/I0</td>
</tr>
<tr>
<td>5.593</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/F</td>
</tr>
<tr>
<td>5.595</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/I2</td>
</tr>
<tr>
<td>6.033</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R60C134[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/F</td>
</tr>
<tr>
<td>6.610</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/I0</td>
</tr>
<tr>
<td>7.069</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C129[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/F</td>
</tr>
<tr>
<td>7.209</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/I0</td>
</tr>
<tr>
<td>7.663</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C130[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/F</td>
</tr>
<tr>
<td>7.667</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/I3</td>
</tr>
<tr>
<td>8.121</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>8.430</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/I3</td>
</tr>
<tr>
<td>8.836</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C128[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/F</td>
</tr>
<tr>
<td>9.173</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>9.653</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R61C126[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>9.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C126[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>9.693</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C126[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>9.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>9.733</td>
<td>0.040</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R61C126[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>10.270</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C125[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/I0</td>
</tr>
<tr>
<td>10.729</td>
<td>0.459</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R62C125[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/F</td>
</tr>
<tr>
<td>11.306</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/I3</td>
</tr>
<tr>
<td>11.537</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R60C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/F</td>
</tr>
<tr>
<td>11.552</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s3/I3</td>
</tr>
<tr>
<td>11.783</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R60C130[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s3/F</td>
</tr>
<tr>
<td>12.096</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C131[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C131[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s1/CLK</td>
</tr>
<tr>
<td>12.065</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C131[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.043, 51.313%; route: 4.479, 45.574%; tC2Q: 0.306, 3.114%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.314, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.268</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/CLK</td>
</tr>
<tr>
<td>2.574</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R48C134[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
</tr>
<tr>
<td>3.639</td>
<td>1.065</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/I1</td>
</tr>
<tr>
<td>4.077</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C130[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/F</td>
</tr>
<tr>
<td>4.219</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I0</td>
</tr>
<tr>
<td>4.673</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C130[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>5.184</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C134[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s13/I1</td>
</tr>
<tr>
<td>5.549</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R61C134[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s13/F</td>
</tr>
<tr>
<td>5.691</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n332_s2/I2</td>
</tr>
<tr>
<td>6.097</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C134[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n332_s2/F</td>
</tr>
<tr>
<td>6.604</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C131[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s25/I2</td>
</tr>
<tr>
<td>7.058</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C131[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s25/F</td>
</tr>
<tr>
<td>7.543</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s4/I1</td>
</tr>
<tr>
<td>7.949</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s4/F</td>
</tr>
<tr>
<td>8.117</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s2/I2</td>
</tr>
<tr>
<td>8.523</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C128[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s2/F</td>
</tr>
<tr>
<td>9.225</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C133[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_2_s2/I0</td>
</tr>
<tr>
<td>9.688</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R58C133[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_2_s2/F</td>
</tr>
<tr>
<td>10.344</td>
<td>0.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C136[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_2_s3/I2</td>
</tr>
<tr>
<td>10.782</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R57C136[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_2_s3/F</td>
</tr>
<tr>
<td>10.905</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R57C136[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_1_s0/I1</td>
</tr>
<tr>
<td>11.385</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R57C136[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_1_s0/COUT</td>
</tr>
<tr>
<td>11.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C136[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_2_s0/CIN</td>
</tr>
<tr>
<td>11.425</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R57C136[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_2_s0/COUT</td>
</tr>
<tr>
<td>11.425</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R57C136[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_3_s0/CIN</td>
</tr>
<tr>
<td>11.465</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C136[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_3_s0/COUT</td>
</tr>
<tr>
<td>11.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R57C136[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_4_s0/CIN</td>
</tr>
<tr>
<td>11.505</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C136[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_4_s0/COUT</td>
</tr>
<tr>
<td>11.505</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R57C136[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_5_s0/CIN</td>
</tr>
<tr>
<td>11.545</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C136[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_5_s0/COUT</td>
</tr>
<tr>
<td>11.545</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R57C137[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_6_s0/CIN</td>
</tr>
<tr>
<td>11.585</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C137[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_6_s0/COUT</td>
</tr>
<tr>
<td>11.918</td>
<td>0.333</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C137[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/n465_s1/I2</td>
</tr>
<tr>
<td>12.283</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C137[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/n465_s1/F</td>
</tr>
<tr>
<td>12.283</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C137[3][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/empty_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.307</td>
<td>2.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C137[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/empty_s0/CLK</td>
</tr>
<tr>
<td>12.256</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C137[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.875, 48.677%; route: 4.834, 48.268%; tC2Q: 0.306, 3.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.307, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.265</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.268</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/CLK</td>
</tr>
<tr>
<td>2.574</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R48C134[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
</tr>
<tr>
<td>3.639</td>
<td>1.065</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/I1</td>
</tr>
<tr>
<td>4.077</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C130[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/F</td>
</tr>
<tr>
<td>4.219</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I0</td>
</tr>
<tr>
<td>4.673</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C130[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>5.134</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/I0</td>
</tr>
<tr>
<td>5.593</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/F</td>
</tr>
<tr>
<td>5.595</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/I2</td>
</tr>
<tr>
<td>6.033</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R60C134[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/F</td>
</tr>
<tr>
<td>6.610</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/I0</td>
</tr>
<tr>
<td>7.069</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C129[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/F</td>
</tr>
<tr>
<td>7.209</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/I0</td>
</tr>
<tr>
<td>7.663</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C130[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/F</td>
</tr>
<tr>
<td>7.667</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/I3</td>
</tr>
<tr>
<td>8.121</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>8.430</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/I3</td>
</tr>
<tr>
<td>8.836</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C128[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/F</td>
</tr>
<tr>
<td>9.173</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>9.653</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R61C126[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>9.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C126[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>9.693</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C126[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>9.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>9.733</td>
<td>0.040</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R61C126[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>10.270</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C125[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/I0</td>
</tr>
<tr>
<td>10.729</td>
<td>0.459</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R62C125[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/F</td>
</tr>
<tr>
<td>11.306</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/I3</td>
</tr>
<tr>
<td>11.537</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R60C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/F</td>
</tr>
<tr>
<td>11.859</td>
<td>0.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C131[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n501_s4/I3</td>
</tr>
<tr>
<td>12.265</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C131[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n501_s4/F</td>
</tr>
<tr>
<td>12.265</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C131[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.312</td>
<td>2.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C131[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_2_s1/CLK</td>
</tr>
<tr>
<td>12.261</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C131[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.044</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.218, 52.196%; route: 4.473, 44.743%; tC2Q: 0.306, 3.061%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.312, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.265</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.268</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/CLK</td>
</tr>
<tr>
<td>2.574</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R48C134[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
</tr>
<tr>
<td>3.639</td>
<td>1.065</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/I1</td>
</tr>
<tr>
<td>4.077</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C130[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/F</td>
</tr>
<tr>
<td>4.219</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I0</td>
</tr>
<tr>
<td>4.673</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C130[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>5.134</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/I0</td>
</tr>
<tr>
<td>5.593</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/F</td>
</tr>
<tr>
<td>5.595</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/I2</td>
</tr>
<tr>
<td>6.033</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R60C134[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/F</td>
</tr>
<tr>
<td>6.610</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/I0</td>
</tr>
<tr>
<td>7.069</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C129[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/F</td>
</tr>
<tr>
<td>7.209</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/I0</td>
</tr>
<tr>
<td>7.663</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C130[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/F</td>
</tr>
<tr>
<td>7.667</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/I3</td>
</tr>
<tr>
<td>8.121</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>8.430</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/I3</td>
</tr>
<tr>
<td>8.836</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C128[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/F</td>
</tr>
<tr>
<td>9.173</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>9.653</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R61C126[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>9.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C126[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>9.693</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C126[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>9.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>9.733</td>
<td>0.040</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R61C126[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>10.270</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C125[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/I0</td>
</tr>
<tr>
<td>10.729</td>
<td>0.459</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R62C125[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/F</td>
</tr>
<tr>
<td>11.306</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/I3</td>
</tr>
<tr>
<td>11.537</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R60C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/F</td>
</tr>
<tr>
<td>11.859</td>
<td>0.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C131[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n500_s2/I3</td>
</tr>
<tr>
<td>12.265</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C131[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n500_s2/F</td>
</tr>
<tr>
<td>12.265</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C131[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.312</td>
<td>2.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C131[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_3_s1/CLK</td>
</tr>
<tr>
<td>12.261</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C131[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.044</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.218, 52.196%; route: 4.473, 44.743%; tC2Q: 0.306, 3.061%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.312, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.265</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.268</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/CLK</td>
</tr>
<tr>
<td>2.574</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R48C134[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
</tr>
<tr>
<td>3.639</td>
<td>1.065</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/I1</td>
</tr>
<tr>
<td>4.077</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C130[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/F</td>
</tr>
<tr>
<td>4.219</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I0</td>
</tr>
<tr>
<td>4.673</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C130[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>5.134</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/I0</td>
</tr>
<tr>
<td>5.593</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/F</td>
</tr>
<tr>
<td>5.595</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/I2</td>
</tr>
<tr>
<td>6.033</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R60C134[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/F</td>
</tr>
<tr>
<td>6.610</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/I0</td>
</tr>
<tr>
<td>7.069</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C129[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/F</td>
</tr>
<tr>
<td>7.209</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/I0</td>
</tr>
<tr>
<td>7.663</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C130[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/F</td>
</tr>
<tr>
<td>7.667</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/I3</td>
</tr>
<tr>
<td>8.121</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>8.430</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/I3</td>
</tr>
<tr>
<td>8.836</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C128[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/F</td>
</tr>
<tr>
<td>9.173</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>9.653</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R61C126[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>9.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C126[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>9.693</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C126[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>9.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>9.733</td>
<td>0.040</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R61C126[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>10.270</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C125[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/I0</td>
</tr>
<tr>
<td>10.729</td>
<td>0.459</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R62C125[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/F</td>
</tr>
<tr>
<td>11.306</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/I3</td>
</tr>
<tr>
<td>11.537</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R60C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/F</td>
</tr>
<tr>
<td>11.859</td>
<td>0.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C131[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n497_s2/I3</td>
</tr>
<tr>
<td>12.265</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C131[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n497_s2/F</td>
</tr>
<tr>
<td>12.265</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C131[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.312</td>
<td>2.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C131[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_6_s1/CLK</td>
</tr>
<tr>
<td>12.261</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C131[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.044</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.218, 52.196%; route: 4.473, 44.743%; tC2Q: 0.306, 3.061%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.312, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.268</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/CLK</td>
</tr>
<tr>
<td>2.574</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R48C134[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
</tr>
<tr>
<td>3.639</td>
<td>1.065</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/I1</td>
</tr>
<tr>
<td>4.077</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C130[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/F</td>
</tr>
<tr>
<td>4.219</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I0</td>
</tr>
<tr>
<td>4.673</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C130[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>5.134</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/I0</td>
</tr>
<tr>
<td>5.593</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/F</td>
</tr>
<tr>
<td>5.595</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/I2</td>
</tr>
<tr>
<td>6.033</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R60C134[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/F</td>
</tr>
<tr>
<td>6.610</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/I0</td>
</tr>
<tr>
<td>7.069</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C129[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/F</td>
</tr>
<tr>
<td>7.209</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/I0</td>
</tr>
<tr>
<td>7.663</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C130[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/F</td>
</tr>
<tr>
<td>7.667</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/I3</td>
</tr>
<tr>
<td>8.121</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>8.430</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/I3</td>
</tr>
<tr>
<td>8.836</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C128[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/F</td>
</tr>
<tr>
<td>9.173</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>9.653</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R61C126[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>9.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C126[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>9.693</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C126[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>9.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>9.733</td>
<td>0.040</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R61C126[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>10.270</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C125[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/I0</td>
</tr>
<tr>
<td>10.729</td>
<td>0.459</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R62C125[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/F</td>
</tr>
<tr>
<td>11.306</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/I3</td>
</tr>
<tr>
<td>11.537</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R60C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/F</td>
</tr>
<tr>
<td>11.690</td>
<td>0.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C131[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n496_s2/I3</td>
</tr>
<tr>
<td>12.144</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C131[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n496_s2/F</td>
</tr>
<tr>
<td>12.144</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C131[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C131[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_7_s1/CLK</td>
</tr>
<tr>
<td>12.263</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C131[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.266, 53.321%; route: 4.304, 43.580%; tC2Q: 0.306, 3.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.314, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.149</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.908</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.268</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/CLK</td>
</tr>
<tr>
<td>2.574</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R48C134[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
</tr>
<tr>
<td>3.639</td>
<td>1.065</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/I1</td>
</tr>
<tr>
<td>4.077</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C130[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/F</td>
</tr>
<tr>
<td>4.219</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I0</td>
</tr>
<tr>
<td>4.673</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C130[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>5.134</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/I0</td>
</tr>
<tr>
<td>5.593</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/F</td>
</tr>
<tr>
<td>5.595</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/I2</td>
</tr>
<tr>
<td>6.033</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R60C134[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/F</td>
</tr>
<tr>
<td>6.610</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/I0</td>
</tr>
<tr>
<td>7.069</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C129[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/F</td>
</tr>
<tr>
<td>7.209</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/I0</td>
</tr>
<tr>
<td>7.663</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C130[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/F</td>
</tr>
<tr>
<td>7.667</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/I3</td>
</tr>
<tr>
<td>8.121</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>8.430</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/I3</td>
</tr>
<tr>
<td>8.836</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C128[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/F</td>
</tr>
<tr>
<td>9.173</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>9.653</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R61C126[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>9.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C126[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>9.693</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C126[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>9.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>9.733</td>
<td>0.040</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R61C126[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>10.270</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C125[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/I0</td>
</tr>
<tr>
<td>10.729</td>
<td>0.459</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R62C125[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/F</td>
</tr>
<tr>
<td>11.306</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/I3</td>
</tr>
<tr>
<td>11.537</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R60C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/F</td>
</tr>
<tr>
<td>11.552</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s3/I3</td>
</tr>
<tr>
<td>11.783</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R60C130[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s3/F</td>
</tr>
<tr>
<td>11.908</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[3][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.306</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_4_s1/CLK</td>
</tr>
<tr>
<td>12.057</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C130[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.043, 52.313%; route: 4.291, 44.512%; tC2Q: 0.306, 3.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.306, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.268</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/CLK</td>
</tr>
<tr>
<td>2.574</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R48C134[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
</tr>
<tr>
<td>3.639</td>
<td>1.065</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/I1</td>
</tr>
<tr>
<td>4.077</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C130[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/F</td>
</tr>
<tr>
<td>4.219</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I0</td>
</tr>
<tr>
<td>4.673</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C130[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>5.134</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/I0</td>
</tr>
<tr>
<td>5.593</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/F</td>
</tr>
<tr>
<td>5.595</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/I2</td>
</tr>
<tr>
<td>6.033</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R60C134[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/F</td>
</tr>
<tr>
<td>6.610</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/I0</td>
</tr>
<tr>
<td>7.069</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C129[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/F</td>
</tr>
<tr>
<td>7.209</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/I0</td>
</tr>
<tr>
<td>7.663</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C130[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/F</td>
</tr>
<tr>
<td>7.667</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/I3</td>
</tr>
<tr>
<td>8.121</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>8.430</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/I3</td>
</tr>
<tr>
<td>8.836</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C128[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/F</td>
</tr>
<tr>
<td>9.173</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>9.653</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R61C126[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>9.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C126[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>9.693</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C126[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>9.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>9.733</td>
<td>0.040</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R61C126[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>10.270</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C125[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/I0</td>
</tr>
<tr>
<td>10.729</td>
<td>0.459</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R62C125[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/F</td>
</tr>
<tr>
<td>11.306</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/I3</td>
</tr>
<tr>
<td>11.537</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R60C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/F</td>
</tr>
<tr>
<td>11.721</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C131[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n495_s2/I2</td>
</tr>
<tr>
<td>11.952</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C131[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n495_s2/F</td>
</tr>
<tr>
<td>11.952</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C131[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C131[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s1/CLK</td>
</tr>
<tr>
<td>12.263</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C131[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.043, 52.076%; route: 4.335, 44.765%; tC2Q: 0.306, 3.160%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.314, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.016</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_d_en_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout2:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.268</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/CLK</td>
</tr>
<tr>
<td>2.574</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R48C134[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
</tr>
<tr>
<td>3.639</td>
<td>1.065</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/I1</td>
</tr>
<tr>
<td>4.077</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C130[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/F</td>
</tr>
<tr>
<td>4.219</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I0</td>
</tr>
<tr>
<td>4.673</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C130[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>5.109</td>
<td>0.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C134[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_2_s11/I2</td>
</tr>
<tr>
<td>5.563</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C134[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_2_s11/F</td>
</tr>
<tr>
<td>5.565</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C134[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_2_s8/I2</td>
</tr>
<tr>
<td>5.930</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R61C134[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_2_s8/F</td>
</tr>
<tr>
<td>6.231</td>
<td>0.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C134[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_en_s1/I1</td>
</tr>
<tr>
<td>6.694</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C134[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_en_s1/F</td>
</tr>
<tr>
<td>6.694</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C134[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_d_en_r_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>7.023</td>
<td>2.023</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C134[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_d_en_r_s0/CLK</td>
</tr>
<tr>
<td>7.016</td>
<td>-0.007</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C134[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_d_en_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.245</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.174, 49.119%; route: 1.946, 43.967%; tC2Q: 0.306, 6.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.023, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.268</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/CLK</td>
</tr>
<tr>
<td>2.574</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R48C134[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
</tr>
<tr>
<td>3.639</td>
<td>1.065</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/I1</td>
</tr>
<tr>
<td>4.077</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C130[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/F</td>
</tr>
<tr>
<td>4.219</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I0</td>
</tr>
<tr>
<td>4.673</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C130[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>5.134</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/I0</td>
</tr>
<tr>
<td>5.593</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/F</td>
</tr>
<tr>
<td>5.595</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/I2</td>
</tr>
<tr>
<td>6.033</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R60C134[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/F</td>
</tr>
<tr>
<td>6.610</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/I0</td>
</tr>
<tr>
<td>7.069</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C129[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/F</td>
</tr>
<tr>
<td>7.209</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/I0</td>
</tr>
<tr>
<td>7.663</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C130[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/F</td>
</tr>
<tr>
<td>7.667</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/I3</td>
</tr>
<tr>
<td>8.121</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>8.430</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/I3</td>
</tr>
<tr>
<td>8.836</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C128[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/F</td>
</tr>
<tr>
<td>9.173</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>9.653</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R61C126[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>9.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C126[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>9.693</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C126[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>9.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>9.733</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R61C126[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>10.237</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C127[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n678_s4/I1</td>
</tr>
<tr>
<td>10.691</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C127[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n678_s4/F</td>
</tr>
<tr>
<td>10.693</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C127[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n678_s1/I3</td>
</tr>
<tr>
<td>11.099</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C127[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n678_s1/F</td>
</tr>
<tr>
<td>11.437</td>
<td>0.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C125[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n679_s1/I2</td>
</tr>
<tr>
<td>11.900</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C125[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n679_s1/F</td>
</tr>
<tr>
<td>11.900</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C125[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.297</td>
<td>2.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C125[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_0_s1/CLK</td>
</tr>
<tr>
<td>12.246</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C125[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.445, 56.530%; route: 3.881, 40.293%; tC2Q: 0.306, 3.177%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.268</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/CLK</td>
</tr>
<tr>
<td>2.574</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R48C134[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
</tr>
<tr>
<td>3.639</td>
<td>1.065</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/I1</td>
</tr>
<tr>
<td>4.077</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C130[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/F</td>
</tr>
<tr>
<td>4.219</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I0</td>
</tr>
<tr>
<td>4.673</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C130[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>5.134</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/I0</td>
</tr>
<tr>
<td>5.593</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/F</td>
</tr>
<tr>
<td>5.595</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/I2</td>
</tr>
<tr>
<td>6.033</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R60C134[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/F</td>
</tr>
<tr>
<td>6.610</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/I0</td>
</tr>
<tr>
<td>7.069</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C129[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/F</td>
</tr>
<tr>
<td>7.209</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/I0</td>
</tr>
<tr>
<td>7.663</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C130[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/F</td>
</tr>
<tr>
<td>7.667</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/I3</td>
</tr>
<tr>
<td>8.121</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>8.430</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/I3</td>
</tr>
<tr>
<td>8.836</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C128[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/F</td>
</tr>
<tr>
<td>9.173</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>9.653</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R61C126[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>9.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C126[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>9.693</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C126[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>9.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>9.733</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R61C126[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>10.237</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C127[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n678_s4/I1</td>
</tr>
<tr>
<td>10.691</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C127[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n678_s4/F</td>
</tr>
<tr>
<td>10.693</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C127[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n678_s1/I3</td>
</tr>
<tr>
<td>11.099</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C127[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n678_s1/F</td>
</tr>
<tr>
<td>11.437</td>
<td>0.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C125[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n678_s0/I0</td>
</tr>
<tr>
<td>11.900</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C125[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n678_s0/F</td>
</tr>
<tr>
<td>11.900</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C125[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.297</td>
<td>2.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C125[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_1_s1/CLK</td>
</tr>
<tr>
<td>12.246</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C125[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.445, 56.530%; route: 3.881, 40.293%; tC2Q: 0.306, 3.177%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.268</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/CLK</td>
</tr>
<tr>
<td>2.574</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R48C134[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
</tr>
<tr>
<td>3.639</td>
<td>1.065</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/I1</td>
</tr>
<tr>
<td>4.077</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C130[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/F</td>
</tr>
<tr>
<td>4.219</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I0</td>
</tr>
<tr>
<td>4.673</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C130[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>5.134</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/I0</td>
</tr>
<tr>
<td>5.593</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/F</td>
</tr>
<tr>
<td>5.595</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/I2</td>
</tr>
<tr>
<td>6.033</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R60C134[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/F</td>
</tr>
<tr>
<td>6.610</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/I0</td>
</tr>
<tr>
<td>7.069</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C129[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/F</td>
</tr>
<tr>
<td>7.209</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/I0</td>
</tr>
<tr>
<td>7.663</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C130[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/F</td>
</tr>
<tr>
<td>7.667</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/I3</td>
</tr>
<tr>
<td>8.121</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>8.430</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/I3</td>
</tr>
<tr>
<td>8.836</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C128[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/F</td>
</tr>
<tr>
<td>9.173</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>9.653</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R61C126[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>9.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C126[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>9.693</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C126[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>9.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>9.733</td>
<td>0.040</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R61C126[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>10.529</td>
<td>0.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C133[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3/I0</td>
</tr>
<tr>
<td>10.992</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R59C133[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3/F</td>
</tr>
<tr>
<td>11.631</td>
<td>0.639</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.306</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_2_s1/CLK</td>
</tr>
<tr>
<td>12.057</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C130[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.585, 48.969%; route: 4.472, 47.762%; tC2Q: 0.306, 3.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.306, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.260</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.268</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/CLK</td>
</tr>
<tr>
<td>2.574</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R48C134[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
</tr>
<tr>
<td>3.639</td>
<td>1.065</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/I1</td>
</tr>
<tr>
<td>4.077</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C130[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/F</td>
</tr>
<tr>
<td>4.219</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I0</td>
</tr>
<tr>
<td>4.673</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C130[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>5.134</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/I0</td>
</tr>
<tr>
<td>5.593</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/F</td>
</tr>
<tr>
<td>5.595</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/I2</td>
</tr>
<tr>
<td>6.033</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R60C134[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/F</td>
</tr>
<tr>
<td>6.610</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/I0</td>
</tr>
<tr>
<td>7.069</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C129[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/F</td>
</tr>
<tr>
<td>7.209</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/I0</td>
</tr>
<tr>
<td>7.663</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C130[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/F</td>
</tr>
<tr>
<td>7.667</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/I3</td>
</tr>
<tr>
<td>8.121</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>8.430</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/I3</td>
</tr>
<tr>
<td>8.836</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C128[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/F</td>
</tr>
<tr>
<td>9.173</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>9.653</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R61C126[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>9.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C126[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>9.693</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C126[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>9.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>9.733</td>
<td>0.040</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R61C126[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>10.270</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C125[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/I0</td>
</tr>
<tr>
<td>10.729</td>
<td>0.459</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R62C125[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/F</td>
</tr>
<tr>
<td>11.306</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/I3</td>
</tr>
<tr>
<td>11.537</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R60C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/F</td>
</tr>
<tr>
<td>11.552</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n499_s2/I2</td>
</tr>
<tr>
<td>11.807</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R60C130[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n499_s2/F</td>
</tr>
<tr>
<td>11.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C130[3][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.306</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_4_s1/CLK</td>
</tr>
<tr>
<td>12.260</td>
<td>-0.046</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C130[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.067, 53.119%; route: 4.166, 43.673%; tC2Q: 0.306, 3.208%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.306, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.485</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.268</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/CLK</td>
</tr>
<tr>
<td>2.574</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R48C134[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
</tr>
<tr>
<td>3.639</td>
<td>1.065</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/I1</td>
</tr>
<tr>
<td>4.077</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C130[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/F</td>
</tr>
<tr>
<td>4.219</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I0</td>
</tr>
<tr>
<td>4.673</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C130[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>5.134</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/I0</td>
</tr>
<tr>
<td>5.593</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/F</td>
</tr>
<tr>
<td>5.595</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/I2</td>
</tr>
<tr>
<td>6.033</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R60C134[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/F</td>
</tr>
<tr>
<td>6.610</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/I0</td>
</tr>
<tr>
<td>7.069</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C129[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/F</td>
</tr>
<tr>
<td>7.209</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/I0</td>
</tr>
<tr>
<td>7.663</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C130[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/F</td>
</tr>
<tr>
<td>7.667</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/I3</td>
</tr>
<tr>
<td>8.121</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>8.430</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/I3</td>
</tr>
<tr>
<td>8.836</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C128[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/F</td>
</tr>
<tr>
<td>9.173</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>9.653</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R61C126[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>9.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C126[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>9.693</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C126[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>9.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>9.733</td>
<td>0.040</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R61C126[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>10.529</td>
<td>0.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C133[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3/I0</td>
</tr>
<tr>
<td>10.992</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R59C133[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3/F</td>
</tr>
<tr>
<td>11.485</td>
<td>0.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C132[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_16_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.299</td>
<td>2.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C132[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_16_s1/CLK</td>
</tr>
<tr>
<td>12.050</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C132[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.030</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.585, 49.745%; route: 4.326, 46.935%; tC2Q: 0.306, 3.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.299, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.485</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.268</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/CLK</td>
</tr>
<tr>
<td>2.574</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R48C134[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
</tr>
<tr>
<td>3.639</td>
<td>1.065</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/I1</td>
</tr>
<tr>
<td>4.077</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C130[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s8/F</td>
</tr>
<tr>
<td>4.219</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I0</td>
</tr>
<tr>
<td>4.673</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C130[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>5.134</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/I0</td>
</tr>
<tr>
<td>5.593</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/F</td>
</tr>
<tr>
<td>5.595</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C134[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/I2</td>
</tr>
<tr>
<td>6.033</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R60C134[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/F</td>
</tr>
<tr>
<td>6.610</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/I0</td>
</tr>
<tr>
<td>7.069</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C129[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/F</td>
</tr>
<tr>
<td>7.209</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/I0</td>
</tr>
<tr>
<td>7.663</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C130[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/F</td>
</tr>
<tr>
<td>7.667</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/I3</td>
</tr>
<tr>
<td>8.121</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>8.430</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/I3</td>
</tr>
<tr>
<td>8.836</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C128[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/F</td>
</tr>
<tr>
<td>9.173</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>9.653</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R61C126[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>9.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C126[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>9.693</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C126[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>9.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C126[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>9.733</td>
<td>0.040</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R61C126[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>10.529</td>
<td>0.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C133[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3/I0</td>
</tr>
<tr>
<td>10.992</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R59C133[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3/F</td>
</tr>
<tr>
<td>11.485</td>
<td>0.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C132[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_17_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.299</td>
<td>2.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C132[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_17_s1/CLK</td>
</tr>
<tr>
<td>12.050</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C132[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.030</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.585, 49.745%; route: 4.326, 46.935%; tC2Q: 0.306, 3.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.299, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.249</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.439</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_key_debounce_ae350/in_reg0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.177</td>
<td>2.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C69[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2.470</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R60C69[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>6.191</td>
<td>3.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C136[0][A]</td>
<td style=" font-weight:bold;">u_key_debounce_ae350/in_reg0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR103[B]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>6.403</td>
<td>5.816</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C136[0][A]</td>
<td>u_key_debounce_ae350/in_reg0_s0/CLK</td>
</tr>
<tr>
<td>6.438</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_key_debounce_ae350/in_reg0_s0</td>
</tr>
<tr>
<td>6.439</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C136[0][A]</td>
<td>u_key_debounce_ae350/in_reg0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.227</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.177, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.720, 92.676%; tC2Q: 0.294, 7.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 9.167%; route: 5.816, 90.833%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/hsize_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.135</td>
<td>2.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C122[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/hsize_r_0_s0/CLK</td>
</tr>
<tr>
<td>2.429</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C122[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/hsize_r_0_s0/Q</td>
</tr>
<tr>
<td>2.554</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[25][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_3_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.129</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[25][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>2.344</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[25][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.135, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 29.833%; tC2Q: 0.294, 70.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.129, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.135</td>
<td>2.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C118[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_27_s0/CLK</td>
</tr>
<tr>
<td>2.429</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C118[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_27_s0/Q</td>
</tr>
<tr>
<td>2.554</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[24]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[27]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.129</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[24]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>2.344</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[24]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.135, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 29.833%; tC2Q: 0.294, 70.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.129, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.135</td>
<td>2.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C118[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_26_s0/CLK</td>
</tr>
<tr>
<td>2.429</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C118[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_26_s0/Q</td>
</tr>
<tr>
<td>2.554</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[24]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[26]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.129</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[24]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>2.344</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[24]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.135, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 29.833%; tC2Q: 0.294, 70.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.129, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.135</td>
<td>2.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C116[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_4_s0/CLK</td>
</tr>
<tr>
<td>2.429</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C116[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_4_s0/Q</td>
</tr>
<tr>
<td>2.554</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[24]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.129</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[24]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>2.344</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[24]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.135, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 29.833%; tC2Q: 0.294, 70.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.129, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.135</td>
<td>2.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C116[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_3_s0/CLK</td>
</tr>
<tr>
<td>2.429</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C116[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_3_s0/Q</td>
</tr>
<tr>
<td>2.554</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[24]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.129</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[24]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>2.344</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[24]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.135, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 29.833%; tC2Q: 0.294, 70.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.129, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_40_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.128</td>
<td>2.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C119[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_40_s0/CLK</td>
</tr>
<tr>
<td>2.421</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C119[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_40_s0/Q</td>
</tr>
<tr>
<td>2.546</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.122</td>
<td>2.122</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>2.336</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.128, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 29.833%; tC2Q: 0.294, 70.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.122, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_39_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.128</td>
<td>2.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C119[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_39_s0/CLK</td>
</tr>
<tr>
<td>2.421</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C119[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_39_s0/Q</td>
</tr>
<tr>
<td>2.546</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.122</td>
<td>2.122</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>2.336</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.128, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 29.833%; tC2Q: 0.294, 70.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.122, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.142</td>
<td>2.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C117[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_19_s0/CLK</td>
</tr>
<tr>
<td>2.436</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C117[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_19_s0/Q</td>
</tr>
<tr>
<td>2.561</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[24]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[19]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.129</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[24]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>2.344</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[24]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.142, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 29.833%; tC2Q: 0.294, 70.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.129, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.142</td>
<td>2.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C117[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_18_s0/CLK</td>
</tr>
<tr>
<td>2.436</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C117[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_18_s0/Q</td>
</tr>
<tr>
<td>2.561</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[24]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[18]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.129</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[24]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>2.344</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[24]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.142, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 29.833%; tC2Q: 0.294, 70.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.129, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_51_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.135</td>
<td>2.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C120[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_51_s0/CLK</td>
</tr>
<tr>
<td>2.429</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C120[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_51_s0/Q</td>
</tr>
<tr>
<td>2.554</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[19]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.122</td>
<td>2.122</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>2.336</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.135, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 29.833%; tC2Q: 0.294, 70.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.122, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_50_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.135</td>
<td>2.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C120[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_50_s0/CLK</td>
</tr>
<tr>
<td>2.429</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C120[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_50_s0/Q</td>
</tr>
<tr>
<td>2.554</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[18]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.122</td>
<td>2.122</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>2.336</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.135, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 29.833%; tC2Q: 0.294, 70.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.122, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_63_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.142</td>
<td>2.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C121[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_63_s0/CLK</td>
</tr>
<tr>
<td>2.436</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C121[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_63_s0/Q</td>
</tr>
<tr>
<td>2.561</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[31]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.122</td>
<td>2.122</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>2.336</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.142, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 29.833%; tC2Q: 0.294, 70.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.122, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_60_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.142</td>
<td>2.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C121[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_60_s0/CLK</td>
</tr>
<tr>
<td>2.436</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C121[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_60_s0/Q</td>
</tr>
<tr>
<td>2.561</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[28]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.122</td>
<td>2.122</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>2.336</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.142, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 29.833%; tC2Q: 0.294, 70.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.122, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/hsize_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.135</td>
<td>2.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C122[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/hsize_r_2_s0/CLK</td>
</tr>
<tr>
<td>2.429</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C122[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/hsize_r_2_s0/Q</td>
</tr>
<tr>
<td>2.614</td>
<td>0.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[25][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_3_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.129</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[25][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>2.344</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[25][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.135, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 38.622%; tC2Q: 0.294, 61.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.129, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.607</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_38_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.128</td>
<td>2.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C119[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_38_s0/CLK</td>
</tr>
<tr>
<td>2.421</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C119[3][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_38_s0/Q</td>
</tr>
<tr>
<td>2.606</td>
<td>0.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.122</td>
<td>2.122</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>2.336</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.128, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 38.622%; tC2Q: 0.294, 61.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.122, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.607</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.148</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C121[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_25_s0/CLK</td>
</tr>
<tr>
<td>2.442</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R62C121[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_25_s0/Q</td>
</tr>
<tr>
<td>2.607</td>
<td>0.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[25]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.122</td>
<td>2.122</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>2.336</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.148, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.165, 35.948%; tC2Q: 0.294, 64.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.122, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.622</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.142</td>
<td>2.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C117[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_17_s0/CLK</td>
</tr>
<tr>
<td>2.436</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C117[3][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_17_s0/Q</td>
</tr>
<tr>
<td>2.621</td>
<td>0.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[24]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[17]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.129</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[24]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>2.344</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[24]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.142, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 38.622%; tC2Q: 0.294, 61.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.129, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_49_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.135</td>
<td>2.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C120[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_49_s0/CLK</td>
</tr>
<tr>
<td>2.429</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C120[3][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_49_s0/Q</td>
</tr>
<tr>
<td>2.614</td>
<td>0.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[17]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.122</td>
<td>2.122</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>2.336</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.135, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 38.622%; tC2Q: 0.294, 61.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.122, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.141</td>
<td>2.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C120[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_15_s0/CLK</td>
</tr>
<tr>
<td>2.435</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R62C120[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_15_s0/Q</td>
</tr>
<tr>
<td>2.694</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[15]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.122</td>
<td>2.122</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>2.336</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.141, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.259, 46.835%; tC2Q: 0.294, 53.165%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.122, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.141</td>
<td>2.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C120[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_14_s0/CLK</td>
</tr>
<tr>
<td>2.435</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R62C120[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_14_s0/Q</td>
</tr>
<tr>
<td>2.694</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.122</td>
<td>2.122</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>2.336</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.141, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.259, 46.835%; tC2Q: 0.294, 53.165%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.122, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.141</td>
<td>2.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C120[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_13_s0/CLK</td>
</tr>
<tr>
<td>2.435</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R62C120[3][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_13_s0/Q</td>
</tr>
<tr>
<td>2.694</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.122</td>
<td>2.122</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>2.336</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.141, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.259, 46.835%; tC2Q: 0.294, 53.165%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.122, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.141</td>
<td>2.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C120[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_9_s0/CLK</td>
</tr>
<tr>
<td>2.435</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R62C120[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_9_s0/Q</td>
</tr>
<tr>
<td>2.694</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.122</td>
<td>2.122</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>2.336</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.141, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.259, 46.835%; tC2Q: 0.294, 53.165%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.122, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.135</td>
<td>2.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C118[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_29_s0/CLK</td>
</tr>
<tr>
<td>2.429</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C118[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_29_s0/Q</td>
</tr>
<tr>
<td>2.708</td>
<td>0.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[24]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[29]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.129</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[24]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>2.344</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[24]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.135, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.279, 48.691%; tC2Q: 0.294, 51.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.129, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.135</td>
<td>2.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C118[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_28_s0/CLK</td>
</tr>
<tr>
<td>2.429</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C118[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_28_s0/Q</td>
</tr>
<tr>
<td>2.708</td>
<td>0.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[24]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[28]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.129</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[24]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>2.344</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[24]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.135, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.279, 48.691%; tC2Q: 0.294, 51.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.129, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.106</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.250</td>
<td>6.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.144</td>
<td>1.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C120[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.498</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R52C120[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>10.106</td>
<td>1.608</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>BSRAM_R46[25][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_3_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>12.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>14.622</td>
<td>2.122</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[25][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_3_s/CLKB</td>
</tr>
<tr>
<td>14.244</td>
<td>-0.378</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[25][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.228</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.894, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.608, 81.957%; tC2Q: 0.354, 18.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.122, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.250</td>
<td>6.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.177</td>
<td>1.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C122[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.531</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>26</td>
<td>R56C122[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.723</td>
<td>1.192</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>BSRAM_R64[26]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.mem_Equal.mem_0_1_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>12.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>14.629</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[26]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>14.252</td>
<td>-0.378</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[26]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.927, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.192, 77.102%; tC2Q: 0.354, 22.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.129, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.259</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.250</td>
<td>6.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.144</td>
<td>1.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C120[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.498</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R52C120[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.682</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>BSRAM_R46[24]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>12.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>14.637</td>
<td>2.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[24]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>14.259</td>
<td>-0.378</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[24]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.894, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.184, 76.983%; tC2Q: 0.354, 23.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.137, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.348</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.250</td>
<td>6.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.144</td>
<td>1.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C120[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.498</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R52C120[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.348</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>BSRAM_R64[25][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>12.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>14.629</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKB</td>
</tr>
<tr>
<td>14.252</td>
<td>-0.378</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.235</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.894, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.850, 70.598%; tC2Q: 0.354, 29.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.129, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.915</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.345</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rq2_wptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.250</td>
<td>6.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.144</td>
<td>1.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C120[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.498</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R52C120[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.431</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C118[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rq2_wptr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>12.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>14.623</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C118[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rq2_wptr_5_s0/CLK</td>
</tr>
<tr>
<td>14.345</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C118[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rq2_wptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.894, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.933, 72.494%; tC2Q: 0.354, 27.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.124, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.915</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.345</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rq1_wptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.250</td>
<td>6.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.144</td>
<td>1.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C120[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.498</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R52C120[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.431</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C118[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rq1_wptr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>12.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>14.623</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C118[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rq1_wptr_5_s0/CLK</td>
</tr>
<tr>
<td>14.345</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C118[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rq1_wptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.894, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.933, 72.494%; tC2Q: 0.354, 27.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.124, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.250</td>
<td>6.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.144</td>
<td>1.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C120[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.498</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R52C120[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.330</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>BSRAM_R46[25][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>12.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>14.629</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>14.252</td>
<td>-0.378</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.235</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.894, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.832, 70.152%; tC2Q: 0.354, 29.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.129, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.985</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.250</td>
<td>6.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.177</td>
<td>1.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C122[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.531</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>26</td>
<td>R56C122[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.259</td>
<td>0.728</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>BSRAM_R64[25][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.mem_Equal.mem_0_0_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>12.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>14.622</td>
<td>2.122</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>14.244</td>
<td>-0.378</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[25][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.927, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.728, 67.283%; tC2Q: 0.354, 32.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.122, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.250</td>
<td>6.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.144</td>
<td>1.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C120[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.498</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R52C120[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.323</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C116[3][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>12.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>14.620</td>
<td>2.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C116[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rptr_0_s0/CLK</td>
</tr>
<tr>
<td>14.342</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C116[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.894, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.825, 69.975%; tC2Q: 0.354, 30.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.120, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rq2_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.250</td>
<td>6.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.144</td>
<td>1.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C120[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.498</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R52C120[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.323</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C116[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rq2_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>12.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>14.620</td>
<td>2.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C116[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rq2_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>14.342</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C116[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rq2_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.894, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.825, 69.975%; tC2Q: 0.354, 30.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.120, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rq1_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.250</td>
<td>6.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.144</td>
<td>1.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C120[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.498</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R52C120[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.323</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C116[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rq1_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>12.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>14.620</td>
<td>2.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C116[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rq1_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>14.342</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C116[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rq1_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.894, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.825, 69.975%; tC2Q: 0.354, 30.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.120, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.347</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.250</td>
<td>6.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.144</td>
<td>1.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C120[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.498</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R52C120[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.323</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C116[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>12.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>14.625</td>
<td>2.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C116[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rptr_1_s0/CLK</td>
</tr>
<tr>
<td>14.347</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C116[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.231</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.894, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.825, 69.975%; tC2Q: 0.354, 30.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.125, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.347</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.250</td>
<td>6.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.144</td>
<td>1.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C120[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.498</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R52C120[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.323</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C116[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>12.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>14.625</td>
<td>2.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C116[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rptr_2_s0/CLK</td>
</tr>
<tr>
<td>14.347</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C116[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.231</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.894, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.825, 69.975%; tC2Q: 0.354, 30.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.125, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.347</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.250</td>
<td>6.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.144</td>
<td>1.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C120[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.498</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R52C120[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.323</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C116[3][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>12.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>14.625</td>
<td>2.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C116[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rptr_3_s0/CLK</td>
</tr>
<tr>
<td>14.347</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C116[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.231</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.894, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.825, 69.975%; tC2Q: 0.354, 30.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.125, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.347</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.250</td>
<td>6.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.144</td>
<td>1.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C120[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.498</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R52C120[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.323</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C116[3][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>12.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>14.625</td>
<td>2.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C116[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rptr_4_s0/CLK</td>
</tr>
<tr>
<td>14.347</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C116[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.rptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.231</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.894, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.825, 69.975%; tC2Q: 0.354, 30.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.125, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.rq1_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.250</td>
<td>6.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.177</td>
<td>1.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C122[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.531</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>26</td>
<td>R56C122[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.323</td>
<td>0.792</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C121[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.rq1_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>12.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>14.654</td>
<td>2.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C121[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.rq1_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>14.376</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C121[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.rq1_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.227</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.927, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.792, 69.110%; tC2Q: 0.354, 30.890%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.154, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/rbin_num_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.250</td>
<td>6.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.177</td>
<td>1.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C122[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.531</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>26</td>
<td>R56C122[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.323</td>
<td>0.792</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C121[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/rbin_num_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>12.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>14.654</td>
<td>2.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C121[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/rbin_num_4_s0/CLK</td>
</tr>
<tr>
<td>14.376</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C121[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/rbin_num_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.227</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.927, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.792, 69.110%; tC2Q: 0.354, 30.890%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.154, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/rbin_num_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.250</td>
<td>6.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.177</td>
<td>1.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C122[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.531</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>26</td>
<td>R56C122[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.323</td>
<td>0.792</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C121[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/rbin_num_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>12.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>14.654</td>
<td>2.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C121[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/rbin_num_5_s0/CLK</td>
</tr>
<tr>
<td>14.376</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C121[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/rbin_num_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.227</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.927, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.792, 69.110%; tC2Q: 0.354, 30.890%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.154, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.250</td>
<td>6.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.125</td>
<td>1.875</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C115[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.479</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R49C115[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>9.274</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C121[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>12.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>14.632</td>
<td>2.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C121[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.wbin_1_s0/CLK</td>
</tr>
<tr>
<td>14.354</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C121[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.257</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.875, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.795, 69.191%; tC2Q: 0.354, 30.809%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.132, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.250</td>
<td>6.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.125</td>
<td>1.875</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C115[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.479</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R49C115[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>9.274</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C121[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>12.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>14.632</td>
<td>2.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C121[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.wbin_2_s0/CLK</td>
</tr>
<tr>
<td>14.354</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C121[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.257</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.875, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.795, 69.191%; tC2Q: 0.354, 30.809%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.132, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.wbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.250</td>
<td>6.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.125</td>
<td>1.875</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C115[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.479</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R49C115[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>9.274</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C121[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.wbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>12.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>14.632</td>
<td>2.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C121[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.wbin_3_s0/CLK</td>
</tr>
<tr>
<td>14.354</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C121[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.wbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.257</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.875, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.795, 69.191%; tC2Q: 0.354, 30.809%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.132, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.250</td>
<td>6.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.125</td>
<td>1.875</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C115[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.479</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R49C115[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>9.274</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C121[3][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>12.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>14.632</td>
<td>2.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C121[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.wptr_1_s0/CLK</td>
</tr>
<tr>
<td>14.354</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C121[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.257</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.875, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.795, 69.191%; tC2Q: 0.354, 30.809%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.132, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.250</td>
<td>6.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.125</td>
<td>1.875</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C115[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.479</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R49C115[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>9.274</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C121[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>12.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>14.632</td>
<td>2.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C121[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.wptr_2_s0/CLK</td>
</tr>
<tr>
<td>14.354</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C121[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.257</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.875, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.795, 69.191%; tC2Q: 0.354, 30.809%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.132, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.250</td>
<td>6.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.125</td>
<td>1.875</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C115[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.479</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R49C115[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>9.274</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C121[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>12.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>14.632</td>
<td>2.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C121[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.wptr_3_s0/CLK</td>
</tr>
<tr>
<td>14.354</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C121[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.257</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.875, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.795, 69.191%; tC2Q: 0.354, 30.809%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.132, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.347</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.wbin_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core_pll_clkout0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core_pll_clkout0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.250</td>
<td>6.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.125</td>
<td>1.875</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C115[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.479</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R49C115[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>9.266</td>
<td>0.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C120[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.wbin_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.500</td>
<td>12.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core_pll_clkout0</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_core_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>14.625</td>
<td>2.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C120[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.wbin_4_s0/CLK</td>
</tr>
<tr>
<td>14.347</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C120[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.wbin_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.249</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.875, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.787, 68.975%; tC2Q: 0.354, 31.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.125, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_115_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.101</td>
<td>2.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C92[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C92[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.889</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C94[3][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_115_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.120</td>
<td>2.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C94[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_115_s0/CLK</td>
</tr>
<tr>
<td>1.969</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C94[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_115_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.101, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.482, 61.168%; tC2Q: 0.306, 38.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.120, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_119_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.101</td>
<td>2.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C92[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C92[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.889</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C94[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_119_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.120</td>
<td>2.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C94[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_119_s0/CLK</td>
</tr>
<tr>
<td>1.969</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C94[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_119_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.101, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.482, 61.168%; tC2Q: 0.306, 38.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.120, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_121_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.101</td>
<td>2.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C92[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C92[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.889</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C94[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_121_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.120</td>
<td>2.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C94[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_121_s0/CLK</td>
</tr>
<tr>
<td>1.969</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C94[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_121_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.101, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.482, 61.168%; tC2Q: 0.306, 38.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.120, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_122_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.101</td>
<td>2.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C92[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C92[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.889</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C94[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_122_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.120</td>
<td>2.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C94[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_122_s0/CLK</td>
</tr>
<tr>
<td>1.969</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C94[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_122_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.101, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.482, 61.168%; tC2Q: 0.306, 38.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.120, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_123_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.101</td>
<td>2.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C92[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C92[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.889</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C94[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_123_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.120</td>
<td>2.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C94[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_123_s0/CLK</td>
</tr>
<tr>
<td>1.969</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C94[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_123_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.101, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.482, 61.168%; tC2Q: 0.306, 38.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.120, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_125_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.101</td>
<td>2.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C92[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C92[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.889</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C94[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_125_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.120</td>
<td>2.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C94[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_125_s0/CLK</td>
</tr>
<tr>
<td>1.969</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C94[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_125_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.101, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.482, 61.168%; tC2Q: 0.306, 38.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.120, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/c_status_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.101</td>
<td>2.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C92[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C92[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.991</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C91[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/c_status_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.163</td>
<td>2.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C91[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/c_status_0_s0/CLK</td>
</tr>
<tr>
<td>2.012</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C91[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/c_status_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.061</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.101, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.584, 65.618%; tC2Q: 0.306, 34.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.163, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/c_status_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.101</td>
<td>2.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C92[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C92[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.991</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C91[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/c_status_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.163</td>
<td>2.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C91[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/c_status_2_s0/CLK</td>
</tr>
<tr>
<td>2.012</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C91[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/c_status_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.061</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.101, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.584, 65.618%; tC2Q: 0.306, 34.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.163, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/c_status_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.101</td>
<td>2.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C92[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C92[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.991</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C91[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/c_status_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.163</td>
<td>2.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C91[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/c_status_3_s0/CLK</td>
</tr>
<tr>
<td>2.012</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C91[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/c_status_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.061</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.101, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.584, 65.618%; tC2Q: 0.306, 34.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.163, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_120_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.101</td>
<td>2.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C92[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C92[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>0.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C95[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_120_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>2.113</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C95[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_120_s0/CLK</td>
</tr>
<tr>
<td>1.962</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C95[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_120_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.101, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.655, 68.158%; tC2Q: 0.306, 31.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.113, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_124_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.101</td>
<td>2.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C92[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C92[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>0.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C95[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_124_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>2.113</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C95[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_124_s0/CLK</td>
</tr>
<tr>
<td>1.962</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C95[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_124_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.101, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.655, 68.158%; tC2Q: 0.306, 31.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.113, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.954</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_103_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.101</td>
<td>2.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C92[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C92[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>0.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C96[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_103_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.105</td>
<td>2.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C96[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_103_s0/CLK</td>
</tr>
<tr>
<td>1.954</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C96[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_103_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.101, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.655, 68.158%; tC2Q: 0.306, 31.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.105, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.954</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_127_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.101</td>
<td>2.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C92[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C92[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>0.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C96[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_127_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.105</td>
<td>2.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C96[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_127_s0/CLK</td>
</tr>
<tr>
<td>1.954</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C96[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_127_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.101, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.655, 68.158%; tC2Q: 0.306, 31.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.105, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.958</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.101</td>
<td>2.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C92[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C92[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.145</td>
<td>0.738</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C103[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_22_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C103[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_22_s0/CLK</td>
</tr>
<tr>
<td>1.958</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C103[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.101, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.738, 70.690%; tC2Q: 0.306, 29.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.231</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_107_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.101</td>
<td>2.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C92[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C92[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.231</td>
<td>0.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C97[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_107_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>2.113</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C97[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_107_s0/CLK</td>
</tr>
<tr>
<td>1.962</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C97[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_107_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.101, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.824, 72.920%; tC2Q: 0.306, 27.080%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.113, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.231</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_111_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.101</td>
<td>2.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C92[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C92[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.231</td>
<td>0.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C97[3][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_111_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>2.113</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C97[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_111_s0/CLK</td>
</tr>
<tr>
<td>1.962</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C97[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_111_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.101, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.824, 72.920%; tC2Q: 0.306, 27.080%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.113, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.101</td>
<td>2.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C92[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C92[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.312</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C102[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.123</td>
<td>2.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C102[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_1_s0/CLK</td>
</tr>
<tr>
<td>1.972</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C102[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.101, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.905, 74.732%; tC2Q: 0.306, 25.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.123, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.101</td>
<td>2.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C92[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C92[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.312</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C102[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.123</td>
<td>2.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C102[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_2_s0/CLK</td>
</tr>
<tr>
<td>1.972</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C102[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.101, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.905, 74.732%; tC2Q: 0.306, 25.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.123, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_88_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.101</td>
<td>2.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C92[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C92[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.320</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C103[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_88_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.115</td>
<td>2.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C103[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_88_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C103[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_88_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.101, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 74.897%; tC2Q: 0.306, 25.103%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.115, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_90_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.101</td>
<td>2.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C92[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C92[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.320</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C103[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_90_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.115</td>
<td>2.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C103[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_90_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C103[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_90_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.101, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 74.897%; tC2Q: 0.306, 25.103%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.115, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_92_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.101</td>
<td>2.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C92[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C92[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.320</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C103[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_92_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.115</td>
<td>2.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C103[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_92_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C103[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_92_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.101, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 74.897%; tC2Q: 0.306, 25.103%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.115, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_94_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.101</td>
<td>2.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C92[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C92[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.320</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C103[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_94_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.115</td>
<td>2.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C103[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_94_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C103[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_94_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.101, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 74.897%; tC2Q: 0.306, 25.103%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.115, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_78_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.101</td>
<td>2.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C92[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C92[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.320</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C103[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_78_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.114</td>
<td>2.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C103[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_78_s0/CLK</td>
</tr>
<tr>
<td>1.963</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C103[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_78_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.101, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 74.897%; tC2Q: 0.306, 25.103%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.114, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.956</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_73_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.101</td>
<td>2.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C92[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C92[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.314</td>
<td>0.907</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C102[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_73_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.107</td>
<td>2.107</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C102[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_73_s0/CLK</td>
</tr>
<tr>
<td>1.956</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C102[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_73_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.101, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.907, 74.773%; tC2Q: 0.306, 25.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.107, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.956</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_98_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_fclkdiv:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.101</td>
<td>2.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C92[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C92[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.314</td>
<td>0.907</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C102[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_98_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_fclkdiv</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.107</td>
<td>2.107</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C102[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_98_s0/CLK</td>
</tr>
<tr>
<td>1.956</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C102[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_98_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.101, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.907, 74.773%; tC2Q: 0.306, 25.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.107, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.513</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.713</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_9_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.270</td>
<td>2.270</td>
<td>tNET</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_9_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.983</td>
<td>1.983</td>
<td>tNET</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_9_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.513</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.713</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/ahb_cs_r_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.292</td>
<td>2.292</td>
<td>tNET</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/ahb_cs_r_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>7.004</td>
<td>2.004</td>
<td>tNET</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/ahb_cs_r_0_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.513</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.713</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_7_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.280</td>
<td>2.280</td>
<td>tNET</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_7_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.992</td>
<td>1.992</td>
<td>tNET</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_7_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.513</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.713</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.268</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.981</td>
<td>1.981</td>
<td>tNET</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_sync1_7_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.513</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.713</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/full_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.280</td>
<td>2.280</td>
<td>tNET</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/full_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.993</td>
<td>1.993</td>
<td>tNET</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/full_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.513</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.713</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.284</td>
<td>2.284</td>
<td>tNET</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.997</td>
<td>1.997</td>
<td>tNET</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_2_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.513</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.713</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.268</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.981</td>
<td>1.981</td>
<td>tNET</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1_6_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.513</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.713</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.268</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.981</td>
<td>1.981</td>
<td>tNET</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1_5_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.513</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.713</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.284</td>
<td>2.284</td>
<td>tNET</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.997</td>
<td>1.997</td>
<td>tNET</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_1_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.513</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.713</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.268</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>core_pll_clkout2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_core_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.981</td>
<td>1.981</td>
<td>tNET</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_wr_ptr_sync1_7_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3813</td>
<td>ddr_clk</td>
<td>11.231</td>
<td>2.200</td>
</tr>
<tr>
<td>343</td>
<td>DDR_CLK</td>
<td>5.988</td>
<td>2.164</td>
</tr>
<tr>
<td>291</td>
<td>AHB_CLK</td>
<td>-0.061</td>
<td>2.443</td>
</tr>
<tr>
<td>195</td>
<td>ddr_init_internal_rr</td>
<td>14.424</td>
<td>4.858</td>
</tr>
<tr>
<td>195</td>
<td>eye_calib_start_rr</td>
<td>16.413</td>
<td>2.866</td>
</tr>
<tr>
<td>180</td>
<td>eye_calib_start_rr[0]</td>
<td>15.738</td>
<td>3.428</td>
</tr>
<tr>
<td>149</td>
<td>dqsts1</td>
<td>16.960</td>
<td>2.262</td>
</tr>
<tr>
<td>148</td>
<td>dqs_reg</td>
<td>17.275</td>
<td>1.995</td>
</tr>
<tr>
<td>129</td>
<td>rd_index[6]</td>
<td>5.937</td>
<td>2.888</td>
</tr>
<tr>
<td>124</td>
<td>raddr[2]</td>
<td>12.112</td>
<td>2.173</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R54C68</td>
<td>70.83%</td>
</tr>
<tr>
<td>R60C125</td>
<td>65.28%</td>
</tr>
<tr>
<td>R60C80</td>
<td>63.89%</td>
</tr>
<tr>
<td>R57C69</td>
<td>63.89%</td>
</tr>
<tr>
<td>R62C63</td>
<td>62.50%</td>
</tr>
<tr>
<td>R59C124</td>
<td>62.50%</td>
</tr>
<tr>
<td>R54C69</td>
<td>62.50%</td>
</tr>
<tr>
<td>R54C75</td>
<td>62.50%</td>
</tr>
<tr>
<td>R59C126</td>
<td>61.11%</td>
</tr>
<tr>
<td>R56C92</td>
<td>61.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name core_pll_clkout3 -period 10 -waveform {0 5} [get_pins {u_core_pll/PLL_inst/CLKOUT3}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name u_ddr3_fclkdiv -period 20 -waveform {0 10} [get_pins {u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name flash_spi_clk_in -period 20 -waveform {0 10} [get_nets {u_RiscV_AE350_SOC_Top/FLASH_SPI_CLK_in}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name ddr_pll_clkout0 -period 20 -waveform {0 10} [get_pins {u_ddr_pll/PLL_inst/CLKOUT0}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name ddr_pll_clkout2 -period 2.5 -waveform {0 1.25} [get_pins {u_ddr_pll/PLL_inst/CLKOUT2}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name core_pll_clkout2 -period 10 -waveform {0 5} [get_pins {u_core_pll/PLL_inst/CLKOUT2}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name core_pll_clkout0 -period 12.5 -waveform {0 6.25} [get_pins {u_core_pll/PLL_inst/CLKOUT0}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -exclusive -group [get_clocks {flash_spi_clk_in}] -group [get_clocks {ddr_pll_clkout2}] -group [get_clocks {core_pll_clkout2}] -group [get_clocks {core_pll_clkout3}] -group [get_clocks {core_pll_clkout0}] -group [get_clocks {ddr_pll_clkout0}] -group [get_clocks {u_ddr3_fclkdiv}]</td>
</tr>
<tr>
<td>TC_OPERATING_CONDITIONS</td>
<td>Actived</td>
<td>set_operating_conditions -grade c -model slow -speed 2 -setup -hold</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
