Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 1ddbd655b7e942a0aaa3355fba04cc77 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot sum_4bit_tb_behav xil_defaultlib.sum_4bit_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture sum_4bit_arch of entity xil_defaultlib.sum_4bit [sum_4bit_default]
Compiling architecture sum_4bit_tb_arch of entity xil_defaultlib.sum_4bit_tb
Built simulation snapshot sum_4bit_tb_behav
