03:59:21 INFO  : Registering command handlers for SDK TCF services
03:59:22 INFO  : Launching XSCT server: xsct.bat -interactive C:\verilog\merge_test\merge_test.sdk\temp_xsdb_launch_script.tcl
03:59:25 INFO  : XSCT server has started successfully.
03:59:29 INFO  : Successfully done setting XSCT server connection channel  
03:59:29 INFO  : Successfully done setting SDK workspace  
03:59:29 INFO  : Processing command line option -hwspec C:/verilog/merge_test/merge_test.sdk/mergetest_wrapper.hdf.
13:41:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:41:27 INFO  : 'fpga -state' command is executed.
13:41:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:41:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:41:28 INFO  : 'jtag frequency' command is executed.
13:41:28 INFO  : Sourcing of 'C:/verilog/merge_test/merge_test.sdk/mergetest_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:41:28 INFO  : Context for 'APU' is selected.
13:41:28 INFO  : Hardware design information is loaded from 'C:/verilog/merge_test/merge_test.sdk/mergetest_wrapper_hw_platform_0/system.hdf'.
13:41:28 INFO  : 'configparams force-mem-access 1' command is executed.
13:41:28 INFO  : Context for 'APU' is selected.
13:41:28 INFO  : 'stop' command is executed.
13:41:28 INFO  : 'ps7_init' command is executed.
13:41:28 INFO  : 'ps7_post_config' command is executed.
13:41:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:41:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:28 INFO  : The application 'C:/verilog/merge_test/merge_test.sdk/mergeTest/Debug/mergeTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:41:28 INFO  : 'configparams force-mem-access 0' command is executed.
13:41:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/verilog/merge_test/merge_test.sdk/mergetest_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/verilog/merge_test/merge_test.sdk/mergetest_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/verilog/merge_test/merge_test.sdk/mergeTest/Debug/mergeTest.elf
configparams force-mem-access 0
----------------End of Script----------------

13:41:29 INFO  : Memory regions updated for context APU
13:41:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:29 INFO  : 'con' command is executed.
13:41:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:41:29 INFO  : Launch script is exported to file 'C:\verilog\merge_test\merge_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
