

================================================================
== Vitis HLS Report for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s'
================================================================
* Date:           Mon May 20 13:40:44 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku040-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  25.00 ns|  7.357 ns|     6.75 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      302|      302|  7.550 us|  7.550 us|  302|  302|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      300|      300|         3|          2|          1|   150|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.82>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %layer2_out, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer19_out, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.53ns)   --->   "%store_ln51 = store i8 0, i8 %indvar_flatten" [firmware/nnet_utils/nnet_conv2d_stream.h:51->firmware/nnet_utils/nnet_conv2d_stream.h:77]   --->   Operation 9 'store' 'store_ln51' <Predicate = true> <Delay = 0.53>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln51 = br void %for.inc.i" [firmware/nnet_utils/nnet_conv2d_stream.h:51->firmware/nnet_utils/nnet_conv2d_stream.h:77]   --->   Operation 10 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [firmware/nnet_utils/nnet_conv2d_stream.h:51->firmware/nnet_utils/nnet_conv2d_stream.h:77]   --->   Operation 11 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.28ns)   --->   "%icmp_ln51 = icmp_eq  i8 %indvar_flatten_load, i8 150" [firmware/nnet_utils/nnet_conv2d_stream.h:51->firmware/nnet_utils/nnet_conv2d_stream.h:77]   --->   Operation 13 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 1.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.28ns)   --->   "%add_ln51 = add i8 %indvar_flatten_load, i8 1" [firmware/nnet_utils/nnet_conv2d_stream.h:51->firmware/nnet_utils/nnet_conv2d_stream.h:77]   --->   Operation 14 'add' 'add_ln51' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %for.inc13.i, void %_ZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj1EEENS1_IS5_Lj8EEE7config2EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tE.exit" [firmware/nnet_utils/nnet_conv2d_stream.h:51->firmware/nnet_utils/nnet_conv2d_stream.h:77]   --->   Operation 15 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.53ns)   --->   "%store_ln53 = store i8 %add_ln51, i8 %indvar_flatten" [firmware/nnet_utils/nnet_conv2d_stream.h:53->firmware/nnet_utils/nnet_conv2d_stream.h:77]   --->   Operation 16 'store' 'store_ln53' <Predicate = (!icmp_ln51)> <Delay = 0.53>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln79 = ret" [firmware/nnet_utils/nnet_conv2d_stream.h:79]   --->   Operation 25 'ret' 'ret_ln79' <Predicate = (icmp_ln51)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.20>
ST_2 : Operation 17 [1/1] (2.20ns)   --->   "%layer19_out_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer19_out" [firmware/nnet_utils/nnet_conv2d_stream.h:57->firmware/nnet_utils/nnet_conv2d_stream.h:77]   --->   Operation 17 'read' 'layer19_out_read' <Predicate = (!icmp_ln51)> <Delay = 2.20> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 150> <FIFO>
ST_2 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln57 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2>, i16 %layer19_out_read, i128 %layer2_out, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12, i16 %void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1, i16 %void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer, i32 %sX_3, i32 %sY_3, i32 %pY_3, i32 %pX_3" [firmware/nnet_utils/nnet_conv2d_stream.h:57->firmware/nnet_utils/nnet_conv2d_stream.h:77]   --->   Operation 18 'call' 'call_ln57' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ReadInputHeight_ReadInputWidth_str"   --->   Operation 19 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 150, i64 150, i64 150"   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [firmware/nnet_utils/nnet_conv2d_stream.h:53->firmware/nnet_utils/nnet_conv2d_stream.h:77]   --->   Operation 22 'specloopname' 'specloopname_ln53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln57 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2>, i16 %layer19_out_read, i128 %layer2_out, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12, i16 %void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1, i16 %void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer, i32 %sX_3, i32 %sY_3, i32 %pY_3, i32 %pX_3" [firmware/nnet_utils/nnet_conv2d_stream.h:57->firmware/nnet_utils/nnet_conv2d_stream.h:77]   --->   Operation 23 'call' 'call_ln57' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln53 = br void %for.inc.i" [firmware/nnet_utils/nnet_conv2d_stream.h:53->firmware/nnet_utils/nnet_conv2d_stream.h:77]   --->   Operation 24 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 25.000ns, clock uncertainty: 6.750ns.

 <State 1>: 1.823ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [18]  (0.000 ns)
	'load' operation ('indvar_flatten_load', firmware/nnet_utils/nnet_conv2d_stream.h:51->firmware/nnet_utils/nnet_conv2d_stream.h:77) on local variable 'indvar_flatten' [24]  (0.000 ns)
	'add' operation ('add_ln51', firmware/nnet_utils/nnet_conv2d_stream.h:51->firmware/nnet_utils/nnet_conv2d_stream.h:77) [27]  (1.285 ns)
	'store' operation ('store_ln53', firmware/nnet_utils/nnet_conv2d_stream.h:53->firmware/nnet_utils/nnet_conv2d_stream.h:77) of variable 'add_ln51', firmware/nnet_utils/nnet_conv2d_stream.h:51->firmware/nnet_utils/nnet_conv2d_stream.h:77 on local variable 'indvar_flatten' [36]  (0.538 ns)

 <State 2>: 2.205ns
The critical path consists of the following:
	fifo read operation ('layer19_out_read', firmware/nnet_utils/nnet_conv2d_stream.h:57->firmware/nnet_utils/nnet_conv2d_stream.h:77) on port 'layer19_out' (firmware/nnet_utils/nnet_conv2d_stream.h:57->firmware/nnet_utils/nnet_conv2d_stream.h:77) [34]  (2.205 ns)

 <State 3>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
