Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,22
design__inferred_latch__count,0
design__instance__count,4836
design__instance__area,87748.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__die__bbox,0.0 0.0 322.0 287.28
design__core__bbox,3.36 3.92 318.64 282.24
design__io,508
design__die__area,92504.2
design__core__area,87748.7
design__instance__count__stdcell,3291
design__instance__area__stdcell,77040.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.877968
design__instance__utilization__stdcell,0.877968
design__rows,71
design__rows:GF018hv5v_mcu_sc7,71
design__sites,39973
design__sites:GF018hv5v_mcu_sc7,39973
design__instance__count__class:buffer,253
design__instance__area__class:buffer,3332.31
design__instance__count__class:inverter,149
design__instance__area__class:inverter,1308.34
design__instance__count__class:sequential_cell,550
design__instance__area__class:sequential_cell,26834.1
design__instance__count__class:multi_input_combinational_cell,1301
design__instance__area__class:multi_input_combinational_cell,37263.5
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,142
design__instance__area__class:endcap_cell,623.437
design__instance__count__class:tap_cell,584
design__instance__area__class:tap_cell,2563.99
design__power_grid_violation__count__net:VDD,0
design__power_grid_violation__count__net:VSS,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,199975
design__violations,0
design__instance__count__class:clock_buffer,28
design__instance__area__class:clock_buffer,1567.37
design__instance__count__class:timing_repair_buffer,252
design__instance__area__class:timing_repair_buffer,3319.14
design__instance__count__class:clock_inverter,7
design__instance__area__class:clock_inverter,118.541
global_route__vias,101
global_route__wirelength,383115
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,3
design__instance__count__class:antenna_cell,25
design__instance__area__class:antenna_cell,109.76
route__net,2779
route__net__special,2
route__drc_errors__iter:0,108
route__wirelength__iter:0,264651
route__drc_errors__iter:1,6
route__wirelength__iter:1,264642
route__drc_errors__iter:2,8
route__wirelength__iter:2,264643
route__drc_errors__iter:3,0
route__wirelength__iter:3,264656
route__drc_errors__iter:4,368
route__wirelength__iter:4,264191
route__drc_errors__iter:5,286
route__wirelength__iter:5,264151
route__drc_errors__iter:6,181
route__wirelength__iter:6,264124
route__drc_errors__iter:7,178
route__wirelength__iter:7,264120
route__drc_errors__iter:8,178
route__wirelength__iter:8,264120
route__drc_errors__iter:9,178
route__wirelength__iter:9,264120
route__drc_errors__iter:10,140
route__wirelength__iter:10,264346
route__drc_errors__iter:11,96
route__wirelength__iter:11,264318
route__drc_errors__iter:12,83
route__wirelength__iter:12,264353
route__drc_errors__iter:13,83
route__wirelength__iter:13,264353
route__drc_errors__iter:14,83
route__wirelength__iter:14,264353
route__drc_errors__iter:15,83
route__wirelength__iter:15,264353
route__drc_errors__iter:16,83
route__wirelength__iter:16,264353
route__drc_errors__iter:17,168
route__wirelength__iter:17,263942
route__drc_errors__iter:18,105
route__wirelength__iter:18,264104
route__drc_errors__iter:19,57
route__wirelength__iter:19,264051
route__drc_errors__iter:20,55
route__wirelength__iter:20,264078
route__drc_errors__iter:21,19
route__wirelength__iter:21,263998
route__drc_errors__iter:22,19
route__wirelength__iter:22,263998
route__drc_errors__iter:23,18
route__wirelength__iter:23,263999
route__drc_errors__iter:24,2
route__wirelength__iter:24,263997
route__drc_errors__iter:25,2
route__wirelength__iter:25,263997
route__drc_errors__iter:26,0
route__wirelength__iter:26,264010
route__drc_errors,0
route__wirelength,264656
route__vias,25612
route__vias__singlecut,25612
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,1709.71
design__instance__count__class:fill_cell,1545
design__instance__area__class:fill_cell,10708.2
design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00,4.9957
design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00,4.9994
design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00,0.00429703
design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00,0.00281881
design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00,0.000526792
design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00,0.00281881
design_powergrid__voltage__worst,0.00281881
design_powergrid__voltage__worst__net:VDD,4.9957
design_powergrid__drop__worst,0.00429703
design_powergrid__drop__worst__net:VDD,0.00429703
design_powergrid__voltage__worst__net:VSS,0.00281881
design_powergrid__drop__worst__net:VSS,0.00281881
ir__voltage__worst,5
ir__drop__avg,0.000604000000000000044665660059450829066918231546878814697265625
ir__drop__worst,0.00430000000000000000277555756156289135105907917022705078125
design__xor_difference__count,0
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
