# //  Questa Sim-64
# //  Version 2024.2 linux_x86_64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Modified modelsim.ini
# Modified modelsim.ini
vlib work
vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/Add_Sub_N.vhd /home/blevake/cpre381/Proj1/scr/alu.vhd /home/blevake/cpre381/Proj1/scr/andg2.vhd /home/blevake/cpre381/Proj1/scr/barrelshifter_32.vhd /home/blevake/cpre381/Proj1/scr/control.vhd /home/blevake/cpre381/Proj1/scr/decoder5t32.vhd /home/blevake/cpre381/Proj1/scr/decoder5to32.vhd /home/blevake/cpre381/Proj1/scr/dffg.vhd /home/blevake/cpre381/Proj1/scr/equalitymodule.vhd /home/blevake/cpre381/Proj1/scr/fetchLogic.vhd /home/blevake/cpre381/Proj1/scr/FullAdder.vhd /home/blevake/cpre381/Proj1/scr/FullAdder_N.vhd /home/blevake/cpre381/Proj1/scr/invg.vhd /home/blevake/cpre381/Proj1/scr/invg_N.vhd /home/blevake/cpre381/Proj1/scr/luishift.vhd /home/blevake/cpre381/Proj1/scr/mem.vhd /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd /home/blevake/cpre381/Proj1/scr/MIPS_types.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_N.vhd /home/blevake/cpre381/Proj1/scr/mux2t_1.vhd /home/blevake/cpre381/Proj1/scr/mux8t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux16t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux32t1.vhd /home/blevake/cpre381/Proj1/scr/onesComp.vhd /home/blevake/cpre381/Proj1/scr/onesComp_N.vhd /home/blevake/cpre381/Proj1/scr/org2.vhd /home/blevake/cpre381/Proj1/scr/Reg32.vhd /home/blevake/cpre381/Proj1/scr/regfile.vhd /home/blevake/cpre381/Proj1/scr/sign_Ext.vhd /home/blevake/cpre381/Proj1/scr/tb_ALU.vhd /home/blevake/cpre381/Proj1/scr/tb_barrelShifter.vhd /home/blevake/cpre381/Proj1/scr/tb_control.vhd /home/blevake/cpre381/Proj1/scr/xorg2.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:19:27 on Oct 26,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/Add_Sub_N.vhd /home/blevake/cpre381/Proj1/scr/alu.vhd /home/blevake/cpre381/Proj1/scr/andg2.vhd /home/blevake/cpre381/Proj1/scr/barrelshifter_32.vhd /home/blevake/cpre381/Proj1/scr/control.vhd /home/blevake/cpre381/Proj1/scr/decoder5t32.vhd /home/blevake/cpre381/Proj1/scr/decoder5to32.vhd /home/blevake/cpre381/Proj1/scr/dffg.vhd /home/blevake/cpre381/Proj1/scr/equalitymodule.vhd /home/blevake/cpre381/Proj1/scr/fetchLogic.vhd /home/blevake/cpre381/Proj1/scr/FullAdder.vhd /home/blevake/cpre381/Proj1/scr/FullAdder_N.vhd /home/blevake/cpre381/Proj1/scr/invg.vhd /home/blevake/cpre381/Proj1/scr/invg_N.vhd /home/blevake/cpre381/Proj1/scr/luishift.vhd /home/blevake/cpre381/Proj1/scr/mem.vhd /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd /home/blevake/cpre381/Proj1/scr/MIPS_types.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_N.vhd /home/blevake/cpre381/Proj1/scr/mux2t_1.vhd /home/blevake/cpre381/Proj1/scr/mux8t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux16t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux32t1.vhd /home/blevake/cpre381/Proj1/scr/onesComp.vhd /home/blevake/cpre381/Proj1/scr/onesComp_N.vhd /home/blevake/cpre381/Proj1/scr/org2.vhd /home/blevake/cpre381/Proj1/scr/Reg32.vhd /home/blevake/cpre381/Proj1/scr/regfile.vhd /home/blevake/cpre381/Proj1/scr/sign_Ext.vhd /home/blevake/cpre381/Proj1/scr/tb_ALU.vhd /home/blevake/cpre381/Proj1/scr/tb_barrelShifter.vhd /home/blevake/cpre381/Proj1/scr/tb_control.vhd /home/blevake/cpre381/Proj1/scr/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Add_Sub_N
# -- Compiling architecture structural of Add_Sub_N
# -- Compiling entity alu
# -- Compiling architecture structural of alu
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity barrelshifter_32
# -- Compiling architecture mixed of barrelshifter_32
# -- Compiling entity control
# -- Compiling architecture behavior of control
# -- Compiling entity decoder5t32
# -- Compiling architecture Dataflow of decoder5t32
# -- Compiling entity decoder5to32
# -- Compiling architecture Behavioral of decoder5to32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity equalityModule
# -- Compiling architecture dataflow of equalityModule
# -- Compiling entity fetchLogic
# -- Compiling architecture mixed of fetchLogic
# -- Compiling entity FullAdder
# -- Compiling architecture mixed of FullAdder
# -- Compiling entity FullAdder_N
# -- Compiling architecture structural of FullAdder_N
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity invg_N
# -- Compiling architecture structural of invg_N
# -- Compiling entity luishift
# -- Compiling architecture dataflow of luishift
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# ** Error: (vcom-11) Could not find work.mips_types.
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(7): (vcom-1195) Cannot find expanded name "work.MIPS_types".
# ** Error: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(7): Unknown expanded name.
# ** Note: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(10): VHDL Compiler exiting
# End time: 16:19:27 on Oct 26,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/MIPS_types.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:19:35 on Oct 26,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/MIPS_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package MIPS_types
# -- Compiling package body MIPS_types
# -- Loading package MIPS_types
# End time: 16:19:35 on Oct 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/Add_Sub_N.vhd /home/blevake/cpre381/Proj1/scr/alu.vhd /home/blevake/cpre381/Proj1/scr/andg2.vhd /home/blevake/cpre381/Proj1/scr/barrelshifter_32.vhd /home/blevake/cpre381/Proj1/scr/control.vhd /home/blevake/cpre381/Proj1/scr/decoder5t32.vhd /home/blevake/cpre381/Proj1/scr/decoder5to32.vhd /home/blevake/cpre381/Proj1/scr/dffg.vhd /home/blevake/cpre381/Proj1/scr/equalitymodule.vhd /home/blevake/cpre381/Proj1/scr/fetchLogic.vhd /home/blevake/cpre381/Proj1/scr/FullAdder.vhd /home/blevake/cpre381/Proj1/scr/FullAdder_N.vhd /home/blevake/cpre381/Proj1/scr/invg.vhd /home/blevake/cpre381/Proj1/scr/invg_N.vhd /home/blevake/cpre381/Proj1/scr/luishift.vhd /home/blevake/cpre381/Proj1/scr/mem.vhd /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd /home/blevake/cpre381/Proj1/scr/MIPS_types.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_N.vhd /home/blevake/cpre381/Proj1/scr/mux2t_1.vhd /home/blevake/cpre381/Proj1/scr/mux8t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux16t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux32t1.vhd /home/blevake/cpre381/Proj1/scr/onesComp.vhd /home/blevake/cpre381/Proj1/scr/onesComp_N.vhd /home/blevake/cpre381/Proj1/scr/org2.vhd /home/blevake/cpre381/Proj1/scr/Reg32.vhd /home/blevake/cpre381/Proj1/scr/regfile.vhd /home/blevake/cpre381/Proj1/scr/sign_Ext.vhd /home/blevake/cpre381/Proj1/scr/tb_ALU.vhd /home/blevake/cpre381/Proj1/scr/tb_barrelShifter.vhd /home/blevake/cpre381/Proj1/scr/tb_control.vhd /home/blevake/cpre381/Proj1/scr/xorg2.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:19:39 on Oct 26,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/Add_Sub_N.vhd /home/blevake/cpre381/Proj1/scr/alu.vhd /home/blevake/cpre381/Proj1/scr/andg2.vhd /home/blevake/cpre381/Proj1/scr/barrelshifter_32.vhd /home/blevake/cpre381/Proj1/scr/control.vhd /home/blevake/cpre381/Proj1/scr/decoder5t32.vhd /home/blevake/cpre381/Proj1/scr/decoder5to32.vhd /home/blevake/cpre381/Proj1/scr/dffg.vhd /home/blevake/cpre381/Proj1/scr/equalitymodule.vhd /home/blevake/cpre381/Proj1/scr/fetchLogic.vhd /home/blevake/cpre381/Proj1/scr/FullAdder.vhd /home/blevake/cpre381/Proj1/scr/FullAdder_N.vhd /home/blevake/cpre381/Proj1/scr/invg.vhd /home/blevake/cpre381/Proj1/scr/invg_N.vhd /home/blevake/cpre381/Proj1/scr/luishift.vhd /home/blevake/cpre381/Proj1/scr/mem.vhd /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd /home/blevake/cpre381/Proj1/scr/MIPS_types.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_N.vhd /home/blevake/cpre381/Proj1/scr/mux2t_1.vhd /home/blevake/cpre381/Proj1/scr/mux8t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux16t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux32t1.vhd /home/blevake/cpre381/Proj1/scr/onesComp.vhd /home/blevake/cpre381/Proj1/scr/onesComp_N.vhd /home/blevake/cpre381/Proj1/scr/org2.vhd /home/blevake/cpre381/Proj1/scr/Reg32.vhd /home/blevake/cpre381/Proj1/scr/regfile.vhd /home/blevake/cpre381/Proj1/scr/sign_Ext.vhd /home/blevake/cpre381/Proj1/scr/tb_ALU.vhd /home/blevake/cpre381/Proj1/scr/tb_barrelShifter.vhd /home/blevake/cpre381/Proj1/scr/tb_control.vhd /home/blevake/cpre381/Proj1/scr/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Add_Sub_N
# -- Compiling architecture structural of Add_Sub_N
# -- Compiling entity alu
# -- Compiling architecture structural of alu
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity barrelshifter_32
# -- Compiling architecture mixed of barrelshifter_32
# -- Compiling entity control
# -- Compiling architecture behavior of control
# -- Compiling entity decoder5t32
# -- Compiling architecture Dataflow of decoder5t32
# -- Compiling entity decoder5to32
# -- Compiling architecture Behavioral of decoder5to32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity equalityModule
# -- Compiling architecture dataflow of equalityModule
# -- Compiling entity fetchLogic
# -- Compiling architecture mixed of fetchLogic
# -- Compiling entity FullAdder
# -- Compiling architecture mixed of FullAdder
# -- Compiling entity FullAdder_N
# -- Compiling architecture structural of FullAdder_N
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity invg_N
# -- Compiling architecture structural of invg_N
# -- Compiling entity luishift
# -- Compiling architecture dataflow of luishift
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# -- Compiling package MIPS_types
# -- Compiling package body MIPS_types
# -- Loading package MIPS_types
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux2t1
# -- Compiling architecture dataflow of mux2t1
# -- Compiling entity mux8t1_32
# -- Compiling architecture structural of mux8t1_32
# -- Compiling entity mux16t1_32
# -- Compiling architecture structural of mux16t1_32
# -- Compiling entity mux32t1
# -- Compiling architecture structural of mux32t1
# -- Compiling entity onesComp
# -- Compiling architecture structure of onesComp
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity Reg32
# -- Compiling architecture structural of Reg32
# -- Compiling entity regfile
# -- Compiling architecture structural of regfile
# -- Loading package NUMERIC_STD_UNSIGNED
# -- Compiling entity sign_Ext
# -- Compiling architecture dataflow of sign_Ext
# -- Compiling entity tb_alu
# -- Compiling architecture behavior of tb_alu
# -- Compiling entity tb_barrelShifter
# -- Compiling architecture behavior of tb_barrelShifter
# -- Compiling entity tb_control
# -- Compiling architecture behavior of tb_control
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 16:19:39 on Oct 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mips_processor -voptargs=+acc
# vsim work.mips_processor -voptargs="+acc" 
# Start time: 16:19:51 on Oct 26,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: /home/blevake/cpre381/Proj1/scr/alu.vhd(277): (vopt-3473) Component instance "sltModule : lessThanCheck" is not bound.
#         Region: /MIPS_Processor/g_ALU
# ** Warning: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(294): (vopt-3473) Component instance "g_Regjal_MUX : mux2t1_5" is not bound.
#         Region: /MIPS_Processor
# ** Warning: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(301): (vopt-3473) Component instance "g_RegDst_MUX : mux2t1_5" is not bound.
#         Region: /MIPS_Processor
# ** Warning: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(308): (vopt-3473) Component instance "g_Regjal2_MUX : mux2t1_5" is not bound.
#         Region: /MIPS_Processor
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/alu.vhd(220): (vopt-1550) Port 'i_I' of component 'work.alu(structural).onesComp_N' and port 'i_I' of entity 'work.onesComp_N' have different sizes:  ([4,32]).
#         Region: /MIPS_Processor/g_ALU/invforshift
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/alu.vhd(221): (vopt-1550) Port 'o_O' of component 'work.alu(structural).onesComp_N' and port 'o_O' of entity 'work.onesComp_N' have different sizes:  ([4,32]).
#         Region: /MIPS_Processor/g_ALU/invforshift
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/alu.vhd(272): (vopt-1550) Port 'i_I' of component 'work.alu(structural).invg_N' and port 'i_I' of entity 'work.invg_N' have different sizes:  ([32,4]).
#         Region: /MIPS_Processor/g_ALU/invertComp
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/alu.vhd(273): (vopt-1550) Port 'o_O' of component 'work.alu(structural).invg_N' and port 'o_O' of entity 'work.invg_N' have different sizes:  ([32,4]).
#         Region: /MIPS_Processor/g_ALU/invertComp
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=4, Warnings=5.
# Error loading design
# End time: 16:19:51 on Oct 26,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 5
vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/Add_Sub_N.vhd /home/blevake/cpre381/Proj1/scr/alu.vhd /home/blevake/cpre381/Proj1/scr/andg2.vhd /home/blevake/cpre381/Proj1/scr/barrelshifter_32.vhd /home/blevake/cpre381/Proj1/scr/control.vhd /home/blevake/cpre381/Proj1/scr/decoder5t32.vhd /home/blevake/cpre381/Proj1/scr/decoder5to32.vhd /home/blevake/cpre381/Proj1/scr/dffg.vhd /home/blevake/cpre381/Proj1/scr/equalitymodule.vhd /home/blevake/cpre381/Proj1/scr/fetchLogic.vhd /home/blevake/cpre381/Proj1/scr/FullAdder.vhd /home/blevake/cpre381/Proj1/scr/FullAdder_N.vhd /home/blevake/cpre381/Proj1/scr/invg.vhd /home/blevake/cpre381/Proj1/scr/invg_N.vhd /home/blevake/cpre381/Proj1/scr/luishift.vhd /home/blevake/cpre381/Proj1/scr/mem.vhd /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd /home/blevake/cpre381/Proj1/scr/MIPS_types.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_N.vhd /home/blevake/cpre381/Proj1/scr/mux2t_1.vhd /home/blevake/cpre381/Proj1/scr/mux8t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux16t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux32t1.vhd /home/blevake/cpre381/Proj1/scr/onesComp.vhd /home/blevake/cpre381/Proj1/scr/onesComp_N.vhd /home/blevake/cpre381/Proj1/scr/org2.vhd /home/blevake/cpre381/Proj1/scr/Reg32.vhd /home/blevake/cpre381/Proj1/scr/regfile.vhd /home/blevake/cpre381/Proj1/scr/sign_Ext.vhd /home/blevake/cpre381/Proj1/scr/tb_ALU.vhd /home/blevake/cpre381/Proj1/scr/tb_barrelShifter.vhd /home/blevake/cpre381/Proj1/scr/tb_control.vhd /home/blevake/cpre381/Proj1/scr/xorg2.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:21:34 on Oct 26,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/Add_Sub_N.vhd /home/blevake/cpre381/Proj1/scr/alu.vhd /home/blevake/cpre381/Proj1/scr/andg2.vhd /home/blevake/cpre381/Proj1/scr/barrelshifter_32.vhd /home/blevake/cpre381/Proj1/scr/control.vhd /home/blevake/cpre381/Proj1/scr/decoder5t32.vhd /home/blevake/cpre381/Proj1/scr/decoder5to32.vhd /home/blevake/cpre381/Proj1/scr/dffg.vhd /home/blevake/cpre381/Proj1/scr/equalitymodule.vhd /home/blevake/cpre381/Proj1/scr/fetchLogic.vhd /home/blevake/cpre381/Proj1/scr/FullAdder.vhd /home/blevake/cpre381/Proj1/scr/FullAdder_N.vhd /home/blevake/cpre381/Proj1/scr/invg.vhd /home/blevake/cpre381/Proj1/scr/invg_N.vhd /home/blevake/cpre381/Proj1/scr/luishift.vhd /home/blevake/cpre381/Proj1/scr/mem.vhd /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd /home/blevake/cpre381/Proj1/scr/MIPS_types.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_N.vhd /home/blevake/cpre381/Proj1/scr/mux2t_1.vhd /home/blevake/cpre381/Proj1/scr/mux8t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux16t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux32t1.vhd /home/blevake/cpre381/Proj1/scr/onesComp.vhd /home/blevake/cpre381/Proj1/scr/onesComp_N.vhd /home/blevake/cpre381/Proj1/scr/org2.vhd /home/blevake/cpre381/Proj1/scr/Reg32.vhd /home/blevake/cpre381/Proj1/scr/regfile.vhd /home/blevake/cpre381/Proj1/scr/sign_Ext.vhd /home/blevake/cpre381/Proj1/scr/tb_ALU.vhd /home/blevake/cpre381/Proj1/scr/tb_barrelShifter.vhd /home/blevake/cpre381/Proj1/scr/tb_control.vhd /home/blevake/cpre381/Proj1/scr/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Add_Sub_N
# -- Compiling architecture structural of Add_Sub_N
# -- Compiling entity alu
# -- Compiling architecture structural of alu
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity barrelshifter_32
# -- Compiling architecture mixed of barrelshifter_32
# -- Compiling entity control
# -- Compiling architecture behavior of control
# -- Compiling entity decoder5t32
# -- Compiling architecture Dataflow of decoder5t32
# -- Compiling entity decoder5to32
# -- Compiling architecture Behavioral of decoder5to32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity equalityModule
# -- Compiling architecture dataflow of equalityModule
# -- Compiling entity fetchLogic
# -- Compiling architecture mixed of fetchLogic
# -- Compiling entity FullAdder
# -- Compiling architecture mixed of FullAdder
# -- Compiling entity FullAdder_N
# -- Compiling architecture structural of FullAdder_N
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity invg_N
# -- Compiling architecture structural of invg_N
# -- Compiling entity luishift
# -- Compiling architecture dataflow of luishift
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# -- Compiling package MIPS_types
# -- Compiling package body MIPS_types
# -- Loading package MIPS_types
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux2t1
# -- Compiling architecture dataflow of mux2t1
# -- Compiling entity mux8t1_32
# -- Compiling architecture structural of mux8t1_32
# -- Compiling entity mux16t1_32
# -- Compiling architecture structural of mux16t1_32
# -- Compiling entity mux32t1
# -- Compiling architecture structural of mux32t1
# -- Compiling entity onesComp
# -- Compiling architecture structure of onesComp
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity Reg32
# -- Compiling architecture structural of Reg32
# -- Compiling entity regfile
# -- Compiling architecture structural of regfile
# -- Loading package NUMERIC_STD_UNSIGNED
# -- Compiling entity sign_Ext
# -- Compiling architecture dataflow of sign_Ext
# -- Compiling entity tb_alu
# -- Compiling architecture behavior of tb_alu
# -- Compiling entity tb_barrelShifter
# -- Compiling architecture behavior of tb_barrelShifter
# -- Compiling entity tb_control
# -- Compiling architecture behavior of tb_control
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 16:21:34 on Oct 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mips_processor
# vsim work.mips_processor 
# Start time: 16:22:12 on Oct 26,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/blevake/cpre381/Proj1/scr/alu.vhd(277): (vopt-3473) Component instance "sltModule : lessThanCheck" is not bound.
#         Region: /MIPS_Processor/g_ALU
# ** Warning: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(294): (vopt-3473) Component instance "g_Regjal_MUX : mux2t1_5" is not bound.
#         Region: /MIPS_Processor
# ** Warning: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(301): (vopt-3473) Component instance "g_RegDst_MUX : mux2t1_5" is not bound.
#         Region: /MIPS_Processor
# ** Warning: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(308): (vopt-3473) Component instance "g_Regjal2_MUX : mux2t1_5" is not bound.
#         Region: /MIPS_Processor
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mips_types(body)
# Loading ieee.numeric_std(body)
# Loading ieee.numeric_std_unsigned(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mips_processor(structure)#1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor/DMem File: /home/blevake/cpre381/Proj1/scr/mem.vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor/DMem
# Loading work.regfile(structural)#1
# Loading work.reg32(structural)#1
# Loading work.alu(structural)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.fulladder_n(structural)#1
# ** Warning: (vsim-3473) Component instance "sltModule : lessThanCheck" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor/g_ALU File: /home/blevake/cpre381/Proj1/scr/alu.vhd
# Loading work.mux16t1_32(structural)#1
# Loading work.mux2t1_n(structural)#2
# Loading work.add_sub_n(structural)#1
# ** Warning: (vsim-3473) Component instance "g_Regjal_MUX : mux2t1_5" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor File: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd
# ** Warning: (vsim-3473) Component instance "g_RegDst_MUX : mux2t1_5" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor File: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd
# ** Warning: (vsim-3473) Component instance "g_Regjal2_MUX : mux2t1_5" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor File: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd
# ** Warning: (vsim-8683) Uninitialized out port /mips_processor/g_ALU/o_overFlow has no driver.
# This port will contribute value (U) to the signal network.
quit -sim
# End time: 16:22:42 on Oct 26,2024, Elapsed time: 0:00:30
# Errors: 0, Warnings: 11
vsim work.mips_processor -voptargs=+acc
# vsim work.mips_processor -voptargs="+acc" 
# Start time: 16:22:49 on Oct 26,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: /home/blevake/cpre381/Proj1/scr/alu.vhd(277): (vopt-3473) Component instance "sltModule : lessThanCheck" is not bound.
#         Region: /MIPS_Processor/g_ALU
# ** Warning: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(294): (vopt-3473) Component instance "g_Regjal_MUX : mux2t1_5" is not bound.
#         Region: /MIPS_Processor
# ** Warning: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(301): (vopt-3473) Component instance "g_RegDst_MUX : mux2t1_5" is not bound.
#         Region: /MIPS_Processor
# ** Warning: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(308): (vopt-3473) Component instance "g_Regjal2_MUX : mux2t1_5" is not bound.
#         Region: /MIPS_Processor
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=5.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mips_types(body)
# Loading work.mips_processor(structure)#1
# Loading ieee.numeric_std(body)
# Loading work.mem(rtl)#1
# Loading ieee.numeric_std_unsigned(body)
# Loading work.sign_ext(dataflow)#1
# Loading work.regfile(structural)#1
# Loading work.decoder5t32(dataflow)#1
# Loading work.reg32(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1(structural)#1
# Loading work.control(behavior)#1
# Loading work.alu(structural)#1
# Loading work.luishift(dataflow)#1
# Loading work.invg(dataflow)#1
# Loading work.mux2t1(dataflow)#1
# Loading work.onescomp_n(structural)#1
# Loading work.onescomp(structure)#1
# Loading work.equalitymodule(dataflow)#1
# Loading work.add_sub_n(structural)#1
# Loading work.invg_n(structural)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.fulladder_n(structural)#1
# Loading work.fulladder(mixed)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# ** Warning: (vsim-3473) Component instance "sltModule : lessThanCheck" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor/g_ALU File: /home/blevake/cpre381/Proj1/scr/alu.vhd
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.barrelshifter_32(mixed)#1
# Loading work.mux16t1_32(structural)#1
# Loading work.mux8t1_32(structural)#1
# Loading work.mux2t1_n(structural)#2
# Loading work.mux8t1_32(structural)#2
# Loading work.fetchlogic(mixed)#1
# ** Warning: (vsim-3473) Component instance "g_Regjal_MUX : mux2t1_5" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor File: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd
# ** Warning: (vsim-3473) Component instance "g_RegDst_MUX : mux2t1_5" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor File: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd
# ** Warning: (vsim-3473) Component instance "g_Regjal2_MUX : mux2t1_5" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor File: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd
# Loading work.mux16t1_32(structural)#2
# Loading work.mux8t1_32(structural)#3
# ** Warning: (vsim-8683) Uninitialized out port /mips_processor/g_ALU/o_overFlow has no driver.
# This port will contribute value (U) to the signal network.
quit -sim
# End time: 16:23:38 on Oct 26,2024, Elapsed time: 0:00:49
# Errors: 0, Warnings: 10
vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/Add_Sub_N.vhd /home/blevake/cpre381/Proj1/scr/alu.vhd /home/blevake/cpre381/Proj1/scr/andg2.vhd /home/blevake/cpre381/Proj1/scr/barrelshifter_32.vhd /home/blevake/cpre381/Proj1/scr/control.vhd /home/blevake/cpre381/Proj1/scr/decoder5t32.vhd /home/blevake/cpre381/Proj1/scr/decoder5to32.vhd /home/blevake/cpre381/Proj1/scr/dffg.vhd /home/blevake/cpre381/Proj1/scr/equalitymodule.vhd /home/blevake/cpre381/Proj1/scr/fetchLogic.vhd /home/blevake/cpre381/Proj1/scr/FullAdder.vhd /home/blevake/cpre381/Proj1/scr/FullAdder_N.vhd /home/blevake/cpre381/Proj1/scr/invg.vhd /home/blevake/cpre381/Proj1/scr/invg_N.vhd /home/blevake/cpre381/Proj1/scr/luishift.vhd /home/blevake/cpre381/Proj1/scr/mem.vhd /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd /home/blevake/cpre381/Proj1/scr/MIPS_types.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_5.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_N.vhd /home/blevake/cpre381/Proj1/scr/mux2t_1.vhd /home/blevake/cpre381/Proj1/scr/mux8t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux16t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux32t1.vhd /home/blevake/cpre381/Proj1/scr/onesComp.vhd /home/blevake/cpre381/Proj1/scr/onesComp_N.vhd /home/blevake/cpre381/Proj1/scr/org2.vhd /home/blevake/cpre381/Proj1/scr/Reg32.vhd /home/blevake/cpre381/Proj1/scr/regfile.vhd /home/blevake/cpre381/Proj1/scr/sign_Ext.vhd /home/blevake/cpre381/Proj1/scr/tb_ALU.vhd /home/blevake/cpre381/Proj1/scr/tb_barrelShifter.vhd /home/blevake/cpre381/Proj1/scr/tb_control.vhd /home/blevake/cpre381/Proj1/scr/xorg2.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:25:28 on Oct 26,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/Add_Sub_N.vhd /home/blevake/cpre381/Proj1/scr/alu.vhd /home/blevake/cpre381/Proj1/scr/andg2.vhd /home/blevake/cpre381/Proj1/scr/barrelshifter_32.vhd /home/blevake/cpre381/Proj1/scr/control.vhd /home/blevake/cpre381/Proj1/scr/decoder5t32.vhd /home/blevake/cpre381/Proj1/scr/decoder5to32.vhd /home/blevake/cpre381/Proj1/scr/dffg.vhd /home/blevake/cpre381/Proj1/scr/equalitymodule.vhd /home/blevake/cpre381/Proj1/scr/fetchLogic.vhd /home/blevake/cpre381/Proj1/scr/FullAdder.vhd /home/blevake/cpre381/Proj1/scr/FullAdder_N.vhd /home/blevake/cpre381/Proj1/scr/invg.vhd /home/blevake/cpre381/Proj1/scr/invg_N.vhd /home/blevake/cpre381/Proj1/scr/luishift.vhd /home/blevake/cpre381/Proj1/scr/mem.vhd /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd /home/blevake/cpre381/Proj1/scr/MIPS_types.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_5.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_N.vhd /home/blevake/cpre381/Proj1/scr/mux2t_1.vhd /home/blevake/cpre381/Proj1/scr/mux8t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux16t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux32t1.vhd /home/blevake/cpre381/Proj1/scr/onesComp.vhd /home/blevake/cpre381/Proj1/scr/onesComp_N.vhd /home/blevake/cpre381/Proj1/scr/org2.vhd /home/blevake/cpre381/Proj1/scr/Reg32.vhd /home/blevake/cpre381/Proj1/scr/regfile.vhd /home/blevake/cpre381/Proj1/scr/sign_Ext.vhd /home/blevake/cpre381/Proj1/scr/tb_ALU.vhd /home/blevake/cpre381/Proj1/scr/tb_barrelShifter.vhd /home/blevake/cpre381/Proj1/scr/tb_control.vhd /home/blevake/cpre381/Proj1/scr/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Add_Sub_N
# -- Compiling architecture structural of Add_Sub_N
# -- Compiling entity alu
# -- Compiling architecture structural of alu
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity barrelshifter_32
# -- Compiling architecture mixed of barrelshifter_32
# -- Compiling entity control
# -- Compiling architecture behavior of control
# -- Compiling entity decoder5t32
# -- Compiling architecture Dataflow of decoder5t32
# -- Compiling entity decoder5to32
# -- Compiling architecture Behavioral of decoder5to32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity equalityModule
# -- Compiling architecture dataflow of equalityModule
# -- Compiling entity fetchLogic
# -- Compiling architecture mixed of fetchLogic
# -- Compiling entity FullAdder
# -- Compiling architecture mixed of FullAdder
# -- Compiling entity FullAdder_N
# -- Compiling architecture structural of FullAdder_N
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity invg_N
# -- Compiling architecture structural of invg_N
# -- Compiling entity luishift
# -- Compiling architecture dataflow of luishift
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# -- Compiling package MIPS_types
# -- Compiling package body MIPS_types
# -- Loading package MIPS_types
# -- Compiling entity mux2t1_5
# -- Compiling architecture structural of mux2t1_5
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux2t1
# -- Compiling architecture dataflow of mux2t1
# -- Compiling entity mux8t1_32
# -- Compiling architecture structural of mux8t1_32
# -- Compiling entity mux16t1_32
# -- Compiling architecture structural of mux16t1_32
# -- Compiling entity mux32t1
# -- Compiling architecture structural of mux32t1
# -- Compiling entity onesComp
# -- Compiling architecture structure of onesComp
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity Reg32
# -- Compiling architecture structural of Reg32
# -- Compiling entity regfile
# -- Compiling architecture structural of regfile
# -- Loading package NUMERIC_STD_UNSIGNED
# -- Compiling entity sign_Ext
# -- Compiling architecture dataflow of sign_Ext
# -- Compiling entity tb_alu
# -- Compiling architecture behavior of tb_alu
# -- Compiling entity tb_barrelShifter
# -- Compiling architecture behavior of tb_barrelShifter
# -- Compiling entity tb_control
# -- Compiling architecture behavior of tb_control
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 16:25:28 on Oct 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mips_processor
# vsim work.mips_processor 
# Start time: 16:25:36 on Oct 26,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mips_types(body)
# Loading ieee.numeric_std(body)
# Loading ieee.numeric_std_unsigned(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mips_processor(structure)#1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor/DMem File: /home/blevake/cpre381/Proj1/scr/mem.vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor/DMem
# Loading work.regfile(structural)#1
# Loading work.reg32(structural)#1
# Loading work.alu(structural)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.fulladder_n(structural)#1
# ** Warning: (vsim-3473) Component instance "sltModule : lessThanCheck" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor/g_ALU File: /home/blevake/cpre381/Proj1/scr/alu.vhd
# Loading work.mux16t1_32(structural)#1
# Loading work.mux2t1_n(structural)#2
# Loading work.add_sub_n(structural)#1
# ** Warning: (vsim-3473) Component instance "g_Regjal_MUX : mux2t1_5" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor File: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd
# ** Warning: (vsim-3473) Component instance "g_RegDst_MUX : mux2t1_5" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor File: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd
# ** Warning: (vsim-3473) Component instance "g_Regjal2_MUX : mux2t1_5" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor File: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd
# ** Warning: (vsim-8683) Uninitialized out port /mips_processor/g_ALU/o_overFlow has no driver.
# This port will contribute value (U) to the signal network.
quit -sim
# End time: 16:25:46 on Oct 26,2024, Elapsed time: 0:00:10
# Errors: 0, Warnings: 7
vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/Add_Sub_N.vhd /home/blevake/cpre381/Proj1/scr/alu.vhd /home/blevake/cpre381/Proj1/scr/andg2.vhd /home/blevake/cpre381/Proj1/scr/barrelshifter_32.vhd /home/blevake/cpre381/Proj1/scr/control.vhd /home/blevake/cpre381/Proj1/scr/decoder5t32.vhd /home/blevake/cpre381/Proj1/scr/decoder5to32.vhd /home/blevake/cpre381/Proj1/scr/dffg.vhd /home/blevake/cpre381/Proj1/scr/equalitymodule.vhd /home/blevake/cpre381/Proj1/scr/fetchLogic.vhd /home/blevake/cpre381/Proj1/scr/FullAdder.vhd /home/blevake/cpre381/Proj1/scr/FullAdder_N.vhd /home/blevake/cpre381/Proj1/scr/invg.vhd /home/blevake/cpre381/Proj1/scr/invg_N.vhd /home/blevake/cpre381/Proj1/scr/luishift.vhd /home/blevake/cpre381/Proj1/scr/mem.vhd /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd /home/blevake/cpre381/Proj1/scr/MIPS_types.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_5.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_N.vhd /home/blevake/cpre381/Proj1/scr/mux2t_1.vhd /home/blevake/cpre381/Proj1/scr/mux8t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux16t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux32t1.vhd /home/blevake/cpre381/Proj1/scr/onesComp.vhd /home/blevake/cpre381/Proj1/scr/onesComp_N.vhd /home/blevake/cpre381/Proj1/scr/org2.vhd /home/blevake/cpre381/Proj1/scr/Reg32.vhd /home/blevake/cpre381/Proj1/scr/regfile.vhd /home/blevake/cpre381/Proj1/scr/sign_Ext.vhd /home/blevake/cpre381/Proj1/scr/tb_ALU.vhd /home/blevake/cpre381/Proj1/scr/tb_barrelShifter.vhd /home/blevake/cpre381/Proj1/scr/tb_control.vhd /home/blevake/cpre381/Proj1/scr/xorg2.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:26:00 on Oct 26,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/Add_Sub_N.vhd /home/blevake/cpre381/Proj1/scr/alu.vhd /home/blevake/cpre381/Proj1/scr/andg2.vhd /home/blevake/cpre381/Proj1/scr/barrelshifter_32.vhd /home/blevake/cpre381/Proj1/scr/control.vhd /home/blevake/cpre381/Proj1/scr/decoder5t32.vhd /home/blevake/cpre381/Proj1/scr/decoder5to32.vhd /home/blevake/cpre381/Proj1/scr/dffg.vhd /home/blevake/cpre381/Proj1/scr/equalitymodule.vhd /home/blevake/cpre381/Proj1/scr/fetchLogic.vhd /home/blevake/cpre381/Proj1/scr/FullAdder.vhd /home/blevake/cpre381/Proj1/scr/FullAdder_N.vhd /home/blevake/cpre381/Proj1/scr/invg.vhd /home/blevake/cpre381/Proj1/scr/invg_N.vhd /home/blevake/cpre381/Proj1/scr/luishift.vhd /home/blevake/cpre381/Proj1/scr/mem.vhd /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd /home/blevake/cpre381/Proj1/scr/MIPS_types.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_5.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_N.vhd /home/blevake/cpre381/Proj1/scr/mux2t_1.vhd /home/blevake/cpre381/Proj1/scr/mux8t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux16t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux32t1.vhd /home/blevake/cpre381/Proj1/scr/onesComp.vhd /home/blevake/cpre381/Proj1/scr/onesComp_N.vhd /home/blevake/cpre381/Proj1/scr/org2.vhd /home/blevake/cpre381/Proj1/scr/Reg32.vhd /home/blevake/cpre381/Proj1/scr/regfile.vhd /home/blevake/cpre381/Proj1/scr/sign_Ext.vhd /home/blevake/cpre381/Proj1/scr/tb_ALU.vhd /home/blevake/cpre381/Proj1/scr/tb_barrelShifter.vhd /home/blevake/cpre381/Proj1/scr/tb_control.vhd /home/blevake/cpre381/Proj1/scr/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Add_Sub_N
# -- Compiling architecture structural of Add_Sub_N
# -- Compiling entity alu
# -- Compiling architecture structural of alu
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity barrelshifter_32
# -- Compiling architecture mixed of barrelshifter_32
# -- Compiling entity control
# -- Compiling architecture behavior of control
# -- Compiling entity decoder5t32
# -- Compiling architecture Dataflow of decoder5t32
# -- Compiling entity decoder5to32
# -- Compiling architecture Behavioral of decoder5to32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity equalityModule
# -- Compiling architecture dataflow of equalityModule
# -- Compiling entity fetchLogic
# -- Compiling architecture mixed of fetchLogic
# -- Compiling entity FullAdder
# -- Compiling architecture mixed of FullAdder
# -- Compiling entity FullAdder_N
# -- Compiling architecture structural of FullAdder_N
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity invg_N
# -- Compiling architecture structural of invg_N
# -- Compiling entity luishift
# -- Compiling architecture dataflow of luishift
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# -- Compiling package MIPS_types
# -- Compiling package body MIPS_types
# -- Loading package MIPS_types
# -- Compiling entity mux2t1_5
# -- Compiling architecture structural of mux2t1_5
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux2t1
# -- Compiling architecture dataflow of mux2t1
# -- Compiling entity mux8t1_32
# -- Compiling architecture structural of mux8t1_32
# -- Compiling entity mux16t1_32
# -- Compiling architecture structural of mux16t1_32
# -- Compiling entity mux32t1
# -- Compiling architecture structural of mux32t1
# -- Compiling entity onesComp
# -- Compiling architecture structure of onesComp
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity Reg32
# -- Compiling architecture structural of Reg32
# -- Compiling entity regfile
# -- Compiling architecture structural of regfile
# -- Loading package NUMERIC_STD_UNSIGNED
# -- Compiling entity sign_Ext
# -- Compiling architecture dataflow of sign_Ext
# -- Compiling entity tb_alu
# -- Compiling architecture behavior of tb_alu
# -- Compiling entity tb_barrelShifter
# -- Compiling architecture behavior of tb_barrelShifter
# -- Compiling entity tb_control
# -- Compiling architecture behavior of tb_control
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 16:26:00 on Oct 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mips_processor
# vsim work.mips_processor 
# Start time: 16:26:03 on Oct 26,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mips_types(body)
# Loading ieee.numeric_std(body)
# Loading ieee.numeric_std_unsigned(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mips_processor(structure)#1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor/DMem File: /home/blevake/cpre381/Proj1/scr/mem.vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor/DMem
# Loading work.regfile(structural)#1
# Loading work.reg32(structural)#1
# Loading work.alu(structural)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.fulladder_n(structural)#1
# ** Warning: (vsim-3473) Component instance "sltModule : lessThanCheck" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor/g_ALU File: /home/blevake/cpre381/Proj1/scr/alu.vhd
# Loading work.mux16t1_32(structural)#1
# Loading work.mux2t1_n(structural)#2
# Loading work.add_sub_n(structural)#1
# ** Warning: (vsim-3473) Component instance "g_Regjal_MUX : mux2t1_5" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor File: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd
# ** Warning: (vsim-3473) Component instance "g_RegDst_MUX : mux2t1_5" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor File: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd
# ** Warning: (vsim-3473) Component instance "g_Regjal2_MUX : mux2t1_5" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor File: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd
# ** Warning: (vsim-8683) Uninitialized out port /mips_processor/g_ALU/o_overFlow has no driver.
# This port will contribute value (U) to the signal network.
quit -sim
# End time: 16:26:09 on Oct 26,2024, Elapsed time: 0:00:06
# Errors: 0, Warnings: 7
vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/Add_Sub_N.vhd /home/blevake/cpre381/Proj1/scr/alu.vhd /home/blevake/cpre381/Proj1/scr/andg2.vhd /home/blevake/cpre381/Proj1/scr/barrelshifter_32.vhd /home/blevake/cpre381/Proj1/scr/control.vhd /home/blevake/cpre381/Proj1/scr/decoder5t32.vhd /home/blevake/cpre381/Proj1/scr/decoder5to32.vhd /home/blevake/cpre381/Proj1/scr/dffg.vhd /home/blevake/cpre381/Proj1/scr/equalitymodule.vhd /home/blevake/cpre381/Proj1/scr/fetchLogic.vhd /home/blevake/cpre381/Proj1/scr/FullAdder.vhd /home/blevake/cpre381/Proj1/scr/FullAdder_N.vhd /home/blevake/cpre381/Proj1/scr/invg.vhd /home/blevake/cpre381/Proj1/scr/invg_N.vhd /home/blevake/cpre381/Proj1/scr/luishift.vhd /home/blevake/cpre381/Proj1/scr/mem.vhd /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd /home/blevake/cpre381/Proj1/scr/MIPS_types.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_5.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_N.vhd /home/blevake/cpre381/Proj1/scr/mux2t_1.vhd /home/blevake/cpre381/Proj1/scr/mux8t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux16t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux32t1.vhd /home/blevake/cpre381/Proj1/scr/onesComp.vhd /home/blevake/cpre381/Proj1/scr/onesComp_N.vhd /home/blevake/cpre381/Proj1/scr/org2.vhd /home/blevake/cpre381/Proj1/scr/Reg32.vhd /home/blevake/cpre381/Proj1/scr/regfile.vhd /home/blevake/cpre381/Proj1/scr/sign_Ext.vhd /home/blevake/cpre381/Proj1/scr/tb_ALU.vhd /home/blevake/cpre381/Proj1/scr/tb_barrelShifter.vhd /home/blevake/cpre381/Proj1/scr/tb_control.vhd /home/blevake/cpre381/Proj1/scr/xorg2.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:28:21 on Oct 26,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/Add_Sub_N.vhd /home/blevake/cpre381/Proj1/scr/alu.vhd /home/blevake/cpre381/Proj1/scr/andg2.vhd /home/blevake/cpre381/Proj1/scr/barrelshifter_32.vhd /home/blevake/cpre381/Proj1/scr/control.vhd /home/blevake/cpre381/Proj1/scr/decoder5t32.vhd /home/blevake/cpre381/Proj1/scr/decoder5to32.vhd /home/blevake/cpre381/Proj1/scr/dffg.vhd /home/blevake/cpre381/Proj1/scr/equalitymodule.vhd /home/blevake/cpre381/Proj1/scr/fetchLogic.vhd /home/blevake/cpre381/Proj1/scr/FullAdder.vhd /home/blevake/cpre381/Proj1/scr/FullAdder_N.vhd /home/blevake/cpre381/Proj1/scr/invg.vhd /home/blevake/cpre381/Proj1/scr/invg_N.vhd /home/blevake/cpre381/Proj1/scr/luishift.vhd /home/blevake/cpre381/Proj1/scr/mem.vhd /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd /home/blevake/cpre381/Proj1/scr/MIPS_types.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_5.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_N.vhd /home/blevake/cpre381/Proj1/scr/mux2t_1.vhd /home/blevake/cpre381/Proj1/scr/mux8t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux16t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux32t1.vhd /home/blevake/cpre381/Proj1/scr/onesComp.vhd /home/blevake/cpre381/Proj1/scr/onesComp_N.vhd /home/blevake/cpre381/Proj1/scr/org2.vhd /home/blevake/cpre381/Proj1/scr/Reg32.vhd /home/blevake/cpre381/Proj1/scr/regfile.vhd /home/blevake/cpre381/Proj1/scr/sign_Ext.vhd /home/blevake/cpre381/Proj1/scr/tb_ALU.vhd /home/blevake/cpre381/Proj1/scr/tb_barrelShifter.vhd /home/blevake/cpre381/Proj1/scr/tb_control.vhd /home/blevake/cpre381/Proj1/scr/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Add_Sub_N
# -- Compiling architecture structural of Add_Sub_N
# -- Compiling entity alu
# -- Compiling architecture structural of alu
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity barrelshifter_32
# -- Compiling architecture mixed of barrelshifter_32
# -- Compiling entity control
# -- Compiling architecture behavior of control
# -- Compiling entity decoder5t32
# -- Compiling architecture Dataflow of decoder5t32
# -- Compiling entity decoder5to32
# -- Compiling architecture Behavioral of decoder5to32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity equalityModule
# -- Compiling architecture dataflow of equalityModule
# -- Compiling entity fetchLogic
# -- Compiling architecture mixed of fetchLogic
# -- Compiling entity FullAdder
# -- Compiling architecture mixed of FullAdder
# -- Compiling entity FullAdder_N
# -- Compiling architecture structural of FullAdder_N
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity invg_N
# -- Compiling architecture structural of invg_N
# -- Compiling entity luishift
# -- Compiling architecture dataflow of luishift
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# -- Compiling package MIPS_types
# -- Compiling package body MIPS_types
# -- Loading package MIPS_types
# -- Compiling entity mux2t1_5
# -- Compiling architecture structural of mux2t1_5
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux2t1
# -- Compiling architecture dataflow of mux2t1
# -- Compiling entity mux8t1_32
# -- Compiling architecture structural of mux8t1_32
# -- Compiling entity mux16t1_32
# -- Compiling architecture structural of mux16t1_32
# -- Compiling entity mux32t1
# -- Compiling architecture structural of mux32t1
# -- Compiling entity onesComp
# -- Compiling architecture structure of onesComp
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity Reg32
# -- Compiling architecture structural of Reg32
# -- Compiling entity regfile
# -- Compiling architecture structural of regfile
# -- Loading package NUMERIC_STD_UNSIGNED
# -- Compiling entity sign_Ext
# -- Compiling architecture dataflow of sign_Ext
# -- Compiling entity tb_alu
# -- Compiling architecture behavior of tb_alu
# -- Compiling entity tb_barrelShifter
# -- Compiling architecture behavior of tb_barrelShifter
# -- Compiling entity tb_control
# -- Compiling architecture behavior of tb_control
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 16:28:21 on Oct 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mips_processor
# vsim work.mips_processor 
# Start time: 16:28:38 on Oct 26,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mips_types(body)
# Loading ieee.numeric_std(body)
# Loading ieee.numeric_std_unsigned(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mips_processor(structure)#1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor/DMem File: /home/blevake/cpre381/Proj1/scr/mem.vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor/DMem
# Loading work.regfile(structural)#1
# Loading work.reg32(structural)#1
# Loading work.alu(structural)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.fulladder_n(structural)#1
# ** Warning: (vsim-3473) Component instance "sltModule : lessThanCheck" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor/g_ALU File: /home/blevake/cpre381/Proj1/scr/alu.vhd
# Loading work.mux16t1_32(structural)#1
# Loading work.mux2t1_n(structural)#2
# Loading work.add_sub_n(structural)#1
# ** Warning: (vsim-3473) Component instance "g_Regjal_MUX : mux2t1_5" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor File: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd
# ** Warning: (vsim-3473) Component instance "g_RegDst_MUX : mux2t1_5" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor File: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd
# ** Warning: (vsim-3473) Component instance "g_Regjal2_MUX : mux2t1_5" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor File: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd
# ** Warning: (vsim-8683) Uninitialized out port /mips_processor/g_ALU/o_overFlow has no driver.
# This port will contribute value (U) to the signal network.
quit -sim
# End time: 16:29:27 on Oct 26,2024, Elapsed time: 0:00:49
# Errors: 0, Warnings: 7
vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/Add_Sub_N.vhd /home/blevake/cpre381/Proj1/scr/alu.vhd /home/blevake/cpre381/Proj1/scr/andg2.vhd /home/blevake/cpre381/Proj1/scr/barrelshifter_32.vhd /home/blevake/cpre381/Proj1/scr/control.vhd /home/blevake/cpre381/Proj1/scr/decoder5t32.vhd /home/blevake/cpre381/Proj1/scr/decoder5to32.vhd /home/blevake/cpre381/Proj1/scr/dffg.vhd /home/blevake/cpre381/Proj1/scr/equalitymodule.vhd /home/blevake/cpre381/Proj1/scr/fetchLogic.vhd /home/blevake/cpre381/Proj1/scr/FullAdder.vhd /home/blevake/cpre381/Proj1/scr/FullAdder_N.vhd /home/blevake/cpre381/Proj1/scr/invg.vhd /home/blevake/cpre381/Proj1/scr/invg_N.vhd /home/blevake/cpre381/Proj1/scr/luishift.vhd /home/blevake/cpre381/Proj1/scr/mem.vhd /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd /home/blevake/cpre381/Proj1/scr/MIPS_types.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_5.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_N.vhd /home/blevake/cpre381/Proj1/scr/mux2t_1.vhd /home/blevake/cpre381/Proj1/scr/mux8t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux16t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux32t1.vhd /home/blevake/cpre381/Proj1/scr/onesComp.vhd /home/blevake/cpre381/Proj1/scr/onesComp_N.vhd /home/blevake/cpre381/Proj1/scr/org2.vhd /home/blevake/cpre381/Proj1/scr/Reg32.vhd /home/blevake/cpre381/Proj1/scr/regfile.vhd /home/blevake/cpre381/Proj1/scr/sign_Ext.vhd /home/blevake/cpre381/Proj1/scr/tb_ALU.vhd /home/blevake/cpre381/Proj1/scr/tb_barrelShifter.vhd /home/blevake/cpre381/Proj1/scr/tb_control.vhd /home/blevake/cpre381/Proj1/scr/xorg2.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:32:39 on Oct 26,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/Add_Sub_N.vhd /home/blevake/cpre381/Proj1/scr/alu.vhd /home/blevake/cpre381/Proj1/scr/andg2.vhd /home/blevake/cpre381/Proj1/scr/barrelshifter_32.vhd /home/blevake/cpre381/Proj1/scr/control.vhd /home/blevake/cpre381/Proj1/scr/decoder5t32.vhd /home/blevake/cpre381/Proj1/scr/decoder5to32.vhd /home/blevake/cpre381/Proj1/scr/dffg.vhd /home/blevake/cpre381/Proj1/scr/equalitymodule.vhd /home/blevake/cpre381/Proj1/scr/fetchLogic.vhd /home/blevake/cpre381/Proj1/scr/FullAdder.vhd /home/blevake/cpre381/Proj1/scr/FullAdder_N.vhd /home/blevake/cpre381/Proj1/scr/invg.vhd /home/blevake/cpre381/Proj1/scr/invg_N.vhd /home/blevake/cpre381/Proj1/scr/luishift.vhd /home/blevake/cpre381/Proj1/scr/mem.vhd /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd /home/blevake/cpre381/Proj1/scr/MIPS_types.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_5.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_N.vhd /home/blevake/cpre381/Proj1/scr/mux2t_1.vhd /home/blevake/cpre381/Proj1/scr/mux8t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux16t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux32t1.vhd /home/blevake/cpre381/Proj1/scr/onesComp.vhd /home/blevake/cpre381/Proj1/scr/onesComp_N.vhd /home/blevake/cpre381/Proj1/scr/org2.vhd /home/blevake/cpre381/Proj1/scr/Reg32.vhd /home/blevake/cpre381/Proj1/scr/regfile.vhd /home/blevake/cpre381/Proj1/scr/sign_Ext.vhd /home/blevake/cpre381/Proj1/scr/tb_ALU.vhd /home/blevake/cpre381/Proj1/scr/tb_barrelShifter.vhd /home/blevake/cpre381/Proj1/scr/tb_control.vhd /home/blevake/cpre381/Proj1/scr/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Add_Sub_N
# -- Compiling architecture structural of Add_Sub_N
# -- Compiling entity alu
# -- Compiling architecture structural of alu
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity barrelshifter_32
# -- Compiling architecture mixed of barrelshifter_32
# -- Compiling entity control
# -- Compiling architecture behavior of control
# -- Compiling entity decoder5t32
# -- Compiling architecture Dataflow of decoder5t32
# -- Compiling entity decoder5to32
# -- Compiling architecture Behavioral of decoder5to32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity equalityModule
# -- Compiling architecture dataflow of equalityModule
# -- Compiling entity fetchLogic
# -- Compiling architecture mixed of fetchLogic
# -- Compiling entity FullAdder
# -- Compiling architecture mixed of FullAdder
# -- Compiling entity FullAdder_N
# -- Compiling architecture structural of FullAdder_N
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity invg_N
# -- Compiling architecture structural of invg_N
# -- Compiling entity luishift
# -- Compiling architecture dataflow of luishift
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# -- Compiling package MIPS_types
# -- Compiling package body MIPS_types
# -- Loading package MIPS_types
# -- Compiling entity mux2t1_5
# -- Compiling architecture structural of mux2t1_5
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/mux2t1_5.vhd(43): (vcom-1141) Identifier "mux2to1" does not identify a component declaration.
# ** Note: /home/blevake/cpre381/Proj1/scr/mux2t1_5.vhd(50): VHDL Compiler exiting
# End time: 16:32:39 on Oct 26,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/Add_Sub_N.vhd /home/blevake/cpre381/Proj1/scr/alu.vhd /home/blevake/cpre381/Proj1/scr/andg2.vhd /home/blevake/cpre381/Proj1/scr/barrelshifter_32.vhd /home/blevake/cpre381/Proj1/scr/control.vhd /home/blevake/cpre381/Proj1/scr/decoder5t32.vhd /home/blevake/cpre381/Proj1/scr/decoder5to32.vhd /home/blevake/cpre381/Proj1/scr/dffg.vhd /home/blevake/cpre381/Proj1/scr/equalitymodule.vhd /home/blevake/cpre381/Proj1/scr/fetchLogic.vhd /home/blevake/cpre381/Proj1/scr/FullAdder.vhd /home/blevake/cpre381/Proj1/scr/FullAdder_N.vhd /home/blevake/cpre381/Proj1/scr/invg.vhd /home/blevake/cpre381/Proj1/scr/invg_N.vhd /home/blevake/cpre381/Proj1/scr/luishift.vhd /home/blevake/cpre381/Proj1/scr/mem.vhd /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd /home/blevake/cpre381/Proj1/scr/MIPS_types.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_5.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_N.vhd /home/blevake/cpre381/Proj1/scr/mux2t_1.vhd /home/blevake/cpre381/Proj1/scr/mux8t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux16t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux32t1.vhd /home/blevake/cpre381/Proj1/scr/onesComp.vhd /home/blevake/cpre381/Proj1/scr/onesComp_N.vhd /home/blevake/cpre381/Proj1/scr/org2.vhd /home/blevake/cpre381/Proj1/scr/Reg32.vhd /home/blevake/cpre381/Proj1/scr/regfile.vhd /home/blevake/cpre381/Proj1/scr/sign_Ext.vhd /home/blevake/cpre381/Proj1/scr/tb_ALU.vhd /home/blevake/cpre381/Proj1/scr/tb_barrelShifter.vhd /home/blevake/cpre381/Proj1/scr/tb_control.vhd /home/blevake/cpre381/Proj1/scr/xorg2.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:34:15 on Oct 26,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/Add_Sub_N.vhd /home/blevake/cpre381/Proj1/scr/alu.vhd /home/blevake/cpre381/Proj1/scr/andg2.vhd /home/blevake/cpre381/Proj1/scr/barrelshifter_32.vhd /home/blevake/cpre381/Proj1/scr/control.vhd /home/blevake/cpre381/Proj1/scr/decoder5t32.vhd /home/blevake/cpre381/Proj1/scr/decoder5to32.vhd /home/blevake/cpre381/Proj1/scr/dffg.vhd /home/blevake/cpre381/Proj1/scr/equalitymodule.vhd /home/blevake/cpre381/Proj1/scr/fetchLogic.vhd /home/blevake/cpre381/Proj1/scr/FullAdder.vhd /home/blevake/cpre381/Proj1/scr/FullAdder_N.vhd /home/blevake/cpre381/Proj1/scr/invg.vhd /home/blevake/cpre381/Proj1/scr/invg_N.vhd /home/blevake/cpre381/Proj1/scr/luishift.vhd /home/blevake/cpre381/Proj1/scr/mem.vhd /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd /home/blevake/cpre381/Proj1/scr/MIPS_types.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_5.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_N.vhd /home/blevake/cpre381/Proj1/scr/mux2t_1.vhd /home/blevake/cpre381/Proj1/scr/mux8t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux16t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux32t1.vhd /home/blevake/cpre381/Proj1/scr/onesComp.vhd /home/blevake/cpre381/Proj1/scr/onesComp_N.vhd /home/blevake/cpre381/Proj1/scr/org2.vhd /home/blevake/cpre381/Proj1/scr/Reg32.vhd /home/blevake/cpre381/Proj1/scr/regfile.vhd /home/blevake/cpre381/Proj1/scr/sign_Ext.vhd /home/blevake/cpre381/Proj1/scr/tb_ALU.vhd /home/blevake/cpre381/Proj1/scr/tb_barrelShifter.vhd /home/blevake/cpre381/Proj1/scr/tb_control.vhd /home/blevake/cpre381/Proj1/scr/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Add_Sub_N
# -- Compiling architecture structural of Add_Sub_N
# -- Compiling entity alu
# -- Compiling architecture structural of alu
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity barrelshifter_32
# -- Compiling architecture mixed of barrelshifter_32
# -- Compiling entity control
# -- Compiling architecture behavior of control
# -- Compiling entity decoder5t32
# -- Compiling architecture Dataflow of decoder5t32
# -- Compiling entity decoder5to32
# -- Compiling architecture Behavioral of decoder5to32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity equalityModule
# -- Compiling architecture dataflow of equalityModule
# -- Compiling entity fetchLogic
# -- Compiling architecture mixed of fetchLogic
# -- Compiling entity FullAdder
# -- Compiling architecture mixed of FullAdder
# -- Compiling entity FullAdder_N
# -- Compiling architecture structural of FullAdder_N
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity invg_N
# -- Compiling architecture structural of invg_N
# -- Compiling entity luishift
# -- Compiling architecture dataflow of luishift
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# -- Compiling package MIPS_types
# -- Compiling package body MIPS_types
# -- Loading package MIPS_types
# -- Compiling entity mux2t1_5
# -- Compiling architecture structural of mux2t1_5
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux2t1
# -- Compiling architecture dataflow of mux2t1
# -- Compiling entity mux8t1_32
# -- Compiling architecture structural of mux8t1_32
# -- Compiling entity mux16t1_32
# -- Compiling architecture structural of mux16t1_32
# -- Compiling entity mux32t1
# -- Compiling architecture structural of mux32t1
# -- Compiling entity onesComp
# -- Compiling architecture structure of onesComp
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity Reg32
# -- Compiling architecture structural of Reg32
# -- Compiling entity regfile
# -- Compiling architecture structural of regfile
# -- Loading package NUMERIC_STD_UNSIGNED
# -- Compiling entity sign_Ext
# -- Compiling architecture dataflow of sign_Ext
# -- Compiling entity tb_alu
# -- Compiling architecture behavior of tb_alu
# -- Compiling entity tb_barrelShifter
# -- Compiling architecture behavior of tb_barrelShifter
# -- Compiling entity tb_control
# -- Compiling architecture behavior of tb_control
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 16:34:15 on Oct 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mips_processor
# vsim work.mips_processor 
# Start time: 16:34:22 on Oct 26,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mips_types(body)
# Loading ieee.numeric_std(body)
# Loading ieee.numeric_std_unsigned(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mips_processor(structure)#1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor/DMem File: /home/blevake/cpre381/Proj1/scr/mem.vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor/DMem
# Loading work.regfile(structural)#1
# Loading work.reg32(structural)#1
# Loading work.alu(structural)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.fulladder_n(structural)#1
# ** Warning: (vsim-3473) Component instance "sltModule : lessThanCheck" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor/g_ALU File: /home/blevake/cpre381/Proj1/scr/alu.vhd
# Loading work.mux16t1_32(structural)#1
# Loading work.mux2t1_n(structural)#2
# Loading work.add_sub_n(structural)#1
# ** Warning: (vsim-3473) Component instance "g_Regjal_MUX : mux2t1_5" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor File: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd
# ** Warning: (vsim-3473) Component instance "g_RegDst_MUX : mux2t1_5" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor File: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd
# ** Warning: (vsim-3473) Component instance "g_Regjal2_MUX : mux2t1_5" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor File: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd
# ** Warning: (vsim-8683) Uninitialized out port /mips_processor/g_ALU/o_overFlow has no driver.
# This port will contribute value (U) to the signal network.
quit -sim
# End time: 16:34:40 on Oct 26,2024, Elapsed time: 0:00:18
# Errors: 0, Warnings: 7
vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/Add_Sub_N.vhd /home/blevake/cpre381/Proj1/scr/alu.vhd /home/blevake/cpre381/Proj1/scr/andg2.vhd /home/blevake/cpre381/Proj1/scr/barrelshifter_32.vhd /home/blevake/cpre381/Proj1/scr/control.vhd /home/blevake/cpre381/Proj1/scr/decoder5t32.vhd /home/blevake/cpre381/Proj1/scr/decoder5to32.vhd /home/blevake/cpre381/Proj1/scr/dffg.vhd /home/blevake/cpre381/Proj1/scr/equalitymodule.vhd /home/blevake/cpre381/Proj1/scr/fetchLogic.vhd /home/blevake/cpre381/Proj1/scr/FullAdder.vhd /home/blevake/cpre381/Proj1/scr/FullAdder_N.vhd /home/blevake/cpre381/Proj1/scr/invg.vhd /home/blevake/cpre381/Proj1/scr/invg_N.vhd /home/blevake/cpre381/Proj1/scr/luishift.vhd /home/blevake/cpre381/Proj1/scr/mem.vhd /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd /home/blevake/cpre381/Proj1/scr/MIPS_types.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_5.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_N.vhd /home/blevake/cpre381/Proj1/scr/mux2t_1.vhd /home/blevake/cpre381/Proj1/scr/mux8t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux16t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux32t1.vhd /home/blevake/cpre381/Proj1/scr/onesComp.vhd /home/blevake/cpre381/Proj1/scr/onesComp_N.vhd /home/blevake/cpre381/Proj1/scr/org2.vhd /home/blevake/cpre381/Proj1/scr/Reg32.vhd /home/blevake/cpre381/Proj1/scr/regfile.vhd /home/blevake/cpre381/Proj1/scr/sign_Ext.vhd /home/blevake/cpre381/Proj1/scr/tb_ALU.vhd /home/blevake/cpre381/Proj1/scr/tb_barrelShifter.vhd /home/blevake/cpre381/Proj1/scr/tb_control.vhd /home/blevake/cpre381/Proj1/scr/xorg2.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:51:46 on Oct 26,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/Add_Sub_N.vhd /home/blevake/cpre381/Proj1/scr/alu.vhd /home/blevake/cpre381/Proj1/scr/andg2.vhd /home/blevake/cpre381/Proj1/scr/barrelshifter_32.vhd /home/blevake/cpre381/Proj1/scr/control.vhd /home/blevake/cpre381/Proj1/scr/decoder5t32.vhd /home/blevake/cpre381/Proj1/scr/decoder5to32.vhd /home/blevake/cpre381/Proj1/scr/dffg.vhd /home/blevake/cpre381/Proj1/scr/equalitymodule.vhd /home/blevake/cpre381/Proj1/scr/fetchLogic.vhd /home/blevake/cpre381/Proj1/scr/FullAdder.vhd /home/blevake/cpre381/Proj1/scr/FullAdder_N.vhd /home/blevake/cpre381/Proj1/scr/invg.vhd /home/blevake/cpre381/Proj1/scr/invg_N.vhd /home/blevake/cpre381/Proj1/scr/luishift.vhd /home/blevake/cpre381/Proj1/scr/mem.vhd /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd /home/blevake/cpre381/Proj1/scr/MIPS_types.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_5.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_N.vhd /home/blevake/cpre381/Proj1/scr/mux2t_1.vhd /home/blevake/cpre381/Proj1/scr/mux8t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux16t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux32t1.vhd /home/blevake/cpre381/Proj1/scr/onesComp.vhd /home/blevake/cpre381/Proj1/scr/onesComp_N.vhd /home/blevake/cpre381/Proj1/scr/org2.vhd /home/blevake/cpre381/Proj1/scr/Reg32.vhd /home/blevake/cpre381/Proj1/scr/regfile.vhd /home/blevake/cpre381/Proj1/scr/sign_Ext.vhd /home/blevake/cpre381/Proj1/scr/tb_ALU.vhd /home/blevake/cpre381/Proj1/scr/tb_barrelShifter.vhd /home/blevake/cpre381/Proj1/scr/tb_control.vhd /home/blevake/cpre381/Proj1/scr/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Add_Sub_N
# -- Compiling architecture structural of Add_Sub_N
# -- Compiling entity alu
# -- Compiling architecture structural of alu
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity barrelshifter_32
# -- Compiling architecture mixed of barrelshifter_32
# -- Compiling entity control
# -- Compiling architecture behavior of control
# -- Compiling entity decoder5t32
# -- Compiling architecture Dataflow of decoder5t32
# -- Compiling entity decoder5to32
# -- Compiling architecture Behavioral of decoder5to32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity equalityModule
# -- Compiling architecture dataflow of equalityModule
# -- Compiling entity fetchLogic
# -- Compiling architecture mixed of fetchLogic
# -- Compiling entity FullAdder
# -- Compiling architecture mixed of FullAdder
# -- Compiling entity FullAdder_N
# -- Compiling architecture structural of FullAdder_N
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity invg_N
# -- Compiling architecture structural of invg_N
# -- Compiling entity luishift
# -- Compiling architecture dataflow of luishift
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(295): near "generic": syntax error
# ** Error: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(302): Statement cannot be labeled.
# ** Error: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(303): near "generic": syntax error
# ** Error: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(311): Statement cannot be labeled.
# ** Note: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(355): VHDL Compiler exiting
# End time: 16:51:46 on Oct 26,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/Add_Sub_N.vhd /home/blevake/cpre381/Proj1/scr/alu.vhd /home/blevake/cpre381/Proj1/scr/andg2.vhd /home/blevake/cpre381/Proj1/scr/barrelshifter_32.vhd /home/blevake/cpre381/Proj1/scr/control.vhd /home/blevake/cpre381/Proj1/scr/decoder5t32.vhd /home/blevake/cpre381/Proj1/scr/decoder5to32.vhd /home/blevake/cpre381/Proj1/scr/dffg.vhd /home/blevake/cpre381/Proj1/scr/equalitymodule.vhd /home/blevake/cpre381/Proj1/scr/fetchLogic.vhd /home/blevake/cpre381/Proj1/scr/FullAdder.vhd /home/blevake/cpre381/Proj1/scr/FullAdder_N.vhd /home/blevake/cpre381/Proj1/scr/invg.vhd /home/blevake/cpre381/Proj1/scr/invg_N.vhd /home/blevake/cpre381/Proj1/scr/luishift.vhd /home/blevake/cpre381/Proj1/scr/mem.vhd /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd /home/blevake/cpre381/Proj1/scr/MIPS_types.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_5.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_N.vhd /home/blevake/cpre381/Proj1/scr/mux2t_1.vhd /home/blevake/cpre381/Proj1/scr/mux8t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux16t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux32t1.vhd /home/blevake/cpre381/Proj1/scr/onesComp.vhd /home/blevake/cpre381/Proj1/scr/onesComp_N.vhd /home/blevake/cpre381/Proj1/scr/org2.vhd /home/blevake/cpre381/Proj1/scr/Reg32.vhd /home/blevake/cpre381/Proj1/scr/regfile.vhd /home/blevake/cpre381/Proj1/scr/sign_Ext.vhd /home/blevake/cpre381/Proj1/scr/tb_ALU.vhd /home/blevake/cpre381/Proj1/scr/tb_barrelShifter.vhd /home/blevake/cpre381/Proj1/scr/tb_control.vhd /home/blevake/cpre381/Proj1/scr/xorg2.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:53:11 on Oct 26,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/Add_Sub_N.vhd /home/blevake/cpre381/Proj1/scr/alu.vhd /home/blevake/cpre381/Proj1/scr/andg2.vhd /home/blevake/cpre381/Proj1/scr/barrelshifter_32.vhd /home/blevake/cpre381/Proj1/scr/control.vhd /home/blevake/cpre381/Proj1/scr/decoder5t32.vhd /home/blevake/cpre381/Proj1/scr/decoder5to32.vhd /home/blevake/cpre381/Proj1/scr/dffg.vhd /home/blevake/cpre381/Proj1/scr/equalitymodule.vhd /home/blevake/cpre381/Proj1/scr/fetchLogic.vhd /home/blevake/cpre381/Proj1/scr/FullAdder.vhd /home/blevake/cpre381/Proj1/scr/FullAdder_N.vhd /home/blevake/cpre381/Proj1/scr/invg.vhd /home/blevake/cpre381/Proj1/scr/invg_N.vhd /home/blevake/cpre381/Proj1/scr/luishift.vhd /home/blevake/cpre381/Proj1/scr/mem.vhd /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd /home/blevake/cpre381/Proj1/scr/MIPS_types.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_5.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_N.vhd /home/blevake/cpre381/Proj1/scr/mux2t_1.vhd /home/blevake/cpre381/Proj1/scr/mux8t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux16t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux32t1.vhd /home/blevake/cpre381/Proj1/scr/onesComp.vhd /home/blevake/cpre381/Proj1/scr/onesComp_N.vhd /home/blevake/cpre381/Proj1/scr/org2.vhd /home/blevake/cpre381/Proj1/scr/Reg32.vhd /home/blevake/cpre381/Proj1/scr/regfile.vhd /home/blevake/cpre381/Proj1/scr/sign_Ext.vhd /home/blevake/cpre381/Proj1/scr/tb_ALU.vhd /home/blevake/cpre381/Proj1/scr/tb_barrelShifter.vhd /home/blevake/cpre381/Proj1/scr/tb_control.vhd /home/blevake/cpre381/Proj1/scr/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Add_Sub_N
# -- Compiling architecture structural of Add_Sub_N
# -- Compiling entity alu
# -- Compiling architecture structural of alu
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity barrelshifter_32
# -- Compiling architecture mixed of barrelshifter_32
# -- Compiling entity control
# -- Compiling architecture behavior of control
# -- Compiling entity decoder5t32
# -- Compiling architecture Dataflow of decoder5t32
# -- Compiling entity decoder5to32
# -- Compiling architecture Behavioral of decoder5to32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity equalityModule
# -- Compiling architecture dataflow of equalityModule
# -- Compiling entity fetchLogic
# -- Compiling architecture mixed of fetchLogic
# -- Compiling entity FullAdder
# -- Compiling architecture mixed of FullAdder
# -- Compiling entity FullAdder_N
# -- Compiling architecture structural of FullAdder_N
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity invg_N
# -- Compiling architecture structural of invg_N
# -- Compiling entity luishift
# -- Compiling architecture dataflow of luishift
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(296): near "generic": syntax error
# ** Error: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(303): Statement cannot be labeled.
# ** Error: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(304): near "generic": syntax error
# ** Error: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(312): Statement cannot be labeled.
# ** Note: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(356): VHDL Compiler exiting
# End time: 16:53:11 on Oct 26,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/Add_Sub_N.vhd /home/blevake/cpre381/Proj1/scr/alu.vhd /home/blevake/cpre381/Proj1/scr/andg2.vhd /home/blevake/cpre381/Proj1/scr/barrelshifter_32.vhd /home/blevake/cpre381/Proj1/scr/control.vhd /home/blevake/cpre381/Proj1/scr/decoder5t32.vhd /home/blevake/cpre381/Proj1/scr/decoder5to32.vhd /home/blevake/cpre381/Proj1/scr/dffg.vhd /home/blevake/cpre381/Proj1/scr/equalitymodule.vhd /home/blevake/cpre381/Proj1/scr/fetchLogic.vhd /home/blevake/cpre381/Proj1/scr/FullAdder.vhd /home/blevake/cpre381/Proj1/scr/FullAdder_N.vhd /home/blevake/cpre381/Proj1/scr/invg.vhd /home/blevake/cpre381/Proj1/scr/invg_N.vhd /home/blevake/cpre381/Proj1/scr/luishift.vhd /home/blevake/cpre381/Proj1/scr/mem.vhd /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd /home/blevake/cpre381/Proj1/scr/MIPS_types.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_5.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_N.vhd /home/blevake/cpre381/Proj1/scr/mux2t_1.vhd /home/blevake/cpre381/Proj1/scr/mux8t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux16t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux32t1.vhd /home/blevake/cpre381/Proj1/scr/onesComp.vhd /home/blevake/cpre381/Proj1/scr/onesComp_N.vhd /home/blevake/cpre381/Proj1/scr/org2.vhd /home/blevake/cpre381/Proj1/scr/Reg32.vhd /home/blevake/cpre381/Proj1/scr/regfile.vhd /home/blevake/cpre381/Proj1/scr/sign_Ext.vhd /home/blevake/cpre381/Proj1/scr/tb_ALU.vhd /home/blevake/cpre381/Proj1/scr/tb_barrelShifter.vhd /home/blevake/cpre381/Proj1/scr/tb_control.vhd /home/blevake/cpre381/Proj1/scr/xorg2.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:54:24 on Oct 26,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/Add_Sub_N.vhd /home/blevake/cpre381/Proj1/scr/alu.vhd /home/blevake/cpre381/Proj1/scr/andg2.vhd /home/blevake/cpre381/Proj1/scr/barrelshifter_32.vhd /home/blevake/cpre381/Proj1/scr/control.vhd /home/blevake/cpre381/Proj1/scr/decoder5t32.vhd /home/blevake/cpre381/Proj1/scr/decoder5to32.vhd /home/blevake/cpre381/Proj1/scr/dffg.vhd /home/blevake/cpre381/Proj1/scr/equalitymodule.vhd /home/blevake/cpre381/Proj1/scr/fetchLogic.vhd /home/blevake/cpre381/Proj1/scr/FullAdder.vhd /home/blevake/cpre381/Proj1/scr/FullAdder_N.vhd /home/blevake/cpre381/Proj1/scr/invg.vhd /home/blevake/cpre381/Proj1/scr/invg_N.vhd /home/blevake/cpre381/Proj1/scr/luishift.vhd /home/blevake/cpre381/Proj1/scr/mem.vhd /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd /home/blevake/cpre381/Proj1/scr/MIPS_types.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_5.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_N.vhd /home/blevake/cpre381/Proj1/scr/mux2t_1.vhd /home/blevake/cpre381/Proj1/scr/mux8t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux16t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux32t1.vhd /home/blevake/cpre381/Proj1/scr/onesComp.vhd /home/blevake/cpre381/Proj1/scr/onesComp_N.vhd /home/blevake/cpre381/Proj1/scr/org2.vhd /home/blevake/cpre381/Proj1/scr/Reg32.vhd /home/blevake/cpre381/Proj1/scr/regfile.vhd /home/blevake/cpre381/Proj1/scr/sign_Ext.vhd /home/blevake/cpre381/Proj1/scr/tb_ALU.vhd /home/blevake/cpre381/Proj1/scr/tb_barrelShifter.vhd /home/blevake/cpre381/Proj1/scr/tb_control.vhd /home/blevake/cpre381/Proj1/scr/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Add_Sub_N
# -- Compiling architecture structural of Add_Sub_N
# -- Compiling entity alu
# -- Compiling architecture structural of alu
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity barrelshifter_32
# -- Compiling architecture mixed of barrelshifter_32
# -- Compiling entity control
# -- Compiling architecture behavior of control
# -- Compiling entity decoder5t32
# -- Compiling architecture Dataflow of decoder5t32
# -- Compiling entity decoder5to32
# -- Compiling architecture Behavioral of decoder5to32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity equalityModule
# -- Compiling architecture dataflow of equalityModule
# -- Compiling entity fetchLogic
# -- Compiling architecture mixed of fetchLogic
# -- Compiling entity FullAdder
# -- Compiling architecture mixed of FullAdder
# -- Compiling entity FullAdder_N
# -- Compiling architecture structural of FullAdder_N
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity invg_N
# -- Compiling architecture structural of invg_N
# -- Compiling entity luishift
# -- Compiling architecture dataflow of luishift
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(296): near "generic": syntax error
# ** Error: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(303): Statement cannot be labeled.
# ** Error: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(304): near "generic": syntax error
# ** Error: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(312): Statement cannot be labeled.
# ** Note: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(356): VHDL Compiler exiting
# End time: 16:54:25 on Oct 26,2024, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/Add_Sub_N.vhd /home/blevake/cpre381/Proj1/scr/alu.vhd /home/blevake/cpre381/Proj1/scr/andg2.vhd /home/blevake/cpre381/Proj1/scr/barrelshifter_32.vhd /home/blevake/cpre381/Proj1/scr/control.vhd /home/blevake/cpre381/Proj1/scr/decoder5t32.vhd /home/blevake/cpre381/Proj1/scr/decoder5to32.vhd /home/blevake/cpre381/Proj1/scr/dffg.vhd /home/blevake/cpre381/Proj1/scr/equalitymodule.vhd /home/blevake/cpre381/Proj1/scr/fetchLogic.vhd /home/blevake/cpre381/Proj1/scr/FullAdder.vhd /home/blevake/cpre381/Proj1/scr/FullAdder_N.vhd /home/blevake/cpre381/Proj1/scr/invg.vhd /home/blevake/cpre381/Proj1/scr/invg_N.vhd /home/blevake/cpre381/Proj1/scr/luishift.vhd /home/blevake/cpre381/Proj1/scr/mem.vhd /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd /home/blevake/cpre381/Proj1/scr/MIPS_types.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_5.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_N.vhd /home/blevake/cpre381/Proj1/scr/mux2t_1.vhd /home/blevake/cpre381/Proj1/scr/mux8t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux16t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux32t1.vhd /home/blevake/cpre381/Proj1/scr/onesComp.vhd /home/blevake/cpre381/Proj1/scr/onesComp_N.vhd /home/blevake/cpre381/Proj1/scr/org2.vhd /home/blevake/cpre381/Proj1/scr/Reg32.vhd /home/blevake/cpre381/Proj1/scr/regfile.vhd /home/blevake/cpre381/Proj1/scr/sign_Ext.vhd /home/blevake/cpre381/Proj1/scr/tb_ALU.vhd /home/blevake/cpre381/Proj1/scr/tb_barrelShifter.vhd /home/blevake/cpre381/Proj1/scr/tb_control.vhd /home/blevake/cpre381/Proj1/scr/xorg2.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:54:56 on Oct 26,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/Add_Sub_N.vhd /home/blevake/cpre381/Proj1/scr/alu.vhd /home/blevake/cpre381/Proj1/scr/andg2.vhd /home/blevake/cpre381/Proj1/scr/barrelshifter_32.vhd /home/blevake/cpre381/Proj1/scr/control.vhd /home/blevake/cpre381/Proj1/scr/decoder5t32.vhd /home/blevake/cpre381/Proj1/scr/decoder5to32.vhd /home/blevake/cpre381/Proj1/scr/dffg.vhd /home/blevake/cpre381/Proj1/scr/equalitymodule.vhd /home/blevake/cpre381/Proj1/scr/fetchLogic.vhd /home/blevake/cpre381/Proj1/scr/FullAdder.vhd /home/blevake/cpre381/Proj1/scr/FullAdder_N.vhd /home/blevake/cpre381/Proj1/scr/invg.vhd /home/blevake/cpre381/Proj1/scr/invg_N.vhd /home/blevake/cpre381/Proj1/scr/luishift.vhd /home/blevake/cpre381/Proj1/scr/mem.vhd /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd /home/blevake/cpre381/Proj1/scr/MIPS_types.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_5.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_N.vhd /home/blevake/cpre381/Proj1/scr/mux2t_1.vhd /home/blevake/cpre381/Proj1/scr/mux8t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux16t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux32t1.vhd /home/blevake/cpre381/Proj1/scr/onesComp.vhd /home/blevake/cpre381/Proj1/scr/onesComp_N.vhd /home/blevake/cpre381/Proj1/scr/org2.vhd /home/blevake/cpre381/Proj1/scr/Reg32.vhd /home/blevake/cpre381/Proj1/scr/regfile.vhd /home/blevake/cpre381/Proj1/scr/sign_Ext.vhd /home/blevake/cpre381/Proj1/scr/tb_ALU.vhd /home/blevake/cpre381/Proj1/scr/tb_barrelShifter.vhd /home/blevake/cpre381/Proj1/scr/tb_control.vhd /home/blevake/cpre381/Proj1/scr/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Add_Sub_N
# -- Compiling architecture structural of Add_Sub_N
# -- Compiling entity alu
# -- Compiling architecture structural of alu
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity barrelshifter_32
# -- Compiling architecture mixed of barrelshifter_32
# -- Compiling entity control
# -- Compiling architecture behavior of control
# -- Compiling entity decoder5t32
# -- Compiling architecture Dataflow of decoder5t32
# -- Compiling entity decoder5to32
# -- Compiling architecture Behavioral of decoder5to32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity equalityModule
# -- Compiling architecture dataflow of equalityModule
# -- Compiling entity fetchLogic
# -- Compiling architecture mixed of fetchLogic
# -- Compiling entity FullAdder
# -- Compiling architecture mixed of FullAdder
# -- Compiling entity FullAdder_N
# -- Compiling architecture structural of FullAdder_N
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity invg_N
# -- Compiling architecture structural of invg_N
# -- Compiling entity luishift
# -- Compiling architecture dataflow of luishift
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(290): (vcom-1193) Formal "i_D0" length is 32; number of individual associations is 5.
# ** Error: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(291): (vcom-1193) Formal "i_D1" length is 32; number of individual associations is 5.
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(292): (vcom-1272) Length of formal "o_O" is 32; length of actual is 5.
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(299): (vcom-1272) Length of formal "i_D0" is 32; length of actual is 5.
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(301): (vcom-1272) Length of formal "o_O" is 32; length of actual is 5.
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(300): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Note: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(349): VHDL Compiler exiting
# End time: 16:54:56 on Oct 26,2024, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/Add_Sub_N.vhd /home/blevake/cpre381/Proj1/scr/alu.vhd /home/blevake/cpre381/Proj1/scr/andg2.vhd /home/blevake/cpre381/Proj1/scr/barrelshifter_32.vhd /home/blevake/cpre381/Proj1/scr/control.vhd /home/blevake/cpre381/Proj1/scr/decoder5t32.vhd /home/blevake/cpre381/Proj1/scr/decoder5to32.vhd /home/blevake/cpre381/Proj1/scr/equalitymodule.vhd /home/blevake/cpre381/Proj1/scr/fetchLogic.vhd /home/blevake/cpre381/Proj1/scr/FullAdder.vhd /home/blevake/cpre381/Proj1/scr/FullAdder_N.vhd /home/blevake/cpre381/Proj1/scr/invg.vhd /home/blevake/cpre381/Proj1/scr/invg_N.vhd /home/blevake/cpre381/Proj1/scr/luishift.vhd /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd /home/blevake/cpre381/Proj1/scr/MIPS_types.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_5.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_N.vhd /home/blevake/cpre381/Proj1/scr/mux2t_1.vhd /home/blevake/cpre381/Proj1/scr/mux8t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux16t1_32.vhd /home/blevake/cpre381/Proj1/scr/onesComp.vhd /home/blevake/cpre381/Proj1/scr/onesComp_N.vhd /home/blevake/cpre381/Proj1/scr/org2.vhd /home/blevake/cpre381/Proj1/scr/Reg32.vhd /home/blevake/cpre381/Proj1/scr/regfile.vhd /home/blevake/cpre381/Proj1/scr/sign_Ext.vhd /home/blevake/cpre381/Proj1/scr/tb_ALU.vhd /home/blevake/cpre381/Proj1/scr/tb_control.vhd /home/blevake/cpre381/Proj1/scr/xorg2.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:56:56 on Oct 26,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/Add_Sub_N.vhd /home/blevake/cpre381/Proj1/scr/alu.vhd /home/blevake/cpre381/Proj1/scr/andg2.vhd /home/blevake/cpre381/Proj1/scr/barrelshifter_32.vhd /home/blevake/cpre381/Proj1/scr/control.vhd /home/blevake/cpre381/Proj1/scr/decoder5t32.vhd /home/blevake/cpre381/Proj1/scr/decoder5to32.vhd /home/blevake/cpre381/Proj1/scr/equalitymodule.vhd /home/blevake/cpre381/Proj1/scr/fetchLogic.vhd /home/blevake/cpre381/Proj1/scr/FullAdder.vhd /home/blevake/cpre381/Proj1/scr/FullAdder_N.vhd /home/blevake/cpre381/Proj1/scr/invg.vhd /home/blevake/cpre381/Proj1/scr/invg_N.vhd /home/blevake/cpre381/Proj1/scr/luishift.vhd /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd /home/blevake/cpre381/Proj1/scr/MIPS_types.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_5.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_N.vhd /home/blevake/cpre381/Proj1/scr/mux2t_1.vhd /home/blevake/cpre381/Proj1/scr/mux8t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux16t1_32.vhd /home/blevake/cpre381/Proj1/scr/onesComp.vhd /home/blevake/cpre381/Proj1/scr/onesComp_N.vhd /home/blevake/cpre381/Proj1/scr/org2.vhd /home/blevake/cpre381/Proj1/scr/Reg32.vhd /home/blevake/cpre381/Proj1/scr/regfile.vhd /home/blevake/cpre381/Proj1/scr/sign_Ext.vhd /home/blevake/cpre381/Proj1/scr/tb_ALU.vhd /home/blevake/cpre381/Proj1/scr/tb_control.vhd /home/blevake/cpre381/Proj1/scr/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Add_Sub_N
# -- Compiling architecture structural of Add_Sub_N
# -- Compiling entity alu
# -- Compiling architecture structural of alu
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity barrelshifter_32
# -- Compiling architecture mixed of barrelshifter_32
# -- Compiling entity control
# -- Compiling architecture behavior of control
# -- Compiling entity decoder5t32
# -- Compiling architecture Dataflow of decoder5t32
# -- Compiling entity decoder5to32
# -- Compiling architecture Behavioral of decoder5to32
# -- Compiling entity equalityModule
# -- Compiling architecture dataflow of equalityModule
# -- Compiling entity fetchLogic
# -- Compiling architecture mixed of fetchLogic
# -- Compiling entity FullAdder
# -- Compiling architecture mixed of FullAdder
# -- Compiling entity FullAdder_N
# -- Compiling architecture structural of FullAdder_N
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity invg_N
# -- Compiling architecture structural of invg_N
# -- Compiling entity luishift
# -- Compiling architecture dataflow of luishift
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(290): (vcom-1193) Formal "i_D0" length is 32; number of individual associations is 5.
# ** Error: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(291): (vcom-1193) Formal "i_D1" length is 32; number of individual associations is 5.
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(292): (vcom-1272) Length of formal "o_O" is 32; length of actual is 5.
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(299): (vcom-1272) Length of formal "i_D0" is 32; length of actual is 5.
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(301): (vcom-1272) Length of formal "o_O" is 32; length of actual is 5.
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(300): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Note: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(349): VHDL Compiler exiting
# End time: 16:56:56 on Oct 26,2024, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/Add_Sub_N.vhd /home/blevake/cpre381/Proj1/scr/alu.vhd /home/blevake/cpre381/Proj1/scr/andg2.vhd /home/blevake/cpre381/Proj1/scr/barrelshifter_32.vhd /home/blevake/cpre381/Proj1/scr/control.vhd /home/blevake/cpre381/Proj1/scr/decoder5t32.vhd /home/blevake/cpre381/Proj1/scr/decoder5to32.vhd /home/blevake/cpre381/Proj1/scr/dffg.vhd /home/blevake/cpre381/Proj1/scr/equalitymodule.vhd /home/blevake/cpre381/Proj1/scr/fetchLogic.vhd /home/blevake/cpre381/Proj1/scr/FullAdder.vhd /home/blevake/cpre381/Proj1/scr/FullAdder_N.vhd /home/blevake/cpre381/Proj1/scr/invg.vhd /home/blevake/cpre381/Proj1/scr/invg_N.vhd /home/blevake/cpre381/Proj1/scr/luishift.vhd /home/blevake/cpre381/Proj1/scr/mem.vhd /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd /home/blevake/cpre381/Proj1/scr/MIPS_types.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_5.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_N.vhd /home/blevake/cpre381/Proj1/scr/mux2t_1.vhd /home/blevake/cpre381/Proj1/scr/mux8t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux16t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux32t1.vhd /home/blevake/cpre381/Proj1/scr/onesComp.vhd /home/blevake/cpre381/Proj1/scr/onesComp_N.vhd /home/blevake/cpre381/Proj1/scr/org2.vhd /home/blevake/cpre381/Proj1/scr/Reg32.vhd /home/blevake/cpre381/Proj1/scr/regfile.vhd /home/blevake/cpre381/Proj1/scr/sign_Ext.vhd /home/blevake/cpre381/Proj1/scr/tb_ALU.vhd /home/blevake/cpre381/Proj1/scr/tb_barrelShifter.vhd /home/blevake/cpre381/Proj1/scr/tb_control.vhd /home/blevake/cpre381/Proj1/scr/xorg2.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:57:54 on Oct 26,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/Add_Sub_N.vhd /home/blevake/cpre381/Proj1/scr/alu.vhd /home/blevake/cpre381/Proj1/scr/andg2.vhd /home/blevake/cpre381/Proj1/scr/barrelshifter_32.vhd /home/blevake/cpre381/Proj1/scr/control.vhd /home/blevake/cpre381/Proj1/scr/decoder5t32.vhd /home/blevake/cpre381/Proj1/scr/decoder5to32.vhd /home/blevake/cpre381/Proj1/scr/dffg.vhd /home/blevake/cpre381/Proj1/scr/equalitymodule.vhd /home/blevake/cpre381/Proj1/scr/fetchLogic.vhd /home/blevake/cpre381/Proj1/scr/FullAdder.vhd /home/blevake/cpre381/Proj1/scr/FullAdder_N.vhd /home/blevake/cpre381/Proj1/scr/invg.vhd /home/blevake/cpre381/Proj1/scr/invg_N.vhd /home/blevake/cpre381/Proj1/scr/luishift.vhd /home/blevake/cpre381/Proj1/scr/mem.vhd /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd /home/blevake/cpre381/Proj1/scr/MIPS_types.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_5.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_N.vhd /home/blevake/cpre381/Proj1/scr/mux2t_1.vhd /home/blevake/cpre381/Proj1/scr/mux8t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux16t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux32t1.vhd /home/blevake/cpre381/Proj1/scr/onesComp.vhd /home/blevake/cpre381/Proj1/scr/onesComp_N.vhd /home/blevake/cpre381/Proj1/scr/org2.vhd /home/blevake/cpre381/Proj1/scr/Reg32.vhd /home/blevake/cpre381/Proj1/scr/regfile.vhd /home/blevake/cpre381/Proj1/scr/sign_Ext.vhd /home/blevake/cpre381/Proj1/scr/tb_ALU.vhd /home/blevake/cpre381/Proj1/scr/tb_barrelShifter.vhd /home/blevake/cpre381/Proj1/scr/tb_control.vhd /home/blevake/cpre381/Proj1/scr/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Add_Sub_N
# -- Compiling architecture structural of Add_Sub_N
# -- Compiling entity alu
# -- Compiling architecture structural of alu
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity barrelshifter_32
# -- Compiling architecture mixed of barrelshifter_32
# -- Compiling entity control
# -- Compiling architecture behavior of control
# -- Compiling entity decoder5t32
# -- Compiling architecture Dataflow of decoder5t32
# -- Compiling entity decoder5to32
# -- Compiling architecture Behavioral of decoder5to32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity equalityModule
# -- Compiling architecture dataflow of equalityModule
# -- Compiling entity fetchLogic
# -- Compiling architecture mixed of fetchLogic
# -- Compiling entity FullAdder
# -- Compiling architecture mixed of FullAdder
# -- Compiling entity FullAdder_N
# -- Compiling architecture structural of FullAdder_N
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity invg_N
# -- Compiling architecture structural of invg_N
# -- Compiling entity luishift
# -- Compiling architecture dataflow of luishift
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(290): (vcom-1272) Length of formal "i_D0" is 32; length of slice name is 5.
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(291): (vcom-1272) Length of formal "i_D1" is 32; length of slice name is 5.
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(292): (vcom-1272) Length of formal "o_O" is 32; length of actual is 5.
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(299): (vcom-1272) Length of formal "i_D0" is 32; length of actual is 5.
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(301): (vcom-1272) Length of formal "o_O" is 32; length of actual is 5.
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(300): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Note: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(349): VHDL Compiler exiting
# End time: 16:57:55 on Oct 26,2024, Elapsed time: 0:00:01
# Errors: 6, Warnings: 0
vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/Add_Sub_N.vhd /home/blevake/cpre381/Proj1/scr/alu.vhd /home/blevake/cpre381/Proj1/scr/andg2.vhd /home/blevake/cpre381/Proj1/scr/barrelshifter_32.vhd /home/blevake/cpre381/Proj1/scr/control.vhd /home/blevake/cpre381/Proj1/scr/decoder5t32.vhd /home/blevake/cpre381/Proj1/scr/decoder5to32.vhd /home/blevake/cpre381/Proj1/scr/dffg.vhd /home/blevake/cpre381/Proj1/scr/equalitymodule.vhd /home/blevake/cpre381/Proj1/scr/fetchLogic.vhd /home/blevake/cpre381/Proj1/scr/FullAdder.vhd /home/blevake/cpre381/Proj1/scr/FullAdder_N.vhd /home/blevake/cpre381/Proj1/scr/invg.vhd /home/blevake/cpre381/Proj1/scr/invg_N.vhd /home/blevake/cpre381/Proj1/scr/luishift.vhd /home/blevake/cpre381/Proj1/scr/mem.vhd /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd /home/blevake/cpre381/Proj1/scr/MIPS_types.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_5.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_N.vhd /home/blevake/cpre381/Proj1/scr/mux2t_1.vhd /home/blevake/cpre381/Proj1/scr/mux8t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux16t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux32t1.vhd /home/blevake/cpre381/Proj1/scr/onesComp.vhd /home/blevake/cpre381/Proj1/scr/onesComp_N.vhd /home/blevake/cpre381/Proj1/scr/org2.vhd /home/blevake/cpre381/Proj1/scr/Reg32.vhd /home/blevake/cpre381/Proj1/scr/regfile.vhd /home/blevake/cpre381/Proj1/scr/sign_Ext.vhd /home/blevake/cpre381/Proj1/scr/tb_ALU.vhd /home/blevake/cpre381/Proj1/scr/tb_barrelShifter.vhd /home/blevake/cpre381/Proj1/scr/tb_control.vhd /home/blevake/cpre381/Proj1/scr/xorg2.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:59:26 on Oct 26,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/Add_Sub_N.vhd /home/blevake/cpre381/Proj1/scr/alu.vhd /home/blevake/cpre381/Proj1/scr/andg2.vhd /home/blevake/cpre381/Proj1/scr/barrelshifter_32.vhd /home/blevake/cpre381/Proj1/scr/control.vhd /home/blevake/cpre381/Proj1/scr/decoder5t32.vhd /home/blevake/cpre381/Proj1/scr/decoder5to32.vhd /home/blevake/cpre381/Proj1/scr/dffg.vhd /home/blevake/cpre381/Proj1/scr/equalitymodule.vhd /home/blevake/cpre381/Proj1/scr/fetchLogic.vhd /home/blevake/cpre381/Proj1/scr/FullAdder.vhd /home/blevake/cpre381/Proj1/scr/FullAdder_N.vhd /home/blevake/cpre381/Proj1/scr/invg.vhd /home/blevake/cpre381/Proj1/scr/invg_N.vhd /home/blevake/cpre381/Proj1/scr/luishift.vhd /home/blevake/cpre381/Proj1/scr/mem.vhd /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd /home/blevake/cpre381/Proj1/scr/MIPS_types.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_5.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_N.vhd /home/blevake/cpre381/Proj1/scr/mux2t_1.vhd /home/blevake/cpre381/Proj1/scr/mux8t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux16t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux32t1.vhd /home/blevake/cpre381/Proj1/scr/onesComp.vhd /home/blevake/cpre381/Proj1/scr/onesComp_N.vhd /home/blevake/cpre381/Proj1/scr/org2.vhd /home/blevake/cpre381/Proj1/scr/Reg32.vhd /home/blevake/cpre381/Proj1/scr/regfile.vhd /home/blevake/cpre381/Proj1/scr/sign_Ext.vhd /home/blevake/cpre381/Proj1/scr/tb_ALU.vhd /home/blevake/cpre381/Proj1/scr/tb_barrelShifter.vhd /home/blevake/cpre381/Proj1/scr/tb_control.vhd /home/blevake/cpre381/Proj1/scr/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Add_Sub_N
# -- Compiling architecture structural of Add_Sub_N
# -- Compiling entity alu
# -- Compiling architecture structural of alu
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity barrelshifter_32
# -- Compiling architecture mixed of barrelshifter_32
# -- Compiling entity control
# -- Compiling architecture behavior of control
# -- Compiling entity decoder5t32
# -- Compiling architecture Dataflow of decoder5t32
# -- Compiling entity decoder5to32
# -- Compiling architecture Behavioral of decoder5to32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity equalityModule
# -- Compiling architecture dataflow of equalityModule
# -- Compiling entity fetchLogic
# -- Compiling architecture mixed of fetchLogic
# -- Compiling entity FullAdder
# -- Compiling architecture mixed of FullAdder
# -- Compiling entity FullAdder_N
# -- Compiling architecture structural of FullAdder_N
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity invg_N
# -- Compiling architecture structural of invg_N
# -- Compiling entity luishift
# -- Compiling architecture dataflow of luishift
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(290): (vcom-1272) Length of formal "i_D0" is 32; length of slice name is 5.
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(291): (vcom-1272) Length of formal "i_D1" is 32; length of slice name is 5.
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(292): (vcom-1272) Length of formal "o_O" is 32; length of actual is 5.
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(299): (vcom-1272) Length of formal "i_D0" is 32; length of actual is 5.
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(301): (vcom-1272) Length of formal "o_O" is 32; length of actual is 5.
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(300): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Note: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(349): VHDL Compiler exiting
# End time: 16:59:26 on Oct 26,2024, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vcom -work work /home/blevake/cpre381/Proj1/scr/mux2t1_N.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:59:41 on Oct 26,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 16:59:41 on Oct 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:59:44 on Oct 26,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(290): (vcom-1272) Length of formal "i_D0" is 32; length of slice name is 5.
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(291): (vcom-1272) Length of formal "i_D1" is 32; length of slice name is 5.
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(292): (vcom-1272) Length of formal "o_O" is 32; length of actual is 5.
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(299): (vcom-1272) Length of formal "i_D0" is 32; length of actual is 5.
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(301): (vcom-1272) Length of formal "o_O" is 32; length of actual is 5.
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(300): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Note: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(349): VHDL Compiler exiting
# End time: 16:59:44 on Oct 26,2024, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vcom -work work /home/blevake/cpre381/Proj1/scr/mux2t1_N.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:00:29 on Oct 26,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 17:00:29 on Oct 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:00:31 on Oct 26,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(290): (vcom-1272) Length of formal "i_D0" is 32; length of slice name is 5.
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(291): (vcom-1272) Length of formal "i_D1" is 32; length of slice name is 5.
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(292): (vcom-1272) Length of formal "o_O" is 32; length of actual is 5.
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(299): (vcom-1272) Length of formal "i_D0" is 32; length of actual is 5.
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(301): (vcom-1272) Length of formal "o_O" is 32; length of actual is 5.
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(300): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Note: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(349): VHDL Compiler exiting
# End time: 17:00:31 on Oct 26,2024, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vcom -work work /home/blevake/cpre381/Proj1/scr/mux2t1_5.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:02:37 on Oct 26,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/mux2t1_5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_5
# -- Compiling architecture structural of mux2t1_5
# End time: 17:02:37 on Oct 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:02:42 on Oct 26,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(286): (vcom-1141) Identifier "mux2t1_5" does not identify a component declaration.
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(294): (vcom-1141) Identifier "mux2t1_5" does not identify a component declaration.
# ** Note: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(347): VHDL Compiler exiting
# End time: 17:02:42 on Oct 26,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vcom -work work /home/blevake/cpre381/Proj1/scr/mux2t1_5.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:03:12 on Oct 26,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/mux2t1_5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_5
# -- Compiling architecture structural of mux2t1_5
# End time: 17:03:12 on Oct 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:03:15 on Oct 26,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(298): (vcom-1272) Length of formal "i_D0" is 32; length of slice name is 5.
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(299): (vcom-1272) Length of formal "i_D1" is 32; length of slice name is 5.
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(300): (vcom-1272) Length of formal "o_O" is 32; length of actual is 5.
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(306): (vcom-1272) Length of formal "i_D0" is 32; length of actual is 5.
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(308): (vcom-1272) Length of formal "o_O" is 32; length of actual is 5.
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(307): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Note: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(356): VHDL Compiler exiting
# End time: 17:03:15 on Oct 26,2024, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vcom -work work /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:04:44 on Oct 26,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# End time: 17:04:44 on Oct 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/Add_Sub_N.vhd /home/blevake/cpre381/Proj1/scr/alu.vhd /home/blevake/cpre381/Proj1/scr/andg2.vhd /home/blevake/cpre381/Proj1/scr/barrelshifter_32.vhd /home/blevake/cpre381/Proj1/scr/control.vhd /home/blevake/cpre381/Proj1/scr/decoder5t32.vhd /home/blevake/cpre381/Proj1/scr/decoder5to32.vhd /home/blevake/cpre381/Proj1/scr/dffg.vhd /home/blevake/cpre381/Proj1/scr/equalitymodule.vhd /home/blevake/cpre381/Proj1/scr/fetchLogic.vhd /home/blevake/cpre381/Proj1/scr/FullAdder.vhd /home/blevake/cpre381/Proj1/scr/FullAdder_N.vhd /home/blevake/cpre381/Proj1/scr/invg.vhd /home/blevake/cpre381/Proj1/scr/invg_N.vhd /home/blevake/cpre381/Proj1/scr/luishift.vhd /home/blevake/cpre381/Proj1/scr/mem.vhd /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd /home/blevake/cpre381/Proj1/scr/MIPS_types.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_5.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_N.vhd /home/blevake/cpre381/Proj1/scr/mux2t_1.vhd /home/blevake/cpre381/Proj1/scr/mux8t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux16t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux32t1.vhd /home/blevake/cpre381/Proj1/scr/onesComp.vhd /home/blevake/cpre381/Proj1/scr/onesComp_N.vhd /home/blevake/cpre381/Proj1/scr/org2.vhd /home/blevake/cpre381/Proj1/scr/Reg32.vhd /home/blevake/cpre381/Proj1/scr/regfile.vhd /home/blevake/cpre381/Proj1/scr/sign_Ext.vhd /home/blevake/cpre381/Proj1/scr/tb_ALU.vhd /home/blevake/cpre381/Proj1/scr/tb_barrelShifter.vhd /home/blevake/cpre381/Proj1/scr/tb_control.vhd /home/blevake/cpre381/Proj1/scr/xorg2.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:05:02 on Oct 26,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/Add_Sub_N.vhd /home/blevake/cpre381/Proj1/scr/alu.vhd /home/blevake/cpre381/Proj1/scr/andg2.vhd /home/blevake/cpre381/Proj1/scr/barrelshifter_32.vhd /home/blevake/cpre381/Proj1/scr/control.vhd /home/blevake/cpre381/Proj1/scr/decoder5t32.vhd /home/blevake/cpre381/Proj1/scr/decoder5to32.vhd /home/blevake/cpre381/Proj1/scr/dffg.vhd /home/blevake/cpre381/Proj1/scr/equalitymodule.vhd /home/blevake/cpre381/Proj1/scr/fetchLogic.vhd /home/blevake/cpre381/Proj1/scr/FullAdder.vhd /home/blevake/cpre381/Proj1/scr/FullAdder_N.vhd /home/blevake/cpre381/Proj1/scr/invg.vhd /home/blevake/cpre381/Proj1/scr/invg_N.vhd /home/blevake/cpre381/Proj1/scr/luishift.vhd /home/blevake/cpre381/Proj1/scr/mem.vhd /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd /home/blevake/cpre381/Proj1/scr/MIPS_types.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_5.vhd /home/blevake/cpre381/Proj1/scr/mux2t1_N.vhd /home/blevake/cpre381/Proj1/scr/mux2t_1.vhd /home/blevake/cpre381/Proj1/scr/mux8t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux16t1_32.vhd /home/blevake/cpre381/Proj1/scr/mux32t1.vhd /home/blevake/cpre381/Proj1/scr/onesComp.vhd /home/blevake/cpre381/Proj1/scr/onesComp_N.vhd /home/blevake/cpre381/Proj1/scr/org2.vhd /home/blevake/cpre381/Proj1/scr/Reg32.vhd /home/blevake/cpre381/Proj1/scr/regfile.vhd /home/blevake/cpre381/Proj1/scr/sign_Ext.vhd /home/blevake/cpre381/Proj1/scr/tb_ALU.vhd /home/blevake/cpre381/Proj1/scr/tb_barrelShifter.vhd /home/blevake/cpre381/Proj1/scr/tb_control.vhd /home/blevake/cpre381/Proj1/scr/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Add_Sub_N
# -- Compiling architecture structural of Add_Sub_N
# -- Compiling entity alu
# -- Compiling architecture structural of alu
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity barrelshifter_32
# -- Compiling architecture mixed of barrelshifter_32
# -- Compiling entity control
# -- Compiling architecture behavior of control
# -- Compiling entity decoder5t32
# -- Compiling architecture Dataflow of decoder5t32
# -- Compiling entity decoder5to32
# -- Compiling architecture Behavioral of decoder5to32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity equalityModule
# -- Compiling architecture dataflow of equalityModule
# -- Compiling entity fetchLogic
# -- Compiling architecture mixed of fetchLogic
# -- Compiling entity FullAdder
# -- Compiling architecture mixed of FullAdder
# -- Compiling entity FullAdder_N
# -- Compiling architecture structural of FullAdder_N
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity invg_N
# -- Compiling architecture structural of invg_N
# -- Compiling entity luishift
# -- Compiling architecture dataflow of luishift
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# -- Compiling package MIPS_types
# -- Compiling package body MIPS_types
# -- Loading package MIPS_types
# -- Compiling entity mux2t1_5
# -- Compiling architecture structural of mux2t1_5
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux2t1
# -- Compiling architecture dataflow of mux2t1
# -- Compiling entity mux8t1_32
# -- Compiling architecture structural of mux8t1_32
# -- Compiling entity mux16t1_32
# -- Compiling architecture structural of mux16t1_32
# -- Compiling entity mux32t1
# -- Compiling architecture structural of mux32t1
# -- Compiling entity onesComp
# -- Compiling architecture structure of onesComp
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity Reg32
# -- Compiling architecture structural of Reg32
# -- Compiling entity regfile
# -- Compiling architecture structural of regfile
# -- Loading package NUMERIC_STD_UNSIGNED
# -- Compiling entity sign_Ext
# -- Compiling architecture dataflow of sign_Ext
# -- Compiling entity tb_alu
# -- Compiling architecture behavior of tb_alu
# -- Compiling entity tb_barrelShifter
# -- Compiling architecture behavior of tb_barrelShifter
# -- Compiling entity tb_control
# -- Compiling architecture behavior of tb_control
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 17:05:02 on Oct 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mips_processor
# vsim work.mips_processor 
# Start time: 17:05:04 on Oct 26,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/blevake/cpre381/Proj1/scr/alu.vhd(277): (vopt-3473) Component instance "sltModule : lessThanCheck" is not bound.
#         Region: /MIPS_Processor/g_ALU
# ** Warning: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(307): (vopt-1549) At instance g_RegWriteData1_MUX the actual expression and the port 'i_D0' of component 'work.MIPS_Processor(structure).mux2t1_N' have different sizes:  ([32,16]).
#         Region: /MIPS_Processor/g_RegWriteData1_MUX
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(307): (vopt-1549) At instance g_RegWriteData1_MUX the actual expression and the port 'i_D0' of entity 'work.mux2t1_N' have different sizes:  ([32,16]).
#         Region: /MIPS_Processor/g_RegWriteData1_MUX
# ** Warning: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(308): (vopt-1549) At instance g_RegWriteData1_MUX the actual expression and the port 'i_D1' of component 'work.MIPS_Processor(structure).mux2t1_N' have different sizes:  ([32,16]).
#         Region: /MIPS_Processor/g_RegWriteData1_MUX
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(308): (vopt-1549) At instance g_RegWriteData1_MUX the actual expression and the port 'i_D1' of entity 'work.mux2t1_N' have different sizes:  ([32,16]).
#         Region: /MIPS_Processor/g_RegWriteData1_MUX
# ** Warning: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(309): (vopt-1549) At instance g_RegWriteData1_MUX the actual expression and the port 'o_O' of component 'work.MIPS_Processor(structure).mux2t1_N' have different sizes:  ([32,16]).
#         Region: /MIPS_Processor/g_RegWriteData1_MUX
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(309): (vopt-1549) At instance g_RegWriteData1_MUX the actual expression and the port 'o_O' of entity 'work.mux2t1_N' have different sizes:  ([32,16]).
#         Region: /MIPS_Processor/g_RegWriteData1_MUX
# ** Warning: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(314): (vopt-1549) At instance g_RegWriteData2_MUX the actual expression and the port 'i_D0' of component 'work.MIPS_Processor(structure).mux2t1_N' have different sizes:  ([32,16]).
#         Region: /MIPS_Processor/g_RegWriteData2_MUX
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(314): (vopt-1549) At instance g_RegWriteData2_MUX the actual expression and the port 'i_D0' of entity 'work.mux2t1_N' have different sizes:  ([32,16]).
#         Region: /MIPS_Processor/g_RegWriteData2_MUX
# ** Warning: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(315): (vopt-1549) At instance g_RegWriteData2_MUX the actual expression and the port 'i_D1' of component 'work.MIPS_Processor(structure).mux2t1_N' have different sizes:  ([32,16]).
#         Region: /MIPS_Processor/g_RegWriteData2_MUX
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(315): (vopt-1549) At instance g_RegWriteData2_MUX the actual expression and the port 'i_D1' of entity 'work.mux2t1_N' have different sizes:  ([32,16]).
#         Region: /MIPS_Processor/g_RegWriteData2_MUX
# ** Warning: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(316): (vopt-1549) At instance g_RegWriteData2_MUX the actual expression and the port 'o_O' of component 'work.MIPS_Processor(structure).mux2t1_N' have different sizes:  ([32,16]).
#         Region: /MIPS_Processor/g_RegWriteData2_MUX
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(316): (vopt-1549) At instance g_RegWriteData2_MUX the actual expression and the port 'o_O' of entity 'work.mux2t1_N' have different sizes:  ([32,16]).
#         Region: /MIPS_Processor/g_RegWriteData2_MUX
# ** Warning: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(322): (vopt-1549) At instance g_ALUI2_MUX the actual expression and the port 'i_D0' of component 'work.MIPS_Processor(structure).mux2t1_N' have different sizes:  ([32,16]).
#         Region: /MIPS_Processor/g_ALUI2_MUX
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(322): (vopt-1549) At instance g_ALUI2_MUX the actual expression and the port 'i_D0' of entity 'work.mux2t1_N' have different sizes:  ([32,16]).
#         Region: /MIPS_Processor/g_ALUI2_MUX
# ** Warning: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(323): (vopt-1549) At instance g_ALUI2_MUX the actual expression and the port 'i_D1' of component 'work.MIPS_Processor(structure).mux2t1_N' have different sizes:  ([32,16]).
#         Region: /MIPS_Processor/g_ALUI2_MUX
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(323): (vopt-1549) At instance g_ALUI2_MUX the actual expression and the port 'i_D1' of entity 'work.mux2t1_N' have different sizes:  ([32,16]).
#         Region: /MIPS_Processor/g_ALUI2_MUX
# ** Warning: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(324): (vopt-1549) At instance g_ALUI2_MUX the actual expression and the port 'o_O' of component 'work.MIPS_Processor(structure).mux2t1_N' have different sizes:  ([32,16]).
#         Region: /MIPS_Processor/g_ALUI2_MUX
# ** Error (suppressible): /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(324): (vopt-1549) At instance g_ALUI2_MUX the actual expression and the port 'o_O' of entity 'work.mux2t1_N' have different sizes:  ([32,16]).
#         Region: /MIPS_Processor/g_ALUI2_MUX
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=9, Warnings=10.
# Error loading design
# End time: 17:05:04 on Oct 26,2024, Elapsed time: 0:00:00
# Errors: 9, Warnings: 10
vcom -work work /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:06:11 on Oct 26,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(306): near "generic": syntax error
# ** Error: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(313): Statement cannot be labeled.
# ** Error: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(314): near "generic": syntax error
# ** Error: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(322): Statement cannot be labeled.
# ** Error: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(323): near "generic": syntax error
# ** Error: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(330): Statement cannot be labeled.
# ** Note: /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd(352): VHDL Compiler exiting
# End time: 17:06:11 on Oct 26,2024, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vcom -work work /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:06:45 on Oct 26,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Proj1/scr/MIPS_processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# End time: 17:06:45 on Oct 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mips_processor
# vsim work.mips_processor 
# Start time: 17:06:46 on Oct 26,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/blevake/cpre381/Proj1/scr/alu.vhd(277): (vopt-3473) Component instance "sltModule : lessThanCheck" is not bound.
#         Region: /MIPS_Processor/g_ALU
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mips_types(body)
# Loading ieee.numeric_std(body)
# Loading ieee.numeric_std_unsigned(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mips_processor(structure)#1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor/DMem File: /home/blevake/cpre381/Proj1/scr/mem.vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor/DMem
# Loading work.regfile(structural)#1
# Loading work.reg32(structural)#1
# Loading work.alu(structural)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.fulladder_n(structural)#1
# ** Warning: (vsim-3473) Component instance "sltModule : lessThanCheck" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor/g_ALU File: /home/blevake/cpre381/Proj1/scr/alu.vhd
# Loading work.mux16t1_32(structural)#1
# Loading work.mux2t1_n(structural)#2
# Loading work.add_sub_n(structural)#1
# ** Warning: (vsim-8683) Uninitialized out port /mips_processor/g_ALU/o_overFlow has no driver.
# This port will contribute value (U) to the signal network.
quit -sim
# End time: 17:06:59 on Oct 26,2024, Elapsed time: 0:00:13
# Errors: 0, Warnings: 5
