# XNOR Gate Simulation using Verilog ğŸ§ ğŸ”§

Welcome to Day 5 of my **30-Day Verilog Coding Streak**!  
Today, I designed and simulated a **2-input XNOR Gate** using **Verilog HDL** on **EDA Playground** with the **Cadence Xcelium 23.09** tool.

---

## ğŸ§ª Objective

To simulate a 2-input XNOR logic gate, observe waveform transitions, and verify its truth table behavior.

---

## ğŸ“ Files

- `xnor_gate.v`: Verilog module describing the XNOR gate logic.
- `xnor_gate_tb.v`: Testbench to simulate different input combinations.

---

## âœ… Logic Description

**XNOR Logic:**  
```

Y = ~(A ^ B)

```

**Truth Table:**

| A | B | Y = XNOR(A,B) |
|---|---|----------------|
| 0 | 0 |       1        |
| 0 | 1 |       0        |
| 1 | 0 |       0        |
| 1 | 1 |       1        |

---

## ğŸ§¾ Simulation Output

### Console Output:
```

At time T=0,a=0,b=0,y=1
At time T=10,a=0,b=1,y=0
At time T=20,a=1,b=0,y=0
At time T=30,a=1,b=1,y=1

```

### Waveform:
![Waveform](./waveform.png)

---

## ğŸ”— EDA Playground Link

ğŸ‘‰ [Run Simulation Here](https://edaplayground.com/x/Jxui)

---

## ğŸš€ Tools Used

- **EDA Playground**
- **Cadence Xcelium 23.09**
- **Verilog HDL**

---

## ğŸ“Œ Connect with Me

Follow my journey and stay tuned for the next Day!  
ğŸ”— [LinkedIn](https://www.linkedin.com/in/mitanshigaur/) | ğŸ’¼ [GitHub](https://github.com/mitanshigaur)

---

â­ *Thanks for reading. Feedback and suggestions are welcome!*
