<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-l2c.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>cvmx-l2c.h File Reference</h1>
<p>Interface to the Level 2 Cache (L2C) control, measurement, and debugging facilities.  
<a href="#_details">More...</a></p>
<div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dynsection">
<div class="center"><img src="cvmx-l2c_8h__dep__incl.png" border="0" usemap="#cvmx-l2c_8hdep_map" alt=""/></div>
<map name="cvmx-l2c_8hdep_map" id="cvmx-l2c_8hdep">
<area shape="rect" id="node3" href="cvmx-error-custom_8c.html" title="Prototypes for custom error handler function not handled by the default message display..." alt="" coords="5,83,171,112"/><area shape="rect" id="node5" href="cvmx-error_8c.html" title="Interface to the Octeon extended error status." alt="" coords="195,83,301,112"/><area shape="rect" id="node7" href="cvmx-error3_8c.html" title="Interface to the Octeon 78xx extended error status." alt="" coords="325,83,443,112"/><area shape="rect" id="node9" href="cvmx-l2c_8c.html" title="Implementation of the Level 2 Cache (L2C) control, measurement, and debugging facilities..." alt="" coords="467,83,563,112"/><area shape="rect" id="node11" href="cvmx-tra_8c.html" title="Interface to the Trace buffer hardware." alt="" coords="595,160,691,189"/><area shape="rect" id="node13" href="cvmx-tra_8h.html" title="Interface to the Trace buffer hardware." alt="" coords="637,83,733,112"/></map>
</div>

<p><a href="cvmx-l2c_8h_source.html">Go to the source code of this file.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__l2c__tag.html">cvmx_l2c_tag</a></td></tr>
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#a1bd5b7f659552e91e5228a50fa387dc1">CVMX_L2C_IDX_ADDR_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#a4f604ee273379c3c2d81efbee446ad18">CVMX_L2C_IDX_MASK</a>&nbsp;&nbsp;&nbsp;(cvmx_l2c_get_num_sets() - 1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#a775d2289bb3d305485c0acac813784b4">CVMX_L2C_TAG_ADDR_ALIAS_SHIFT</a>&nbsp;&nbsp;&nbsp;(CVMX_L2C_IDX_ADDR_SHIFT + cvmx_l2c_get_set_bits())</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#a4495594001f1b3b09e9e8f90647132ec">CVMX_L2C_ALIAS_MASK</a>&nbsp;&nbsp;&nbsp;(CVMX_L2C_IDX_MASK &lt;&lt; CVMX_L2C_TAG_ADDR_ALIAS_SHIFT)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#a40fef81eb4fd5defcb401ccf626a6b2e">CVMX_L2C_MEMBANK_SELECT_SIZE</a>&nbsp;&nbsp;&nbsp;4096</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#a9b5c3600f659044e0f559e0540436596">CVMX_L2C_MAX_TADS</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#a2a3f9df3904f29adbc264737603b8c49">CVMX_L2C_MAX_PCNT</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#af8b06b29994cd82dc76babfbd752dbf5">CVMX_L2C_TADS</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#a25f267c2d006b020465c924756f89177">CVMX_L2C_IOBS</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#a68bde45dd0d31d11562e9de8d5642eda">CVMX_L2C_VRT_MAX_VIRTID_ALLOWED</a>&nbsp;&nbsp;&nbsp;((OCTEON_IS_OCTEON2()) ? 64 : 0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#a1f192921ed56e1708be05b43ae32a51a">CVMX_L2C_MAX_MEMSZ_ALLOWED</a></td></tr>
<tr><td colspan="2"><h2>Typedefs</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef union <a class="el" href="unioncvmx__l2c__tag.html">cvmx_l2c_tag</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#a4c8f47d6f88bec61b9ce7fc5f76132dd">cvmx_l2c_tag_t</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9">cvmx_l2c_event</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#ab9931cc13ead50d53254a2d629c60ce4">cvmx_l2c_event_t</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08b">cvmx_l2c_tad_event</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#a34fcaa55213baa93d23c661892ed1d44">cvmx_l2c_tad_event_t</a></td></tr>
<tr><td colspan="2"><h2>Enumerations</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9">cvmx_l2c_event</a> { <br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9abd6b3dab5fd8f6ffdd79bcca0d4da0a3">CVMX_L2C_EVENT_CYCLES</a> =  0, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a1c21593c0af0b11eaa85cc37ff1c083d">CVMX_L2C_EVENT_INSTRUCTION_MISS</a> =  1, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9ae6ff8d6e5cda70295383f8bbc43cfb17">CVMX_L2C_EVENT_INSTRUCTION_HIT</a> =  2, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9aeda79e2017d2d07940b99c08931a4db7">CVMX_L2C_EVENT_DATA_MISS</a> =  3, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a48fa2c5fbf7272c61e3cc8e5dec9adb0">CVMX_L2C_EVENT_DATA_HIT</a> =  4, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9aa98ee552b4ba7cdaec3dcafdd9400c70">CVMX_L2C_EVENT_MISS</a> =  5, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a2e3d894e44819776c5ae2309b21fb84d">CVMX_L2C_EVENT_HIT</a> =  6, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9ae182e3b99bc5bced3a66ee60697d9ffa">CVMX_L2C_EVENT_VICTIM_HIT</a> =  7, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a80860642eaa89358caeed79bb70be905">CVMX_L2C_EVENT_INDEX_CONFLICT</a> =  8, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a2d39b2cc230d96046daf4951940c377f">CVMX_L2C_EVENT_TAG_PROBE</a> =  9, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9ae2718aa2ba123306f0bf06c0215792d9">CVMX_L2C_EVENT_TAG_UPDATE</a> =  10, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a9244cc560bd90911d02be1687240154e">CVMX_L2C_EVENT_TAG_COMPLETE</a> =  11, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a78b97d4e222ee2171e44c108816a2d06">CVMX_L2C_EVENT_TAG_DIRTY</a> =  12, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9aa878c75c2e3b5b8133352f27be0eb9ad">CVMX_L2C_EVENT_DATA_STORE_NOP</a> =  13, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a17ff24bcc0c2d151c409a4b72b479ac4">CVMX_L2C_EVENT_DATA_STORE_READ</a> =  14, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a6bb23825e9b22a8281690aaa27d8ee01">CVMX_L2C_EVENT_DATA_STORE_WRITE</a> =  15, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9aceea6d0c0cfec6d3ecdfad933664b205">CVMX_L2C_EVENT_FILL_DATA_VALID</a> =  16, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a3b400279c8da9a4407217af3ad8db838">CVMX_L2C_EVENT_WRITE_REQUEST</a> =  17, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9ab3a0347b82ebf36fa63e2bb54827243a">CVMX_L2C_EVENT_READ_REQUEST</a> =  18, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a3084636ff9f2c5f87335ad0d83fcf2a8">CVMX_L2C_EVENT_WRITE_DATA_VALID</a> =  19, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9aede5201ce8fd7cfaeda963dc34e838f2">CVMX_L2C_EVENT_XMC_NOP</a> =  20, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9ae54b1f1bf1430d7200b92f45a406a81e">CVMX_L2C_EVENT_XMC_LDT</a> =  21, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a6036eaf99daa759ca96cdafbdd5bae24">CVMX_L2C_EVENT_XMC_LDI</a> =  22, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a27aff9a74393319fccd5514a703a24f1">CVMX_L2C_EVENT_XMC_LDD</a> =  23, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9ad3815129105ab5e7b4ed65069d0a52c7">CVMX_L2C_EVENT_XMC_STF</a> =  24, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9ac087f573e38557fc2192c765f431bfe1">CVMX_L2C_EVENT_XMC_STT</a> =  25, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9abc7915f0f01d6115ea4546040c2ba383">CVMX_L2C_EVENT_XMC_STP</a> =  26, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9ac78d5b7eea9b633e606424e86d62dafb">CVMX_L2C_EVENT_XMC_STC</a> =  27, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9ae463d91cb61776a34e361f8b600e82c9">CVMX_L2C_EVENT_XMC_DWB</a> =  28, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a7dd8df8e1d4a9b4167311b7a125109f4">CVMX_L2C_EVENT_XMC_PL2</a> =  29, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a0e4ac8a93868ed16bc3834c92afb3385">CVMX_L2C_EVENT_XMC_PSL1</a> =  30, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a363f75b57e0c592dc92073a2b732f8f7">CVMX_L2C_EVENT_XMC_IOBLD</a> =  31, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a4e74470022fa5efa763c9714949422c0">CVMX_L2C_EVENT_XMC_IOBST</a> =  32, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9ac6e84b235e69a4029348f807d43d7d0e">CVMX_L2C_EVENT_XMC_IOBDMA</a> =  33, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a5e6eef6f44f1d6b532e0bc1e62e48e4d">CVMX_L2C_EVENT_XMC_IOBRSP</a> =  34, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9aa9540fe166001c567b8cc07fa4ea5a0f">CVMX_L2C_EVENT_XMC_BUS_VALID</a> =  35, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9abc66a969362e3b1eea211fad001e7346">CVMX_L2C_EVENT_XMC_MEM_DATA</a> =  36, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a4a48f361718838ed1992c66211801b43">CVMX_L2C_EVENT_XMC_REFL_DATA</a> =  37, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a5663aef5f9aa314da10cd58e6a78fb25">CVMX_L2C_EVENT_XMC_IOBRSP_DATA</a> =  38, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9ab7cdda7e1b619982b4bf9d4b998e5a25">CVMX_L2C_EVENT_RSC_NOP</a> =  39, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a06b61f76f3ee9027f39fde59635cd43d">CVMX_L2C_EVENT_RSC_STDN</a> =  40, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a574f319d550e898ea23f6fe01cf5a685">CVMX_L2C_EVENT_RSC_FILL</a> =  41, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a9e07f7d11ca538c65ccdf37c468e3c08">CVMX_L2C_EVENT_RSC_REFL</a> =  42, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a1372cc13b412c41eb240c2743885b13b">CVMX_L2C_EVENT_RSC_STIN</a> =  43, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a4511200e588c73ac2b52f100fb7594ce">CVMX_L2C_EVENT_RSC_SCIN</a> =  44, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a39b48d7d3360de018c9ad0bc643cb421">CVMX_L2C_EVENT_RSC_SCFL</a> =  45, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a04201048373a2145267a03781c58d50e">CVMX_L2C_EVENT_RSC_SCDN</a> =  46, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9ad36b08bbc78307ea4e21a39df1cba01f">CVMX_L2C_EVENT_RSC_DATA_VALID</a> =  47, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a7a6518f009b94f386dddeee2754a424a">CVMX_L2C_EVENT_RSC_VALID_FILL</a> =  48, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9ae38f523b9ee86788d2fa7162f5484658">CVMX_L2C_EVENT_RSC_VALID_STRSP</a> =  49, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a15436f63a002ed2436488a28d2c9bca2">CVMX_L2C_EVENT_RSC_VALID_REFL</a> =  50, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9ac9d37ff9bb1c2d611bc13e3885582545">CVMX_L2C_EVENT_LRF_REQ</a> =  51, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a89f5ddaad846e6d2e79c9a56be6fb715">CVMX_L2C_EVENT_DT_RD_ALLOC</a> =  52, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a883ef2b63e4a66feb9c5cdbac018f805">CVMX_L2C_EVENT_DT_WR_INVAL</a> =  53, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a79ded66771ca26ae68ba0808c374b754">CVMX_L2C_EVENT_MAX</a>
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08b">cvmx_l2c_tad_event</a> { <br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba0e85c6a9df32f83cf65ecfc9f5839e52">CVMX_L2C_TAD_EVENT_NONE</a> =  0, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08baf35985e3aaa1d8ae2808fdc38e11d7dd">CVMX_L2C_TAD_EVENT_TAG_HIT</a> =  1, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba9638bc232fb31a418c165ef6c086e58f">CVMX_L2C_TAD_EVENT_TAG_MISS</a> =  2, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08bae2b2c078a48e4882aac1abc4db520154">CVMX_L2C_TAD_EVENT_TAG_NOALLOC</a> =  3, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08babdf78793fe5399f6e2eaf88afa6ae51e">CVMX_L2C_TAD_EVENT_TAG_VICTIM</a> =  4, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08baf4bd1981c63161fcb5da9d37861de888">CVMX_L2C_TAD_EVENT_SC_FAIL</a> =  5, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba8b79b65b4b6772694e76ef297351b3bf">CVMX_L2C_TAD_EVENT_SC_PASS</a> =  6, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba4bd8d02986b39cc30bc0664742629275">CVMX_L2C_TAD_EVENT_LFB_VALID</a> =  7, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba5cf495fcc28b16552d8f8e9ecf6ac6ae">CVMX_L2C_TAD_EVENT_LFB_WAIT_LFB</a> =  8, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba4157c69a264c58a3b11cab38dad20083">CVMX_L2C_TAD_EVENT_LFB_WAIT_VAB</a> =  9, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba5abf6319e0440b9c15799041ecae6872">CVMX_L2C_TAD_EVENT_QUAD0_INDEX</a> =  128, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba580971ad69c040e7e3bba4d302240628">CVMX_L2C_TAD_EVENT_QUAD0_READ</a> =  129, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba49d4cd9d19d34f4d93720232c587a760">CVMX_L2C_TAD_EVENT_QUAD0_BANK</a> =  130, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba4084f9b10146c853cc6eca893bdbbc23">CVMX_L2C_TAD_EVENT_QUAD0_WDAT</a> =  131, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08bafd868d8195c35baf048ee7345e5cd73c">CVMX_L2C_TAD_EVENT_QUAD1_INDEX</a> =  144, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba13332c26c60b210b1bae83d40cdd3bd2">CVMX_L2C_TAD_EVENT_QUAD1_READ</a> =  145, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08bae5bbe2f678e53e203c36182f986e12b6">CVMX_L2C_TAD_EVENT_QUAD1_BANK</a> =  146, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08baad74b8dc758b1f4540ef13a2405b3407">CVMX_L2C_TAD_EVENT_QUAD1_WDAT</a> =  147, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08bae81d182f86d3c832692ceddd195387df">CVMX_L2C_TAD_EVENT_QUAD2_INDEX</a> =  160, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba24dad8b67f67dbd0c481a3e70cb31efb">CVMX_L2C_TAD_EVENT_QUAD2_READ</a> =  161, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba83ccd54a7439ea250455b1298114f423">CVMX_L2C_TAD_EVENT_QUAD2_BANK</a> =  162, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08bab6f63a9291118449e9213e3914385cae">CVMX_L2C_TAD_EVENT_QUAD2_WDAT</a> =  163, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08baa4b4b4fbc50ab3566dee9289d66481b0">CVMX_L2C_TAD_EVENT_QUAD3_INDEX</a> =  176, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08baa93a7f07d9eac427c2768b874dc00ba9">CVMX_L2C_TAD_EVENT_QUAD3_READ</a> =  177, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba2575d2efc74be2293a011ed87471871c">CVMX_L2C_TAD_EVENT_QUAD3_BANK</a> =  178, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba44bbda57caf9e96eb0bd48a6eec7c401">CVMX_L2C_TAD_EVENT_QUAD3_WDAT</a> =  179, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08babced4ba41c89da8b794eb1f9946fd600">CVMX_L2C_TAD_EVENT_QUAD4_INDEX</a> =  192, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08babb7e7dd5b6fee90e8186e6f2d16b14dc">CVMX_L2C_TAD_EVENT_QUAD4_READ</a> =  193, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08baf7afffabcb2a4adbc2f6fa44e07a1527">CVMX_L2C_TAD_EVENT_QUAD4_BANK</a> =  194, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba87a4c583b0af576f25935d4f752538da">CVMX_L2C_TAD_EVENT_QUAD4_WDAT</a> =  195, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba467ef05a4a11db89434d6ec261237828">CVMX_L2C_TAD_EVENT_QUAD5_INDEX</a> =  208, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba24c8c7856e7e4d71f38a61c35b5a1021">CVMX_L2C_TAD_EVENT_QUAD5_READ</a> =  209, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba8ea2ec48392ac8e0718d0446955011ca">CVMX_L2C_TAD_EVENT_QUAD5_BANK</a> =  210, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba18e287f4f904ecf415131bfa358c86ec">CVMX_L2C_TAD_EVENT_QUAD5_WDAT</a> =  211, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba599092afc47b6a21e3ec30ebfc1a1c71">CVMX_L2C_TAD_EVENT_QUAD6_INDEX</a> =  224, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba0dee0c54e7211c67baab94b1acb2b964">CVMX_L2C_TAD_EVENT_QUAD6_READ</a> =  225, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08babb9cb7696f3a05aabe1849e0e869e60c">CVMX_L2C_TAD_EVENT_QUAD6_BANK</a> =  226, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08badcbb68fb5753f616e887ac94928b3fe9">CVMX_L2C_TAD_EVENT_QUAD6_WDAT</a> =  227, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba8186dcceccaac188ca545401b163beb1">CVMX_L2C_TAD_EVENT_QUAD7_INDEX</a> =  240, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08bac4c3190dd4fd47ef008a5b3293749cfc">CVMX_L2C_TAD_EVENT_QUAD7_READ</a> =  241, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba5a74ea292dc79507462318d7cf6e8ab9">CVMX_L2C_TAD_EVENT_QUAD7_BANK</a> =  242, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba522381bad44ac6394c9191e97f39d70c">CVMX_L2C_TAD_EVENT_QUAD7_WDAT</a> =  243, 
<br/>
&nbsp;&nbsp;<a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba977302afd6ac39be7f9e5360fdceba7c">CVMX_L2C_TAD_EVENT_MAX</a>
<br/>
 }</td></tr>
<tr><td colspan="2"><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#a39bbb6ed95f9d2650e6fda03e1e9ef84">cvmx_l2c_config_perf</a> (uint32_t counter, <a class="el" href="cvmx-l2c_8h.html#ab9931cc13ead50d53254a2d629c60ce4">cvmx_l2c_event_t</a> event, uint32_t clear_on_read)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configure one of the four L2 Cache performance counters to capture event occurences.  <a href="#a39bbb6ed95f9d2650e6fda03e1e9ef84"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#a26232788686ae9eef6ba052a28ed1072">cvmx_l2c_read_perf</a> (uint32_t counter)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read the given L2 Cache performance counter.  <a href="#a26232788686ae9eef6ba052a28ed1072"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#aa59b0d0de27ea39f19eee6f6180600f8">cvmx_l2c_get_core_way_partition</a> (uint32_t core)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return the L2 Cache way partitioning for a given core.  <a href="#aa59b0d0de27ea39f19eee6f6180600f8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#acfe348d22f95e9399a7645d2495a914d">cvmx_l2c_set_core_way_partition</a> (uint32_t core, uint32_t mask)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Partitions the L2 cache for a core.  <a href="#acfe348d22f95e9399a7645d2495a914d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#abe33bf3c58e816363d8bfb496bc0730a">cvmx_l2c_get_hw_way_partition</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return the L2 Cache way partitioning for the hw blocks.  <a href="#abe33bf3c58e816363d8bfb496bc0730a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#a2229bce8dad9aaf52a7645a8a7bbba01">cvmx_l2c_set_hw_way_partition</a> (uint32_t mask)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Partitions the L2 cache for the hardware blocks.  <a href="#a2229bce8dad9aaf52a7645a8a7bbba01"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#ac731ddfab0b2599e69e5ccff719206e0">cvmx_l2c_get_hw_way_partition2</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return the L2 Cache way partitioning for the second set of hw blocks.  <a href="#ac731ddfab0b2599e69e5ccff719206e0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#a78a8c411083ab9e5b0973ae292b7f5ae">cvmx_l2c_set_hw_way_partition2</a> (uint32_t mask)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Partitions the L2 cache for the second set of blocks.  <a href="#a78a8c411083ab9e5b0973ae292b7f5ae"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#a26ea890e5d5f192ca5d3fa251d51813b">cvmx_l2c_lock_line</a> (uint64_t addr)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Locks a line in the L2 cache at the specified physical address.  <a href="#a26ea890e5d5f192ca5d3fa251d51813b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#a052ab548e1a5f54e4c57a7a9e6d71f8d">cvmx_l2c_lock_mem_region</a> (uint64_t start, uint64_t len)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Locks a specified memory region in the L2 cache.  <a href="#a052ab548e1a5f54e4c57a7a9e6d71f8d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#ad40a8f486ddfbde89f5f898b8ac2177c">cvmx_l2c_unlock_line</a> (uint64_t address)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Unlock and flush a cache line from the L2 cache.  <a href="#ad40a8f486ddfbde89f5f898b8ac2177c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#a44e6ca56a6b43c3c86ea689fa49dda0f">cvmx_l2c_unlock_mem_region</a> (uint64_t start, uint64_t len)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Unlocks a region of memory that is locked in the L2 cache.  <a href="#a44e6ca56a6b43c3c86ea689fa49dda0f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="unioncvmx__l2c__tag.html">cvmx_l2c_tag_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#ab47718c70311b83d71a91a29dbe9d4ca">cvmx_l2c_get_tag</a> (uint32_t association, uint32_t index)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read the L2 controller tag for a given location in L2.  <a href="#ab47718c70311b83d71a91a29dbe9d4ca"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="unioncvmx__l2c__tag.html">cvmx_l2c_tag_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#ade7770aa1a99c094d60345c5224f498e">cvmx_l2c_get_tag_v2</a> (uint32_t association, uint32_t index, uint32_t tad)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read the L2 controller tag for a given location in L2.  <a href="#ade7770aa1a99c094d60345c5224f498e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#aa684791ec44cdb14a8e9b492b41ceac5">cvmx_l2c_address_to_tad</a> (uint64_t addr)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Find the TAD for the specified address.  <a href="#aa684791ec44cdb14a8e9b492b41ceac5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#ae5eb21c5840a911648bc1efc714775f7">cvmx_l2c_address_to_index</a> (uint64_t addr)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Returns the cache index for a given physical address.  <a href="#ae5eb21c5840a911648bc1efc714775f7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#a194d98e7dc5b2d841a163dc221a82795">cvmx_l2c_tqdl2d_to_index_7xxx</a> (int node, int tad)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Decodes TQD L2D single and double-bit errors to the appropriate cache index for the CVMX_CACHE_LTGL2I operation.  <a href="#a194d98e7dc5b2d841a163dc221a82795"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#a14f46ac3f49e6cb922073a47f05bdd20">cvmx_l2c_ttgx_to_index_7xxx</a> (int node, int tad, bool remote)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Decodes TTG tag single and double-bit errors to the appropriate cache index for the CVMX_CACHE_LTGL2I operation.  <a href="#a14f46ac3f49e6cb922073a47f05bdd20"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#aab319bb57008cda93d9c37bc845bebbb">cvmx_l2c_v2_address_to_tag</a> (uint64_t addr)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Returns the L2 tag that will be used for the given physical address.  <a href="#aab319bb57008cda93d9c37bc845bebbb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#a7b32e404fbddda134f1236bdc05675fc">cvmx_l2c_flush</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Flushes (and unlocks) the entire L2 cache.  <a href="#a7b32e404fbddda134f1236bdc05675fc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#ad3d55a2aa70a537c4b4c397eea040451">cvmx_l2c_flush_ocx</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Flushes (and unlocks) the entire L2 cache.  <a href="#ad3d55a2aa70a537c4b4c397eea040451"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#a246b40be5ff22050a466035bf289b9be">cvmx_l2c_get_cache_size_bytes</a> (void)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#ae99519973f511459f1ec67c97b1a89a2">cvmx_l2c_get_num_sets</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return the number of sets in the L2 Cache.  <a href="#ae99519973f511459f1ec67c97b1a89a2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#a410a492416a1c1008e527db1ba80a741">cvmx_l2c_get_set_bits</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return log base 2 of the number of sets in the L2 cache.  <a href="#a410a492416a1c1008e527db1ba80a741"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#a44caca04f617e523e8eea9077af832be">cvmx_l2c_get_num_assoc</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return the number of associations in the L2 Cache.  <a href="#a44caca04f617e523e8eea9077af832be"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#a0d80f07ec4366a35321d91695277ca3d">cvmx_l2c_flush_line</a> (uint32_t assoc, uint32_t index)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Flush a line from the L2 cache This should only be called from one core at a time, as this routine sets the core to the 'debug' core in order to flush the line.  <a href="#a0d80f07ec4366a35321d91695277ca3d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#ac4bdb4bf19d625f6e3130901a72cad4b">cvmx_l2c_set_big_size</a> (uint64_t mem_size, int mode)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initialize the BIG address in L2C+DRAM to generate proper error on reading/writing to an non-existant memory location.  <a href="#ac4bdb4bf19d625f6e3130901a72cad4b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#ac5d084289620415e5be7939f1350c0ff">cvmx_l2c_set_big_size_node</a> (int node, uint64_t mem_size, int mode)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initialize the BIG address in L2C+DRAM to generate proper error on reading/writing to an non-existant memory location.  <a href="#ac5d084289620415e5be7939f1350c0ff"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#ab5bebbe37a4a7134597983e8a4b01335">cvmx_l2c_vrt_set_max_virtids</a> (int nvid)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set maxium number of Virtual IDs allowed in a machine.  <a href="#ab5bebbe37a4a7134597983e8a4b01335"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#a6ea76d03c4b2a973e4c47a25e30fd543">cvmx_l2c_vrt_get_max_virtids</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get maxium number of virtual IDs allowed in a machine.  <a href="#a6ea76d03c4b2a973e4c47a25e30fd543"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#ae42e7736a4e21c9c696d15e3842878e8">cvmx_l2c_vrt_set_max_memsz</a> (int memsz)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set the maxium size of memory space to be allocated for virtualization.  <a href="#ae42e7736a4e21c9c696d15e3842878e8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#a5ccda8d859ff4200337bfa18d5076b46">cvmx_l2c_vrt_assign_virtid</a> (int virtid, uint32_t <a class="el" href="cvmx-coremask_8c.html#a7f11167512bd1be96db8d341ed67ba3e">coremask</a>)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set a Virtual ID to a set of cores.  <a href="#a5ccda8d859ff4200337bfa18d5076b46"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#a1417dbb398d437db42580246213cc840">cvmx_l2c_vrt_remove_virtid</a> (int virtid)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Remove a virt id assigned to a set of cores.  <a href="#a1417dbb398d437db42580246213cc840"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#a5687830322c3c4dc53016c7b356fb45b">cvmx_l2c_vrt_memprotect</a> (uint64_t start_addr, int size, int virtid, int mode)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Block a memory region to be updated by a set of virtids.  <a href="#a5687830322c3c4dc53016c7b356fb45b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#a15a33f262eb91c2f00634eeeab758d08">cvmx_l2c_vrt_enable</a> (int mode)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable virtualization.  <a href="#a15a33f262eb91c2f00634eeeab758d08"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-l2c_8h.html#a031082435f039868f34f097645dc1171">cvmx_l2c_vrt_disable</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disable virtualization.  <a href="#a031082435f039868f34f097645dc1171"></a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>Interface to the Level 2 Cache (L2C) control, measurement, and debugging facilities. </p>
<hr/>
<dl class="rcs"><dt><b>Revision</b></dt><dd>159148 </dd></dl>
<hr/>
 <hr/><h2>Define Documentation</h2>
<a class="anchor" id="a4495594001f1b3b09e9e8f90647132ec"></a><!-- doxytag: member="cvmx&#45;l2c.h::CVMX_L2C_ALIAS_MASK" ref="a4495594001f1b3b09e9e8f90647132ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVMX_L2C_ALIAS_MASK&nbsp;&nbsp;&nbsp;(CVMX_L2C_IDX_MASK &lt;&lt; CVMX_L2C_TAG_ADDR_ALIAS_SHIFT)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1bd5b7f659552e91e5228a50fa387dc1"></a><!-- doxytag: member="cvmx&#45;l2c.h::CVMX_L2C_IDX_ADDR_SHIFT" ref="a1bd5b7f659552e91e5228a50fa387dc1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVMX_L2C_IDX_ADDR_SHIFT&nbsp;&nbsp;&nbsp;7</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4f604ee273379c3c2d81efbee446ad18"></a><!-- doxytag: member="cvmx&#45;l2c.h::CVMX_L2C_IDX_MASK" ref="a4f604ee273379c3c2d81efbee446ad18" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVMX_L2C_IDX_MASK&nbsp;&nbsp;&nbsp;(cvmx_l2c_get_num_sets() - 1)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a25f267c2d006b020465c924756f89177"></a><!-- doxytag: member="cvmx&#45;l2c.h::CVMX_L2C_IOBS" ref="a25f267c2d006b020465c924756f89177" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVMX_L2C_IOBS</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">((<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) \
             || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) \
             || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) \
             || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)) ? 2 : 1)
</pre></div>
</div>
</div>
<a class="anchor" id="a1f192921ed56e1708be05b43ae32a51a"></a><!-- doxytag: member="cvmx&#45;l2c.h::CVMX_L2C_MAX_MEMSZ_ALLOWED" ref="a1f192921ed56e1708be05b43ae32a51a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVMX_L2C_MAX_MEMSZ_ALLOWED</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(((<a class="code" href="octeon-model_8h.html#a78957577097ca57aff89f64acce0084f">OCTEON_IS_OCTEON2</a>() \
                      || <a class="code" href="octeon-model_8h.html#ac98a6b9c81e1a52f14e4c195b97e0199">OCTEON_IS_OCTEON3</a>()) \
                    ? 32 : 0) * (<a class="code" href="cvmx-l2c_8h.html#af8b06b29994cd82dc76babfbd752dbf5">CVMX_L2C_TADS</a>))
</pre></div>
</div>
</div>
<a class="anchor" id="a2a3f9df3904f29adbc264737603b8c49"></a><!-- doxytag: member="cvmx&#45;l2c.h::CVMX_L2C_MAX_PCNT" ref="a2a3f9df3904f29adbc264737603b8c49" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVMX_L2C_MAX_PCNT&nbsp;&nbsp;&nbsp;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9b5c3600f659044e0f559e0540436596"></a><!-- doxytag: member="cvmx&#45;l2c.h::CVMX_L2C_MAX_TADS" ref="a9b5c3600f659044e0f559e0540436596" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVMX_L2C_MAX_TADS&nbsp;&nbsp;&nbsp;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a40fef81eb4fd5defcb401ccf626a6b2e"></a><!-- doxytag: member="cvmx&#45;l2c.h::CVMX_L2C_MEMBANK_SELECT_SIZE" ref="a40fef81eb4fd5defcb401ccf626a6b2e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVMX_L2C_MEMBANK_SELECT_SIZE&nbsp;&nbsp;&nbsp;4096</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af8b06b29994cd82dc76babfbd752dbf5"></a><!-- doxytag: member="cvmx&#45;l2c.h::CVMX_L2C_TADS" ref="af8b06b29994cd82dc76babfbd752dbf5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVMX_L2C_TADS</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">((<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) \
                 || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) \
             || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)) ? 4 : \
                (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>)) ? 8 : 1)
</pre></div>
</div>
</div>
<a class="anchor" id="a775d2289bb3d305485c0acac813784b4"></a><!-- doxytag: member="cvmx&#45;l2c.h::CVMX_L2C_TAG_ADDR_ALIAS_SHIFT" ref="a775d2289bb3d305485c0acac813784b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVMX_L2C_TAG_ADDR_ALIAS_SHIFT&nbsp;&nbsp;&nbsp;(CVMX_L2C_IDX_ADDR_SHIFT + cvmx_l2c_get_set_bits())</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a68bde45dd0d31d11562e9de8d5642eda"></a><!-- doxytag: member="cvmx&#45;l2c.h::CVMX_L2C_VRT_MAX_VIRTID_ALLOWED" ref="a68bde45dd0d31d11562e9de8d5642eda" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVMX_L2C_VRT_MAX_VIRTID_ALLOWED&nbsp;&nbsp;&nbsp;((OCTEON_IS_OCTEON2()) ? 64 : 0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/><h2>Typedef Documentation</h2>
<a class="anchor" id="ab9931cc13ead50d53254a2d629c60ce4"></a><!-- doxytag: member="cvmx&#45;l2c.h::cvmx_l2c_event_t" ref="ab9931cc13ead50d53254a2d629c60ce4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9">cvmx_l2c_event</a> <a class="el" href="cvmx-l2c_8h.html#ab9931cc13ead50d53254a2d629c60ce4">cvmx_l2c_event_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a34fcaa55213baa93d23c661892ed1d44"></a><!-- doxytag: member="cvmx&#45;l2c.h::cvmx_l2c_tad_event_t" ref="a34fcaa55213baa93d23c661892ed1d44" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08b">cvmx_l2c_tad_event</a> <a class="el" href="cvmx-l2c_8h.html#a34fcaa55213baa93d23c661892ed1d44">cvmx_l2c_tad_event_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4c8f47d6f88bec61b9ce7fc5f76132dd"></a><!-- doxytag: member="cvmx&#45;l2c.h::cvmx_l2c_tag_t" ref="a4c8f47d6f88bec61b9ce7fc5f76132dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef union <a class="el" href="unioncvmx__l2c__tag.html">cvmx_l2c_tag</a> <a class="el" href="unioncvmx__l2c__tag.html">cvmx_l2c_tag_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/><h2>Enumeration Type Documentation</h2>
<a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9"></a><!-- doxytag: member="cvmx&#45;l2c.h::cvmx_l2c_event" ref="a27281a7d96d73dcdffc1dad8de824ad9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9">cvmx_l2c_event</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9abd6b3dab5fd8f6ffdd79bcca0d4da0a3"></a><!-- doxytag: member="CVMX_L2C_EVENT_CYCLES" ref="a27281a7d96d73dcdffc1dad8de824ad9abd6b3dab5fd8f6ffdd79bcca0d4da0a3" args="" -->CVMX_L2C_EVENT_CYCLES</em>&nbsp;</td><td>
<p>Cycles. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9a1c21593c0af0b11eaa85cc37ff1c083d"></a><!-- doxytag: member="CVMX_L2C_EVENT_INSTRUCTION_MISS" ref="a27281a7d96d73dcdffc1dad8de824ad9a1c21593c0af0b11eaa85cc37ff1c083d" args="" -->CVMX_L2C_EVENT_INSTRUCTION_MISS</em>&nbsp;</td><td>
<p>L2 Instruction Miss. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9ae6ff8d6e5cda70295383f8bbc43cfb17"></a><!-- doxytag: member="CVMX_L2C_EVENT_INSTRUCTION_HIT" ref="a27281a7d96d73dcdffc1dad8de824ad9ae6ff8d6e5cda70295383f8bbc43cfb17" args="" -->CVMX_L2C_EVENT_INSTRUCTION_HIT</em>&nbsp;</td><td>
<p>L2 Instruction Hit. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9aeda79e2017d2d07940b99c08931a4db7"></a><!-- doxytag: member="CVMX_L2C_EVENT_DATA_MISS" ref="a27281a7d96d73dcdffc1dad8de824ad9aeda79e2017d2d07940b99c08931a4db7" args="" -->CVMX_L2C_EVENT_DATA_MISS</em>&nbsp;</td><td>
<p>L2 Data Miss. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9a48fa2c5fbf7272c61e3cc8e5dec9adb0"></a><!-- doxytag: member="CVMX_L2C_EVENT_DATA_HIT" ref="a27281a7d96d73dcdffc1dad8de824ad9a48fa2c5fbf7272c61e3cc8e5dec9adb0" args="" -->CVMX_L2C_EVENT_DATA_HIT</em>&nbsp;</td><td>
<p>L2 Data Hit. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9aa98ee552b4ba7cdaec3dcafdd9400c70"></a><!-- doxytag: member="CVMX_L2C_EVENT_MISS" ref="a27281a7d96d73dcdffc1dad8de824ad9aa98ee552b4ba7cdaec3dcafdd9400c70" args="" -->CVMX_L2C_EVENT_MISS</em>&nbsp;</td><td>
<p>L2 Miss (I/D). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9a2e3d894e44819776c5ae2309b21fb84d"></a><!-- doxytag: member="CVMX_L2C_EVENT_HIT" ref="a27281a7d96d73dcdffc1dad8de824ad9a2e3d894e44819776c5ae2309b21fb84d" args="" -->CVMX_L2C_EVENT_HIT</em>&nbsp;</td><td>
<p>L2 Hit (I/D). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9ae182e3b99bc5bced3a66ee60697d9ffa"></a><!-- doxytag: member="CVMX_L2C_EVENT_VICTIM_HIT" ref="a27281a7d96d73dcdffc1dad8de824ad9ae182e3b99bc5bced3a66ee60697d9ffa" args="" -->CVMX_L2C_EVENT_VICTIM_HIT</em>&nbsp;</td><td>
<p>L2 Victim Buffer Hit (Retry Probe). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9a80860642eaa89358caeed79bb70be905"></a><!-- doxytag: member="CVMX_L2C_EVENT_INDEX_CONFLICT" ref="a27281a7d96d73dcdffc1dad8de824ad9a80860642eaa89358caeed79bb70be905" args="" -->CVMX_L2C_EVENT_INDEX_CONFLICT</em>&nbsp;</td><td>
<p>LFB-NQ Index Conflict. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9a2d39b2cc230d96046daf4951940c377f"></a><!-- doxytag: member="CVMX_L2C_EVENT_TAG_PROBE" ref="a27281a7d96d73dcdffc1dad8de824ad9a2d39b2cc230d96046daf4951940c377f" args="" -->CVMX_L2C_EVENT_TAG_PROBE</em>&nbsp;</td><td>
<p>L2 Tag Probe (issued - could be VB-Retried). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9ae2718aa2ba123306f0bf06c0215792d9"></a><!-- doxytag: member="CVMX_L2C_EVENT_TAG_UPDATE" ref="a27281a7d96d73dcdffc1dad8de824ad9ae2718aa2ba123306f0bf06c0215792d9" args="" -->CVMX_L2C_EVENT_TAG_UPDATE</em>&nbsp;</td><td>
<p>L2 Tag Update (completed). </p>
<p>Note: Some CMD types do not update </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9a9244cc560bd90911d02be1687240154e"></a><!-- doxytag: member="CVMX_L2C_EVENT_TAG_COMPLETE" ref="a27281a7d96d73dcdffc1dad8de824ad9a9244cc560bd90911d02be1687240154e" args="" -->CVMX_L2C_EVENT_TAG_COMPLETE</em>&nbsp;</td><td>
<p>L2 Tag Probe Completed (beyond VB-RTY window). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9a78b97d4e222ee2171e44c108816a2d06"></a><!-- doxytag: member="CVMX_L2C_EVENT_TAG_DIRTY" ref="a27281a7d96d73dcdffc1dad8de824ad9a78b97d4e222ee2171e44c108816a2d06" args="" -->CVMX_L2C_EVENT_TAG_DIRTY</em>&nbsp;</td><td>
<p>L2 Tag Dirty Victim. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9aa878c75c2e3b5b8133352f27be0eb9ad"></a><!-- doxytag: member="CVMX_L2C_EVENT_DATA_STORE_NOP" ref="a27281a7d96d73dcdffc1dad8de824ad9aa878c75c2e3b5b8133352f27be0eb9ad" args="" -->CVMX_L2C_EVENT_DATA_STORE_NOP</em>&nbsp;</td><td>
<p>L2 Data Store NOP. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9a17ff24bcc0c2d151c409a4b72b479ac4"></a><!-- doxytag: member="CVMX_L2C_EVENT_DATA_STORE_READ" ref="a27281a7d96d73dcdffc1dad8de824ad9a17ff24bcc0c2d151c409a4b72b479ac4" args="" -->CVMX_L2C_EVENT_DATA_STORE_READ</em>&nbsp;</td><td>
<p>L2 Data Store READ. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9a6bb23825e9b22a8281690aaa27d8ee01"></a><!-- doxytag: member="CVMX_L2C_EVENT_DATA_STORE_WRITE" ref="a27281a7d96d73dcdffc1dad8de824ad9a6bb23825e9b22a8281690aaa27d8ee01" args="" -->CVMX_L2C_EVENT_DATA_STORE_WRITE</em>&nbsp;</td><td>
<p>L2 Data Store WRITE. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9aceea6d0c0cfec6d3ecdfad933664b205"></a><!-- doxytag: member="CVMX_L2C_EVENT_FILL_DATA_VALID" ref="a27281a7d96d73dcdffc1dad8de824ad9aceea6d0c0cfec6d3ecdfad933664b205" args="" -->CVMX_L2C_EVENT_FILL_DATA_VALID</em>&nbsp;</td><td>
<p>Memory Fill Data valid. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9a3b400279c8da9a4407217af3ad8db838"></a><!-- doxytag: member="CVMX_L2C_EVENT_WRITE_REQUEST" ref="a27281a7d96d73dcdffc1dad8de824ad9a3b400279c8da9a4407217af3ad8db838" args="" -->CVMX_L2C_EVENT_WRITE_REQUEST</em>&nbsp;</td><td>
<p>Memory Write Request. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9ab3a0347b82ebf36fa63e2bb54827243a"></a><!-- doxytag: member="CVMX_L2C_EVENT_READ_REQUEST" ref="a27281a7d96d73dcdffc1dad8de824ad9ab3a0347b82ebf36fa63e2bb54827243a" args="" -->CVMX_L2C_EVENT_READ_REQUEST</em>&nbsp;</td><td>
<p>Memory Read Request. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9a3084636ff9f2c5f87335ad0d83fcf2a8"></a><!-- doxytag: member="CVMX_L2C_EVENT_WRITE_DATA_VALID" ref="a27281a7d96d73dcdffc1dad8de824ad9a3084636ff9f2c5f87335ad0d83fcf2a8" args="" -->CVMX_L2C_EVENT_WRITE_DATA_VALID</em>&nbsp;</td><td>
<p>Memory Write Data valid. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9aede5201ce8fd7cfaeda963dc34e838f2"></a><!-- doxytag: member="CVMX_L2C_EVENT_XMC_NOP" ref="a27281a7d96d73dcdffc1dad8de824ad9aede5201ce8fd7cfaeda963dc34e838f2" args="" -->CVMX_L2C_EVENT_XMC_NOP</em>&nbsp;</td><td>
<p>XMC NOP. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9ae54b1f1bf1430d7200b92f45a406a81e"></a><!-- doxytag: member="CVMX_L2C_EVENT_XMC_LDT" ref="a27281a7d96d73dcdffc1dad8de824ad9ae54b1f1bf1430d7200b92f45a406a81e" args="" -->CVMX_L2C_EVENT_XMC_LDT</em>&nbsp;</td><td>
<p>XMC LDT. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9a6036eaf99daa759ca96cdafbdd5bae24"></a><!-- doxytag: member="CVMX_L2C_EVENT_XMC_LDI" ref="a27281a7d96d73dcdffc1dad8de824ad9a6036eaf99daa759ca96cdafbdd5bae24" args="" -->CVMX_L2C_EVENT_XMC_LDI</em>&nbsp;</td><td>
<p>XMC LDI. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9a27aff9a74393319fccd5514a703a24f1"></a><!-- doxytag: member="CVMX_L2C_EVENT_XMC_LDD" ref="a27281a7d96d73dcdffc1dad8de824ad9a27aff9a74393319fccd5514a703a24f1" args="" -->CVMX_L2C_EVENT_XMC_LDD</em>&nbsp;</td><td>
<p>XMC LDD. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9ad3815129105ab5e7b4ed65069d0a52c7"></a><!-- doxytag: member="CVMX_L2C_EVENT_XMC_STF" ref="a27281a7d96d73dcdffc1dad8de824ad9ad3815129105ab5e7b4ed65069d0a52c7" args="" -->CVMX_L2C_EVENT_XMC_STF</em>&nbsp;</td><td>
<p>XMC STF. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9ac087f573e38557fc2192c765f431bfe1"></a><!-- doxytag: member="CVMX_L2C_EVENT_XMC_STT" ref="a27281a7d96d73dcdffc1dad8de824ad9ac087f573e38557fc2192c765f431bfe1" args="" -->CVMX_L2C_EVENT_XMC_STT</em>&nbsp;</td><td>
<p>XMC STT. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9abc7915f0f01d6115ea4546040c2ba383"></a><!-- doxytag: member="CVMX_L2C_EVENT_XMC_STP" ref="a27281a7d96d73dcdffc1dad8de824ad9abc7915f0f01d6115ea4546040c2ba383" args="" -->CVMX_L2C_EVENT_XMC_STP</em>&nbsp;</td><td>
<p>XMC STP. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9ac78d5b7eea9b633e606424e86d62dafb"></a><!-- doxytag: member="CVMX_L2C_EVENT_XMC_STC" ref="a27281a7d96d73dcdffc1dad8de824ad9ac78d5b7eea9b633e606424e86d62dafb" args="" -->CVMX_L2C_EVENT_XMC_STC</em>&nbsp;</td><td>
<p>XMC STC. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9ae463d91cb61776a34e361f8b600e82c9"></a><!-- doxytag: member="CVMX_L2C_EVENT_XMC_DWB" ref="a27281a7d96d73dcdffc1dad8de824ad9ae463d91cb61776a34e361f8b600e82c9" args="" -->CVMX_L2C_EVENT_XMC_DWB</em>&nbsp;</td><td>
<p>XMC DWB. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9a7dd8df8e1d4a9b4167311b7a125109f4"></a><!-- doxytag: member="CVMX_L2C_EVENT_XMC_PL2" ref="a27281a7d96d73dcdffc1dad8de824ad9a7dd8df8e1d4a9b4167311b7a125109f4" args="" -->CVMX_L2C_EVENT_XMC_PL2</em>&nbsp;</td><td>
<p>XMC PL2. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9a0e4ac8a93868ed16bc3834c92afb3385"></a><!-- doxytag: member="CVMX_L2C_EVENT_XMC_PSL1" ref="a27281a7d96d73dcdffc1dad8de824ad9a0e4ac8a93868ed16bc3834c92afb3385" args="" -->CVMX_L2C_EVENT_XMC_PSL1</em>&nbsp;</td><td>
<p>XMC PSL1. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9a363f75b57e0c592dc92073a2b732f8f7"></a><!-- doxytag: member="CVMX_L2C_EVENT_XMC_IOBLD" ref="a27281a7d96d73dcdffc1dad8de824ad9a363f75b57e0c592dc92073a2b732f8f7" args="" -->CVMX_L2C_EVENT_XMC_IOBLD</em>&nbsp;</td><td>
<p>XMC IOBLD. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9a4e74470022fa5efa763c9714949422c0"></a><!-- doxytag: member="CVMX_L2C_EVENT_XMC_IOBST" ref="a27281a7d96d73dcdffc1dad8de824ad9a4e74470022fa5efa763c9714949422c0" args="" -->CVMX_L2C_EVENT_XMC_IOBST</em>&nbsp;</td><td>
<p>XMC IOBST. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9ac6e84b235e69a4029348f807d43d7d0e"></a><!-- doxytag: member="CVMX_L2C_EVENT_XMC_IOBDMA" ref="a27281a7d96d73dcdffc1dad8de824ad9ac6e84b235e69a4029348f807d43d7d0e" args="" -->CVMX_L2C_EVENT_XMC_IOBDMA</em>&nbsp;</td><td>
<p>XMC IOBDMA. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9a5e6eef6f44f1d6b532e0bc1e62e48e4d"></a><!-- doxytag: member="CVMX_L2C_EVENT_XMC_IOBRSP" ref="a27281a7d96d73dcdffc1dad8de824ad9a5e6eef6f44f1d6b532e0bc1e62e48e4d" args="" -->CVMX_L2C_EVENT_XMC_IOBRSP</em>&nbsp;</td><td>
<p>XMC IOBRSP. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9aa9540fe166001c567b8cc07fa4ea5a0f"></a><!-- doxytag: member="CVMX_L2C_EVENT_XMC_BUS_VALID" ref="a27281a7d96d73dcdffc1dad8de824ad9aa9540fe166001c567b8cc07fa4ea5a0f" args="" -->CVMX_L2C_EVENT_XMC_BUS_VALID</em>&nbsp;</td><td>
<p>XMC Bus valid (all). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9abc66a969362e3b1eea211fad001e7346"></a><!-- doxytag: member="CVMX_L2C_EVENT_XMC_MEM_DATA" ref="a27281a7d96d73dcdffc1dad8de824ad9abc66a969362e3b1eea211fad001e7346" args="" -->CVMX_L2C_EVENT_XMC_MEM_DATA</em>&nbsp;</td><td>
<p>XMC Bus valid (DST=L2C) Memory. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9a4a48f361718838ed1992c66211801b43"></a><!-- doxytag: member="CVMX_L2C_EVENT_XMC_REFL_DATA" ref="a27281a7d96d73dcdffc1dad8de824ad9a4a48f361718838ed1992c66211801b43" args="" -->CVMX_L2C_EVENT_XMC_REFL_DATA</em>&nbsp;</td><td>
<p>XMC Bus valid (DST=IOB) REFL Data. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9a5663aef5f9aa314da10cd58e6a78fb25"></a><!-- doxytag: member="CVMX_L2C_EVENT_XMC_IOBRSP_DATA" ref="a27281a7d96d73dcdffc1dad8de824ad9a5663aef5f9aa314da10cd58e6a78fb25" args="" -->CVMX_L2C_EVENT_XMC_IOBRSP_DATA</em>&nbsp;</td><td>
<p>XMC Bus valid (DST=PP) IOBRSP Data. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9ab7cdda7e1b619982b4bf9d4b998e5a25"></a><!-- doxytag: member="CVMX_L2C_EVENT_RSC_NOP" ref="a27281a7d96d73dcdffc1dad8de824ad9ab7cdda7e1b619982b4bf9d4b998e5a25" args="" -->CVMX_L2C_EVENT_RSC_NOP</em>&nbsp;</td><td>
<p>RSC NOP. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9a06b61f76f3ee9027f39fde59635cd43d"></a><!-- doxytag: member="CVMX_L2C_EVENT_RSC_STDN" ref="a27281a7d96d73dcdffc1dad8de824ad9a06b61f76f3ee9027f39fde59635cd43d" args="" -->CVMX_L2C_EVENT_RSC_STDN</em>&nbsp;</td><td>
<p>RSC STDN. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9a574f319d550e898ea23f6fe01cf5a685"></a><!-- doxytag: member="CVMX_L2C_EVENT_RSC_FILL" ref="a27281a7d96d73dcdffc1dad8de824ad9a574f319d550e898ea23f6fe01cf5a685" args="" -->CVMX_L2C_EVENT_RSC_FILL</em>&nbsp;</td><td>
<p>RSC FILL. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9a9e07f7d11ca538c65ccdf37c468e3c08"></a><!-- doxytag: member="CVMX_L2C_EVENT_RSC_REFL" ref="a27281a7d96d73dcdffc1dad8de824ad9a9e07f7d11ca538c65ccdf37c468e3c08" args="" -->CVMX_L2C_EVENT_RSC_REFL</em>&nbsp;</td><td>
<p>RSC REFL. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9a1372cc13b412c41eb240c2743885b13b"></a><!-- doxytag: member="CVMX_L2C_EVENT_RSC_STIN" ref="a27281a7d96d73dcdffc1dad8de824ad9a1372cc13b412c41eb240c2743885b13b" args="" -->CVMX_L2C_EVENT_RSC_STIN</em>&nbsp;</td><td>
<p>RSC STIN. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9a4511200e588c73ac2b52f100fb7594ce"></a><!-- doxytag: member="CVMX_L2C_EVENT_RSC_SCIN" ref="a27281a7d96d73dcdffc1dad8de824ad9a4511200e588c73ac2b52f100fb7594ce" args="" -->CVMX_L2C_EVENT_RSC_SCIN</em>&nbsp;</td><td>
<p>RSC SCIN. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9a39b48d7d3360de018c9ad0bc643cb421"></a><!-- doxytag: member="CVMX_L2C_EVENT_RSC_SCFL" ref="a27281a7d96d73dcdffc1dad8de824ad9a39b48d7d3360de018c9ad0bc643cb421" args="" -->CVMX_L2C_EVENT_RSC_SCFL</em>&nbsp;</td><td>
<p>RSC SCFL. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9a04201048373a2145267a03781c58d50e"></a><!-- doxytag: member="CVMX_L2C_EVENT_RSC_SCDN" ref="a27281a7d96d73dcdffc1dad8de824ad9a04201048373a2145267a03781c58d50e" args="" -->CVMX_L2C_EVENT_RSC_SCDN</em>&nbsp;</td><td>
<p>RSC SCDN. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9ad36b08bbc78307ea4e21a39df1cba01f"></a><!-- doxytag: member="CVMX_L2C_EVENT_RSC_DATA_VALID" ref="a27281a7d96d73dcdffc1dad8de824ad9ad36b08bbc78307ea4e21a39df1cba01f" args="" -->CVMX_L2C_EVENT_RSC_DATA_VALID</em>&nbsp;</td><td>
<p>RSC Data Valid. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9a7a6518f009b94f386dddeee2754a424a"></a><!-- doxytag: member="CVMX_L2C_EVENT_RSC_VALID_FILL" ref="a27281a7d96d73dcdffc1dad8de824ad9a7a6518f009b94f386dddeee2754a424a" args="" -->CVMX_L2C_EVENT_RSC_VALID_FILL</em>&nbsp;</td><td>
<p>RSC Data Valid (FILL). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9ae38f523b9ee86788d2fa7162f5484658"></a><!-- doxytag: member="CVMX_L2C_EVENT_RSC_VALID_STRSP" ref="a27281a7d96d73dcdffc1dad8de824ad9ae38f523b9ee86788d2fa7162f5484658" args="" -->CVMX_L2C_EVENT_RSC_VALID_STRSP</em>&nbsp;</td><td>
<p>RSC Data Valid (STRSP). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9a15436f63a002ed2436488a28d2c9bca2"></a><!-- doxytag: member="CVMX_L2C_EVENT_RSC_VALID_REFL" ref="a27281a7d96d73dcdffc1dad8de824ad9a15436f63a002ed2436488a28d2c9bca2" args="" -->CVMX_L2C_EVENT_RSC_VALID_REFL</em>&nbsp;</td><td>
<p>RSC Data Valid (REFL). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9ac9d37ff9bb1c2d611bc13e3885582545"></a><!-- doxytag: member="CVMX_L2C_EVENT_LRF_REQ" ref="a27281a7d96d73dcdffc1dad8de824ad9ac9d37ff9bb1c2d611bc13e3885582545" args="" -->CVMX_L2C_EVENT_LRF_REQ</em>&nbsp;</td><td>
<p>LRF-REQ (LFB-NQ). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9a89f5ddaad846e6d2e79c9a56be6fb715"></a><!-- doxytag: member="CVMX_L2C_EVENT_DT_RD_ALLOC" ref="a27281a7d96d73dcdffc1dad8de824ad9a89f5ddaad846e6d2e79c9a56be6fb715" args="" -->CVMX_L2C_EVENT_DT_RD_ALLOC</em>&nbsp;</td><td>
<p>DT RD-ALLOC. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9a883ef2b63e4a66feb9c5cdbac018f805"></a><!-- doxytag: member="CVMX_L2C_EVENT_DT_WR_INVAL" ref="a27281a7d96d73dcdffc1dad8de824ad9a883ef2b63e4a66feb9c5cdbac018f805" args="" -->CVMX_L2C_EVENT_DT_WR_INVAL</em>&nbsp;</td><td>
<p>DT WR-INVAL. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a27281a7d96d73dcdffc1dad8de824ad9a79ded66771ca26ae68ba0808c374b754"></a><!-- doxytag: member="CVMX_L2C_EVENT_MAX" ref="a27281a7d96d73dcdffc1dad8de824ad9a79ded66771ca26ae68ba0808c374b754" args="" -->CVMX_L2C_EVENT_MAX</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="afa49919921ec79f2d926e7af0358c08b"></a><!-- doxytag: member="cvmx&#45;l2c.h::cvmx_l2c_tad_event" ref="afa49919921ec79f2d926e7af0358c08b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08b">cvmx_l2c_tad_event</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="afa49919921ec79f2d926e7af0358c08ba0e85c6a9df32f83cf65ecfc9f5839e52"></a><!-- doxytag: member="CVMX_L2C_TAD_EVENT_NONE" ref="afa49919921ec79f2d926e7af0358c08ba0e85c6a9df32f83cf65ecfc9f5839e52" args="" -->CVMX_L2C_TAD_EVENT_NONE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afa49919921ec79f2d926e7af0358c08baf35985e3aaa1d8ae2808fdc38e11d7dd"></a><!-- doxytag: member="CVMX_L2C_TAD_EVENT_TAG_HIT" ref="afa49919921ec79f2d926e7af0358c08baf35985e3aaa1d8ae2808fdc38e11d7dd" args="" -->CVMX_L2C_TAD_EVENT_TAG_HIT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afa49919921ec79f2d926e7af0358c08ba9638bc232fb31a418c165ef6c086e58f"></a><!-- doxytag: member="CVMX_L2C_TAD_EVENT_TAG_MISS" ref="afa49919921ec79f2d926e7af0358c08ba9638bc232fb31a418c165ef6c086e58f" args="" -->CVMX_L2C_TAD_EVENT_TAG_MISS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afa49919921ec79f2d926e7af0358c08bae2b2c078a48e4882aac1abc4db520154"></a><!-- doxytag: member="CVMX_L2C_TAD_EVENT_TAG_NOALLOC" ref="afa49919921ec79f2d926e7af0358c08bae2b2c078a48e4882aac1abc4db520154" args="" -->CVMX_L2C_TAD_EVENT_TAG_NOALLOC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afa49919921ec79f2d926e7af0358c08babdf78793fe5399f6e2eaf88afa6ae51e"></a><!-- doxytag: member="CVMX_L2C_TAD_EVENT_TAG_VICTIM" ref="afa49919921ec79f2d926e7af0358c08babdf78793fe5399f6e2eaf88afa6ae51e" args="" -->CVMX_L2C_TAD_EVENT_TAG_VICTIM</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afa49919921ec79f2d926e7af0358c08baf4bd1981c63161fcb5da9d37861de888"></a><!-- doxytag: member="CVMX_L2C_TAD_EVENT_SC_FAIL" ref="afa49919921ec79f2d926e7af0358c08baf4bd1981c63161fcb5da9d37861de888" args="" -->CVMX_L2C_TAD_EVENT_SC_FAIL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afa49919921ec79f2d926e7af0358c08ba8b79b65b4b6772694e76ef297351b3bf"></a><!-- doxytag: member="CVMX_L2C_TAD_EVENT_SC_PASS" ref="afa49919921ec79f2d926e7af0358c08ba8b79b65b4b6772694e76ef297351b3bf" args="" -->CVMX_L2C_TAD_EVENT_SC_PASS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afa49919921ec79f2d926e7af0358c08ba4bd8d02986b39cc30bc0664742629275"></a><!-- doxytag: member="CVMX_L2C_TAD_EVENT_LFB_VALID" ref="afa49919921ec79f2d926e7af0358c08ba4bd8d02986b39cc30bc0664742629275" args="" -->CVMX_L2C_TAD_EVENT_LFB_VALID</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afa49919921ec79f2d926e7af0358c08ba5cf495fcc28b16552d8f8e9ecf6ac6ae"></a><!-- doxytag: member="CVMX_L2C_TAD_EVENT_LFB_WAIT_LFB" ref="afa49919921ec79f2d926e7af0358c08ba5cf495fcc28b16552d8f8e9ecf6ac6ae" args="" -->CVMX_L2C_TAD_EVENT_LFB_WAIT_LFB</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afa49919921ec79f2d926e7af0358c08ba4157c69a264c58a3b11cab38dad20083"></a><!-- doxytag: member="CVMX_L2C_TAD_EVENT_LFB_WAIT_VAB" ref="afa49919921ec79f2d926e7af0358c08ba4157c69a264c58a3b11cab38dad20083" args="" -->CVMX_L2C_TAD_EVENT_LFB_WAIT_VAB</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afa49919921ec79f2d926e7af0358c08ba5abf6319e0440b9c15799041ecae6872"></a><!-- doxytag: member="CVMX_L2C_TAD_EVENT_QUAD0_INDEX" ref="afa49919921ec79f2d926e7af0358c08ba5abf6319e0440b9c15799041ecae6872" args="" -->CVMX_L2C_TAD_EVENT_QUAD0_INDEX</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afa49919921ec79f2d926e7af0358c08ba580971ad69c040e7e3bba4d302240628"></a><!-- doxytag: member="CVMX_L2C_TAD_EVENT_QUAD0_READ" ref="afa49919921ec79f2d926e7af0358c08ba580971ad69c040e7e3bba4d302240628" args="" -->CVMX_L2C_TAD_EVENT_QUAD0_READ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afa49919921ec79f2d926e7af0358c08ba49d4cd9d19d34f4d93720232c587a760"></a><!-- doxytag: member="CVMX_L2C_TAD_EVENT_QUAD0_BANK" ref="afa49919921ec79f2d926e7af0358c08ba49d4cd9d19d34f4d93720232c587a760" args="" -->CVMX_L2C_TAD_EVENT_QUAD0_BANK</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afa49919921ec79f2d926e7af0358c08ba4084f9b10146c853cc6eca893bdbbc23"></a><!-- doxytag: member="CVMX_L2C_TAD_EVENT_QUAD0_WDAT" ref="afa49919921ec79f2d926e7af0358c08ba4084f9b10146c853cc6eca893bdbbc23" args="" -->CVMX_L2C_TAD_EVENT_QUAD0_WDAT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afa49919921ec79f2d926e7af0358c08bafd868d8195c35baf048ee7345e5cd73c"></a><!-- doxytag: member="CVMX_L2C_TAD_EVENT_QUAD1_INDEX" ref="afa49919921ec79f2d926e7af0358c08bafd868d8195c35baf048ee7345e5cd73c" args="" -->CVMX_L2C_TAD_EVENT_QUAD1_INDEX</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afa49919921ec79f2d926e7af0358c08ba13332c26c60b210b1bae83d40cdd3bd2"></a><!-- doxytag: member="CVMX_L2C_TAD_EVENT_QUAD1_READ" ref="afa49919921ec79f2d926e7af0358c08ba13332c26c60b210b1bae83d40cdd3bd2" args="" -->CVMX_L2C_TAD_EVENT_QUAD1_READ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afa49919921ec79f2d926e7af0358c08bae5bbe2f678e53e203c36182f986e12b6"></a><!-- doxytag: member="CVMX_L2C_TAD_EVENT_QUAD1_BANK" ref="afa49919921ec79f2d926e7af0358c08bae5bbe2f678e53e203c36182f986e12b6" args="" -->CVMX_L2C_TAD_EVENT_QUAD1_BANK</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afa49919921ec79f2d926e7af0358c08baad74b8dc758b1f4540ef13a2405b3407"></a><!-- doxytag: member="CVMX_L2C_TAD_EVENT_QUAD1_WDAT" ref="afa49919921ec79f2d926e7af0358c08baad74b8dc758b1f4540ef13a2405b3407" args="" -->CVMX_L2C_TAD_EVENT_QUAD1_WDAT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afa49919921ec79f2d926e7af0358c08bae81d182f86d3c832692ceddd195387df"></a><!-- doxytag: member="CVMX_L2C_TAD_EVENT_QUAD2_INDEX" ref="afa49919921ec79f2d926e7af0358c08bae81d182f86d3c832692ceddd195387df" args="" -->CVMX_L2C_TAD_EVENT_QUAD2_INDEX</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afa49919921ec79f2d926e7af0358c08ba24dad8b67f67dbd0c481a3e70cb31efb"></a><!-- doxytag: member="CVMX_L2C_TAD_EVENT_QUAD2_READ" ref="afa49919921ec79f2d926e7af0358c08ba24dad8b67f67dbd0c481a3e70cb31efb" args="" -->CVMX_L2C_TAD_EVENT_QUAD2_READ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afa49919921ec79f2d926e7af0358c08ba83ccd54a7439ea250455b1298114f423"></a><!-- doxytag: member="CVMX_L2C_TAD_EVENT_QUAD2_BANK" ref="afa49919921ec79f2d926e7af0358c08ba83ccd54a7439ea250455b1298114f423" args="" -->CVMX_L2C_TAD_EVENT_QUAD2_BANK</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afa49919921ec79f2d926e7af0358c08bab6f63a9291118449e9213e3914385cae"></a><!-- doxytag: member="CVMX_L2C_TAD_EVENT_QUAD2_WDAT" ref="afa49919921ec79f2d926e7af0358c08bab6f63a9291118449e9213e3914385cae" args="" -->CVMX_L2C_TAD_EVENT_QUAD2_WDAT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afa49919921ec79f2d926e7af0358c08baa4b4b4fbc50ab3566dee9289d66481b0"></a><!-- doxytag: member="CVMX_L2C_TAD_EVENT_QUAD3_INDEX" ref="afa49919921ec79f2d926e7af0358c08baa4b4b4fbc50ab3566dee9289d66481b0" args="" -->CVMX_L2C_TAD_EVENT_QUAD3_INDEX</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afa49919921ec79f2d926e7af0358c08baa93a7f07d9eac427c2768b874dc00ba9"></a><!-- doxytag: member="CVMX_L2C_TAD_EVENT_QUAD3_READ" ref="afa49919921ec79f2d926e7af0358c08baa93a7f07d9eac427c2768b874dc00ba9" args="" -->CVMX_L2C_TAD_EVENT_QUAD3_READ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afa49919921ec79f2d926e7af0358c08ba2575d2efc74be2293a011ed87471871c"></a><!-- doxytag: member="CVMX_L2C_TAD_EVENT_QUAD3_BANK" ref="afa49919921ec79f2d926e7af0358c08ba2575d2efc74be2293a011ed87471871c" args="" -->CVMX_L2C_TAD_EVENT_QUAD3_BANK</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afa49919921ec79f2d926e7af0358c08ba44bbda57caf9e96eb0bd48a6eec7c401"></a><!-- doxytag: member="CVMX_L2C_TAD_EVENT_QUAD3_WDAT" ref="afa49919921ec79f2d926e7af0358c08ba44bbda57caf9e96eb0bd48a6eec7c401" args="" -->CVMX_L2C_TAD_EVENT_QUAD3_WDAT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afa49919921ec79f2d926e7af0358c08babced4ba41c89da8b794eb1f9946fd600"></a><!-- doxytag: member="CVMX_L2C_TAD_EVENT_QUAD4_INDEX" ref="afa49919921ec79f2d926e7af0358c08babced4ba41c89da8b794eb1f9946fd600" args="" -->CVMX_L2C_TAD_EVENT_QUAD4_INDEX</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afa49919921ec79f2d926e7af0358c08babb7e7dd5b6fee90e8186e6f2d16b14dc"></a><!-- doxytag: member="CVMX_L2C_TAD_EVENT_QUAD4_READ" ref="afa49919921ec79f2d926e7af0358c08babb7e7dd5b6fee90e8186e6f2d16b14dc" args="" -->CVMX_L2C_TAD_EVENT_QUAD4_READ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afa49919921ec79f2d926e7af0358c08baf7afffabcb2a4adbc2f6fa44e07a1527"></a><!-- doxytag: member="CVMX_L2C_TAD_EVENT_QUAD4_BANK" ref="afa49919921ec79f2d926e7af0358c08baf7afffabcb2a4adbc2f6fa44e07a1527" args="" -->CVMX_L2C_TAD_EVENT_QUAD4_BANK</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afa49919921ec79f2d926e7af0358c08ba87a4c583b0af576f25935d4f752538da"></a><!-- doxytag: member="CVMX_L2C_TAD_EVENT_QUAD4_WDAT" ref="afa49919921ec79f2d926e7af0358c08ba87a4c583b0af576f25935d4f752538da" args="" -->CVMX_L2C_TAD_EVENT_QUAD4_WDAT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afa49919921ec79f2d926e7af0358c08ba467ef05a4a11db89434d6ec261237828"></a><!-- doxytag: member="CVMX_L2C_TAD_EVENT_QUAD5_INDEX" ref="afa49919921ec79f2d926e7af0358c08ba467ef05a4a11db89434d6ec261237828" args="" -->CVMX_L2C_TAD_EVENT_QUAD5_INDEX</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afa49919921ec79f2d926e7af0358c08ba24c8c7856e7e4d71f38a61c35b5a1021"></a><!-- doxytag: member="CVMX_L2C_TAD_EVENT_QUAD5_READ" ref="afa49919921ec79f2d926e7af0358c08ba24c8c7856e7e4d71f38a61c35b5a1021" args="" -->CVMX_L2C_TAD_EVENT_QUAD5_READ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afa49919921ec79f2d926e7af0358c08ba8ea2ec48392ac8e0718d0446955011ca"></a><!-- doxytag: member="CVMX_L2C_TAD_EVENT_QUAD5_BANK" ref="afa49919921ec79f2d926e7af0358c08ba8ea2ec48392ac8e0718d0446955011ca" args="" -->CVMX_L2C_TAD_EVENT_QUAD5_BANK</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afa49919921ec79f2d926e7af0358c08ba18e287f4f904ecf415131bfa358c86ec"></a><!-- doxytag: member="CVMX_L2C_TAD_EVENT_QUAD5_WDAT" ref="afa49919921ec79f2d926e7af0358c08ba18e287f4f904ecf415131bfa358c86ec" args="" -->CVMX_L2C_TAD_EVENT_QUAD5_WDAT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afa49919921ec79f2d926e7af0358c08ba599092afc47b6a21e3ec30ebfc1a1c71"></a><!-- doxytag: member="CVMX_L2C_TAD_EVENT_QUAD6_INDEX" ref="afa49919921ec79f2d926e7af0358c08ba599092afc47b6a21e3ec30ebfc1a1c71" args="" -->CVMX_L2C_TAD_EVENT_QUAD6_INDEX</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afa49919921ec79f2d926e7af0358c08ba0dee0c54e7211c67baab94b1acb2b964"></a><!-- doxytag: member="CVMX_L2C_TAD_EVENT_QUAD6_READ" ref="afa49919921ec79f2d926e7af0358c08ba0dee0c54e7211c67baab94b1acb2b964" args="" -->CVMX_L2C_TAD_EVENT_QUAD6_READ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afa49919921ec79f2d926e7af0358c08babb9cb7696f3a05aabe1849e0e869e60c"></a><!-- doxytag: member="CVMX_L2C_TAD_EVENT_QUAD6_BANK" ref="afa49919921ec79f2d926e7af0358c08babb9cb7696f3a05aabe1849e0e869e60c" args="" -->CVMX_L2C_TAD_EVENT_QUAD6_BANK</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afa49919921ec79f2d926e7af0358c08badcbb68fb5753f616e887ac94928b3fe9"></a><!-- doxytag: member="CVMX_L2C_TAD_EVENT_QUAD6_WDAT" ref="afa49919921ec79f2d926e7af0358c08badcbb68fb5753f616e887ac94928b3fe9" args="" -->CVMX_L2C_TAD_EVENT_QUAD6_WDAT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afa49919921ec79f2d926e7af0358c08ba8186dcceccaac188ca545401b163beb1"></a><!-- doxytag: member="CVMX_L2C_TAD_EVENT_QUAD7_INDEX" ref="afa49919921ec79f2d926e7af0358c08ba8186dcceccaac188ca545401b163beb1" args="" -->CVMX_L2C_TAD_EVENT_QUAD7_INDEX</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afa49919921ec79f2d926e7af0358c08bac4c3190dd4fd47ef008a5b3293749cfc"></a><!-- doxytag: member="CVMX_L2C_TAD_EVENT_QUAD7_READ" ref="afa49919921ec79f2d926e7af0358c08bac4c3190dd4fd47ef008a5b3293749cfc" args="" -->CVMX_L2C_TAD_EVENT_QUAD7_READ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afa49919921ec79f2d926e7af0358c08ba5a74ea292dc79507462318d7cf6e8ab9"></a><!-- doxytag: member="CVMX_L2C_TAD_EVENT_QUAD7_BANK" ref="afa49919921ec79f2d926e7af0358c08ba5a74ea292dc79507462318d7cf6e8ab9" args="" -->CVMX_L2C_TAD_EVENT_QUAD7_BANK</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afa49919921ec79f2d926e7af0358c08ba522381bad44ac6394c9191e97f39d70c"></a><!-- doxytag: member="CVMX_L2C_TAD_EVENT_QUAD7_WDAT" ref="afa49919921ec79f2d926e7af0358c08ba522381bad44ac6394c9191e97f39d70c" args="" -->CVMX_L2C_TAD_EVENT_QUAD7_WDAT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afa49919921ec79f2d926e7af0358c08ba977302afd6ac39be7f9e5360fdceba7c"></a><!-- doxytag: member="CVMX_L2C_TAD_EVENT_MAX" ref="afa49919921ec79f2d926e7af0358c08ba977302afd6ac39be7f9e5360fdceba7c" args="" -->CVMX_L2C_TAD_EVENT_MAX</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="ae5eb21c5840a911648bc1efc714775f7"></a><!-- doxytag: member="cvmx&#45;l2c.h::cvmx_l2c_address_to_index" ref="ae5eb21c5840a911648bc1efc714775f7" args="(uint64_t addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cvmx_l2c_address_to_index </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>addr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns the cache index for a given physical address. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>addr</em>&nbsp;</td><td>physical address</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>L2 cache index </dd></dl>

</div>
</div>
<a class="anchor" id="aa684791ec44cdb14a8e9b492b41ceac5"></a><!-- doxytag: member="cvmx&#45;l2c.h::cvmx_l2c_address_to_tad" ref="aa684791ec44cdb14a8e9b492b41ceac5" args="(uint64_t addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int cvmx_l2c_address_to_tad </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>addr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Find the TAD for the specified address. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>addr</em>&nbsp;</td><td>physical address to get TAD for</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TAD number for address. </dd></dl>

</div>
</div>
<a class="anchor" id="a39bbb6ed95f9d2650e6fda03e1e9ef84"></a><!-- doxytag: member="cvmx&#45;l2c.h::cvmx_l2c_config_perf" ref="a39bbb6ed95f9d2650e6fda03e1e9ef84" args="(uint32_t counter, cvmx_l2c_event_t event, uint32_t clear_on_read)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cvmx_l2c_config_perf </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>counter</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvmx-l2c_8h.html#ab9931cc13ead50d53254a2d629c60ce4">cvmx_l2c_event_t</a>&nbsp;</td>
          <td class="paramname"> <em>event</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>clear_on_read</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Configure one of the four L2 Cache performance counters to capture event occurences. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>counter</em>&nbsp;</td><td>The counter to configure. Range 0..3. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>event</em>&nbsp;</td><td>The type of L2 Cache event occurrence to count. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>clear_on_read</em>&nbsp;</td><td>When asserted, any read of the performance counter clears the counter.</td></tr>
  </table>
  </dd>
</dl>
<dl class="note"><dt><b>Note:</b></dt><dd>The routine does not clear the counter. </dd></dl>

</div>
</div>
<a class="anchor" id="a7b32e404fbddda134f1236bdc05675fc"></a><!-- doxytag: member="cvmx&#45;l2c.h::cvmx_l2c_flush" ref="a7b32e404fbddda134f1236bdc05675fc" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cvmx_l2c_flush </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Flushes (and unlocks) the entire L2 cache. </p>
<p>IMPORTANT: Must only be run by one core at a time due to use of L2C debug features. </p>

</div>
</div>
<a class="anchor" id="a0d80f07ec4366a35321d91695277ca3d"></a><!-- doxytag: member="cvmx&#45;l2c.h::cvmx_l2c_flush_line" ref="a0d80f07ec4366a35321d91695277ca3d" args="(uint32_t assoc, uint32_t index)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cvmx_l2c_flush_line </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>assoc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>index</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Flush a line from the L2 cache This should only be called from one core at a time, as this routine sets the core to the 'debug' core in order to flush the line. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>assoc</em>&nbsp;</td><td>Association (or way) to flush </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>index</em>&nbsp;</td><td>Index to flush </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ad3d55a2aa70a537c4b4c397eea040451"></a><!-- doxytag: member="cvmx&#45;l2c.h::cvmx_l2c_flush_ocx" ref="ad3d55a2aa70a537c4b4c397eea040451" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cvmx_l2c_flush_ocx </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Flushes (and unlocks) the entire L2 cache. </p>
<p>Unlike cvmx_l2c_flush this function also flushes and unlocks the remote L2 cache. IMPORTANT: Must only be run by one core at a time due to use of L2C debug features. </p>

</div>
</div>
<a class="anchor" id="a246b40be5ff22050a466035bf289b9be"></a><!-- doxytag: member="cvmx&#45;l2c.h::cvmx_l2c_get_cache_size_bytes" ref="a246b40be5ff22050a466035bf289b9be" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int cvmx_l2c_get_cache_size_bytes </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>Returns the size of the L2 cache in bytes, -1 on error (unrecognized model) </dd></dl>

</div>
</div>
<a class="anchor" id="aa59b0d0de27ea39f19eee6f6180600f8"></a><!-- doxytag: member="cvmx&#45;l2c.h::cvmx_l2c_get_core_way_partition" ref="aa59b0d0de27ea39f19eee6f6180600f8" args="(uint32_t core)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int cvmx_l2c_get_core_way_partition </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>core</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the L2 Cache way partitioning for a given core. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core</em>&nbsp;</td><td>The core processor of interest.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The mask specifying the partitioning. 0 bits in mask indicates the cache 'ways' that a core can evict from. -1 on error </dd></dl>

</div>
</div>
<a class="anchor" id="abe33bf3c58e816363d8bfb496bc0730a"></a><!-- doxytag: member="cvmx&#45;l2c.h::cvmx_l2c_get_hw_way_partition" ref="abe33bf3c58e816363d8bfb496bc0730a" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int cvmx_l2c_get_hw_way_partition </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the L2 Cache way partitioning for the hw blocks. </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>The mask specifying the reserved way. 0 bits in mask indicates the cache 'ways' that a core can evict from. -1 on error </dd></dl>

</div>
</div>
<a class="anchor" id="ac731ddfab0b2599e69e5ccff719206e0"></a><!-- doxytag: member="cvmx&#45;l2c.h::cvmx_l2c_get_hw_way_partition2" ref="ac731ddfab0b2599e69e5ccff719206e0" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int cvmx_l2c_get_hw_way_partition2 </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the L2 Cache way partitioning for the second set of hw blocks. </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>The mask specifying the reserved way. 0 bits in mask indicates the cache 'ways' that a core can evict from. -1 on error </dd></dl>

</div>
</div>
<a class="anchor" id="a44caca04f617e523e8eea9077af832be"></a><!-- doxytag: member="cvmx&#45;l2c.h::cvmx_l2c_get_num_assoc" ref="a44caca04f617e523e8eea9077af832be" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int cvmx_l2c_get_num_assoc </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the number of associations in the L2 Cache. </p>
<dl class="return"><dt><b>Returns:</b></dt><dd></dd></dl>

</div>
</div>
<a class="anchor" id="ae99519973f511459f1ec67c97b1a89a2"></a><!-- doxytag: member="cvmx&#45;l2c.h::cvmx_l2c_get_num_sets" ref="ae99519973f511459f1ec67c97b1a89a2" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int cvmx_l2c_get_num_sets </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the number of sets in the L2 Cache. </p>
<dl class="return"><dt><b>Returns:</b></dt><dd></dd></dl>

</div>
</div>
<a class="anchor" id="a410a492416a1c1008e527db1ba80a741"></a><!-- doxytag: member="cvmx&#45;l2c.h::cvmx_l2c_get_set_bits" ref="a410a492416a1c1008e527db1ba80a741" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int cvmx_l2c_get_set_bits </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return log base 2 of the number of sets in the L2 cache. </p>
<dl class="return"><dt><b>Returns:</b></dt><dd></dd></dl>

</div>
</div>
<a class="anchor" id="ab47718c70311b83d71a91a29dbe9d4ca"></a><!-- doxytag: member="cvmx&#45;l2c.h::cvmx_l2c_get_tag" ref="ab47718c70311b83d71a91a29dbe9d4ca" args="(uint32_t association, uint32_t index)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unioncvmx__l2c__tag.html">cvmx_l2c_tag_t</a> cvmx_l2c_get_tag </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>association</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>index</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [write]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Read the L2 controller tag for a given location in L2. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>association</em>&nbsp;</td><td>Which association to read line from </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>index</em>&nbsp;</td><td>Which way to read from.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>l2c tag structure for line requested.</dd></dl>
<p>NOTE: This function is deprecated and cannot be used on devices with multiple L2C interfaces such as the OCTEON CN68XX. Please use cvmx_l2c_get_tag_v2 instead. </p>

</div>
</div>
<a class="anchor" id="ade7770aa1a99c094d60345c5224f498e"></a><!-- doxytag: member="cvmx&#45;l2c.h::cvmx_l2c_get_tag_v2" ref="ade7770aa1a99c094d60345c5224f498e" args="(uint32_t association, uint32_t index, uint32_t tad)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unioncvmx__l2c__tag.html">cvmx_l2c_tag_t</a> cvmx_l2c_get_tag_v2 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>association</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>tad</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [write]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Read the L2 controller tag for a given location in L2. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>association</em>&nbsp;</td><td>Which association to read line from </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>index</em>&nbsp;</td><td>Which way to read from.</td></tr>
    <tr><td valign="top"></td><td valign="top"><em>tad</em>&nbsp;</td><td>Which TAD to read from, set to 0 except on OCTEON CN68XX.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>l2c tag structure for line requested. </dd></dl>

</div>
</div>
<a class="anchor" id="a26ea890e5d5f192ca5d3fa251d51813b"></a><!-- doxytag: member="cvmx&#45;l2c.h::cvmx_l2c_lock_line" ref="a26ea890e5d5f192ca5d3fa251d51813b" args="(uint64_t addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int cvmx_l2c_lock_line </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>addr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Locks a line in the L2 cache at the specified physical address. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>addr</em>&nbsp;</td><td>physical address of line to lock</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>0 on success, 1 if line not locked. </dd></dl>

</div>
</div>
<a class="anchor" id="a052ab548e1a5f54e4c57a7a9e6d71f8d"></a><!-- doxytag: member="cvmx&#45;l2c.h::cvmx_l2c_lock_mem_region" ref="a052ab548e1a5f54e4c57a7a9e6d71f8d" args="(uint64_t start, uint64_t len)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int cvmx_l2c_lock_mem_region </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>start</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>len</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Locks a specified memory region in the L2 cache. </p>
<p>Note that if not all lines can be locked, that means that all but one of the ways (associations) available to the locking core are locked. Having only 1 association available for normal caching may have a significant adverse affect on performance. Care should be taken to ensure that enough of the L2 cache is left unlocked to allow for normal caching of DRAM.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>start</em>&nbsp;</td><td>Physical address of the start of the region to lock </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>len</em>&nbsp;</td><td>Length (in bytes) of region to lock</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Number of requested lines that where not locked. 0 on success (all locked) </dd></dl>

</div>
</div>
<a class="anchor" id="a26232788686ae9eef6ba052a28ed1072"></a><!-- doxytag: member="cvmx&#45;l2c.h::cvmx_l2c_read_perf" ref="a26232788686ae9eef6ba052a28ed1072" args="(uint32_t counter)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t cvmx_l2c_read_perf </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>counter</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Read the given L2 Cache performance counter. </p>
<p>The counter must be configured before reading, but this routine does not enforce this requirement.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>counter</em>&nbsp;</td><td>The counter to configure. Range 0..3.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The current counter value. </dd></dl>

</div>
</div>
<a class="anchor" id="ac4bdb4bf19d625f6e3130901a72cad4b"></a><!-- doxytag: member="cvmx&#45;l2c.h::cvmx_l2c_set_big_size" ref="ac4bdb4bf19d625f6e3130901a72cad4b" args="(uint64_t mem_size, int mode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cvmx_l2c_set_big_size </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>mem_size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>mode</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Initialize the BIG address in L2C+DRAM to generate proper error on reading/writing to an non-existant memory location. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>mem_size</em>&nbsp;</td><td>Amount of DRAM configured in MB. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>mode</em>&nbsp;</td><td>Allow/Disallow reporting errors L2C_INT_SUM[BIGRD,BIGWR]. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ac5d084289620415e5be7939f1350c0ff"></a><!-- doxytag: member="cvmx&#45;l2c.h::cvmx_l2c_set_big_size_node" ref="ac5d084289620415e5be7939f1350c0ff" args="(int node, uint64_t mem_size, int mode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cvmx_l2c_set_big_size_node </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>node</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>mem_size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>mode</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Initialize the BIG address in L2C+DRAM to generate proper error on reading/writing to an non-existant memory location. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>node</em>&nbsp;</td><td>OCX CPU node number </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>mem_size</em>&nbsp;</td><td>Amount of DRAM configured in MB. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>mode</em>&nbsp;</td><td>Allow/Disallow reporting errors L2C_INT_SUM[BIGRD,BIGWR]. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="acfe348d22f95e9399a7645d2495a914d"></a><!-- doxytag: member="cvmx&#45;l2c.h::cvmx_l2c_set_core_way_partition" ref="acfe348d22f95e9399a7645d2495a914d" args="(uint32_t core, uint32_t mask)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int cvmx_l2c_set_core_way_partition </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>core</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>mask</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Partitions the L2 cache for a core. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core</em>&nbsp;</td><td>The core that the partitioning applies to. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>mask</em>&nbsp;</td><td>The partitioning of the ways expressed as a binary mask. A 0 bit allows the core to evict cache lines from a way, while a 1 bit blocks the core from evicting any lines from that way. There must be at least one allowed way (0 bit) in the mask.</td></tr>
  </table>
  </dd>
</dl>
<dl class="note"><dt><b>Note:</b></dt><dd>If any ways are blocked for all cores and the HW blocks, then those ways will never have any cache lines evicted from them. All cores and the hardware blocks are free to read from all ways regardless of the partitioning. </dd></dl>

</div>
</div>
<a class="anchor" id="a2229bce8dad9aaf52a7645a8a7bbba01"></a><!-- doxytag: member="cvmx&#45;l2c.h::cvmx_l2c_set_hw_way_partition" ref="a2229bce8dad9aaf52a7645a8a7bbba01" args="(uint32_t mask)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int cvmx_l2c_set_hw_way_partition </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>mask</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Partitions the L2 cache for the hardware blocks. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>mask</em>&nbsp;</td><td>The partitioning of the ways expressed as a binary mask. A 0 bit allows the core to evict cache lines from a way, while a 1 bit blocks the core from evicting any lines from that way. There must be at least one allowed way (0 bit) in the mask.</td></tr>
  </table>
  </dd>
</dl>
<dl class="note"><dt><b>Note:</b></dt><dd>If any ways are blocked for all cores and the HW blocks, then those ways will never have any cache lines evicted from them. All cores and the hardware blocks are free to read from all ways regardless of the partitioning. </dd></dl>

</div>
</div>
<a class="anchor" id="a78a8c411083ab9e5b0973ae292b7f5ae"></a><!-- doxytag: member="cvmx&#45;l2c.h::cvmx_l2c_set_hw_way_partition2" ref="a78a8c411083ab9e5b0973ae292b7f5ae" args="(uint32_t mask)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int cvmx_l2c_set_hw_way_partition2 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>mask</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Partitions the L2 cache for the second set of blocks. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>mask</em>&nbsp;</td><td>The partitioning of the ways expressed as a binary mask. A 0 bit allows the core to evict cache lines from a way, while a 1 bit blocks the core from evicting any lines from that way. There must be at least one allowed way (0 bit) in the mask.</td></tr>
  </table>
  </dd>
</dl>
<dl class="note"><dt><b>Note:</b></dt><dd>If any ways are blocked for all cores and the HW blocks, then those ways will never have any cache lines evicted from them. All cores and the hardware blocks are free to read from all ways regardless of the partitioning. </dd></dl>

</div>
</div>
<a class="anchor" id="a194d98e7dc5b2d841a163dc221a82795"></a><!-- doxytag: member="cvmx&#45;l2c.h::cvmx_l2c_tqdl2d_to_index_7xxx" ref="a194d98e7dc5b2d841a163dc221a82795" args="(int node, int tad)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t cvmx_l2c_tqdl2d_to_index_7xxx </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>node</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>tad</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Decodes TQD L2D single and double-bit errors to the appropriate cache index for the CVMX_CACHE_LTGL2I operation. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>node</em>&nbsp;</td><td>CPU node number </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>tad</em>&nbsp;</td><td>TAD interface</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>index address to pass to the LTGL2I cache operation (3) </dd></dl>

</div>
</div>
<a class="anchor" id="a14f46ac3f49e6cb922073a47f05bdd20"></a><!-- doxytag: member="cvmx&#45;l2c.h::cvmx_l2c_ttgx_to_index_7xxx" ref="a14f46ac3f49e6cb922073a47f05bdd20" args="(int node, int tad, bool remote)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t cvmx_l2c_ttgx_to_index_7xxx </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>node</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>tad</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>remote</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Decodes TTG tag single and double-bit errors to the appropriate cache index for the CVMX_CACHE_LTGL2I operation. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>node</em>&nbsp;</td><td>CPU node number </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>tad</em>&nbsp;</td><td>TAD interface </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>remote</em>&nbsp;</td><td>true for remote tag index (78XX only)</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>index address to pass to the LTGL2I cache operation (3)</dd></dl>
<p>TODO: This code needs to be corrected or validated.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>node</em>&nbsp;</td><td>CPU node number </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>tad</em>&nbsp;</td><td>TAD interface</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>index address to pass to the LTGL2I cache operation (3) </dd></dl>

</div>
</div>
<a class="anchor" id="ad40a8f486ddfbde89f5f898b8ac2177c"></a><!-- doxytag: member="cvmx&#45;l2c.h::cvmx_l2c_unlock_line" ref="ad40a8f486ddfbde89f5f898b8ac2177c" args="(uint64_t address)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int cvmx_l2c_unlock_line </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>address</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Unlock and flush a cache line from the L2 cache. </p>
<p>IMPORTANT: Must only be run by one core at a time due to use of L2C debug features. Note that this function will flush a matching but unlocked cache line. (If address is not in L2, no lines are flushed.)</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>address</em>&nbsp;</td><td>Physical address to unlock</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>0: line not unlocked 1: line unlocked </dd></dl>

</div>
</div>
<a class="anchor" id="a44e6ca56a6b43c3c86ea689fa49dda0f"></a><!-- doxytag: member="cvmx&#45;l2c.h::cvmx_l2c_unlock_mem_region" ref="a44e6ca56a6b43c3c86ea689fa49dda0f" args="(uint64_t start, uint64_t len)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int cvmx_l2c_unlock_mem_region </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>start</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>len</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Unlocks a region of memory that is locked in the L2 cache. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>start</em>&nbsp;</td><td>start physical address </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>len</em>&nbsp;</td><td>length (in bytes) to unlock</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Number of locked lines that the call unlocked </dd></dl>

</div>
</div>
<a class="anchor" id="aab319bb57008cda93d9c37bc845bebbb"></a><!-- doxytag: member="cvmx&#45;l2c.h::cvmx_l2c_v2_address_to_tag" ref="aab319bb57008cda93d9c37bc845bebbb" args="(uint64_t addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cvmx_l2c_v2_address_to_tag </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>addr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns the L2 tag that will be used for the given physical address. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>addr</em>&nbsp;</td><td>physical address </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>L2 cache tag. Addreses in the LMC hole are not valid. Returns 0xFFFFFFFF if the address specified is in the LMC hole. </dd></dl>

</div>
</div>
<a class="anchor" id="a5ccda8d859ff4200337bfa18d5076b46"></a><!-- doxytag: member="cvmx&#45;l2c.h::cvmx_l2c_vrt_assign_virtid" ref="a5ccda8d859ff4200337bfa18d5076b46" args="(int virtid, uint32_t coremask)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int cvmx_l2c_vrt_assign_virtid </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>virtid</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>coremask</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Set a Virtual ID to a set of cores. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>virtid</em>&nbsp;</td><td>Assign virtid to a set of cores. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>coremask</em>&nbsp;</td><td>The group of cores to assign a unique virtual id. </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Return 0 on success, otherwise -1. </dd></dl>

</div>
</div>
<a class="anchor" id="a031082435f039868f34f097645dc1171"></a><!-- doxytag: member="cvmx&#45;l2c.h::cvmx_l2c_vrt_disable" ref="a031082435f039868f34f097645dc1171" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cvmx_l2c_vrt_disable </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Disable virtualization. </p>

</div>
</div>
<a class="anchor" id="a15a33f262eb91c2f00634eeeab758d08"></a><!-- doxytag: member="cvmx&#45;l2c.h::cvmx_l2c_vrt_enable" ref="a15a33f262eb91c2f00634eeeab758d08" args="(int mode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cvmx_l2c_vrt_enable </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>mode</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Enable virtualization. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>mode</em>&nbsp;</td><td>Whether out of bound writes are an error. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a6ea76d03c4b2a973e4c47a25e30fd543"></a><!-- doxytag: member="cvmx&#45;l2c.h::cvmx_l2c_vrt_get_max_virtids" ref="a6ea76d03c4b2a973e4c47a25e30fd543" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int cvmx_l2c_vrt_get_max_virtids </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get maxium number of virtual IDs allowed in a machine. </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>Return number of virtual machine IDs. Return -1 on failure.</dd>
<dd>
Return number of virtual machine IDs or -1 on failure. </dd></dl>

</div>
</div>
<a class="anchor" id="a5687830322c3c4dc53016c7b356fb45b"></a><!-- doxytag: member="cvmx&#45;l2c.h::cvmx_l2c_vrt_memprotect" ref="a5687830322c3c4dc53016c7b356fb45b" args="(uint64_t start_addr, int size, int virtid, int mode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int cvmx_l2c_vrt_memprotect </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>start_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>virtid</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>mode</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Block a memory region to be updated by a set of virtids. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>start_addr</em>&nbsp;</td><td>Starting address of memory region </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>size</em>&nbsp;</td><td>Size of the memory to protect </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>mode</em>&nbsp;</td><td>Allow/Disallow write access = 0, Allow write access by virtid = 1, Disallow write access by virtid</td></tr>
  </table>
  </dd>
</dl>
<p>Block a memory region to be updated by a set of virtids.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>start_addr</em>&nbsp;</td><td>Starting address of memory region </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>size</em>&nbsp;</td><td>Size of the memory to protect </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>virtid</em>&nbsp;</td><td>Virtual ID to use </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>mode</em>&nbsp;</td><td>Allow/Disallow write access = 0, Allow write access by virtid = 1, Disallow write access by virtid </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a1417dbb398d437db42580246213cc840"></a><!-- doxytag: member="cvmx&#45;l2c.h::cvmx_l2c_vrt_remove_virtid" ref="a1417dbb398d437db42580246213cc840" args="(int virtid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cvmx_l2c_vrt_remove_virtid </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>virtid</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Remove a virt id assigned to a set of cores. </p>
<p>Update the virtid mask and virtid stored for each core.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>virtid</em>&nbsp;</td><td>Remove the specified Virtualization machine ID. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ae42e7736a4e21c9c696d15e3842878e8"></a><!-- doxytag: member="cvmx&#45;l2c.h::cvmx_l2c_vrt_set_max_memsz" ref="ae42e7736a4e21c9c696d15e3842878e8" args="(int memsz)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int cvmx_l2c_vrt_set_max_memsz </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>memsz</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Set the maxium size of memory space to be allocated for virtualization. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>memsz</em>&nbsp;</td><td>Size of the virtual memory in GB </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Return 0 on success or -1 on failure. </dd></dl>

</div>
</div>
<a class="anchor" id="ab5bebbe37a4a7134597983e8a4b01335"></a><!-- doxytag: member="cvmx&#45;l2c.h::cvmx_l2c_vrt_set_max_virtids" ref="ab5bebbe37a4a7134597983e8a4b01335" args="(int nvid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int cvmx_l2c_vrt_set_max_virtids </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>nvid</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Set maxium number of Virtual IDs allowed in a machine. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>nvid</em>&nbsp;</td><td>Number of virtial ids allowed in a machine. </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Return 0 on success or -1 on failure. </dd></dl>

</div>
</div>
</div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
