Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Mar  6 18:26:04 2025
| Host         : archLaptop running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  1           
TIMING-18  Warning   Missing input or output delay               2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (23)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (23)
-------------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.221        0.000                      0                 8998        0.034        0.000                      0                 8998        3.000        0.000                       0                  3409  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
sys_clk_pin    {0.000 5.000}      10.000          100.000         
  clkfb        {0.000 5.000}      10.000          100.000         
  internalClk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin          3.080        0.000                      0                   41        0.034        0.000                      0                   41        3.000        0.000                       0                    24  
  clkfb                                                                                                                                                          8.751        0.000                       0                     2  
  internalClk        0.221        0.000                      0                 5581        0.045        0.000                      0                 5581        9.500        0.000                       0                  3383  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
internalClk   sys_clk_pin         3.808        0.000                      0                    1        1.424        0.000                      0                    1  
sys_clk_pin   internalClk         3.245        0.000                      0                  157        0.211        0.000                      0                  157  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        internalClk              0.864        0.000                      0                 3344        0.097        0.000                      0                 3344  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkfb                       
(none)        internalClk                 
(none)                      internalClk   
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.080ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.510ns  (logic 0.580ns (8.909%)  route 5.930ns (91.091%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.555     5.076    externalClk_IBUF_BUFG
    SLICE_X41Y98         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  programmingModeReg_reg/Q
                         net (fo=43, routed)          5.286    10.818    CPU_Core_inst/CU/reset_reg
    SLICE_X16Y122        LUT3 (Prop_lut3_I2_O)        0.124    10.942 r  CPU_Core_inst/CU/reset_i_1/O
                         net (fo=1, routed)           0.644    11.586    CPU_Core_inst_n_1041
    SLICE_X16Y121        FDSE                                         r  reset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.602    14.943    externalClk_IBUF_BUFG
    SLICE_X16Y121        FDSE                                         r  reset_reg/C
                         clock pessimism              0.187    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X16Y121        FDSE (Setup_fdse_C_S)       -0.429    14.666    reset_reg
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                         -11.586    
  -------------------------------------------------------------------
                         slack                                  3.080    

Slack (MET) :             3.984ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            programmingModePrev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.966ns  (logic 0.456ns (7.644%)  route 5.510ns (92.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.555     5.076    externalClk_IBUF_BUFG
    SLICE_X41Y98         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  programmingModeReg_reg/Q
                         net (fo=43, routed)          5.510    11.041    programmingModeReg_reg_n_0
    SLICE_X16Y122        FDRE                                         r  programmingModePrev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.600    14.941    externalClk_IBUF_BUFG
    SLICE_X16Y122        FDRE                                         r  programmingModePrev_reg/C
                         clock pessimism              0.187    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X16Y122        FDRE (Setup_fdre_C_D)       -0.067    15.026    programmingModePrev_reg
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -11.041    
  -------------------------------------------------------------------
                         slack                                  3.984    

Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 debounceCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 0.704ns (21.383%)  route 2.588ns (78.617%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.555     5.076    externalClk_IBUF_BUFG
    SLICE_X40Y98         FDRE                                         r  debounceCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  debounceCount_reg[9]/Q
                         net (fo=2, routed)           1.119     6.651    debounceCount_reg[9]
    SLICE_X41Y98         LUT5 (Prop_lut5_I1_O)        0.124     6.775 f  programmingModeReg_i_3/O
                         net (fo=2, routed)           0.584     7.359    programmingModeReg_i_3_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I2_O)        0.124     7.483 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.885     8.368    debounceCount[0]_i_1__0_n_0
    SLICE_X40Y100        FDRE                                         r  debounceCount_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.610    14.951    externalClk_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  debounceCount_reg[16]/C
                         clock pessimism              0.187    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X40Y100        FDRE (Setup_fdre_C_R)       -0.429    14.674    debounceCount_reg[16]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -8.368    
  -------------------------------------------------------------------
                         slack                                  6.305    

Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 debounceCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 0.704ns (21.383%)  route 2.588ns (78.617%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.555     5.076    externalClk_IBUF_BUFG
    SLICE_X40Y98         FDRE                                         r  debounceCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  debounceCount_reg[9]/Q
                         net (fo=2, routed)           1.119     6.651    debounceCount_reg[9]
    SLICE_X41Y98         LUT5 (Prop_lut5_I1_O)        0.124     6.775 f  programmingModeReg_i_3/O
                         net (fo=2, routed)           0.584     7.359    programmingModeReg_i_3_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I2_O)        0.124     7.483 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.885     8.368    debounceCount[0]_i_1__0_n_0
    SLICE_X40Y100        FDRE                                         r  debounceCount_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.610    14.951    externalClk_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  debounceCount_reg[17]/C
                         clock pessimism              0.187    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X40Y100        FDRE (Setup_fdre_C_R)       -0.429    14.674    debounceCount_reg[17]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -8.368    
  -------------------------------------------------------------------
                         slack                                  6.305    

Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 debounceCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 0.704ns (21.383%)  route 2.588ns (78.617%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.555     5.076    externalClk_IBUF_BUFG
    SLICE_X40Y98         FDRE                                         r  debounceCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  debounceCount_reg[9]/Q
                         net (fo=2, routed)           1.119     6.651    debounceCount_reg[9]
    SLICE_X41Y98         LUT5 (Prop_lut5_I1_O)        0.124     6.775 f  programmingModeReg_i_3/O
                         net (fo=2, routed)           0.584     7.359    programmingModeReg_i_3_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I2_O)        0.124     7.483 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.885     8.368    debounceCount[0]_i_1__0_n_0
    SLICE_X40Y100        FDRE                                         r  debounceCount_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.610    14.951    externalClk_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  debounceCount_reg[18]/C
                         clock pessimism              0.187    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X40Y100        FDRE (Setup_fdre_C_R)       -0.429    14.674    debounceCount_reg[18]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -8.368    
  -------------------------------------------------------------------
                         slack                                  6.305    

Slack (MET) :             6.320ns  (required time - arrival time)
  Source:                 debounceCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.190ns  (logic 0.704ns (22.070%)  route 2.486ns (77.930%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.555     5.076    externalClk_IBUF_BUFG
    SLICE_X40Y98         FDRE                                         r  debounceCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  debounceCount_reg[9]/Q
                         net (fo=2, routed)           1.119     6.651    debounceCount_reg[9]
    SLICE_X41Y98         LUT5 (Prop_lut5_I1_O)        0.124     6.775 f  programmingModeReg_i_3/O
                         net (fo=2, routed)           0.584     7.359    programmingModeReg_i_3_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I2_O)        0.124     7.483 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.783     8.266    debounceCount[0]_i_1__0_n_0
    SLICE_X40Y96         FDRE                                         r  debounceCount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.437    14.778    externalClk_IBUF_BUFG
    SLICE_X40Y96         FDRE                                         r  debounceCount_reg[0]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X40Y96         FDRE (Setup_fdre_C_R)       -0.429    14.586    debounceCount_reg[0]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -8.266    
  -------------------------------------------------------------------
                         slack                                  6.320    

Slack (MET) :             6.320ns  (required time - arrival time)
  Source:                 debounceCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.190ns  (logic 0.704ns (22.070%)  route 2.486ns (77.930%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.555     5.076    externalClk_IBUF_BUFG
    SLICE_X40Y98         FDRE                                         r  debounceCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  debounceCount_reg[9]/Q
                         net (fo=2, routed)           1.119     6.651    debounceCount_reg[9]
    SLICE_X41Y98         LUT5 (Prop_lut5_I1_O)        0.124     6.775 f  programmingModeReg_i_3/O
                         net (fo=2, routed)           0.584     7.359    programmingModeReg_i_3_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I2_O)        0.124     7.483 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.783     8.266    debounceCount[0]_i_1__0_n_0
    SLICE_X40Y96         FDRE                                         r  debounceCount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.437    14.778    externalClk_IBUF_BUFG
    SLICE_X40Y96         FDRE                                         r  debounceCount_reg[1]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X40Y96         FDRE (Setup_fdre_C_R)       -0.429    14.586    debounceCount_reg[1]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -8.266    
  -------------------------------------------------------------------
                         slack                                  6.320    

Slack (MET) :             6.320ns  (required time - arrival time)
  Source:                 debounceCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.190ns  (logic 0.704ns (22.070%)  route 2.486ns (77.930%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.555     5.076    externalClk_IBUF_BUFG
    SLICE_X40Y98         FDRE                                         r  debounceCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  debounceCount_reg[9]/Q
                         net (fo=2, routed)           1.119     6.651    debounceCount_reg[9]
    SLICE_X41Y98         LUT5 (Prop_lut5_I1_O)        0.124     6.775 f  programmingModeReg_i_3/O
                         net (fo=2, routed)           0.584     7.359    programmingModeReg_i_3_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I2_O)        0.124     7.483 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.783     8.266    debounceCount[0]_i_1__0_n_0
    SLICE_X40Y96         FDRE                                         r  debounceCount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.437    14.778    externalClk_IBUF_BUFG
    SLICE_X40Y96         FDRE                                         r  debounceCount_reg[2]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X40Y96         FDRE (Setup_fdre_C_R)       -0.429    14.586    debounceCount_reg[2]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -8.266    
  -------------------------------------------------------------------
                         slack                                  6.320    

Slack (MET) :             6.320ns  (required time - arrival time)
  Source:                 debounceCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.190ns  (logic 0.704ns (22.070%)  route 2.486ns (77.930%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.555     5.076    externalClk_IBUF_BUFG
    SLICE_X40Y98         FDRE                                         r  debounceCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  debounceCount_reg[9]/Q
                         net (fo=2, routed)           1.119     6.651    debounceCount_reg[9]
    SLICE_X41Y98         LUT5 (Prop_lut5_I1_O)        0.124     6.775 f  programmingModeReg_i_3/O
                         net (fo=2, routed)           0.584     7.359    programmingModeReg_i_3_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I2_O)        0.124     7.483 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.783     8.266    debounceCount[0]_i_1__0_n_0
    SLICE_X40Y96         FDRE                                         r  debounceCount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.437    14.778    externalClk_IBUF_BUFG
    SLICE_X40Y96         FDRE                                         r  debounceCount_reg[3]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X40Y96         FDRE (Setup_fdre_C_R)       -0.429    14.586    debounceCount_reg[3]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -8.266    
  -------------------------------------------------------------------
                         slack                                  6.320    

Slack (MET) :             6.370ns  (required time - arrival time)
  Source:                 debounceCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.704ns (22.414%)  route 2.437ns (77.586%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.555     5.076    externalClk_IBUF_BUFG
    SLICE_X40Y98         FDRE                                         r  debounceCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  debounceCount_reg[9]/Q
                         net (fo=2, routed)           1.119     6.651    debounceCount_reg[9]
    SLICE_X41Y98         LUT5 (Prop_lut5_I1_O)        0.124     6.775 f  programmingModeReg_i_3/O
                         net (fo=2, routed)           0.584     7.359    programmingModeReg_i_3_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I2_O)        0.124     7.483 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.734     8.217    debounceCount[0]_i_1__0_n_0
    SLICE_X40Y97         FDRE                                         r  debounceCount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.438    14.779    externalClk_IBUF_BUFG
    SLICE_X40Y97         FDRE                                         r  debounceCount_reg[4]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X40Y97         FDRE (Setup_fdre_C_R)       -0.429    14.587    debounceCount_reg[4]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                  6.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 debounceCount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.555%)  route 0.134ns (27.445%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.562     1.445    externalClk_IBUF_BUFG
    SLICE_X40Y99         FDRE                                         r  debounceCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  debounceCount_reg[14]/Q
                         net (fo=2, routed)           0.134     1.720    debounceCount_reg[14]
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.880 r  debounceCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    debounceCount_reg[12]_i_1_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.935 r  debounceCount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.935    debounceCount_reg[16]_i_1_n_7
    SLICE_X40Y100        FDRE                                         r  debounceCount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.917     2.045    externalClk_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  debounceCount_reg[16]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.105     1.901    debounceCount_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 debounceCount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.158%)  route 0.134ns (26.842%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.562     1.445    externalClk_IBUF_BUFG
    SLICE_X40Y99         FDRE                                         r  debounceCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  debounceCount_reg[14]/Q
                         net (fo=2, routed)           0.134     1.720    debounceCount_reg[14]
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.880 r  debounceCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    debounceCount_reg[12]_i_1_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.946 r  debounceCount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.946    debounceCount_reg[16]_i_1_n_5
    SLICE_X40Y100        FDRE                                         r  debounceCount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.917     2.045    externalClk_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  debounceCount_reg[18]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.105     1.901    debounceCount_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 debounceCount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.436%)  route 0.134ns (25.564%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.562     1.445    externalClk_IBUF_BUFG
    SLICE_X40Y99         FDRE                                         r  debounceCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  debounceCount_reg[14]/Q
                         net (fo=2, routed)           0.134     1.720    debounceCount_reg[14]
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.880 r  debounceCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    debounceCount_reg[12]_i_1_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.971 r  debounceCount_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.971    debounceCount_reg[16]_i_1_n_6
    SLICE_X40Y100        FDRE                                         r  debounceCount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.917     2.045    externalClk_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  debounceCount_reg[17]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.105     1.901    debounceCount_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 debounceCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.561     1.444    externalClk_IBUF_BUFG
    SLICE_X40Y96         FDRE                                         r  debounceCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  debounceCount_reg[2]/Q
                         net (fo=1, routed)           0.121     1.707    debounceCount_reg_n_0_[2]
    SLICE_X40Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.818 r  debounceCount_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.818    debounceCount_reg[0]_i_2_n_5
    SLICE_X40Y96         FDRE                                         r  debounceCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.831     1.958    externalClk_IBUF_BUFG
    SLICE_X40Y96         FDRE                                         r  debounceCount_reg[2]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X40Y96         FDRE (Hold_fdre_C_D)         0.105     1.549    debounceCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 debounceCount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.562     1.445    externalClk_IBUF_BUFG
    SLICE_X40Y98         FDRE                                         r  debounceCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  debounceCount_reg[10]/Q
                         net (fo=2, routed)           0.133     1.719    debounceCount_reg[10]
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  debounceCount_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    debounceCount_reg[8]_i_1_n_5
    SLICE_X40Y98         FDRE                                         r  debounceCount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.832     1.959    externalClk_IBUF_BUFG
    SLICE_X40Y98         FDRE                                         r  debounceCount_reg[10]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X40Y98         FDRE (Hold_fdre_C_D)         0.105     1.550    debounceCount_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 debounceCount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.562     1.445    externalClk_IBUF_BUFG
    SLICE_X40Y99         FDRE                                         r  debounceCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  debounceCount_reg[14]/Q
                         net (fo=2, routed)           0.134     1.720    debounceCount_reg[14]
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  debounceCount_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    debounceCount_reg[12]_i_1_n_5
    SLICE_X40Y99         FDRE                                         r  debounceCount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.832     1.959    externalClk_IBUF_BUFG
    SLICE_X40Y99         FDRE                                         r  debounceCount_reg[14]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.105     1.550    debounceCount_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 debounceCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.562     1.445    externalClk_IBUF_BUFG
    SLICE_X40Y97         FDRE                                         r  debounceCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  debounceCount_reg[6]/Q
                         net (fo=2, routed)           0.134     1.720    debounceCount_reg[6]
    SLICE_X40Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  debounceCount_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    debounceCount_reg[4]_i_1_n_5
    SLICE_X40Y97         FDRE                                         r  debounceCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.832     1.959    externalClk_IBUF_BUFG
    SLICE_X40Y97         FDRE                                         r  debounceCount_reg[6]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X40Y97         FDRE (Hold_fdre_C_D)         0.105     1.550    debounceCount_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 debounceCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.561     1.444    externalClk_IBUF_BUFG
    SLICE_X40Y96         FDRE                                         r  debounceCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  debounceCount_reg[2]/Q
                         net (fo=1, routed)           0.121     1.707    debounceCount_reg_n_0_[2]
    SLICE_X40Y96         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.851 r  debounceCount_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.851    debounceCount_reg[0]_i_2_n_4
    SLICE_X40Y96         FDRE                                         r  debounceCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.831     1.958    externalClk_IBUF_BUFG
    SLICE_X40Y96         FDRE                                         r  debounceCount_reg[3]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X40Y96         FDRE (Hold_fdre_C_D)         0.105     1.549    debounceCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 debounceCount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.254%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.562     1.445    externalClk_IBUF_BUFG
    SLICE_X40Y98         FDRE                                         r  debounceCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  debounceCount_reg[10]/Q
                         net (fo=2, routed)           0.133     1.719    debounceCount_reg[10]
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.863 r  debounceCount_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.863    debounceCount_reg[8]_i_1_n_4
    SLICE_X40Y98         FDRE                                         r  debounceCount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.832     1.959    externalClk_IBUF_BUFG
    SLICE_X40Y98         FDRE                                         r  debounceCount_reg[11]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X40Y98         FDRE (Hold_fdre_C_D)         0.105     1.550    debounceCount_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 debounceCount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.562     1.445    externalClk_IBUF_BUFG
    SLICE_X40Y99         FDRE                                         r  debounceCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  debounceCount_reg[14]/Q
                         net (fo=2, routed)           0.134     1.720    debounceCount_reg[14]
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.864 r  debounceCount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.864    debounceCount_reg[12]_i_1_n_4
    SLICE_X40Y99         FDRE                                         r  debounceCount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.832     1.959    externalClk_IBUF_BUFG
    SLICE_X40Y99         FDRE                                         r  debounceCount_reg[15]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.105     1.550    debounceCount_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { externalClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    externalClk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X40Y96     debounceCount_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X40Y98     debounceCount_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X40Y98     debounceCount_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X40Y99     debounceCount_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X40Y99     debounceCount_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X40Y99     debounceCount_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X40Y99     debounceCount_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X40Y100    debounceCount_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y96     debounceCount_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y96     debounceCount_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y98     debounceCount_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y98     debounceCount_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y98     debounceCount_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y98     debounceCount_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y99     debounceCount_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y99     debounceCount_reg[12]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y96     debounceCount_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y96     debounceCount_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y98     debounceCount_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y98     debounceCount_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y98     debounceCount_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y98     debounceCount_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y99     debounceCount_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y99     debounceCount_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClockGenerator/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  internalClk
  To Clock:  internalClk

Setup :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/flagsReg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        19.572ns  (logic 5.016ns (25.628%)  route 14.556ns (74.372%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.163ns = ( 28.163 - 20.000 ) 
    Source Clock Delay      (SCD):    8.662ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.575     5.096    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.720     8.662    CPU_Core_inst/interruptController_inst/internalClk_BUFG
    SLICE_X9Y124         FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDRE (Prop_fdre_C_Q)         0.456     9.118 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[31]/Q
                         net (fo=2, routed)           1.011    10.129    CPU_Core_inst/interruptController_inst/Q[31]
    SLICE_X15Y125        LUT4 (Prop_lut4_I0_O)        0.124    10.253 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_7/O
                         net (fo=2, routed)           0.813    11.066    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_7_n_0
    SLICE_X17Y128        LUT4 (Prop_lut4_I0_O)        0.124    11.190 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.778    11.968    CPU_Core_inst/CU/debugSignalsReg_reg[106]
    SLICE_X20Y133        LUT6 (Prop_lut6_I1_O)        0.124    12.092 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.693    12.785    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X20Y133        LUT5 (Prop_lut5_I0_O)        0.124    12.909 r  CPU_Core_inst/CU/debugSignalsReg[106]_i_1/O
                         net (fo=153, routed)         0.893    13.801    CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[243][0]
    SLICE_X17Y139        LUT6 (Prop_lut6_I4_O)        0.124    13.925 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[201]_i_4/O
                         net (fo=1, routed)           0.000    13.925    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[201]_i_4_n_0
    SLICE_X17Y139        MUXF7 (Prop_muxf7_I0_O)      0.212    14.137 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[201]_i_2/O
                         net (fo=2, routed)           0.922    15.060    CPU_Core_inst/CU/debugSignalsReg_reg[201]
    SLICE_X26Y142        LUT6 (Prop_lut6_I3_O)        0.299    15.359 r  CPU_Core_inst/CU/debugSignalsReg[201]_i_1/O
                         net (fo=12, routed)          1.133    16.491    CPU_Core_inst/CU/D[101]
    SLICE_X47Y142        LUT4 (Prop_lut4_I2_O)        0.150    16.641 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_25/O
                         net (fo=5, routed)           0.649    17.290    CPU_Core_inst/CU/debugSignalsReg[837]_i_25_n_0
    SLICE_X39Y141        LUT5 (Prop_lut5_I4_O)        0.326    17.616 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_20/O
                         net (fo=2, routed)           1.001    18.617    CPU_Core_inst/CU/debugSignalsReg[837]_i_20_n_0
    SLICE_X39Y142        LUT3 (Prop_lut3_I2_O)        0.152    18.769 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_8/O
                         net (fo=4, routed)           1.002    19.771    CPU_Core_inst/CU/debugSignalsReg[837]_i_8_n_0
    SLICE_X39Y147        LUT4 (Prop_lut4_I2_O)        0.352    20.123 r  CPU_Core_inst/CU/resultReg[16]_i_6/O
                         net (fo=2, routed)           0.825    20.948    CPU_Core_inst/CU/resultReg[16]_i_6_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I5_O)        0.326    21.274 r  CPU_Core_inst/CU/debugSignalsReg[836]_i_2/O
                         net (fo=14, routed)          0.672    21.946    CPU_Core_inst/CU/D[224]
    SLICE_X44Y144        LUT2 (Prop_lut2_I0_O)        0.124    22.070 r  CPU_Core_inst/CU/resultReg[18]_i_21/O
                         net (fo=1, routed)           0.000    22.070    CPU_Core_inst/CU/resultReg[18]_i_21_n_0
    SLICE_X44Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.602 r  CPU_Core_inst/CU/resultReg_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.602    CPU_Core_inst/CU/resultReg_reg[18]_i_6_n_0
    SLICE_X44Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.716 r  CPU_Core_inst/CU/resultReg_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.716    CPU_Core_inst/CU/resultReg_reg[22]_i_5_n_0
    SLICE_X44Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.830 r  CPU_Core_inst/CU/resultReg_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.830    CPU_Core_inst/CU/resultReg_reg[25]_i_10_n_0
    SLICE_X44Y147        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.143 f  CPU_Core_inst/CU/resultReg_reg[30]_i_15/O[3]
                         net (fo=2, routed)           0.941    24.084    CPU_Core_inst/CU/ALU_inst/data10[31]
    SLICE_X31Y148        LUT5 (Prop_lut5_I1_O)        0.306    24.390 f  CPU_Core_inst/CU/flagsReg[2]_i_11/O
                         net (fo=1, routed)           0.426    24.815    CPU_Core_inst/CU/flagsReg[2]_i_11_n_0
    SLICE_X30Y148        LUT6 (Prop_lut6_I1_O)        0.124    24.939 f  CPU_Core_inst/CU/flagsReg[2]_i_5/O
                         net (fo=1, routed)           0.680    25.620    CPU_Core_inst/CU/flagsReg[2]_i_5_n_0
    SLICE_X30Y148        LUT6 (Prop_lut6_I5_O)        0.124    25.744 f  CPU_Core_inst/CU/flagsReg[2]_i_1/O
                         net (fo=3, routed)           0.652    26.395    CPU_Core_inst/CU/D[207]
    SLICE_X31Y147        LUT6 (Prop_lut6_I3_O)        0.124    26.519 f  CPU_Core_inst/CU/flagsReg[3]_i_9/O
                         net (fo=1, routed)           0.433    26.952    CPU_Core_inst/CU/flagsReg[3]_i_9_n_0
    SLICE_X31Y147        LUT6 (Prop_lut6_I0_O)        0.124    27.076 r  CPU_Core_inst/CU/flagsReg[3]_i_5/O
                         net (fo=1, routed)           0.401    27.478    CPU_Core_inst/CU/flagsReg[3]_i_5_n_0
    SLICE_X31Y146        LUT6 (Prop_lut6_I3_O)        0.124    27.602 r  CPU_Core_inst/CU/flagsReg[3]_i_1/O
                         net (fo=2, routed)           0.633    28.235    CPU_Core_inst/ALU_inst/D[45]
    SLICE_X31Y145        FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.609    28.163    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X31Y145        FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
                         clock pessimism              0.475    28.638    
                         clock uncertainty           -0.082    28.556    
    SLICE_X31Y145        FDCE (Setup_fdce_C_D)       -0.101    28.455    CPU_Core_inst/ALU_inst/flagsReg_reg[3]
  -------------------------------------------------------------------
                         required time                         28.455    
                         arrival time                         -28.235    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[855]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        19.469ns  (logic 5.016ns (25.764%)  route 14.453ns (74.236%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.163ns = ( 28.163 - 20.000 ) 
    Source Clock Delay      (SCD):    8.662ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.575     5.096    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.720     8.662    CPU_Core_inst/interruptController_inst/internalClk_BUFG
    SLICE_X9Y124         FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDRE (Prop_fdre_C_Q)         0.456     9.118 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[31]/Q
                         net (fo=2, routed)           1.011    10.129    CPU_Core_inst/interruptController_inst/Q[31]
    SLICE_X15Y125        LUT4 (Prop_lut4_I0_O)        0.124    10.253 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_7/O
                         net (fo=2, routed)           0.813    11.066    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_7_n_0
    SLICE_X17Y128        LUT4 (Prop_lut4_I0_O)        0.124    11.190 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.778    11.968    CPU_Core_inst/CU/debugSignalsReg_reg[106]
    SLICE_X20Y133        LUT6 (Prop_lut6_I1_O)        0.124    12.092 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.693    12.785    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X20Y133        LUT5 (Prop_lut5_I0_O)        0.124    12.909 r  CPU_Core_inst/CU/debugSignalsReg[106]_i_1/O
                         net (fo=153, routed)         0.893    13.801    CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[243][0]
    SLICE_X17Y139        LUT6 (Prop_lut6_I4_O)        0.124    13.925 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[201]_i_4/O
                         net (fo=1, routed)           0.000    13.925    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[201]_i_4_n_0
    SLICE_X17Y139        MUXF7 (Prop_muxf7_I0_O)      0.212    14.137 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[201]_i_2/O
                         net (fo=2, routed)           0.922    15.060    CPU_Core_inst/CU/debugSignalsReg_reg[201]
    SLICE_X26Y142        LUT6 (Prop_lut6_I3_O)        0.299    15.359 r  CPU_Core_inst/CU/debugSignalsReg[201]_i_1/O
                         net (fo=12, routed)          1.133    16.491    CPU_Core_inst/CU/D[101]
    SLICE_X47Y142        LUT4 (Prop_lut4_I2_O)        0.150    16.641 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_25/O
                         net (fo=5, routed)           0.649    17.290    CPU_Core_inst/CU/debugSignalsReg[837]_i_25_n_0
    SLICE_X39Y141        LUT5 (Prop_lut5_I4_O)        0.326    17.616 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_20/O
                         net (fo=2, routed)           1.001    18.617    CPU_Core_inst/CU/debugSignalsReg[837]_i_20_n_0
    SLICE_X39Y142        LUT3 (Prop_lut3_I2_O)        0.152    18.769 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_8/O
                         net (fo=4, routed)           1.002    19.771    CPU_Core_inst/CU/debugSignalsReg[837]_i_8_n_0
    SLICE_X39Y147        LUT4 (Prop_lut4_I2_O)        0.352    20.123 r  CPU_Core_inst/CU/resultReg[16]_i_6/O
                         net (fo=2, routed)           0.825    20.948    CPU_Core_inst/CU/resultReg[16]_i_6_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I5_O)        0.326    21.274 r  CPU_Core_inst/CU/debugSignalsReg[836]_i_2/O
                         net (fo=14, routed)          0.672    21.946    CPU_Core_inst/CU/D[224]
    SLICE_X44Y144        LUT2 (Prop_lut2_I0_O)        0.124    22.070 r  CPU_Core_inst/CU/resultReg[18]_i_21/O
                         net (fo=1, routed)           0.000    22.070    CPU_Core_inst/CU/resultReg[18]_i_21_n_0
    SLICE_X44Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.602 r  CPU_Core_inst/CU/resultReg_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.602    CPU_Core_inst/CU/resultReg_reg[18]_i_6_n_0
    SLICE_X44Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.716 r  CPU_Core_inst/CU/resultReg_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.716    CPU_Core_inst/CU/resultReg_reg[22]_i_5_n_0
    SLICE_X44Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.830 r  CPU_Core_inst/CU/resultReg_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.830    CPU_Core_inst/CU/resultReg_reg[25]_i_10_n_0
    SLICE_X44Y147        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.143 f  CPU_Core_inst/CU/resultReg_reg[30]_i_15/O[3]
                         net (fo=2, routed)           0.941    24.084    CPU_Core_inst/CU/ALU_inst/data10[31]
    SLICE_X31Y148        LUT5 (Prop_lut5_I1_O)        0.306    24.390 f  CPU_Core_inst/CU/flagsReg[2]_i_11/O
                         net (fo=1, routed)           0.426    24.815    CPU_Core_inst/CU/flagsReg[2]_i_11_n_0
    SLICE_X30Y148        LUT6 (Prop_lut6_I1_O)        0.124    24.939 f  CPU_Core_inst/CU/flagsReg[2]_i_5/O
                         net (fo=1, routed)           0.680    25.620    CPU_Core_inst/CU/flagsReg[2]_i_5_n_0
    SLICE_X30Y148        LUT6 (Prop_lut6_I5_O)        0.124    25.744 f  CPU_Core_inst/CU/flagsReg[2]_i_1/O
                         net (fo=3, routed)           0.652    26.395    CPU_Core_inst/CU/D[207]
    SLICE_X31Y147        LUT6 (Prop_lut6_I3_O)        0.124    26.519 f  CPU_Core_inst/CU/flagsReg[3]_i_9/O
                         net (fo=1, routed)           0.433    26.952    CPU_Core_inst/CU/flagsReg[3]_i_9_n_0
    SLICE_X31Y147        LUT6 (Prop_lut6_I0_O)        0.124    27.076 r  CPU_Core_inst/CU/flagsReg[3]_i_5/O
                         net (fo=1, routed)           0.401    27.478    CPU_Core_inst/CU/flagsReg[3]_i_5_n_0
    SLICE_X31Y146        LUT6 (Prop_lut6_I3_O)        0.124    27.602 r  CPU_Core_inst/CU/flagsReg[3]_i_1/O
                         net (fo=2, routed)           0.530    28.131    memoryMapping_inst/D[818]
    SLICE_X31Y146        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[855]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.609    28.163    memoryMapping_inst/internalClk_BUFG
    SLICE_X31Y146        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[855]/C
                         clock pessimism              0.475    28.638    
                         clock uncertainty           -0.082    28.556    
    SLICE_X31Y146        FDCE (Setup_fdce_C_D)       -0.061    28.495    memoryMapping_inst/debugSignalsReg_reg[855]
  -------------------------------------------------------------------
                         required time                         28.495    
                         arrival time                         -28.131    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             2.062ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[852]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.772ns  (logic 5.218ns (29.360%)  route 12.554ns (70.640%))
  Logic Levels:           25  (CARRY4=10 LUT1=1 LUT3=1 LUT4=4 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.164ns = ( 28.164 - 20.000 ) 
    Source Clock Delay      (SCD):    8.662ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.575     5.096    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.720     8.662    CPU_Core_inst/interruptController_inst/internalClk_BUFG
    SLICE_X9Y124         FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDRE (Prop_fdre_C_Q)         0.456     9.118 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[31]/Q
                         net (fo=2, routed)           1.011    10.129    CPU_Core_inst/interruptController_inst/Q[31]
    SLICE_X15Y125        LUT4 (Prop_lut4_I0_O)        0.124    10.253 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_7/O
                         net (fo=2, routed)           0.813    11.066    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_7_n_0
    SLICE_X17Y128        LUT4 (Prop_lut4_I0_O)        0.124    11.190 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.778    11.968    CPU_Core_inst/CU/debugSignalsReg_reg[106]
    SLICE_X20Y133        LUT6 (Prop_lut6_I1_O)        0.124    12.092 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.693    12.785    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X20Y133        LUT5 (Prop_lut5_I0_O)        0.124    12.909 r  CPU_Core_inst/CU/debugSignalsReg[106]_i_1/O
                         net (fo=153, routed)         1.189    14.098    CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[243][0]
    SLICE_X37Y132        LUT6 (Prop_lut6_I4_O)        0.124    14.222 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[186]_i_5/O
                         net (fo=1, routed)           0.000    14.222    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[186]_i_5_n_0
    SLICE_X37Y132        MUXF7 (Prop_muxf7_I1_O)      0.217    14.439 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[186]_i_2/O
                         net (fo=3, routed)           0.961    15.400    CPU_Core_inst/CU/debugSignalsReg_reg[186]
    SLICE_X36Y138        LUT6 (Prop_lut6_I3_O)        0.299    15.699 r  CPU_Core_inst/CU/debugSignalsReg[186]_i_1/O
                         net (fo=9, routed)           1.174    16.873    CPU_Core_inst/CU/D[86]
    SLICE_X49Y142        LUT3 (Prop_lut3_I0_O)        0.124    16.997 f  CPU_Core_inst/CU/debugSignalsReg[821]_i_37/O
                         net (fo=1, routed)           0.845    17.842    CPU_Core_inst/CU/debugSignalsReg[821]_i_37_n_0
    SLICE_X49Y142        LUT6 (Prop_lut6_I1_O)        0.124    17.966 f  CPU_Core_inst/CU/debugSignalsReg[821]_i_18/O
                         net (fo=4, routed)           0.978    18.944    CPU_Core_inst/CU/debugSignalsReg[821]_i_18_n_0
    SLICE_X48Y139        LUT6 (Prop_lut6_I1_O)        0.124    19.068 f  CPU_Core_inst/CU/debugSignalsReg[820]_i_4/O
                         net (fo=1, routed)           0.705    19.773    CPU_Core_inst/CU/debugSignalsReg[820]_i_4_n_0
    SLICE_X39Y138        LUT6 (Prop_lut6_I1_O)        0.124    19.897 f  CPU_Core_inst/CU/debugSignalsReg[820]_i_2/O
                         net (fo=18, routed)          0.419    20.316    CPU_Core_inst/CU/ALU_inst/operationResult1[0]
    SLICE_X38Y139        LUT1 (Prop_lut1_I0_O)        0.124    20.440 r  CPU_Core_inst/CU/debugSignalsReg[820]_i_1/O
                         net (fo=3, routed)           0.642    21.082    CPU_Core_inst/CU/D[208]
    SLICE_X42Y141        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.677 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_213/CO[3]
                         net (fo=1, routed)           0.000    21.677    CPU_Core_inst/CU/flagsReg_reg[0]_i_213_n_0
    SLICE_X42Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.794 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_195/CO[3]
                         net (fo=1, routed)           0.000    21.794    CPU_Core_inst/CU/flagsReg_reg[0]_i_195_n_0
    SLICE_X42Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.911 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_194/CO[3]
                         net (fo=1, routed)           0.000    21.911    CPU_Core_inst/CU/flagsReg_reg[0]_i_194_n_0
    SLICE_X42Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.028 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_163/CO[3]
                         net (fo=1, routed)           0.000    22.028    CPU_Core_inst/CU/flagsReg_reg[0]_i_163_n_0
    SLICE_X42Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.145 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_162/CO[3]
                         net (fo=1, routed)           0.000    22.145    CPU_Core_inst/CU/flagsReg_reg[0]_i_162_n_0
    SLICE_X42Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.262 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000    22.262    CPU_Core_inst/CU/flagsReg_reg[0]_i_117_n_0
    SLICE_X42Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.379 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.379    CPU_Core_inst/CU/flagsReg_reg[0]_i_72_n_0
    SLICE_X42Y148        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.618 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_31/O[2]
                         net (fo=2, routed)           0.767    23.385    CPU_Core_inst/CU/ALU_inst/CarryFlag1[31]
    SLICE_X43Y146        LUT4 (Prop_lut4_I0_O)        0.301    23.686 r  CPU_Core_inst/CU/flagsReg[0]_i_68/O
                         net (fo=1, routed)           0.000    23.686    CPU_Core_inst/CU/flagsReg[0]_i_68_n_0
    SLICE_X43Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.087 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.087    CPU_Core_inst/CU/flagsReg_reg[0]_i_30_n_0
    SLICE_X43Y147        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.358 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_8/CO[0]
                         net (fo=1, routed)           0.768    25.126    CPU_Core_inst/CU/ALU_inst/data4
    SLICE_X33Y148        LUT5 (Prop_lut5_I2_O)        0.373    25.499 r  CPU_Core_inst/CU/flagsReg[0]_i_3/O
                         net (fo=1, routed)           0.287    25.786    CPU_Core_inst/CU/flagsReg[0]_i_3_n_0
    SLICE_X31Y148        LUT4 (Prop_lut4_I1_O)        0.124    25.910 r  CPU_Core_inst/CU/flagsReg[0]_i_1/O
                         net (fo=2, routed)           0.524    26.434    memoryMapping_inst/D[816]
    SLICE_X32Y148        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[852]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.610    28.164    memoryMapping_inst/internalClk_BUFG
    SLICE_X32Y148        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[852]/C
                         clock pessimism              0.475    28.639    
                         clock uncertainty           -0.082    28.557    
    SLICE_X32Y148        FDCE (Setup_fdce_C_D)       -0.061    28.496    memoryMapping_inst/debugSignalsReg_reg[852]
  -------------------------------------------------------------------
                         required time                         28.496    
                         arrival time                         -26.434    
  -------------------------------------------------------------------
                         slack                                  2.062    

Slack (MET) :             2.191ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[819]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.623ns  (logic 4.644ns (26.351%)  route 12.979ns (73.649%))
  Logic Levels:           20  (CARRY4=4 LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.164ns = ( 28.164 - 20.000 ) 
    Source Clock Delay      (SCD):    8.662ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.575     5.096    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.720     8.662    CPU_Core_inst/interruptController_inst/internalClk_BUFG
    SLICE_X9Y124         FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDRE (Prop_fdre_C_Q)         0.456     9.118 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[31]/Q
                         net (fo=2, routed)           1.011    10.129    CPU_Core_inst/interruptController_inst/Q[31]
    SLICE_X15Y125        LUT4 (Prop_lut4_I0_O)        0.124    10.253 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_7/O
                         net (fo=2, routed)           0.813    11.066    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_7_n_0
    SLICE_X17Y128        LUT4 (Prop_lut4_I0_O)        0.124    11.190 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.778    11.968    CPU_Core_inst/CU/debugSignalsReg_reg[106]
    SLICE_X20Y133        LUT6 (Prop_lut6_I1_O)        0.124    12.092 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.693    12.785    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X20Y133        LUT5 (Prop_lut5_I0_O)        0.124    12.909 r  CPU_Core_inst/CU/debugSignalsReg[106]_i_1/O
                         net (fo=153, routed)         0.893    13.801    CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[243][0]
    SLICE_X17Y139        LUT6 (Prop_lut6_I4_O)        0.124    13.925 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[201]_i_4/O
                         net (fo=1, routed)           0.000    13.925    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[201]_i_4_n_0
    SLICE_X17Y139        MUXF7 (Prop_muxf7_I0_O)      0.212    14.137 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[201]_i_2/O
                         net (fo=2, routed)           0.922    15.060    CPU_Core_inst/CU/debugSignalsReg_reg[201]
    SLICE_X26Y142        LUT6 (Prop_lut6_I3_O)        0.299    15.359 r  CPU_Core_inst/CU/debugSignalsReg[201]_i_1/O
                         net (fo=12, routed)          1.133    16.491    CPU_Core_inst/CU/D[101]
    SLICE_X47Y142        LUT4 (Prop_lut4_I2_O)        0.150    16.641 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_25/O
                         net (fo=5, routed)           0.649    17.290    CPU_Core_inst/CU/debugSignalsReg[837]_i_25_n_0
    SLICE_X39Y141        LUT5 (Prop_lut5_I4_O)        0.326    17.616 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_20/O
                         net (fo=2, routed)           1.001    18.617    CPU_Core_inst/CU/debugSignalsReg[837]_i_20_n_0
    SLICE_X39Y142        LUT3 (Prop_lut3_I2_O)        0.152    18.769 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_8/O
                         net (fo=4, routed)           1.002    19.771    CPU_Core_inst/CU/debugSignalsReg[837]_i_8_n_0
    SLICE_X39Y147        LUT4 (Prop_lut4_I2_O)        0.352    20.123 r  CPU_Core_inst/CU/resultReg[16]_i_6/O
                         net (fo=2, routed)           0.825    20.948    CPU_Core_inst/CU/resultReg[16]_i_6_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I5_O)        0.326    21.274 r  CPU_Core_inst/CU/debugSignalsReg[836]_i_2/O
                         net (fo=14, routed)          0.672    21.946    CPU_Core_inst/CU/D[224]
    SLICE_X44Y144        LUT2 (Prop_lut2_I0_O)        0.124    22.070 r  CPU_Core_inst/CU/resultReg[18]_i_21/O
                         net (fo=1, routed)           0.000    22.070    CPU_Core_inst/CU/resultReg[18]_i_21_n_0
    SLICE_X44Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.602 r  CPU_Core_inst/CU/resultReg_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.602    CPU_Core_inst/CU/resultReg_reg[18]_i_6_n_0
    SLICE_X44Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.716 r  CPU_Core_inst/CU/resultReg_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.716    CPU_Core_inst/CU/resultReg_reg[22]_i_5_n_0
    SLICE_X44Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.830 r  CPU_Core_inst/CU/resultReg_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.830    CPU_Core_inst/CU/resultReg_reg[25]_i_10_n_0
    SLICE_X44Y147        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.143 r  CPU_Core_inst/CU/resultReg_reg[30]_i_15/O[3]
                         net (fo=2, routed)           0.941    24.084    CPU_Core_inst/CU/ALU_inst/data10[31]
    SLICE_X31Y148        LUT5 (Prop_lut5_I1_O)        0.306    24.390 r  CPU_Core_inst/CU/flagsReg[2]_i_11/O
                         net (fo=1, routed)           0.426    24.815    CPU_Core_inst/CU/flagsReg[2]_i_11_n_0
    SLICE_X30Y148        LUT6 (Prop_lut6_I1_O)        0.124    24.939 r  CPU_Core_inst/CU/flagsReg[2]_i_5/O
                         net (fo=1, routed)           0.680    25.620    CPU_Core_inst/CU/flagsReg[2]_i_5_n_0
    SLICE_X30Y148        LUT6 (Prop_lut6_I5_O)        0.124    25.744 r  CPU_Core_inst/CU/flagsReg[2]_i_1/O
                         net (fo=3, routed)           0.542    26.285    memoryMapping_inst/D[783]
    SLICE_X31Y148        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[819]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.610    28.164    memoryMapping_inst/internalClk_BUFG
    SLICE_X31Y148        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[819]/C
                         clock pessimism              0.475    28.639    
                         clock uncertainty           -0.082    28.557    
    SLICE_X31Y148        FDCE (Setup_fdce_C_D)       -0.081    28.476    memoryMapping_inst/debugSignalsReg_reg[819]
  -------------------------------------------------------------------
                         required time                         28.476    
                         arrival time                         -26.285    
  -------------------------------------------------------------------
                         slack                                  2.191    

Slack (MET) :             2.227ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/flagsReg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.623ns  (logic 4.644ns (26.351%)  route 12.979ns (73.649%))
  Logic Levels:           20  (CARRY4=4 LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.164ns = ( 28.164 - 20.000 ) 
    Source Clock Delay      (SCD):    8.662ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.575     5.096    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.720     8.662    CPU_Core_inst/interruptController_inst/internalClk_BUFG
    SLICE_X9Y124         FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDRE (Prop_fdre_C_Q)         0.456     9.118 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[31]/Q
                         net (fo=2, routed)           1.011    10.129    CPU_Core_inst/interruptController_inst/Q[31]
    SLICE_X15Y125        LUT4 (Prop_lut4_I0_O)        0.124    10.253 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_7/O
                         net (fo=2, routed)           0.813    11.066    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_7_n_0
    SLICE_X17Y128        LUT4 (Prop_lut4_I0_O)        0.124    11.190 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.778    11.968    CPU_Core_inst/CU/debugSignalsReg_reg[106]
    SLICE_X20Y133        LUT6 (Prop_lut6_I1_O)        0.124    12.092 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.693    12.785    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X20Y133        LUT5 (Prop_lut5_I0_O)        0.124    12.909 r  CPU_Core_inst/CU/debugSignalsReg[106]_i_1/O
                         net (fo=153, routed)         0.893    13.801    CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[243][0]
    SLICE_X17Y139        LUT6 (Prop_lut6_I4_O)        0.124    13.925 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[201]_i_4/O
                         net (fo=1, routed)           0.000    13.925    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[201]_i_4_n_0
    SLICE_X17Y139        MUXF7 (Prop_muxf7_I0_O)      0.212    14.137 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[201]_i_2/O
                         net (fo=2, routed)           0.922    15.060    CPU_Core_inst/CU/debugSignalsReg_reg[201]
    SLICE_X26Y142        LUT6 (Prop_lut6_I3_O)        0.299    15.359 r  CPU_Core_inst/CU/debugSignalsReg[201]_i_1/O
                         net (fo=12, routed)          1.133    16.491    CPU_Core_inst/CU/D[101]
    SLICE_X47Y142        LUT4 (Prop_lut4_I2_O)        0.150    16.641 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_25/O
                         net (fo=5, routed)           0.649    17.290    CPU_Core_inst/CU/debugSignalsReg[837]_i_25_n_0
    SLICE_X39Y141        LUT5 (Prop_lut5_I4_O)        0.326    17.616 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_20/O
                         net (fo=2, routed)           1.001    18.617    CPU_Core_inst/CU/debugSignalsReg[837]_i_20_n_0
    SLICE_X39Y142        LUT3 (Prop_lut3_I2_O)        0.152    18.769 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_8/O
                         net (fo=4, routed)           1.002    19.771    CPU_Core_inst/CU/debugSignalsReg[837]_i_8_n_0
    SLICE_X39Y147        LUT4 (Prop_lut4_I2_O)        0.352    20.123 r  CPU_Core_inst/CU/resultReg[16]_i_6/O
                         net (fo=2, routed)           0.825    20.948    CPU_Core_inst/CU/resultReg[16]_i_6_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I5_O)        0.326    21.274 r  CPU_Core_inst/CU/debugSignalsReg[836]_i_2/O
                         net (fo=14, routed)          0.672    21.946    CPU_Core_inst/CU/D[224]
    SLICE_X44Y144        LUT2 (Prop_lut2_I0_O)        0.124    22.070 r  CPU_Core_inst/CU/resultReg[18]_i_21/O
                         net (fo=1, routed)           0.000    22.070    CPU_Core_inst/CU/resultReg[18]_i_21_n_0
    SLICE_X44Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.602 r  CPU_Core_inst/CU/resultReg_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.602    CPU_Core_inst/CU/resultReg_reg[18]_i_6_n_0
    SLICE_X44Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.716 r  CPU_Core_inst/CU/resultReg_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.716    CPU_Core_inst/CU/resultReg_reg[22]_i_5_n_0
    SLICE_X44Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.830 r  CPU_Core_inst/CU/resultReg_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.830    CPU_Core_inst/CU/resultReg_reg[25]_i_10_n_0
    SLICE_X44Y147        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.143 r  CPU_Core_inst/CU/resultReg_reg[30]_i_15/O[3]
                         net (fo=2, routed)           0.941    24.084    CPU_Core_inst/CU/ALU_inst/data10[31]
    SLICE_X31Y148        LUT5 (Prop_lut5_I1_O)        0.306    24.390 r  CPU_Core_inst/CU/flagsReg[2]_i_11/O
                         net (fo=1, routed)           0.426    24.815    CPU_Core_inst/CU/flagsReg[2]_i_11_n_0
    SLICE_X30Y148        LUT6 (Prop_lut6_I1_O)        0.124    24.939 r  CPU_Core_inst/CU/flagsReg[2]_i_5/O
                         net (fo=1, routed)           0.680    25.620    CPU_Core_inst/CU/flagsReg[2]_i_5_n_0
    SLICE_X30Y148        LUT6 (Prop_lut6_I5_O)        0.124    25.744 r  CPU_Core_inst/CU/flagsReg[2]_i_1/O
                         net (fo=3, routed)           0.542    26.285    CPU_Core_inst/ALU_inst/D[42]
    SLICE_X30Y148        FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.610    28.164    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X30Y148        FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[2]/C
                         clock pessimism              0.475    28.639    
                         clock uncertainty           -0.082    28.557    
    SLICE_X30Y148        FDCE (Setup_fdce_C_D)       -0.045    28.512    CPU_Core_inst/ALU_inst/flagsReg_reg[2]
  -------------------------------------------------------------------
                         required time                         28.512    
                         arrival time                         -26.285    
  -------------------------------------------------------------------
                         slack                                  2.227    

Slack (MET) :             2.272ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/flagsReg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.592ns  (logic 5.218ns (29.661%)  route 12.374ns (70.339%))
  Logic Levels:           25  (CARRY4=10 LUT1=1 LUT3=1 LUT4=4 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.164ns = ( 28.164 - 20.000 ) 
    Source Clock Delay      (SCD):    8.662ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.575     5.096    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.720     8.662    CPU_Core_inst/interruptController_inst/internalClk_BUFG
    SLICE_X9Y124         FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDRE (Prop_fdre_C_Q)         0.456     9.118 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[31]/Q
                         net (fo=2, routed)           1.011    10.129    CPU_Core_inst/interruptController_inst/Q[31]
    SLICE_X15Y125        LUT4 (Prop_lut4_I0_O)        0.124    10.253 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_7/O
                         net (fo=2, routed)           0.813    11.066    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_7_n_0
    SLICE_X17Y128        LUT4 (Prop_lut4_I0_O)        0.124    11.190 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.778    11.968    CPU_Core_inst/CU/debugSignalsReg_reg[106]
    SLICE_X20Y133        LUT6 (Prop_lut6_I1_O)        0.124    12.092 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.693    12.785    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X20Y133        LUT5 (Prop_lut5_I0_O)        0.124    12.909 r  CPU_Core_inst/CU/debugSignalsReg[106]_i_1/O
                         net (fo=153, routed)         1.189    14.098    CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[243][0]
    SLICE_X37Y132        LUT6 (Prop_lut6_I4_O)        0.124    14.222 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[186]_i_5/O
                         net (fo=1, routed)           0.000    14.222    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[186]_i_5_n_0
    SLICE_X37Y132        MUXF7 (Prop_muxf7_I1_O)      0.217    14.439 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[186]_i_2/O
                         net (fo=3, routed)           0.961    15.400    CPU_Core_inst/CU/debugSignalsReg_reg[186]
    SLICE_X36Y138        LUT6 (Prop_lut6_I3_O)        0.299    15.699 r  CPU_Core_inst/CU/debugSignalsReg[186]_i_1/O
                         net (fo=9, routed)           1.174    16.873    CPU_Core_inst/CU/D[86]
    SLICE_X49Y142        LUT3 (Prop_lut3_I0_O)        0.124    16.997 f  CPU_Core_inst/CU/debugSignalsReg[821]_i_37/O
                         net (fo=1, routed)           0.845    17.842    CPU_Core_inst/CU/debugSignalsReg[821]_i_37_n_0
    SLICE_X49Y142        LUT6 (Prop_lut6_I1_O)        0.124    17.966 f  CPU_Core_inst/CU/debugSignalsReg[821]_i_18/O
                         net (fo=4, routed)           0.978    18.944    CPU_Core_inst/CU/debugSignalsReg[821]_i_18_n_0
    SLICE_X48Y139        LUT6 (Prop_lut6_I1_O)        0.124    19.068 f  CPU_Core_inst/CU/debugSignalsReg[820]_i_4/O
                         net (fo=1, routed)           0.705    19.773    CPU_Core_inst/CU/debugSignalsReg[820]_i_4_n_0
    SLICE_X39Y138        LUT6 (Prop_lut6_I1_O)        0.124    19.897 f  CPU_Core_inst/CU/debugSignalsReg[820]_i_2/O
                         net (fo=18, routed)          0.419    20.316    CPU_Core_inst/CU/ALU_inst/operationResult1[0]
    SLICE_X38Y139        LUT1 (Prop_lut1_I0_O)        0.124    20.440 r  CPU_Core_inst/CU/debugSignalsReg[820]_i_1/O
                         net (fo=3, routed)           0.642    21.082    CPU_Core_inst/CU/D[208]
    SLICE_X42Y141        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.677 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_213/CO[3]
                         net (fo=1, routed)           0.000    21.677    CPU_Core_inst/CU/flagsReg_reg[0]_i_213_n_0
    SLICE_X42Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.794 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_195/CO[3]
                         net (fo=1, routed)           0.000    21.794    CPU_Core_inst/CU/flagsReg_reg[0]_i_195_n_0
    SLICE_X42Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.911 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_194/CO[3]
                         net (fo=1, routed)           0.000    21.911    CPU_Core_inst/CU/flagsReg_reg[0]_i_194_n_0
    SLICE_X42Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.028 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_163/CO[3]
                         net (fo=1, routed)           0.000    22.028    CPU_Core_inst/CU/flagsReg_reg[0]_i_163_n_0
    SLICE_X42Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.145 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_162/CO[3]
                         net (fo=1, routed)           0.000    22.145    CPU_Core_inst/CU/flagsReg_reg[0]_i_162_n_0
    SLICE_X42Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.262 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000    22.262    CPU_Core_inst/CU/flagsReg_reg[0]_i_117_n_0
    SLICE_X42Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.379 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.379    CPU_Core_inst/CU/flagsReg_reg[0]_i_72_n_0
    SLICE_X42Y148        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.618 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_31/O[2]
                         net (fo=2, routed)           0.767    23.385    CPU_Core_inst/CU/ALU_inst/CarryFlag1[31]
    SLICE_X43Y146        LUT4 (Prop_lut4_I0_O)        0.301    23.686 r  CPU_Core_inst/CU/flagsReg[0]_i_68/O
                         net (fo=1, routed)           0.000    23.686    CPU_Core_inst/CU/flagsReg[0]_i_68_n_0
    SLICE_X43Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.087 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.087    CPU_Core_inst/CU/flagsReg_reg[0]_i_30_n_0
    SLICE_X43Y147        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.358 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_8/CO[0]
                         net (fo=1, routed)           0.768    25.126    CPU_Core_inst/CU/ALU_inst/data4
    SLICE_X33Y148        LUT5 (Prop_lut5_I2_O)        0.373    25.499 r  CPU_Core_inst/CU/flagsReg[0]_i_3/O
                         net (fo=1, routed)           0.287    25.786    CPU_Core_inst/CU/flagsReg[0]_i_3_n_0
    SLICE_X31Y148        LUT4 (Prop_lut4_I1_O)        0.124    25.910 r  CPU_Core_inst/CU/flagsReg[0]_i_1/O
                         net (fo=2, routed)           0.344    26.254    CPU_Core_inst/ALU_inst/D[43]
    SLICE_X30Y148        FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.610    28.164    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X30Y148        FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
                         clock pessimism              0.475    28.639    
                         clock uncertainty           -0.082    28.557    
    SLICE_X30Y148        FDCE (Setup_fdce_C_D)       -0.031    28.526    CPU_Core_inst/ALU_inst/flagsReg_reg[0]
  -------------------------------------------------------------------
                         required time                         28.526    
                         arrival time                         -26.254    
  -------------------------------------------------------------------
                         slack                                  2.272    

Slack (MET) :             2.371ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.452ns  (logic 4.680ns (26.816%)  route 12.772ns (73.184%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.163ns = ( 28.163 - 20.000 ) 
    Source Clock Delay      (SCD):    8.662ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.575     5.096    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.720     8.662    CPU_Core_inst/interruptController_inst/internalClk_BUFG
    SLICE_X9Y124         FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDRE (Prop_fdre_C_Q)         0.456     9.118 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[31]/Q
                         net (fo=2, routed)           1.011    10.129    CPU_Core_inst/interruptController_inst/Q[31]
    SLICE_X15Y125        LUT4 (Prop_lut4_I0_O)        0.124    10.253 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_7/O
                         net (fo=2, routed)           0.813    11.066    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_7_n_0
    SLICE_X17Y128        LUT4 (Prop_lut4_I0_O)        0.124    11.190 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.778    11.968    CPU_Core_inst/CU/debugSignalsReg_reg[106]
    SLICE_X20Y133        LUT6 (Prop_lut6_I1_O)        0.124    12.092 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.693    12.785    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X20Y133        LUT5 (Prop_lut5_I0_O)        0.124    12.909 r  CPU_Core_inst/CU/debugSignalsReg[106]_i_1/O
                         net (fo=153, routed)         0.893    13.801    CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[243][0]
    SLICE_X17Y139        LUT6 (Prop_lut6_I4_O)        0.124    13.925 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[201]_i_4/O
                         net (fo=1, routed)           0.000    13.925    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[201]_i_4_n_0
    SLICE_X17Y139        MUXF7 (Prop_muxf7_I0_O)      0.212    14.137 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[201]_i_2/O
                         net (fo=2, routed)           0.922    15.060    CPU_Core_inst/CU/debugSignalsReg_reg[201]
    SLICE_X26Y142        LUT6 (Prop_lut6_I3_O)        0.299    15.359 r  CPU_Core_inst/CU/debugSignalsReg[201]_i_1/O
                         net (fo=12, routed)          1.133    16.491    CPU_Core_inst/CU/D[101]
    SLICE_X47Y142        LUT4 (Prop_lut4_I2_O)        0.150    16.641 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_25/O
                         net (fo=5, routed)           0.649    17.290    CPU_Core_inst/CU/debugSignalsReg[837]_i_25_n_0
    SLICE_X39Y141        LUT5 (Prop_lut5_I4_O)        0.326    17.616 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_20/O
                         net (fo=2, routed)           1.001    18.617    CPU_Core_inst/CU/debugSignalsReg[837]_i_20_n_0
    SLICE_X39Y142        LUT3 (Prop_lut3_I2_O)        0.152    18.769 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_8/O
                         net (fo=4, routed)           1.002    19.771    CPU_Core_inst/CU/debugSignalsReg[837]_i_8_n_0
    SLICE_X39Y147        LUT4 (Prop_lut4_I2_O)        0.352    20.123 r  CPU_Core_inst/CU/resultReg[16]_i_6/O
                         net (fo=2, routed)           0.825    20.948    CPU_Core_inst/CU/resultReg[16]_i_6_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I5_O)        0.326    21.274 r  CPU_Core_inst/CU/debugSignalsReg[836]_i_2/O
                         net (fo=14, routed)          0.672    21.946    CPU_Core_inst/CU/D[224]
    SLICE_X44Y144        LUT2 (Prop_lut2_I0_O)        0.124    22.070 r  CPU_Core_inst/CU/resultReg[18]_i_21/O
                         net (fo=1, routed)           0.000    22.070    CPU_Core_inst/CU/resultReg[18]_i_21_n_0
    SLICE_X44Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.602 r  CPU_Core_inst/CU/resultReg_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.602    CPU_Core_inst/CU/resultReg_reg[18]_i_6_n_0
    SLICE_X44Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.716 r  CPU_Core_inst/CU/resultReg_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.716    CPU_Core_inst/CU/resultReg_reg[22]_i_5_n_0
    SLICE_X44Y146        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.955 r  CPU_Core_inst/CU/resultReg_reg[25]_i_10/O[2]
                         net (fo=1, routed)           0.925    23.880    CPU_Core_inst/CU/ALU_inst/data10[26]
    SLICE_X37Y149        LUT5 (Prop_lut5_I1_O)        0.328    24.208 r  CPU_Core_inst/CU/resultReg[26]_i_5/O
                         net (fo=1, routed)           0.444    24.652    CPU_Core_inst/CU/resultReg[26]_i_5_n_0
    SLICE_X35Y148        LUT6 (Prop_lut6_I1_O)        0.326    24.978 r  CPU_Core_inst/CU/resultReg[26]_i_2/O
                         net (fo=1, routed)           0.433    25.411    CPU_Core_inst/CU/resultReg[26]_i_2_n_0
    SLICE_X35Y148        LUT6 (Prop_lut6_I0_O)        0.124    25.535 r  CPU_Core_inst/CU/resultReg[26]_i_1/O
                         net (fo=3, routed)           0.579    26.114    CPU_Core_inst/ALU_inst/D[37]
    SLICE_X33Y145        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.609    28.163    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X33Y145        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[26]/C
                         clock pessimism              0.475    28.638    
                         clock uncertainty           -0.082    28.556    
    SLICE_X33Y145        FDCE (Setup_fdce_C_D)       -0.071    28.485    CPU_Core_inst/ALU_inst/resultReg_reg[26]
  -------------------------------------------------------------------
                         required time                         28.485    
                         arrival time                         -26.114    
  -------------------------------------------------------------------
                         slack                                  2.371    

Slack (MET) :             2.519ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.308ns  (logic 4.767ns (27.543%)  route 12.541ns (72.457%))
  Logic Levels:           20  (CARRY4=4 LUT2=1 LUT3=2 LUT4=5 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.162ns = ( 28.162 - 20.000 ) 
    Source Clock Delay      (SCD):    8.662ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.575     5.096    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.720     8.662    CPU_Core_inst/interruptController_inst/internalClk_BUFG
    SLICE_X9Y124         FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDRE (Prop_fdre_C_Q)         0.456     9.118 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[31]/Q
                         net (fo=2, routed)           1.011    10.129    CPU_Core_inst/interruptController_inst/Q[31]
    SLICE_X15Y125        LUT4 (Prop_lut4_I0_O)        0.124    10.253 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_7/O
                         net (fo=2, routed)           0.813    11.066    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_7_n_0
    SLICE_X17Y128        LUT4 (Prop_lut4_I0_O)        0.124    11.190 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.778    11.968    CPU_Core_inst/CU/debugSignalsReg_reg[106]
    SLICE_X20Y133        LUT6 (Prop_lut6_I1_O)        0.124    12.092 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.693    12.785    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X20Y133        LUT5 (Prop_lut5_I0_O)        0.124    12.909 r  CPU_Core_inst/CU/debugSignalsReg[106]_i_1/O
                         net (fo=153, routed)         0.893    13.801    CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[243][0]
    SLICE_X17Y139        LUT6 (Prop_lut6_I4_O)        0.124    13.925 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[201]_i_4/O
                         net (fo=1, routed)           0.000    13.925    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[201]_i_4_n_0
    SLICE_X17Y139        MUXF7 (Prop_muxf7_I0_O)      0.212    14.137 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[201]_i_2/O
                         net (fo=2, routed)           0.922    15.060    CPU_Core_inst/CU/debugSignalsReg_reg[201]
    SLICE_X26Y142        LUT6 (Prop_lut6_I3_O)        0.299    15.359 r  CPU_Core_inst/CU/debugSignalsReg[201]_i_1/O
                         net (fo=12, routed)          1.133    16.491    CPU_Core_inst/CU/D[101]
    SLICE_X47Y142        LUT4 (Prop_lut4_I2_O)        0.150    16.641 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_25/O
                         net (fo=5, routed)           0.649    17.290    CPU_Core_inst/CU/debugSignalsReg[837]_i_25_n_0
    SLICE_X39Y141        LUT5 (Prop_lut5_I4_O)        0.326    17.616 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_20/O
                         net (fo=2, routed)           1.001    18.617    CPU_Core_inst/CU/debugSignalsReg[837]_i_20_n_0
    SLICE_X39Y142        LUT3 (Prop_lut3_I2_O)        0.152    18.769 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_8/O
                         net (fo=4, routed)           1.002    19.771    CPU_Core_inst/CU/debugSignalsReg[837]_i_8_n_0
    SLICE_X39Y147        LUT4 (Prop_lut4_I0_O)        0.326    20.097 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_3/O
                         net (fo=4, routed)           0.741    20.838    CPU_Core_inst/CU/debugSignalsReg[837]_i_3_n_0
    SLICE_X45Y144        LUT4 (Prop_lut4_I1_O)        0.117    20.955 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_1/O
                         net (fo=15, routed)          0.672    21.627    CPU_Core_inst/CU/D[225]
    SLICE_X37Y144        LUT2 (Prop_lut2_I1_O)        0.332    21.959 r  CPU_Core_inst/CU/resultReg[18]_i_28/O
                         net (fo=1, routed)           0.000    21.959    CPU_Core_inst/CU/resultReg[18]_i_28_n_0
    SLICE_X37Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.509 r  CPU_Core_inst/CU/resultReg_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.509    CPU_Core_inst/CU/resultReg_reg[18]_i_8_n_0
    SLICE_X37Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.623 r  CPU_Core_inst/CU/resultReg_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.623    CPU_Core_inst/CU/resultReg_reg[22]_i_8_n_0
    SLICE_X37Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.737 r  CPU_Core_inst/CU/resultReg_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.737    CPU_Core_inst/CU/resultReg_reg[27]_i_10_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.959 r  CPU_Core_inst/CU/resultReg_reg[30]_i_44/O[0]
                         net (fo=1, routed)           0.823    23.782    CPU_Core_inst/CU/resultReg_reg[30]_i_44_n_7
    SLICE_X35Y147        LUT3 (Prop_lut3_I0_O)        0.327    24.109 r  CPU_Core_inst/CU/resultReg[28]_i_8/O
                         net (fo=1, routed)           0.433    24.543    CPU_Core_inst/CU/resultReg[28]_i_8_n_0
    SLICE_X35Y147        LUT6 (Prop_lut6_I0_O)        0.326    24.869 r  CPU_Core_inst/CU/resultReg[28]_i_4/O
                         net (fo=1, routed)           0.289    25.158    CPU_Core_inst/CU/resultReg[28]_i_4_n_0
    SLICE_X35Y148        LUT6 (Prop_lut6_I3_O)        0.124    25.282 r  CPU_Core_inst/CU/resultReg[28]_i_1/O
                         net (fo=3, routed)           0.688    25.970    CPU_Core_inst/ALU_inst/D[39]
    SLICE_X35Y144        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.608    28.162    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X35Y144        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[28]/C
                         clock pessimism              0.475    28.637    
                         clock uncertainty           -0.082    28.555    
    SLICE_X35Y144        FDCE (Setup_fdce_C_D)       -0.067    28.488    CPU_Core_inst/ALU_inst/resultReg_reg[28]
  -------------------------------------------------------------------
                         required time                         28.488    
                         arrival time                         -25.970    
  -------------------------------------------------------------------
                         slack                                  2.519    

Slack (MET) :             2.554ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[811]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.311ns  (logic 4.393ns (25.377%)  route 12.918ns (74.623%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=1 LUT4=5 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.163ns = ( 28.163 - 20.000 ) 
    Source Clock Delay      (SCD):    8.662ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.575     5.096    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.720     8.662    CPU_Core_inst/interruptController_inst/internalClk_BUFG
    SLICE_X9Y124         FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDRE (Prop_fdre_C_Q)         0.456     9.118 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[31]/Q
                         net (fo=2, routed)           1.011    10.129    CPU_Core_inst/interruptController_inst/Q[31]
    SLICE_X15Y125        LUT4 (Prop_lut4_I0_O)        0.124    10.253 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_7/O
                         net (fo=2, routed)           0.813    11.066    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_7_n_0
    SLICE_X17Y128        LUT4 (Prop_lut4_I0_O)        0.124    11.190 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.778    11.968    CPU_Core_inst/CU/debugSignalsReg_reg[106]
    SLICE_X20Y133        LUT6 (Prop_lut6_I1_O)        0.124    12.092 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.693    12.785    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X20Y133        LUT5 (Prop_lut5_I0_O)        0.124    12.909 r  CPU_Core_inst/CU/debugSignalsReg[106]_i_1/O
                         net (fo=153, routed)         0.893    13.801    CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[243][0]
    SLICE_X17Y139        LUT6 (Prop_lut6_I4_O)        0.124    13.925 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[201]_i_4/O
                         net (fo=1, routed)           0.000    13.925    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[201]_i_4_n_0
    SLICE_X17Y139        MUXF7 (Prop_muxf7_I0_O)      0.212    14.137 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[201]_i_2/O
                         net (fo=2, routed)           0.922    15.060    CPU_Core_inst/CU/debugSignalsReg_reg[201]
    SLICE_X26Y142        LUT6 (Prop_lut6_I3_O)        0.299    15.359 r  CPU_Core_inst/CU/debugSignalsReg[201]_i_1/O
                         net (fo=12, routed)          1.133    16.491    CPU_Core_inst/CU/D[101]
    SLICE_X47Y142        LUT4 (Prop_lut4_I2_O)        0.150    16.641 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_25/O
                         net (fo=5, routed)           0.649    17.290    CPU_Core_inst/CU/debugSignalsReg[837]_i_25_n_0
    SLICE_X39Y141        LUT5 (Prop_lut5_I4_O)        0.326    17.616 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_20/O
                         net (fo=2, routed)           1.001    18.617    CPU_Core_inst/CU/debugSignalsReg[837]_i_20_n_0
    SLICE_X39Y142        LUT3 (Prop_lut3_I2_O)        0.152    18.769 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_8/O
                         net (fo=4, routed)           1.002    19.771    CPU_Core_inst/CU/debugSignalsReg[837]_i_8_n_0
    SLICE_X39Y147        LUT4 (Prop_lut4_I0_O)        0.326    20.097 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_3/O
                         net (fo=4, routed)           0.741    20.838    CPU_Core_inst/CU/debugSignalsReg[837]_i_3_n_0
    SLICE_X45Y144        LUT4 (Prop_lut4_I1_O)        0.117    20.955 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_1/O
                         net (fo=15, routed)          0.675    21.630    CPU_Core_inst/CU/D[225]
    SLICE_X38Y144        LUT2 (Prop_lut2_I1_O)        0.332    21.962 r  CPU_Core_inst/CU/resultReg[18]_i_13/O
                         net (fo=1, routed)           0.000    21.962    CPU_Core_inst/CU/resultReg[18]_i_13_n_0
    SLICE_X38Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.495 r  CPU_Core_inst/CU/resultReg_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.495    CPU_Core_inst/CU/resultReg_reg[18]_i_5_n_0
    SLICE_X38Y145        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.810 r  CPU_Core_inst/CU/resultReg_reg[22]_i_6/O[3]
                         net (fo=1, routed)           0.888    23.698    CPU_Core_inst/CU/resultReg_reg[22]_i_6_n_4
    SLICE_X33Y146        LUT5 (Prop_lut5_I1_O)        0.307    24.005 r  CPU_Core_inst/CU/resultReg[23]_i_13/O
                         net (fo=1, routed)           0.537    24.542    CPU_Core_inst/CU/resultReg[23]_i_13_n_0
    SLICE_X31Y147        LUT6 (Prop_lut6_I1_O)        0.124    24.666 r  CPU_Core_inst/CU/resultReg[23]_i_6/O
                         net (fo=1, routed)           0.425    25.092    CPU_Core_inst/CU/resultReg[23]_i_6_n_0
    SLICE_X30Y147        LUT6 (Prop_lut6_I5_O)        0.124    25.216 r  CPU_Core_inst/CU/resultReg[23]_i_1/O
                         net (fo=3, routed)           0.757    25.973    memoryMapping_inst/D[775]
    SLICE_X30Y145        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[811]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.609    28.163    memoryMapping_inst/internalClk_BUFG
    SLICE_X30Y145        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[811]/C
                         clock pessimism              0.475    28.638    
                         clock uncertainty           -0.082    28.556    
    SLICE_X30Y145        FDCE (Setup_fdce_C_D)       -0.030    28.526    memoryMapping_inst/debugSignalsReg_reg[811]
  -------------------------------------------------------------------
                         required time                         28.526    
                         arrival time                         -25.973    
  -------------------------------------------------------------------
                         slack                                  2.554    

Slack (MET) :             2.607ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.242ns  (logic 4.393ns (25.478%)  route 12.849ns (74.522%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=1 LUT4=5 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.163ns = ( 28.163 - 20.000 ) 
    Source Clock Delay      (SCD):    8.662ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.575     5.096    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.720     8.662    CPU_Core_inst/interruptController_inst/internalClk_BUFG
    SLICE_X9Y124         FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDRE (Prop_fdre_C_Q)         0.456     9.118 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[31]/Q
                         net (fo=2, routed)           1.011    10.129    CPU_Core_inst/interruptController_inst/Q[31]
    SLICE_X15Y125        LUT4 (Prop_lut4_I0_O)        0.124    10.253 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_7/O
                         net (fo=2, routed)           0.813    11.066    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_7_n_0
    SLICE_X17Y128        LUT4 (Prop_lut4_I0_O)        0.124    11.190 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.778    11.968    CPU_Core_inst/CU/debugSignalsReg_reg[106]
    SLICE_X20Y133        LUT6 (Prop_lut6_I1_O)        0.124    12.092 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.693    12.785    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X20Y133        LUT5 (Prop_lut5_I0_O)        0.124    12.909 r  CPU_Core_inst/CU/debugSignalsReg[106]_i_1/O
                         net (fo=153, routed)         0.893    13.801    CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[243][0]
    SLICE_X17Y139        LUT6 (Prop_lut6_I4_O)        0.124    13.925 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[201]_i_4/O
                         net (fo=1, routed)           0.000    13.925    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[201]_i_4_n_0
    SLICE_X17Y139        MUXF7 (Prop_muxf7_I0_O)      0.212    14.137 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[201]_i_2/O
                         net (fo=2, routed)           0.922    15.060    CPU_Core_inst/CU/debugSignalsReg_reg[201]
    SLICE_X26Y142        LUT6 (Prop_lut6_I3_O)        0.299    15.359 r  CPU_Core_inst/CU/debugSignalsReg[201]_i_1/O
                         net (fo=12, routed)          1.133    16.491    CPU_Core_inst/CU/D[101]
    SLICE_X47Y142        LUT4 (Prop_lut4_I2_O)        0.150    16.641 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_25/O
                         net (fo=5, routed)           0.649    17.290    CPU_Core_inst/CU/debugSignalsReg[837]_i_25_n_0
    SLICE_X39Y141        LUT5 (Prop_lut5_I4_O)        0.326    17.616 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_20/O
                         net (fo=2, routed)           1.001    18.617    CPU_Core_inst/CU/debugSignalsReg[837]_i_20_n_0
    SLICE_X39Y142        LUT3 (Prop_lut3_I2_O)        0.152    18.769 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_8/O
                         net (fo=4, routed)           1.002    19.771    CPU_Core_inst/CU/debugSignalsReg[837]_i_8_n_0
    SLICE_X39Y147        LUT4 (Prop_lut4_I0_O)        0.326    20.097 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_3/O
                         net (fo=4, routed)           0.741    20.838    CPU_Core_inst/CU/debugSignalsReg[837]_i_3_n_0
    SLICE_X45Y144        LUT4 (Prop_lut4_I1_O)        0.117    20.955 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_1/O
                         net (fo=15, routed)          0.675    21.630    CPU_Core_inst/CU/D[225]
    SLICE_X38Y144        LUT2 (Prop_lut2_I1_O)        0.332    21.962 r  CPU_Core_inst/CU/resultReg[18]_i_13/O
                         net (fo=1, routed)           0.000    21.962    CPU_Core_inst/CU/resultReg[18]_i_13_n_0
    SLICE_X38Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.495 r  CPU_Core_inst/CU/resultReg_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.495    CPU_Core_inst/CU/resultReg_reg[18]_i_5_n_0
    SLICE_X38Y145        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.810 r  CPU_Core_inst/CU/resultReg_reg[22]_i_6/O[3]
                         net (fo=1, routed)           0.888    23.698    CPU_Core_inst/CU/resultReg_reg[22]_i_6_n_4
    SLICE_X33Y146        LUT5 (Prop_lut5_I1_O)        0.307    24.005 r  CPU_Core_inst/CU/resultReg[23]_i_13/O
                         net (fo=1, routed)           0.537    24.542    CPU_Core_inst/CU/resultReg[23]_i_13_n_0
    SLICE_X31Y147        LUT6 (Prop_lut6_I1_O)        0.124    24.666 r  CPU_Core_inst/CU/resultReg[23]_i_6/O
                         net (fo=1, routed)           0.425    25.092    CPU_Core_inst/CU/resultReg[23]_i_6_n_0
    SLICE_X30Y147        LUT6 (Prop_lut6_I5_O)        0.124    25.216 r  CPU_Core_inst/CU/resultReg[23]_i_1/O
                         net (fo=3, routed)           0.688    25.904    CPU_Core_inst/ALU_inst/D[34]
    SLICE_X30Y144        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.609    28.163    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X30Y144        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[23]/C
                         clock pessimism              0.475    28.638    
                         clock uncertainty           -0.082    28.556    
    SLICE_X30Y144        FDCE (Setup_fdce_C_D)       -0.045    28.511    CPU_Core_inst/ALU_inst/resultReg_reg[23]
  -------------------------------------------------------------------
                         required time                         28.511    
                         arrival time                         -25.904    
  -------------------------------------------------------------------
                         slack                                  2.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 memoryMapping_inst/SevenSegmentDisplayControlReg_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[977]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.273%)  route 0.237ns (62.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.549     1.432    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.639     2.633    memoryMapping_inst/internalClk_BUFG
    SLICE_X33Y114        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y114        FDCE (Prop_fdce_C_Q)         0.141     2.774 r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[21]/Q
                         net (fo=3, routed)           0.237     3.011    memoryMapping_inst/SevenSegmentDisplayControlReg_reg_n_0_[21]
    SLICE_X37Y114        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[977]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.911     3.467    memoryMapping_inst/internalClk_BUFG
    SLICE_X37Y114        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[977]/C
                         clock pessimism             -0.571     2.896    
    SLICE_X37Y114        FDCE (Hold_fdce_C_D)         0.070     2.966    memoryMapping_inst/debugSignalsReg_reg[977]
  -------------------------------------------------------------------
                         required time                         -2.966    
                         arrival time                           3.011    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 memoryMapping_inst/SevenSegmentDisplayControlReg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[979]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.169%)  route 0.238ns (62.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.549     1.432    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.639     2.633    memoryMapping_inst/internalClk_BUFG
    SLICE_X31Y113        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDCE (Prop_fdce_C_Q)         0.141     2.774 r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[23]/Q
                         net (fo=3, routed)           0.238     3.012    memoryMapping_inst/SevenSegmentDisplayControlReg_reg_n_0_[23]
    SLICE_X37Y114        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[979]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.911     3.467    memoryMapping_inst/internalClk_BUFG
    SLICE_X37Y114        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[979]/C
                         clock pessimism             -0.571     2.896    
    SLICE_X37Y114        FDCE (Hold_fdce_C_D)         0.066     2.962    memoryMapping_inst/debugSignalsReg_reg[979]
  -------------------------------------------------------------------
                         required time                         -2.962    
                         arrival time                           3.012    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[436]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.869%)  route 0.252ns (64.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    2.627ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.549     1.432    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.633     2.627    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X33Y128        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y128        FDCE (Prop_fdce_C_Q)         0.141     2.768 r  CPU_Core_inst/RegisterFile_inst/registers_reg[6][0]/Q
                         net (fo=5, routed)           0.252     3.020    memoryMapping_inst/D[400]
    SLICE_X38Y131        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[436]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.907     3.463    memoryMapping_inst/internalClk_BUFG
    SLICE_X38Y131        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[436]/C
                         clock pessimism             -0.571     2.892    
    SLICE_X38Y131        FDCE (Hold_fdce_C_D)         0.076     2.968    memoryMapping_inst/debugSignalsReg_reg[436]
  -------------------------------------------------------------------
                         required time                         -2.968    
                         arrival time                           3.020    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[7][30]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[498]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.999%)  route 0.240ns (63.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.549     1.432    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.641     2.635    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X35Y140        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[7][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y140        FDCE (Prop_fdce_C_Q)         0.141     2.776 r  CPU_Core_inst/RegisterFile_inst/registers_reg[7][30]/Q
                         net (fo=4, routed)           0.240     3.016    memoryMapping_inst/D[462]
    SLICE_X36Y137        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[498]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.912     3.468    memoryMapping_inst/internalClk_BUFG
    SLICE_X36Y137        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[498]/C
                         clock pessimism             -0.571     2.897    
    SLICE_X36Y137        FDCE (Hold_fdce_C_D)         0.066     2.963    memoryMapping_inst/debugSignalsReg_reg[498]
  -------------------------------------------------------------------
                         required time                         -2.963    
                         arrival time                           3.016    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[470]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.913%)  route 0.252ns (64.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.549     1.432    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.634     2.628    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X35Y130        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y130        FDCE (Prop_fdce_C_Q)         0.141     2.769 r  CPU_Core_inst/RegisterFile_inst/registers_reg[7][2]/Q
                         net (fo=5, routed)           0.252     3.021    memoryMapping_inst/D[434]
    SLICE_X39Y131        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[470]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.907     3.463    memoryMapping_inst/internalClk_BUFG
    SLICE_X39Y131        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[470]/C
                         clock pessimism             -0.571     2.892    
    SLICE_X39Y131        FDCE (Hold_fdce_C_D)         0.072     2.964    memoryMapping_inst/debugSignalsReg_reg[470]
  -------------------------------------------------------------------
                         required time                         -2.964    
                         arrival time                           3.021    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 memoryMapping_inst/clockControllerPrescalerReg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[939]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.974%)  route 0.251ns (64.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.549     1.432    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.639     2.633    memoryMapping_inst/internalClk_BUFG
    SLICE_X29Y113        FDCE                                         r  memoryMapping_inst/clockControllerPrescalerReg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y113        FDCE (Prop_fdce_C_Q)         0.141     2.774 r  memoryMapping_inst/clockControllerPrescalerReg_reg[15]/Q
                         net (fo=3, routed)           0.251     3.025    memoryMapping_inst/clockControllerPrescalerReg_reg_n_0_[15]
    SLICE_X37Y113        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[939]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.911     3.467    memoryMapping_inst/internalClk_BUFG
    SLICE_X37Y113        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[939]/C
                         clock pessimism             -0.571     2.896    
    SLICE_X37Y113        FDCE (Hold_fdce_C_D)         0.070     2.966    memoryMapping_inst/debugSignalsReg_reg[939]
  -------------------------------------------------------------------
                         required time                         -2.966    
                         arrival time                           3.025    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[4][30]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[402]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.690%)  route 0.254ns (64.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.549     1.432    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.640     2.634    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X29Y137        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[4][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y137        FDCE (Prop_fdce_C_Q)         0.141     2.775 r  CPU_Core_inst/RegisterFile_inst/registers_reg[4][30]/Q
                         net (fo=4, routed)           0.254     3.029    memoryMapping_inst/D[366]
    SLICE_X36Y137        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[402]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.912     3.468    memoryMapping_inst/internalClk_BUFG
    SLICE_X36Y137        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[402]/C
                         clock pessimism             -0.571     2.897    
    SLICE_X36Y137        FDCE (Hold_fdce_C_D)         0.070     2.967    memoryMapping_inst/debugSignalsReg_reg[402]
  -------------------------------------------------------------------
                         required time                         -2.967    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[959]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.335%)  route 0.258ns (64.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.549     1.432    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.642     2.636    memoryMapping_inst/internalClk_BUFG
    SLICE_X32Y107        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDCE (Prop_fdce_C_Q)         0.141     2.777 r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/Q
                         net (fo=17, routed)          0.258     3.035    memoryMapping_inst/SevenSegmentDisplayControlReg_reg_n_0_[3]
    SLICE_X36Y107        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[959]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.915     3.471    memoryMapping_inst/internalClk_BUFG
    SLICE_X36Y107        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[959]/C
                         clock pessimism             -0.571     2.900    
    SLICE_X36Y107        FDCE (Hold_fdce_C_D)         0.070     2.970    memoryMapping_inst/debugSignalsReg_reg[959]
  -------------------------------------------------------------------
                         required time                         -2.970    
                         arrival time                           3.035    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 memoryMapping_inst/clockControllerPrescalerReg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[947]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.372%)  route 0.258ns (64.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.549     1.432    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.639     2.633    memoryMapping_inst/internalClk_BUFG
    SLICE_X29Y113        FDCE                                         r  memoryMapping_inst/clockControllerPrescalerReg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y113        FDCE (Prop_fdce_C_Q)         0.141     2.774 r  memoryMapping_inst/clockControllerPrescalerReg_reg[23]/Q
                         net (fo=3, routed)           0.258     3.032    memoryMapping_inst/clockControllerPrescalerReg_reg_n_0_[23]
    SLICE_X36Y113        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[947]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.911     3.467    memoryMapping_inst/internalClk_BUFG
    SLICE_X36Y113        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[947]/C
                         clock pessimism             -0.571     2.896    
    SLICE_X36Y113        FDCE (Hold_fdce_C_D)         0.070     2.966    memoryMapping_inst/debugSignalsReg_reg[947]
  -------------------------------------------------------------------
                         required time                         -2.966    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 memoryMapping_inst/clockControllerPrescalerReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[928]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.792%)  route 0.219ns (57.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.549     1.432    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.641     2.635    memoryMapping_inst/internalClk_BUFG
    SLICE_X34Y109        FDCE                                         r  memoryMapping_inst/clockControllerPrescalerReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDCE (Prop_fdce_C_Q)         0.164     2.799 r  memoryMapping_inst/clockControllerPrescalerReg_reg[4]/Q
                         net (fo=3, routed)           0.219     3.018    memoryMapping_inst/clockControllerPrescalerReg_reg_n_0_[4]
    SLICE_X36Y112        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[928]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.912     3.468    memoryMapping_inst/internalClk_BUFG
    SLICE_X36Y112        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[928]/C
                         clock pessimism             -0.571     2.897    
    SLICE_X36Y112        FDCE (Hold_fdce_C_D)         0.046     2.943    memoryMapping_inst/debugSignalsReg_reg[928]
  -------------------------------------------------------------------
                         required time                         -2.943    
                         arrival time                           3.018    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         internalClk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ClockGenerator/mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y23     ram_inst/ramArray_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    internalClk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X30Y148    CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X31Y147    CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X30Y148    CPU_Core_inst/ALU_inst/flagsReg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X31Y145    CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X34Y140    CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X34Y140    CPU_Core_inst/ALU_inst/resultReg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X34Y141    CPU_Core_inst/ALU_inst/resultReg_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X30Y148    CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X30Y148    CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y147    CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y147    CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X30Y148    CPU_Core_inst/ALU_inst/flagsReg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X30Y148    CPU_Core_inst/ALU_inst/flagsReg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y145    CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y145    CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y140    CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y140    CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X30Y148    CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X30Y148    CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y147    CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y147    CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X30Y148    CPU_Core_inst/ALU_inst/flagsReg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X30Y148    CPU_Core_inst/ALU_inst/flagsReg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y145    CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y145    CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y140    CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y140    CPU_Core_inst/ALU_inst/resultReg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  internalClk
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.808ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - internalClk rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.580ns (28.365%)  route 1.465ns (71.635%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    8.661ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.575     5.096    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.719     8.661    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X21Y125        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y125        FDCE (Prop_fdce_C_Q)         0.456     9.117 r  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.821     9.938    CPU_Core_inst/CU/softwareReset
    SLICE_X16Y122        LUT3 (Prop_lut3_I0_O)        0.124    10.062 r  CPU_Core_inst/CU/reset_i_1/O
                         net (fo=1, routed)           0.644    10.706    CPU_Core_inst_n_1041
    SLICE_X16Y121        FDSE                                         r  reset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.602    14.943    externalClk_IBUF_BUFG
    SLICE_X16Y121        FDSE                                         r  reset_reg/C
                         clock pessimism              0.180    15.123    
                         clock uncertainty           -0.180    14.943    
    SLICE_X16Y121        FDSE (Setup_fdse_C_S)       -0.429    14.514    reset_reg
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -10.706    
  -------------------------------------------------------------------
                         slack                                  3.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.424ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.774%)  route 0.565ns (75.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.549     1.432    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.632     2.626    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X21Y125        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y125        FDCE (Prop_fdce_C_Q)         0.141     2.767 r  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.321     3.088    CPU_Core_inst/CU/softwareReset
    SLICE_X16Y122        LUT3 (Prop_lut3_I0_O)        0.045     3.133 r  CPU_Core_inst/CU/reset_i_1/O
                         net (fo=1, routed)           0.244     3.377    CPU_Core_inst_n_1041
    SLICE_X16Y121        FDSE                                         r  reset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.907     2.035    externalClk_IBUF_BUFG
    SLICE_X16Y121        FDSE                                         r  reset_reg/C
                         clock pessimism             -0.244     1.791    
                         clock uncertainty            0.180     1.971    
    SLICE_X16Y121        FDSE (Hold_fdse_C_S)        -0.018     1.953    reset_reg
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           3.377    
  -------------------------------------------------------------------
                         slack                                  1.424    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  internalClk

Setup :            0  Failing Endpoints,  Worst Slack        3.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.245ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (internalClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.637ns  (logic 0.940ns (9.754%)  route 8.697ns (90.246%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.164ns = ( 28.164 - 20.000 ) 
    Source Clock Delay      (SCD):    5.076ns = ( 15.076 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.555    15.076    externalClk_IBUF_BUFG
    SLICE_X41Y98         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.456    15.532 r  programmingModeReg_reg/Q
                         net (fo=43, routed)          5.523    21.055    CPU_Core_inst/CU/reset_reg
    SLICE_X18Y124        LUT5 (Prop_lut5_I0_O)        0.152    21.207 r  CPU_Core_inst/CU/resultReg[30]_i_4/O
                         net (fo=2, routed)           1.142    22.349    CPU_Core_inst/CU/resultReg[30]_i_4_n_0
    SLICE_X28Y128        LUT5 (Prop_lut5_I1_O)        0.332    22.681 r  CPU_Core_inst/CU/resultReg[30]_i_1/O
                         net (fo=35, routed)          2.032    24.713    CPU_Core_inst/ALU_inst/E[0]
    SLICE_X31Y149        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.610    28.164    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X31Y149        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[30]/C
                         clock pessimism              0.180    28.343    
                         clock uncertainty           -0.180    28.163    
    SLICE_X31Y149        FDCE (Setup_fdce_C_CE)      -0.205    27.958    CPU_Core_inst/ALU_inst/resultReg_reg[30]
  -------------------------------------------------------------------
                         required time                         27.958    
                         arrival time                         -24.713    
  -------------------------------------------------------------------
                         slack                                  3.245    

Slack (MET) :             3.323ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (internalClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.780ns  (logic 1.292ns (13.211%)  route 8.488ns (86.789%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        3.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.151ns = ( 28.151 - 20.000 ) 
    Source Clock Delay      (SCD):    5.076ns = ( 15.076 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.555    15.076    externalClk_IBUF_BUFG
    SLICE_X41Y98         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.456    15.532 r  programmingModeReg_reg/Q
                         net (fo=43, routed)          5.380    20.912    CPU_Core_inst/ALU_inst/instructionReg_reg[10]
    SLICE_X25Y123        LUT3 (Prop_lut3_I0_O)        0.152    21.064 r  CPU_Core_inst/ALU_inst/instructionReg[28]_i_2/O
                         net (fo=6, routed)           1.632    22.696    CPU_Core_inst/ALU_inst/instructionReg[28]_i_2_n_0
    SLICE_X23Y123        LUT5 (Prop_lut5_I0_O)        0.358    23.054 r  CPU_Core_inst/ALU_inst/instructionReg[31]_i_3/O
                         net (fo=3, routed)           1.476    24.530    CPU_Core_inst/ALU_inst/instructionReg[31]_i_3_n_0
    SLICE_X19Y124        LUT3 (Prop_lut3_I0_O)        0.326    24.856 r  CPU_Core_inst/ALU_inst/instructionReg[29]_i_1/O
                         net (fo=1, routed)           0.000    24.856    CPU_Core_inst/CU/instructionReg_reg[31]_0[28]
    SLICE_X19Y124        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.597    28.151    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X19Y124        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[29]/C
                         clock pessimism              0.180    28.330    
                         clock uncertainty           -0.180    28.150    
    SLICE_X19Y124        FDCE (Setup_fdce_C_D)        0.029    28.179    CPU_Core_inst/CU/instructionReg_reg[29]
  -------------------------------------------------------------------
                         required time                         28.179    
                         arrival time                         -24.856    
  -------------------------------------------------------------------
                         slack                                  3.323    

Slack (MET) :             3.341ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (internalClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.808ns  (logic 1.320ns (13.458%)  route 8.488ns (86.542%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        3.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.151ns = ( 28.151 - 20.000 ) 
    Source Clock Delay      (SCD):    5.076ns = ( 15.076 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.555    15.076    externalClk_IBUF_BUFG
    SLICE_X41Y98         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.456    15.532 r  programmingModeReg_reg/Q
                         net (fo=43, routed)          5.380    20.912    CPU_Core_inst/ALU_inst/instructionReg_reg[10]
    SLICE_X25Y123        LUT3 (Prop_lut3_I0_O)        0.152    21.064 r  CPU_Core_inst/ALU_inst/instructionReg[28]_i_2/O
                         net (fo=6, routed)           1.632    22.696    CPU_Core_inst/ALU_inst/instructionReg[28]_i_2_n_0
    SLICE_X23Y123        LUT5 (Prop_lut5_I0_O)        0.358    23.054 r  CPU_Core_inst/ALU_inst/instructionReg[31]_i_3/O
                         net (fo=3, routed)           1.476    24.530    CPU_Core_inst/ALU_inst/instructionReg[31]_i_3_n_0
    SLICE_X19Y124        LUT3 (Prop_lut3_I0_O)        0.354    24.884 r  CPU_Core_inst/ALU_inst/instructionReg[30]_i_1/O
                         net (fo=1, routed)           0.000    24.884    CPU_Core_inst/CU/instructionReg_reg[31]_0[29]
    SLICE_X19Y124        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.597    28.151    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X19Y124        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[30]/C
                         clock pessimism              0.180    28.330    
                         clock uncertainty           -0.180    28.150    
    SLICE_X19Y124        FDCE (Setup_fdce_C_D)        0.075    28.225    CPU_Core_inst/CU/instructionReg_reg[30]
  -------------------------------------------------------------------
                         required time                         28.225    
                         arrival time                         -24.884    
  -------------------------------------------------------------------
                         slack                                  3.341    

Slack (MET) :             3.362ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/flagsReg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (internalClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.520ns  (logic 0.940ns (9.874%)  route 8.580ns (90.126%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.164ns = ( 28.164 - 20.000 ) 
    Source Clock Delay      (SCD):    5.076ns = ( 15.076 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.555    15.076    externalClk_IBUF_BUFG
    SLICE_X41Y98         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.456    15.532 r  programmingModeReg_reg/Q
                         net (fo=43, routed)          5.523    21.055    CPU_Core_inst/CU/reset_reg
    SLICE_X18Y124        LUT5 (Prop_lut5_I0_O)        0.152    21.207 r  CPU_Core_inst/CU/resultReg[30]_i_4/O
                         net (fo=2, routed)           1.142    22.349    CPU_Core_inst/CU/resultReg[30]_i_4_n_0
    SLICE_X28Y128        LUT5 (Prop_lut5_I1_O)        0.332    22.681 r  CPU_Core_inst/CU/resultReg[30]_i_1/O
                         net (fo=35, routed)          1.915    24.596    CPU_Core_inst/ALU_inst/E[0]
    SLICE_X31Y147        FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.610    28.164    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X31Y147        FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
                         clock pessimism              0.180    28.343    
                         clock uncertainty           -0.180    28.163    
    SLICE_X31Y147        FDCE (Setup_fdce_C_CE)      -0.205    27.958    CPU_Core_inst/ALU_inst/flagsReg_reg[1]
  -------------------------------------------------------------------
                         required time                         27.958    
                         arrival time                         -24.596    
  -------------------------------------------------------------------
                         slack                                  3.362    

Slack (MET) :             3.362ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (internalClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.520ns  (logic 0.940ns (9.874%)  route 8.580ns (90.126%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.164ns = ( 28.164 - 20.000 ) 
    Source Clock Delay      (SCD):    5.076ns = ( 15.076 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.555    15.076    externalClk_IBUF_BUFG
    SLICE_X41Y98         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.456    15.532 r  programmingModeReg_reg/Q
                         net (fo=43, routed)          5.523    21.055    CPU_Core_inst/CU/reset_reg
    SLICE_X18Y124        LUT5 (Prop_lut5_I0_O)        0.152    21.207 r  CPU_Core_inst/CU/resultReg[30]_i_4/O
                         net (fo=2, routed)           1.142    22.349    CPU_Core_inst/CU/resultReg[30]_i_4_n_0
    SLICE_X28Y128        LUT5 (Prop_lut5_I1_O)        0.332    22.681 r  CPU_Core_inst/CU/resultReg[30]_i_1/O
                         net (fo=35, routed)          1.915    24.596    CPU_Core_inst/ALU_inst/E[0]
    SLICE_X31Y147        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.610    28.164    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X31Y147        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[17]/C
                         clock pessimism              0.180    28.343    
                         clock uncertainty           -0.180    28.163    
    SLICE_X31Y147        FDCE (Setup_fdce_C_CE)      -0.205    27.958    CPU_Core_inst/ALU_inst/resultReg_reg[17]
  -------------------------------------------------------------------
                         required time                         27.958    
                         arrival time                         -24.596    
  -------------------------------------------------------------------
                         slack                                  3.362    

Slack (MET) :             3.362ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (internalClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.520ns  (logic 0.940ns (9.874%)  route 8.580ns (90.126%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.164ns = ( 28.164 - 20.000 ) 
    Source Clock Delay      (SCD):    5.076ns = ( 15.076 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.555    15.076    externalClk_IBUF_BUFG
    SLICE_X41Y98         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.456    15.532 r  programmingModeReg_reg/Q
                         net (fo=43, routed)          5.523    21.055    CPU_Core_inst/CU/reset_reg
    SLICE_X18Y124        LUT5 (Prop_lut5_I0_O)        0.152    21.207 r  CPU_Core_inst/CU/resultReg[30]_i_4/O
                         net (fo=2, routed)           1.142    22.349    CPU_Core_inst/CU/resultReg[30]_i_4_n_0
    SLICE_X28Y128        LUT5 (Prop_lut5_I1_O)        0.332    22.681 r  CPU_Core_inst/CU/resultReg[30]_i_1/O
                         net (fo=35, routed)          1.915    24.596    CPU_Core_inst/ALU_inst/E[0]
    SLICE_X31Y147        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.610    28.164    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X31Y147        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[27]/C
                         clock pessimism              0.180    28.343    
                         clock uncertainty           -0.180    28.163    
    SLICE_X31Y147        FDCE (Setup_fdce_C_CE)      -0.205    27.958    CPU_Core_inst/ALU_inst/resultReg_reg[27]
  -------------------------------------------------------------------
                         required time                         27.958    
                         arrival time                         -24.596    
  -------------------------------------------------------------------
                         slack                                  3.362    

Slack (MET) :             3.362ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (internalClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.520ns  (logic 0.940ns (9.874%)  route 8.580ns (90.126%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.164ns = ( 28.164 - 20.000 ) 
    Source Clock Delay      (SCD):    5.076ns = ( 15.076 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.555    15.076    externalClk_IBUF_BUFG
    SLICE_X41Y98         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.456    15.532 r  programmingModeReg_reg/Q
                         net (fo=43, routed)          5.523    21.055    CPU_Core_inst/CU/reset_reg
    SLICE_X18Y124        LUT5 (Prop_lut5_I0_O)        0.152    21.207 r  CPU_Core_inst/CU/resultReg[30]_i_4/O
                         net (fo=2, routed)           1.142    22.349    CPU_Core_inst/CU/resultReg[30]_i_4_n_0
    SLICE_X28Y128        LUT5 (Prop_lut5_I1_O)        0.332    22.681 r  CPU_Core_inst/CU/resultReg[30]_i_1/O
                         net (fo=35, routed)          1.915    24.596    CPU_Core_inst/ALU_inst/E[0]
    SLICE_X31Y147        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.610    28.164    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X31Y147        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[29]/C
                         clock pessimism              0.180    28.343    
                         clock uncertainty           -0.180    28.163    
    SLICE_X31Y147        FDCE (Setup_fdce_C_CE)      -0.205    27.958    CPU_Core_inst/ALU_inst/resultReg_reg[29]
  -------------------------------------------------------------------
                         required time                         27.958    
                         arrival time                         -24.596    
  -------------------------------------------------------------------
                         slack                                  3.362    

Slack (MET) :             3.409ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (internalClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.469ns  (logic 0.940ns (9.927%)  route 8.529ns (90.073%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.160ns = ( 28.160 - 20.000 ) 
    Source Clock Delay      (SCD):    5.076ns = ( 15.076 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.555    15.076    externalClk_IBUF_BUFG
    SLICE_X41Y98         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.456    15.532 r  programmingModeReg_reg/Q
                         net (fo=43, routed)          5.523    21.055    CPU_Core_inst/CU/reset_reg
    SLICE_X18Y124        LUT5 (Prop_lut5_I0_O)        0.152    21.207 r  CPU_Core_inst/CU/resultReg[30]_i_4/O
                         net (fo=2, routed)           1.142    22.349    CPU_Core_inst/CU/resultReg[30]_i_4_n_0
    SLICE_X28Y128        LUT5 (Prop_lut5_I1_O)        0.332    22.681 r  CPU_Core_inst/CU/resultReg[30]_i_1/O
                         net (fo=35, routed)          1.864    24.545    CPU_Core_inst/ALU_inst/E[0]
    SLICE_X39Y139        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.606    28.160    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X39Y139        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[2]/C
                         clock pessimism              0.180    28.339    
                         clock uncertainty           -0.180    28.159    
    SLICE_X39Y139        FDCE (Setup_fdce_C_CE)      -0.205    27.954    CPU_Core_inst/ALU_inst/resultReg_reg[2]
  -------------------------------------------------------------------
                         required time                         27.954    
                         arrival time                         -24.545    
  -------------------------------------------------------------------
                         slack                                  3.409    

Slack (MET) :             3.409ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (internalClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.469ns  (logic 0.940ns (9.927%)  route 8.529ns (90.073%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.160ns = ( 28.160 - 20.000 ) 
    Source Clock Delay      (SCD):    5.076ns = ( 15.076 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.555    15.076    externalClk_IBUF_BUFG
    SLICE_X41Y98         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.456    15.532 r  programmingModeReg_reg/Q
                         net (fo=43, routed)          5.523    21.055    CPU_Core_inst/CU/reset_reg
    SLICE_X18Y124        LUT5 (Prop_lut5_I0_O)        0.152    21.207 r  CPU_Core_inst/CU/resultReg[30]_i_4/O
                         net (fo=2, routed)           1.142    22.349    CPU_Core_inst/CU/resultReg[30]_i_4_n_0
    SLICE_X28Y128        LUT5 (Prop_lut5_I1_O)        0.332    22.681 r  CPU_Core_inst/CU/resultReg[30]_i_1/O
                         net (fo=35, routed)          1.864    24.545    CPU_Core_inst/ALU_inst/E[0]
    SLICE_X39Y139        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.606    28.160    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X39Y139        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[7]/C
                         clock pessimism              0.180    28.339    
                         clock uncertainty           -0.180    28.159    
    SLICE_X39Y139        FDCE (Setup_fdce_C_CE)      -0.205    27.954    CPU_Core_inst/ALU_inst/resultReg_reg[7]
  -------------------------------------------------------------------
                         required time                         27.954    
                         arrival time                         -24.545    
  -------------------------------------------------------------------
                         slack                                  3.409    

Slack (MET) :             3.428ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (internalClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.452ns  (logic 0.940ns (9.945%)  route 8.512ns (90.055%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.162ns = ( 28.162 - 20.000 ) 
    Source Clock Delay      (SCD):    5.076ns = ( 15.076 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.555    15.076    externalClk_IBUF_BUFG
    SLICE_X41Y98         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.456    15.532 r  programmingModeReg_reg/Q
                         net (fo=43, routed)          5.523    21.055    CPU_Core_inst/CU/reset_reg
    SLICE_X18Y124        LUT5 (Prop_lut5_I0_O)        0.152    21.207 r  CPU_Core_inst/CU/resultReg[30]_i_4/O
                         net (fo=2, routed)           1.142    22.349    CPU_Core_inst/CU/resultReg[30]_i_4_n_0
    SLICE_X28Y128        LUT5 (Prop_lut5_I1_O)        0.332    22.681 r  CPU_Core_inst/CU/resultReg[30]_i_1/O
                         net (fo=35, routed)          1.847    24.528    CPU_Core_inst/ALU_inst/E[0]
    SLICE_X32Y142        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.608    28.162    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X32Y142        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[13]/C
                         clock pessimism              0.180    28.341    
                         clock uncertainty           -0.180    28.161    
    SLICE_X32Y142        FDCE (Setup_fdce_C_CE)      -0.205    27.956    CPU_Core_inst/ALU_inst/resultReg_reg[13]
  -------------------------------------------------------------------
                         required time                         27.956    
                         arrival time                         -24.528    
  -------------------------------------------------------------------
                         slack                                  3.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/clockController_inst/alteredClkRegister_reg/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.186ns (8.207%)  route 2.080ns (91.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.784ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.562     1.445    externalClk_IBUF_BUFG
    SLICE_X41Y98         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  programmingModeReg_reg/Q
                         net (fo=43, routed)          2.080     3.667    memoryMapping_inst/clockController_inst/alteredClkRegister_reg_1
    SLICE_X32Y101        LUT6 (Prop_lut6_I0_O)        0.045     3.712 r  memoryMapping_inst/clockController_inst/alteredClkRegister_i_2/O
                         net (fo=1, routed)           0.000     3.712    memoryMapping_inst/clockController_inst/alteredClkRegister_i_2_n_0
    SLICE_X32Y101        FDCE                                         r  memoryMapping_inst/clockController_inst/alteredClkRegister_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.917     3.473    memoryMapping_inst/clockController_inst/internalClk_BUFG
    SLICE_X32Y101        FDCE                                         r  memoryMapping_inst/clockController_inst/alteredClkRegister_reg/C
                         clock pessimism             -0.244     3.229    
                         clock uncertainty            0.180     3.409    
    SLICE_X32Y101        FDCE (Hold_fdce_C_D)         0.092     3.501    memoryMapping_inst/clockController_inst/alteredClkRegister_reg
  -------------------------------------------------------------------
                         required time                         -3.501    
                         arrival time                           3.712    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 0.186ns (7.693%)  route 2.232ns (92.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.461ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.562     1.445    externalClk_IBUF_BUFG
    SLICE_X41Y98         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  programmingModeReg_reg/Q
                         net (fo=43, routed)          2.232     3.818    CPU_Core_inst/ALU_inst/instructionReg_reg[10]
    SLICE_X25Y122        LUT6 (Prop_lut6_I3_O)        0.045     3.863 r  CPU_Core_inst/ALU_inst/instructionReg[24]_i_1/O
                         net (fo=1, routed)           0.000     3.863    CPU_Core_inst/CU/instructionReg_reg[31]_0[23]
    SLICE_X25Y122        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.905     3.461    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X25Y122        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[24]/C
                         clock pessimism             -0.244     3.217    
                         clock uncertainty            0.180     3.397    
    SLICE_X25Y122        FDCE (Hold_fdce_C_D)         0.091     3.488    CPU_Core_inst/CU/instructionReg_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.488    
                         arrival time                           3.863    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.186ns (7.477%)  route 2.302ns (92.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.461ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.562     1.445    externalClk_IBUF_BUFG
    SLICE_X41Y98         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  programmingModeReg_reg/Q
                         net (fo=43, routed)          2.302     3.888    CPU_Core_inst/ALU_inst/instructionReg_reg[10]
    SLICE_X24Y122        LUT6 (Prop_lut6_I3_O)        0.045     3.933 r  CPU_Core_inst/ALU_inst/instructionReg[20]_i_1/O
                         net (fo=1, routed)           0.000     3.933    CPU_Core_inst/CU/instructionReg_reg[31]_0[19]
    SLICE_X24Y122        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.905     3.461    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X24Y122        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[20]/C
                         clock pessimism             -0.244     3.217    
                         clock uncertainty            0.180     3.397    
    SLICE_X24Y122        FDCE (Hold_fdce_C_D)         0.092     3.489    CPU_Core_inst/CU/instructionReg_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.489    
                         arrival time                           3.933    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.186ns (7.428%)  route 2.318ns (92.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.562     1.445    externalClk_IBUF_BUFG
    SLICE_X41Y98         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  programmingModeReg_reg/Q
                         net (fo=43, routed)          2.318     3.904    CPU_Core_inst/CU/reset_reg
    SLICE_X26Y124        LUT6 (Prop_lut6_I1_O)        0.045     3.949 r  CPU_Core_inst/CU/instructionReg[15]_i_1/O
                         net (fo=1, routed)           0.000     3.949    CPU_Core_inst/CU/instructionReg_nxt[15]
    SLICE_X26Y124        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.902     3.458    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X26Y124        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[15]/C
                         clock pessimism             -0.244     3.214    
                         clock uncertainty            0.180     3.394    
    SLICE_X26Y124        FDCE (Hold_fdce_C_D)         0.092     3.486    CPU_Core_inst/CU/instructionReg_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.486    
                         arrival time                           3.949    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.186ns (7.425%)  route 2.319ns (92.575%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.562     1.445    externalClk_IBUF_BUFG
    SLICE_X41Y98         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  programmingModeReg_reg/Q
                         net (fo=43, routed)          2.319     3.905    CPU_Core_inst/ALU_inst/instructionReg_reg[10]
    SLICE_X26Y124        LUT5 (Prop_lut5_I2_O)        0.045     3.950 r  CPU_Core_inst/ALU_inst/instructionReg[19]_i_1/O
                         net (fo=1, routed)           0.000     3.950    CPU_Core_inst/CU/instructionReg_reg[31]_0[18]
    SLICE_X26Y124        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.902     3.458    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X26Y124        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[19]/C
                         clock pessimism             -0.244     3.214    
                         clock uncertainty            0.180     3.394    
    SLICE_X26Y124        FDCE (Hold_fdce_C_D)         0.091     3.485    CPU_Core_inst/CU/instructionReg_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.485    
                         arrival time                           3.950    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.186ns (7.395%)  route 2.329ns (92.605%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.562     1.445    externalClk_IBUF_BUFG
    SLICE_X41Y98         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  programmingModeReg_reg/Q
                         net (fo=43, routed)          2.329     3.916    CPU_Core_inst/ALU_inst/instructionReg_reg[10]
    SLICE_X18Y123        LUT5 (Prop_lut5_I1_O)        0.045     3.961 r  CPU_Core_inst/ALU_inst/instructionReg[10]_i_1/O
                         net (fo=1, routed)           0.000     3.961    CPU_Core_inst/CU/instructionReg_reg[31]_0[10]
    SLICE_X18Y123        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.904     3.460    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X18Y123        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[10]/C
                         clock pessimism             -0.244     3.216    
                         clock uncertainty            0.180     3.396    
    SLICE_X18Y123        FDCE (Hold_fdce_C_D)         0.092     3.488    CPU_Core_inst/CU/instructionReg_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.488    
                         arrival time                           3.961    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 0.186ns (7.322%)  route 2.354ns (92.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.562     1.445    externalClk_IBUF_BUFG
    SLICE_X41Y98         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  programmingModeReg_reg/Q
                         net (fo=43, routed)          2.354     3.940    CPU_Core_inst/ALU_inst/instructionReg_reg[10]
    SLICE_X24Y123        LUT6 (Prop_lut6_I4_O)        0.045     3.985 r  CPU_Core_inst/ALU_inst/instructionReg[21]_i_1/O
                         net (fo=1, routed)           0.000     3.985    CPU_Core_inst/CU/instructionReg_reg[31]_0[20]
    SLICE_X24Y123        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.903     3.459    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X24Y123        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[21]/C
                         clock pessimism             -0.244     3.215    
                         clock uncertainty            0.180     3.395    
    SLICE_X24Y123        FDCE (Hold_fdce_C_D)         0.091     3.486    CPU_Core_inst/CU/instructionReg_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.486    
                         arrival time                           3.985    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.186ns (7.305%)  route 2.360ns (92.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.562     1.445    externalClk_IBUF_BUFG
    SLICE_X41Y98         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  programmingModeReg_reg/Q
                         net (fo=43, routed)          2.360     3.947    CPU_Core_inst/ALU_inst/instructionReg_reg[10]
    SLICE_X20Y123        LUT6 (Prop_lut6_I4_O)        0.045     3.992 r  CPU_Core_inst/ALU_inst/instructionReg[28]_i_1/O
                         net (fo=1, routed)           0.000     3.992    CPU_Core_inst/CU/instructionReg_reg[31]_0[27]
    SLICE_X20Y123        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.904     3.460    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X20Y123        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[28]/C
                         clock pessimism             -0.244     3.216    
                         clock uncertainty            0.180     3.396    
    SLICE_X20Y123        FDCE (Hold_fdce_C_D)         0.091     3.487    CPU_Core_inst/CU/instructionReg_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.487    
                         arrival time                           3.992    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 0.189ns (7.313%)  route 2.395ns (92.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.562     1.445    externalClk_IBUF_BUFG
    SLICE_X41Y98         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  programmingModeReg_reg/Q
                         net (fo=43, routed)          2.395     3.982    CPU_Core_inst/ALU_inst/instructionReg_reg[10]
    SLICE_X19Y124        LUT3 (Prop_lut3_I1_O)        0.048     4.030 r  CPU_Core_inst/ALU_inst/instructionReg[30]_i_1/O
                         net (fo=1, routed)           0.000     4.030    CPU_Core_inst/CU/instructionReg_reg[31]_0[29]
    SLICE_X19Y124        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.903     3.459    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X19Y124        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[30]/C
                         clock pessimism             -0.244     3.215    
                         clock uncertainty            0.180     3.395    
    SLICE_X19Y124        FDCE (Hold_fdce_C_D)         0.107     3.502    CPU_Core_inst/CU/instructionReg_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.502    
                         arrival time                           4.030    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.186ns (7.205%)  route 2.395ns (92.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.562     1.445    externalClk_IBUF_BUFG
    SLICE_X41Y98         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  programmingModeReg_reg/Q
                         net (fo=43, routed)          2.395     3.982    CPU_Core_inst/ALU_inst/instructionReg_reg[10]
    SLICE_X19Y124        LUT3 (Prop_lut3_I1_O)        0.045     4.027 r  CPU_Core_inst/ALU_inst/instructionReg[29]_i_1/O
                         net (fo=1, routed)           0.000     4.027    CPU_Core_inst/CU/instructionReg_reg[31]_0[28]
    SLICE_X19Y124        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.903     3.459    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X19Y124        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[29]/C
                         clock pessimism             -0.244     3.215    
                         clock uncertainty            0.180     3.395    
    SLICE_X19Y124        FDCE (Hold_fdce_C_D)         0.091     3.486    CPU_Core_inst/CU/instructionReg_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.486    
                         arrival time                           4.027    
  -------------------------------------------------------------------
                         slack                                  0.541    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  internalClk

Setup :            0  Failing Endpoints,  Worst Slack        0.864ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.864ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/memOpFinished_reg/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (internalClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        11.634ns  (logic 0.456ns (3.919%)  route 11.178ns (96.081%))
  Logic Levels:           0  
  Clock Path Skew:        3.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.151ns = ( 28.151 - 20.000 ) 
    Source Clock Delay      (SCD):    5.247ns = ( 15.247 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.726    15.247    externalClk_IBUF_BUFG
    SLICE_X16Y121        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y121        FDSE (Prop_fdse_C_Q)         0.456    15.703 f  reset_reg/Q
                         net (fo=3345, routed)       11.178    26.881    memoryMapping_inst/reset
    SLICE_X16Y124        FDCE                                         f  memoryMapping_inst/memOpFinished_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.597    28.151    memoryMapping_inst/internalClk_BUFG
    SLICE_X16Y124        FDCE                                         r  memoryMapping_inst/memOpFinished_reg/C
                         clock pessimism              0.180    28.330    
                         clock uncertainty           -0.180    28.150    
    SLICE_X16Y124        FDCE (Recov_fdce_C_CLR)     -0.405    27.745    memoryMapping_inst/memOpFinished_reg
  -------------------------------------------------------------------
                         required time                         27.745    
                         arrival time                         -26.881    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[24]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (internalClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        11.630ns  (logic 0.456ns (3.921%)  route 11.174ns (96.079%))
  Logic Levels:           0  
  Clock Path Skew:        3.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.151ns = ( 28.151 - 20.000 ) 
    Source Clock Delay      (SCD):    5.247ns = ( 15.247 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.726    15.247    externalClk_IBUF_BUFG
    SLICE_X16Y121        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y121        FDSE (Prop_fdse_C_Q)         0.456    15.703 f  reset_reg/Q
                         net (fo=3345, routed)       11.174    26.877    memoryMapping_inst/reset
    SLICE_X17Y124        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.597    28.151    memoryMapping_inst/internalClk_BUFG
    SLICE_X17Y124        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[24]/C
                         clock pessimism              0.180    28.330    
                         clock uncertainty           -0.180    28.150    
    SLICE_X17Y124        FDCE (Recov_fdce_C_CLR)     -0.405    27.745    memoryMapping_inst/debugSignalsReg_reg[24]
  -------------------------------------------------------------------
                         required time                         27.745    
                         arrival time                         -26.877    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[25]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (internalClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        11.630ns  (logic 0.456ns (3.921%)  route 11.174ns (96.079%))
  Logic Levels:           0  
  Clock Path Skew:        3.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.151ns = ( 28.151 - 20.000 ) 
    Source Clock Delay      (SCD):    5.247ns = ( 15.247 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.726    15.247    externalClk_IBUF_BUFG
    SLICE_X16Y121        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y121        FDSE (Prop_fdse_C_Q)         0.456    15.703 f  reset_reg/Q
                         net (fo=3345, routed)       11.174    26.877    memoryMapping_inst/reset
    SLICE_X17Y124        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.597    28.151    memoryMapping_inst/internalClk_BUFG
    SLICE_X17Y124        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[25]/C
                         clock pessimism              0.180    28.330    
                         clock uncertainty           -0.180    28.150    
    SLICE_X17Y124        FDCE (Recov_fdce_C_CLR)     -0.405    27.745    memoryMapping_inst/debugSignalsReg_reg[25]
  -------------------------------------------------------------------
                         required time                         27.745    
                         arrival time                         -26.877    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[26]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (internalClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        11.630ns  (logic 0.456ns (3.921%)  route 11.174ns (96.079%))
  Logic Levels:           0  
  Clock Path Skew:        3.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.151ns = ( 28.151 - 20.000 ) 
    Source Clock Delay      (SCD):    5.247ns = ( 15.247 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.726    15.247    externalClk_IBUF_BUFG
    SLICE_X16Y121        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y121        FDSE (Prop_fdse_C_Q)         0.456    15.703 f  reset_reg/Q
                         net (fo=3345, routed)       11.174    26.877    memoryMapping_inst/reset
    SLICE_X17Y124        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.597    28.151    memoryMapping_inst/internalClk_BUFG
    SLICE_X17Y124        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[26]/C
                         clock pessimism              0.180    28.330    
                         clock uncertainty           -0.180    28.150    
    SLICE_X17Y124        FDCE (Recov_fdce_C_CLR)     -0.405    27.745    memoryMapping_inst/debugSignalsReg_reg[26]
  -------------------------------------------------------------------
                         required time                         27.745    
                         arrival time                         -26.877    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[27]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (internalClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        11.630ns  (logic 0.456ns (3.921%)  route 11.174ns (96.079%))
  Logic Levels:           0  
  Clock Path Skew:        3.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.151ns = ( 28.151 - 20.000 ) 
    Source Clock Delay      (SCD):    5.247ns = ( 15.247 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.726    15.247    externalClk_IBUF_BUFG
    SLICE_X16Y121        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y121        FDSE (Prop_fdse_C_Q)         0.456    15.703 f  reset_reg/Q
                         net (fo=3345, routed)       11.174    26.877    memoryMapping_inst/reset
    SLICE_X17Y124        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.597    28.151    memoryMapping_inst/internalClk_BUFG
    SLICE_X17Y124        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[27]/C
                         clock pessimism              0.180    28.330    
                         clock uncertainty           -0.180    28.150    
    SLICE_X17Y124        FDCE (Recov_fdce_C_CLR)     -0.405    27.745    memoryMapping_inst/debugSignalsReg_reg[27]
  -------------------------------------------------------------------
                         required time                         27.745    
                         arrival time                         -26.877    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[28]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (internalClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        11.630ns  (logic 0.456ns (3.921%)  route 11.174ns (96.079%))
  Logic Levels:           0  
  Clock Path Skew:        3.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.151ns = ( 28.151 - 20.000 ) 
    Source Clock Delay      (SCD):    5.247ns = ( 15.247 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.726    15.247    externalClk_IBUF_BUFG
    SLICE_X16Y121        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y121        FDSE (Prop_fdse_C_Q)         0.456    15.703 f  reset_reg/Q
                         net (fo=3345, routed)       11.174    26.877    memoryMapping_inst/reset
    SLICE_X17Y124        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.597    28.151    memoryMapping_inst/internalClk_BUFG
    SLICE_X17Y124        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[28]/C
                         clock pessimism              0.180    28.330    
                         clock uncertainty           -0.180    28.150    
    SLICE_X17Y124        FDCE (Recov_fdce_C_CLR)     -0.405    27.745    memoryMapping_inst/debugSignalsReg_reg[28]
  -------------------------------------------------------------------
                         required time                         27.745    
                         arrival time                         -26.877    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[29]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (internalClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        11.630ns  (logic 0.456ns (3.921%)  route 11.174ns (96.079%))
  Logic Levels:           0  
  Clock Path Skew:        3.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.151ns = ( 28.151 - 20.000 ) 
    Source Clock Delay      (SCD):    5.247ns = ( 15.247 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.726    15.247    externalClk_IBUF_BUFG
    SLICE_X16Y121        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y121        FDSE (Prop_fdse_C_Q)         0.456    15.703 f  reset_reg/Q
                         net (fo=3345, routed)       11.174    26.877    memoryMapping_inst/reset
    SLICE_X17Y124        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.597    28.151    memoryMapping_inst/internalClk_BUFG
    SLICE_X17Y124        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[29]/C
                         clock pessimism              0.180    28.330    
                         clock uncertainty           -0.180    28.150    
    SLICE_X17Y124        FDCE (Recov_fdce_C_CLR)     -0.405    27.745    memoryMapping_inst/debugSignalsReg_reg[29]
  -------------------------------------------------------------------
                         required time                         27.745    
                         arrival time                         -26.877    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.887ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[22]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (internalClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        11.611ns  (logic 0.456ns (3.927%)  route 11.155ns (96.073%))
  Logic Levels:           0  
  Clock Path Skew:        3.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.151ns = ( 28.151 - 20.000 ) 
    Source Clock Delay      (SCD):    5.247ns = ( 15.247 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.726    15.247    externalClk_IBUF_BUFG
    SLICE_X16Y121        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y121        FDSE (Prop_fdse_C_Q)         0.456    15.703 f  reset_reg/Q
                         net (fo=3345, routed)       11.155    26.858    CPU_Core_inst/CU/reset
    SLICE_X16Y125        FDCE                                         f  CPU_Core_inst/CU/instructionReg_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.597    28.151    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X16Y125        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[22]/C
                         clock pessimism              0.180    28.330    
                         clock uncertainty           -0.180    28.150    
    SLICE_X16Y125        FDCE (Recov_fdce_C_CLR)     -0.405    27.745    CPU_Core_inst/CU/instructionReg_reg[22]
  -------------------------------------------------------------------
                         required time                         27.745    
                         arrival time                         -26.858    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.887ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[26]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (internalClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        11.611ns  (logic 0.456ns (3.927%)  route 11.155ns (96.073%))
  Logic Levels:           0  
  Clock Path Skew:        3.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.151ns = ( 28.151 - 20.000 ) 
    Source Clock Delay      (SCD):    5.247ns = ( 15.247 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.726    15.247    externalClk_IBUF_BUFG
    SLICE_X16Y121        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y121        FDSE (Prop_fdse_C_Q)         0.456    15.703 f  reset_reg/Q
                         net (fo=3345, routed)       11.155    26.858    CPU_Core_inst/CU/reset
    SLICE_X16Y125        FDCE                                         f  CPU_Core_inst/CU/instructionReg_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.597    28.151    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X16Y125        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[26]/C
                         clock pessimism              0.180    28.330    
                         clock uncertainty           -0.180    28.150    
    SLICE_X16Y125        FDCE (Recov_fdce_C_CLR)     -0.405    27.745    CPU_Core_inst/CU/instructionReg_reg[26]
  -------------------------------------------------------------------
                         required time                         27.745    
                         arrival time                         -26.858    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/CPSR_Reg_reg[0]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (internalClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        11.607ns  (logic 0.456ns (3.929%)  route 11.151ns (96.071%))
  Logic Levels:           0  
  Clock Path Skew:        3.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.151ns = ( 28.151 - 20.000 ) 
    Source Clock Delay      (SCD):    5.247ns = ( 15.247 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.726    15.247    externalClk_IBUF_BUFG
    SLICE_X16Y121        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y121        FDSE (Prop_fdse_C_Q)         0.456    15.703 f  reset_reg/Q
                         net (fo=3345, routed)       11.151    26.854    CPU_Core_inst/CU/reset
    SLICE_X17Y125        FDCE                                         f  CPU_Core_inst/CU/CPSR_Reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.597    28.151    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X17Y125        FDCE                                         r  CPU_Core_inst/CU/CPSR_Reg_reg[0]/C
                         clock pessimism              0.180    28.330    
                         clock uncertainty           -0.180    28.150    
    SLICE_X17Y125        FDCE (Recov_fdce_C_CLR)     -0.405    27.745    CPU_Core_inst/CU/CPSR_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         27.745    
                         arrival time                         -26.854    
  -------------------------------------------------------------------
                         slack                                  0.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/SevenSegmentDisplayDataReg_reg[12]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.141ns (7.355%)  route 1.776ns (92.645%))
  Logic Levels:           0  
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.636     1.520    externalClk_IBUF_BUFG
    SLICE_X16Y121        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y121        FDSE (Prop_fdse_C_Q)         0.141     1.661 f  reset_reg/Q
                         net (fo=3345, routed)        1.776     3.437    memoryMapping_inst/reset
    SLICE_X30Y107        FDCE                                         f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.915     3.471    memoryMapping_inst/internalClk_BUFG
    SLICE_X30Y107        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[12]/C
                         clock pessimism             -0.244     3.227    
                         clock uncertainty            0.180     3.407    
    SLICE_X30Y107        FDCE (Remov_fdce_C_CLR)     -0.067     3.340    memoryMapping_inst/SevenSegmentDisplayDataReg_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.340    
                         arrival time                           3.437    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/SevenSegmentDisplayDataReg_reg[13]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.141ns (7.355%)  route 1.776ns (92.645%))
  Logic Levels:           0  
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.636     1.520    externalClk_IBUF_BUFG
    SLICE_X16Y121        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y121        FDSE (Prop_fdse_C_Q)         0.141     1.661 f  reset_reg/Q
                         net (fo=3345, routed)        1.776     3.437    memoryMapping_inst/reset
    SLICE_X30Y107        FDCE                                         f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.915     3.471    memoryMapping_inst/internalClk_BUFG
    SLICE_X30Y107        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[13]/C
                         clock pessimism             -0.244     3.227    
                         clock uncertainty            0.180     3.407    
    SLICE_X30Y107        FDCE (Remov_fdce_C_CLR)     -0.067     3.340    memoryMapping_inst/SevenSegmentDisplayDataReg_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.340    
                         arrival time                           3.437    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/SevenSegmentDisplayDataReg_reg[1]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.141ns (7.355%)  route 1.776ns (92.645%))
  Logic Levels:           0  
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.636     1.520    externalClk_IBUF_BUFG
    SLICE_X16Y121        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y121        FDSE (Prop_fdse_C_Q)         0.141     1.661 f  reset_reg/Q
                         net (fo=3345, routed)        1.776     3.437    memoryMapping_inst/reset
    SLICE_X30Y107        FDCE                                         f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.915     3.471    memoryMapping_inst/internalClk_BUFG
    SLICE_X30Y107        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[1]/C
                         clock pessimism             -0.244     3.227    
                         clock uncertainty            0.180     3.407    
    SLICE_X30Y107        FDCE (Remov_fdce_C_CLR)     -0.067     3.340    memoryMapping_inst/SevenSegmentDisplayDataReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.340    
                         arrival time                           3.437    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.141ns (7.355%)  route 1.776ns (92.645%))
  Logic Levels:           0  
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.636     1.520    externalClk_IBUF_BUFG
    SLICE_X16Y121        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y121        FDSE (Prop_fdse_C_Q)         0.141     1.661 f  reset_reg/Q
                         net (fo=3345, routed)        1.776     3.437    memoryMapping_inst/reset
    SLICE_X30Y107        FDCE                                         f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.915     3.471    memoryMapping_inst/internalClk_BUFG
    SLICE_X30Y107        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/C
                         clock pessimism             -0.244     3.227    
                         clock uncertainty            0.180     3.407    
    SLICE_X30Y107        FDCE (Remov_fdce_C_CLR)     -0.067     3.340    memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.340    
                         arrival time                           3.437    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/SevenSegmentDisplayDataReg_reg[9]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.141ns (7.355%)  route 1.776ns (92.645%))
  Logic Levels:           0  
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.636     1.520    externalClk_IBUF_BUFG
    SLICE_X16Y121        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y121        FDSE (Prop_fdse_C_Q)         0.141     1.661 f  reset_reg/Q
                         net (fo=3345, routed)        1.776     3.437    memoryMapping_inst/reset
    SLICE_X30Y107        FDCE                                         f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.915     3.471    memoryMapping_inst/internalClk_BUFG
    SLICE_X30Y107        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[9]/C
                         clock pessimism             -0.244     3.227    
                         clock uncertainty            0.180     3.407    
    SLICE_X30Y107        FDCE (Remov_fdce_C_CLR)     -0.067     3.340    memoryMapping_inst/SevenSegmentDisplayDataReg_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.340    
                         arrival time                           3.437    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[0]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 0.141ns (7.365%)  route 1.773ns (92.635%))
  Logic Levels:           0  
  Clock Path Skew:        1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.636     1.520    externalClk_IBUF_BUFG
    SLICE_X16Y121        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y121        FDSE (Prop_fdse_C_Q)         0.141     1.661 f  reset_reg/Q
                         net (fo=3345, routed)        1.773     3.434    memoryMapping_inst/serialInterface_inst/reset
    SLICE_X25Y106        FDCE                                         f  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.918     3.474    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X25Y106        FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[0]/C
                         clock pessimism             -0.244     3.230    
                         clock uncertainty            0.180     3.410    
    SLICE_X25Y106        FDCE (Remov_fdce_C_CLR)     -0.092     3.318    memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.318    
                         arrival time                           3.434    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[1]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 0.141ns (7.365%)  route 1.773ns (92.635%))
  Logic Levels:           0  
  Clock Path Skew:        1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.636     1.520    externalClk_IBUF_BUFG
    SLICE_X16Y121        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y121        FDSE (Prop_fdse_C_Q)         0.141     1.661 f  reset_reg/Q
                         net (fo=3345, routed)        1.773     3.434    memoryMapping_inst/serialInterface_inst/reset
    SLICE_X25Y106        FDCE                                         f  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.918     3.474    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X25Y106        FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[1]/C
                         clock pessimism             -0.244     3.230    
                         clock uncertainty            0.180     3.410    
    SLICE_X25Y106        FDCE (Remov_fdce_C_CLR)     -0.092     3.318    memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.318    
                         arrival time                           3.434    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[2]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 0.141ns (7.365%)  route 1.773ns (92.635%))
  Logic Levels:           0  
  Clock Path Skew:        1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.636     1.520    externalClk_IBUF_BUFG
    SLICE_X16Y121        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y121        FDSE (Prop_fdse_C_Q)         0.141     1.661 f  reset_reg/Q
                         net (fo=3345, routed)        1.773     3.434    memoryMapping_inst/serialInterface_inst/reset
    SLICE_X25Y106        FDCE                                         f  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.918     3.474    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X25Y106        FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[2]/C
                         clock pessimism             -0.244     3.230    
                         clock uncertainty            0.180     3.410    
    SLICE_X25Y106        FDCE (Remov_fdce_C_CLR)     -0.092     3.318    memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.318    
                         arrival time                           3.434    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[3]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 0.141ns (7.365%)  route 1.773ns (92.635%))
  Logic Levels:           0  
  Clock Path Skew:        1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.636     1.520    externalClk_IBUF_BUFG
    SLICE_X16Y121        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y121        FDSE (Prop_fdse_C_Q)         0.141     1.661 f  reset_reg/Q
                         net (fo=3345, routed)        1.773     3.434    memoryMapping_inst/serialInterface_inst/reset
    SLICE_X25Y106        FDCE                                         f  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.918     3.474    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X25Y106        FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[3]/C
                         clock pessimism             -0.244     3.230    
                         clock uncertainty            0.180     3.410    
    SLICE_X25Y106        FDCE (Remov_fdce_C_CLR)     -0.092     3.318    memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.318    
                         arrival time                           3.434    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[4]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 0.141ns (7.365%)  route 1.773ns (92.635%))
  Logic Levels:           0  
  Clock Path Skew:        1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.636     1.520    externalClk_IBUF_BUFG
    SLICE_X16Y121        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y121        FDSE (Prop_fdse_C_Q)         0.141     1.661 f  reset_reg/Q
                         net (fo=3345, routed)        1.773     3.434    memoryMapping_inst/serialInterface_inst/reset
    SLICE_X25Y106        FDCE                                         f  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.918     3.474    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X25Y106        FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[4]/C
                         clock pessimism             -0.244     3.230    
                         clock uncertainty            0.180     3.410    
    SLICE_X25Y106        FDCE (Remov_fdce_C_CLR)     -0.092     3.318    memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.318    
                         arrival time                           3.434    
  -------------------------------------------------------------------
                         slack                                  0.116    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockGenerator/mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb fall edge)      5.000     5.000 f  
    W5                                                0.000     5.000 f  externalClk (IN)
                         net (fo=0)                   0.000     5.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.575    10.096    ClockGenerator/externalClk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    10.184 f  ClockGenerator/mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.014    10.198    ClockGenerator/clkfb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  ClockGenerator/mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockGenerator/mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.549     1.432    ClockGenerator/externalClk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     1.482 r  ClockGenerator/mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     1.487    ClockGenerator/clkfb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  ClockGenerator/mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  internalClk
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.641ns  (logic 7.174ns (33.150%)  route 14.467ns (66.850%))
  Logic Levels:           13  (CARRY4=2 LUT1=1 LUT2=1 LUT6=4 MUXF7=2 MUXF8=2 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.575     5.096    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.730     8.672    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X24Y116        FDCE                                         r  memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y116        FDCE (Prop_fdce_C_Q)         0.456     9.128 f  memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/Q
                         net (fo=19, routed)          1.015    10.143    memoryMapping_inst/serialInterface_inst/debugPtr_reg_n_0_[0]
    SLICE_X23Y115        LUT1 (Prop_lut1_I0_O)        0.124    10.267 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_143/O
                         net (fo=1, routed)           0.000    10.267    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_143_n_0
    SLICE_X23Y115        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.691 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_58/O[1]
                         net (fo=2, routed)           0.813    11.505    memoryMapping_inst/serialInterface_inst/PCOUT[1]
    SLICE_X22Y115        LUT2 (Prop_lut2_I0_O)        0.303    11.808 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_90/O
                         net (fo=1, routed)           0.000    11.808    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_90_n_0
    SLICE_X22Y115        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.388 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_40/O[2]
                         net (fo=124, routed)         5.846    18.234    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_40_n_5
    SLICE_X51Y146        MUXF7 (Prop_muxf7_S_O)       0.474    18.708 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_223/O
                         net (fo=1, routed)           0.000    18.708    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_223_n_0
    SLICE_X51Y146        MUXF8 (Prop_muxf8_I0_O)      0.104    18.812 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_106/O
                         net (fo=1, routed)           1.998    20.810    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_106_n_0
    SLICE_X23Y129        LUT6 (Prop_lut6_I5_O)        0.316    21.126 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_49/O
                         net (fo=1, routed)           0.000    21.126    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_49_n_0
    SLICE_X23Y129        MUXF7 (Prop_muxf7_I1_O)      0.217    21.343 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_22/O
                         net (fo=1, routed)           0.000    21.343    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_22_n_0
    SLICE_X23Y129        MUXF8 (Prop_muxf8_I1_O)      0.094    21.437 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_12/O
                         net (fo=1, routed)           1.015    22.452    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_12_n_0
    SLICE_X23Y120        LUT6 (Prop_lut6_I0_O)        0.316    22.768 f  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_5/O
                         net (fo=1, routed)           1.220    23.988    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_5_n_0
    SLICE_X21Y111        LUT6 (Prop_lut6_I1_O)        0.124    24.112 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.263    24.375    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_2_n_0
    SLICE_X21Y111        LUT6 (Prop_lut6_I0_O)        0.124    24.499 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.296    26.795    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    30.313 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    30.313    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.875ns  (logic 6.196ns (34.660%)  route 11.679ns (65.340%))
  Logic Levels:           10  (CARRY4=2 LUT1=1 LUT5=3 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.575     5.096    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.735     8.677    memoryMapping_inst/internalClk_BUFG
    SLICE_X35Y106        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDCE (Prop_fdce_C_Q)         0.456     9.133 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/Q
                         net (fo=11, routed)          1.345    10.478    memoryMapping_inst/Q[0]
    SLICE_X35Y100        LUT1 (Prop_lut1_I0_O)        0.124    10.602 r  memoryMapping_inst/g0_b0_i_12/O
                         net (fo=1, routed)           0.379    10.981    memoryMapping_inst/g0_b0_i_12_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.576 r  memoryMapping_inst/g0_b0_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.576    memoryMapping_inst/g0_b0_i_7_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.899 r  memoryMapping_inst/g0_b0_i_11/O[1]
                         net (fo=1, routed)           0.577    12.477    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_3[1]
    SLICE_X35Y102        LUT6 (Prop_lut6_I0_O)        0.306    12.783 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_10/O
                         net (fo=1, routed)           0.819    13.602    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_10_n_0
    SLICE_X32Y102        LUT5 (Prop_lut5_I4_O)        0.124    13.726 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_3/O
                         net (fo=7, routed)           1.335    15.061    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel0[2]
    SLICE_X32Y99         LUT5 (Prop_lut5_I2_O)        0.152    15.213 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b3/O
                         net (fo=1, routed)           0.870    16.082    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b3_n_0
    SLICE_X33Y100        LUT5 (Prop_lut5_I1_O)        0.332    16.414 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][3]_INST_0_i_6/O
                         net (fo=1, routed)           0.950    17.365    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][3]_INST_0_i_6_n_0
    SLICE_X33Y98         LUT6 (Prop_lut6_I0_O)        0.124    17.489 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][3]_INST_0_i_2/O
                         net (fo=1, routed)           0.295    17.784    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][3]_INST_0_i_2_n_0
    SLICE_X33Y97         LUT6 (Prop_lut6_I0_O)        0.124    17.908 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][3]_INST_0_i_1/O
                         net (fo=1, routed)           5.108    23.017    sevenSegmentLEDs[0]_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    26.552 r  sevenSegmentLEDs[0][3]_INST_0/O
                         net (fo=0)                   0.000    26.552    sevenSegmentLEDs[0][3]
    V8                                                                r  sevenSegmentLEDs[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.153ns  (logic 6.034ns (35.180%)  route 11.119ns (64.820%))
  Logic Levels:           9  (CARRY4=2 LUT1=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.575     5.096    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.735     8.677    memoryMapping_inst/internalClk_BUFG
    SLICE_X35Y106        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDCE (Prop_fdce_C_Q)         0.456     9.133 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/Q
                         net (fo=11, routed)          1.345    10.478    memoryMapping_inst/Q[0]
    SLICE_X35Y100        LUT1 (Prop_lut1_I0_O)        0.124    10.602 r  memoryMapping_inst/g0_b0_i_12/O
                         net (fo=1, routed)           0.379    10.981    memoryMapping_inst/g0_b0_i_12_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.576 r  memoryMapping_inst/g0_b0_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.576    memoryMapping_inst/g0_b0_i_7_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.899 r  memoryMapping_inst/g0_b0_i_11/O[1]
                         net (fo=1, routed)           0.577    12.477    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_3[1]
    SLICE_X35Y102        LUT6 (Prop_lut6_I0_O)        0.306    12.783 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_10/O
                         net (fo=1, routed)           0.819    13.602    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_10_n_0
    SLICE_X32Y102        LUT5 (Prop_lut5_I4_O)        0.124    13.726 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_3/O
                         net (fo=7, routed)           1.244    14.970    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel0[2]
    SLICE_X32Y100        LUT5 (Prop_lut5_I2_O)        0.152    15.122 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b5/O
                         net (fo=1, routed)           0.858    15.980    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b5_n_0
    SLICE_X33Y100        LUT6 (Prop_lut6_I5_O)        0.326    16.306 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][5]_INST_0_i_2/O
                         net (fo=1, routed)           0.573    16.878    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][5]_INST_0_i_2_n_0
    SLICE_X34Y97         LUT6 (Prop_lut6_I0_O)        0.124    17.002 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][5]_INST_0_i_1/O
                         net (fo=1, routed)           5.323    22.326    sevenSegmentLEDs[0]_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    25.830 r  sevenSegmentLEDs[0][5]_INST_0/O
                         net (fo=0)                   0.000    25.830    sevenSegmentLEDs[0][5]
    V5                                                                r  sevenSegmentLEDs[0][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.698ns  (logic 6.052ns (36.243%)  route 10.646ns (63.757%))
  Logic Levels:           11  (CARRY4=3 LUT1=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.575     5.096    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.735     8.677    memoryMapping_inst/internalClk_BUFG
    SLICE_X35Y106        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDCE (Prop_fdce_C_Q)         0.456     9.133 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/Q
                         net (fo=11, routed)          1.345    10.478    memoryMapping_inst/Q[0]
    SLICE_X35Y100        LUT1 (Prop_lut1_I0_O)        0.124    10.602 r  memoryMapping_inst/g0_b0_i_12/O
                         net (fo=1, routed)           0.379    10.981    memoryMapping_inst/g0_b0_i_12_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.576 r  memoryMapping_inst/g0_b0_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.576    memoryMapping_inst/g0_b0_i_7_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.693 r  memoryMapping_inst/g0_b0_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.693    memoryMapping_inst/g0_b0_i_11_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.016 r  memoryMapping_inst/g0_b0__0_i_9/O[1]
                         net (fo=1, routed)           0.587    12.603    memoryMapping_inst/p_1_out2_in[2]
    SLICE_X33Y103        LUT6 (Prop_lut6_I5_O)        0.306    12.909 r  memoryMapping_inst/g0_b0__0_i_8/O
                         net (fo=1, routed)           0.263    13.172    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_2
    SLICE_X33Y103        LUT6 (Prop_lut6_I0_O)        0.124    13.296 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_3/O
                         net (fo=7, routed)           0.621    13.917    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_3_n_0
    SLICE_X33Y102        LUT5 (Prop_lut5_I2_O)        0.124    14.041 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0/O
                         net (fo=1, routed)           0.994    15.035    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_n_0
    SLICE_X34Y97         LUT6 (Prop_lut6_I2_O)        0.124    15.159 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_3/O
                         net (fo=1, routed)           0.415    15.574    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_3_n_0
    SLICE_X34Y98         LUT6 (Prop_lut6_I0_O)        0.124    15.698 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_2/O
                         net (fo=1, routed)           0.867    16.565    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_2_n_0
    SLICE_X35Y98         LUT5 (Prop_lut5_I4_O)        0.124    16.689 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_1/O
                         net (fo=1, routed)           5.175    21.864    sevenSegmentLEDs[0]_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    25.375 r  sevenSegmentLEDs[0][0]_INST_0/O
                         net (fo=0)                   0.000    25.375    sevenSegmentLEDs[0][0]
    W7                                                                r  sevenSegmentLEDs[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.333ns  (logic 5.946ns (36.404%)  route 10.387ns (63.596%))
  Logic Levels:           11  (CARRY4=3 LUT1=1 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.575     5.096    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.735     8.677    memoryMapping_inst/internalClk_BUFG
    SLICE_X35Y106        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDCE (Prop_fdce_C_Q)         0.456     9.133 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/Q
                         net (fo=11, routed)          1.345    10.478    memoryMapping_inst/Q[0]
    SLICE_X35Y100        LUT1 (Prop_lut1_I0_O)        0.124    10.602 r  memoryMapping_inst/g0_b0_i_12/O
                         net (fo=1, routed)           0.379    10.981    memoryMapping_inst/g0_b0_i_12_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.576 r  memoryMapping_inst/g0_b0_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.576    memoryMapping_inst/g0_b0_i_7_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.693 r  memoryMapping_inst/g0_b0_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.693    memoryMapping_inst/g0_b0_i_11_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.912 f  memoryMapping_inst/g0_b0__0_i_9/O[0]
                         net (fo=1, routed)           0.669    12.581    memoryMapping_inst/p_1_out2_in[1]
    SLICE_X32Y102        LUT6 (Prop_lut6_I5_O)        0.295    12.876 f  memoryMapping_inst/g0_b0__0_i_7/O
                         net (fo=1, routed)           0.159    13.035    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I0_O)        0.124    13.159 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_2/O
                         net (fo=7, routed)           0.752    13.911    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_2_n_0
    SLICE_X33Y102        LUT5 (Prop_lut5_I1_O)        0.124    14.035 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b4__0/O
                         net (fo=1, routed)           0.883    14.918    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b4__0_n_0
    SLICE_X34Y99         LUT6 (Prop_lut6_I1_O)        0.124    15.042 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_4/O
                         net (fo=1, routed)           0.706    15.748    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_4_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.124    15.872 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_2/O
                         net (fo=1, routed)           0.433    16.305    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_2_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.124    16.429 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_1/O
                         net (fo=1, routed)           5.061    21.490    sevenSegmentLEDs[0]_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    25.010 r  sevenSegmentLEDs[0][4]_INST_0/O
                         net (fo=0)                   0.000    25.010    sevenSegmentLEDs[0][4]
    U5                                                                r  sevenSegmentLEDs[0][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.239ns  (logic 6.059ns (37.311%)  route 10.180ns (62.689%))
  Logic Levels:           9  (CARRY4=2 LUT1=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.575     5.096    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.735     8.677    memoryMapping_inst/internalClk_BUFG
    SLICE_X35Y106        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDCE (Prop_fdce_C_Q)         0.456     9.133 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/Q
                         net (fo=11, routed)          1.345    10.478    memoryMapping_inst/Q[0]
    SLICE_X35Y100        LUT1 (Prop_lut1_I0_O)        0.124    10.602 r  memoryMapping_inst/g0_b0_i_12/O
                         net (fo=1, routed)           0.379    10.981    memoryMapping_inst/g0_b0_i_12_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.576 r  memoryMapping_inst/g0_b0_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.576    memoryMapping_inst/g0_b0_i_7_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.899 r  memoryMapping_inst/g0_b0_i_11/O[1]
                         net (fo=1, routed)           0.577    12.477    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_3[1]
    SLICE_X35Y102        LUT6 (Prop_lut6_I0_O)        0.306    12.783 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_10/O
                         net (fo=1, routed)           0.819    13.602    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_10_n_0
    SLICE_X32Y102        LUT5 (Prop_lut5_I4_O)        0.124    13.726 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_3/O
                         net (fo=7, routed)           1.332    15.058    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel0[2]
    SLICE_X32Y99         LUT5 (Prop_lut5_I2_O)        0.152    15.210 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b1/O
                         net (fo=1, routed)           0.441    15.651    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b1_n_0
    SLICE_X32Y99         LUT6 (Prop_lut6_I3_O)        0.326    15.977 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][1]_INST_0_i_2/O
                         net (fo=1, routed)           0.324    16.301    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][1]_INST_0_i_2_n_0
    SLICE_X34Y98         LUT6 (Prop_lut6_I0_O)        0.124    16.425 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][1]_INST_0_i_1/O
                         net (fo=1, routed)           4.962    21.387    sevenSegmentLEDs[0]_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    24.917 r  sevenSegmentLEDs[0][1]_INST_0/O
                         net (fo=0)                   0.000    24.917    sevenSegmentLEDs[0][1]
    W6                                                                r  sevenSegmentLEDs[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.223ns  (logic 5.711ns (35.203%)  route 10.512ns (64.797%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.575     5.096    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.735     8.677    memoryMapping_inst/internalClk_BUFG
    SLICE_X35Y106        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDCE (Prop_fdce_C_Q)         0.456     9.133 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/Q
                         net (fo=11, routed)          1.345    10.478    memoryMapping_inst/Q[0]
    SLICE_X35Y100        LUT1 (Prop_lut1_I0_O)        0.124    10.602 r  memoryMapping_inst/g0_b0_i_12/O
                         net (fo=1, routed)           0.379    10.981    memoryMapping_inst/g0_b0_i_12_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.576 r  memoryMapping_inst/g0_b0_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.576    memoryMapping_inst/g0_b0_i_7_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.899 r  memoryMapping_inst/g0_b0_i_11/O[1]
                         net (fo=1, routed)           0.577    12.477    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_3[1]
    SLICE_X35Y102        LUT6 (Prop_lut6_I0_O)        0.306    12.783 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_10/O
                         net (fo=1, routed)           0.819    13.602    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_10_n_0
    SLICE_X32Y102        LUT5 (Prop_lut5_I4_O)        0.124    13.726 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_3/O
                         net (fo=7, routed)           1.335    15.061    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel0[2]
    SLICE_X32Y99         LUT5 (Prop_lut5_I2_O)        0.124    15.185 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b2/O
                         net (fo=1, routed)           0.956    16.140    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b2_n_0
    SLICE_X35Y97         LUT5 (Prop_lut5_I1_O)        0.124    16.264 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][2]_INST_0_i_1/O
                         net (fo=1, routed)           5.101    21.365    sevenSegmentLEDs[0]_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    24.900 r  sevenSegmentLEDs[0][2]_INST_0/O
                         net (fo=0)                   0.000    24.900    sevenSegmentLEDs[0][2]
    U8                                                                r  sevenSegmentLEDs[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.865ns  (logic 5.716ns (36.032%)  route 10.148ns (63.968%))
  Logic Levels:           9  (CARRY4=2 LUT1=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.575     5.096    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.735     8.677    memoryMapping_inst/internalClk_BUFG
    SLICE_X35Y106        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDCE (Prop_fdce_C_Q)         0.456     9.133 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/Q
                         net (fo=11, routed)          1.345    10.478    memoryMapping_inst/Q[0]
    SLICE_X35Y100        LUT1 (Prop_lut1_I0_O)        0.124    10.602 r  memoryMapping_inst/g0_b0_i_12/O
                         net (fo=1, routed)           0.379    10.981    memoryMapping_inst/g0_b0_i_12_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.576 r  memoryMapping_inst/g0_b0_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.576    memoryMapping_inst/g0_b0_i_7_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.795 r  memoryMapping_inst/g0_b0_i_11/O[0]
                         net (fo=1, routed)           0.659    12.455    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_3[0]
    SLICE_X35Y102        LUT6 (Prop_lut6_I0_O)        0.295    12.750 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_9/O
                         net (fo=1, routed)           0.830    13.580    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_9_n_0
    SLICE_X33Y101        LUT5 (Prop_lut5_I4_O)        0.124    13.704 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           0.821    14.525    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel0[1]
    SLICE_X32Y100        LUT5 (Prop_lut5_I1_O)        0.124    14.649 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b6/O
                         net (fo=1, routed)           0.666    15.315    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b6_n_0
    SLICE_X34Y100        LUT6 (Prop_lut6_I3_O)        0.124    15.439 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][6]_INST_0_i_4/O
                         net (fo=1, routed)           0.452    15.891    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][6]_INST_0_i_4_n_0
    SLICE_X34Y100        LUT6 (Prop_lut6_I5_O)        0.124    16.015 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][6]_INST_0_i_1/O
                         net (fo=1, routed)           4.996    21.010    sevenSegmentLEDs[0]_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    24.542 r  sevenSegmentLEDs[0][6]_INST_0/O
                         net (fo=0)                   0.000    24.542    sevenSegmentLEDs[0][6]
    U7                                                                r  sevenSegmentLEDs[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer0_inst/countReg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.151ns  (logic 4.752ns (39.106%)  route 7.399ns (60.894%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.575     5.096    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.733     8.675    memoryMapping_inst/hardwareTimer0_inst/internalClk_BUFG
    SLICE_X24Y113        FDCE                                         r  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y113        FDCE (Prop_fdce_C_Q)         0.419     9.094 r  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[7]/Q
                         net (fo=38, routed)          2.910    12.004    memoryMapping_inst/hardwareTimer0_inst/countReg_reg[7]_0[7]
    SLICE_X39Y119        LUT4 (Prop_lut4_I3_O)        0.299    12.303 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000    12.303    memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[6]_inst_i_7_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.704 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[6]_inst_i_2/CO[3]
                         net (fo=1, routed)           1.289    13.993    memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[6]_inst_i_2_n_0
    SLICE_X39Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.117 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.200    17.317    digitalIO_pins_IOBUF[6]_inst/I
    H2                   OBUFT (Prop_obuft_I_O)       3.509    20.826 r  digitalIO_pins_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    20.826    digitalIO_pins[6]
    H2                                                                r  digitalIO_pins[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer0_inst/countReg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.070ns  (logic 4.912ns (40.696%)  route 7.158ns (59.304%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.575     5.096    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.733     8.675    memoryMapping_inst/hardwareTimer0_inst/internalClk_BUFG
    SLICE_X25Y113        FDCE                                         r  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y113        FDCE (Prop_fdce_C_Q)         0.419     9.094 r  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[3]/Q
                         net (fo=41, routed)          2.547    11.641    memoryMapping_inst/hardwareTimer0_inst/countReg_reg[7]_0[3]
    SLICE_X40Y120        LUT4 (Prop_lut4_I3_O)        0.299    11.940 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[8]_inst_i_9/O
                         net (fo=1, routed)           0.000    11.940    memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[8]_inst_i_9_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.490 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[8]_inst_i_2/CO[3]
                         net (fo=1, routed)           1.336    13.826    memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[8]_inst_i_2_n_0
    SLICE_X35Y120        LUT3 (Prop_lut3_I0_O)        0.124    13.950 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.275    17.225    digitalIO_pins_IOBUF[8]_inst/I
    A14                  OBUFT (Prop_obuft_I_O)       3.520    20.745 r  digitalIO_pins_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    20.745    digitalIO_pins[8]
    A14                                                               r  digitalIO_pins[8] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.968ns  (logic 0.965ns (49.029%)  route 1.003ns (50.971%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.549     1.432    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.635     2.629    memoryMapping_inst/internalClk_BUFG
    SLICE_X24Y120        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y120        FDCE (Prop_fdce_C_Q)         0.141     2.770 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[30]/Q
                         net (fo=4, routed)           1.003     3.773    digitalIO_pins_IOBUF[15]_inst/T
    C16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.597 r  digitalIO_pins_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.597    digitalIO_pins[15]
    C16                                                               r  digitalIO_pins[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.989ns  (logic 0.965ns (48.520%)  route 1.024ns (51.480%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.549     1.432    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.633     2.627    memoryMapping_inst/internalClk_BUFG
    SLICE_X29Y122        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y122        FDCE (Prop_fdce_C_Q)         0.141     2.768 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[26]/Q
                         net (fo=4, routed)           1.024     3.792    digitalIO_pins_IOBUF[13]_inst/T
    A17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.616 r  digitalIO_pins_IOBUF[13]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.616    digitalIO_pins[13]
    A17                                                               r  digitalIO_pins[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 0.965ns (48.366%)  route 1.030ns (51.634%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.549     1.432    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.631     2.625    memoryMapping_inst/internalClk_BUFG
    SLICE_X29Y123        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y123        FDCE (Prop_fdce_C_Q)         0.141     2.766 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[22]/Q
                         net (fo=4, routed)           1.030     3.796    digitalIO_pins_IOBUF[11]_inst/T
    B16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.620 r  digitalIO_pins_IOBUF[11]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.620    digitalIO_pins[11]
    B16                                                               r  digitalIO_pins[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 0.965ns (46.547%)  route 1.108ns (53.453%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.549     1.432    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.631     2.625    memoryMapping_inst/internalClk_BUFG
    SLICE_X31Y123        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDCE (Prop_fdce_C_Q)         0.141     2.766 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[18]/Q
                         net (fo=4, routed)           1.108     3.874    digitalIO_pins_IOBUF[9]_inst/T
    A16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.698 r  digitalIO_pins_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.698    digitalIO_pins[9]
    A16                                                               r  digitalIO_pins[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.110ns  (logic 0.965ns (45.727%)  route 1.145ns (54.273%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.549     1.432    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.633     2.627    memoryMapping_inst/internalClk_BUFG
    SLICE_X29Y121        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y121        FDCE (Prop_fdce_C_Q)         0.141     2.768 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[28]/Q
                         net (fo=4, routed)           1.145     3.913    digitalIO_pins_IOBUF[14]_inst/T
    C15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.737 r  digitalIO_pins_IOBUF[14]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.737    digitalIO_pins[14]
    C15                                                               r  digitalIO_pins[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.121ns  (logic 1.006ns (47.434%)  route 1.115ns (52.566%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.549     1.432    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.631     2.625    memoryMapping_inst/internalClk_BUFG
    SLICE_X31Y123        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDCE (Prop_fdce_C_Q)         0.128     2.753 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[20]/Q
                         net (fo=4, routed)           1.115     3.868    digitalIO_pins_IOBUF[10]_inst/T
    B15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.878     4.746 r  digitalIO_pins_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.746    digitalIO_pins[10]
    B15                                                               r  digitalIO_pins[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.208ns  (logic 1.006ns (45.555%)  route 1.202ns (54.445%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.549     1.432    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.631     2.625    memoryMapping_inst/internalClk_BUFG
    SLICE_X29Y123        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y123        FDCE (Prop_fdce_C_Q)         0.128     2.753 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[24]/Q
                         net (fo=4, routed)           1.202     3.955    digitalIO_pins_IOBUF[12]_inst/T
    A15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.878     4.833 r  digitalIO_pins_IOBUF[12]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.833    digitalIO_pins[12]
    A15                                                               r  digitalIO_pins[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.270ns  (logic 0.988ns (43.533%)  route 1.282ns (56.467%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.549     1.432    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.634     2.628    memoryMapping_inst/internalClk_BUFG
    SLICE_X30Y120        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y120        FDCE (Prop_fdce_C_Q)         0.164     2.792 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[16]/Q
                         net (fo=4, routed)           1.282     4.074    digitalIO_pins_IOBUF[8]_inst/T
    A14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.898 r  digitalIO_pins_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.898    digitalIO_pins[8]
    A14                                                               r  digitalIO_pins[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/serialInterface_inst/countBitsTransmitted_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.275ns  (logic 1.405ns (61.740%)  route 0.871ns (38.260%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.549     1.432    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.642     2.636    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X21Y112        FDCE                                         r  memoryMapping_inst/serialInterface_inst/countBitsTransmitted_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y112        FDCE (Prop_fdce_C_Q)         0.141     2.777 f  memoryMapping_inst/serialInterface_inst/countBitsTransmitted_reg[0]/Q
                         net (fo=10, routed)          0.232     3.009    memoryMapping_inst/serialInterface_inst/B[0]
    SLICE_X21Y111        LUT6 (Prop_lut6_I3_O)        0.045     3.054 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.639     3.693    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     4.911 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.911    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.391ns  (logic 0.965ns (40.353%)  route 1.426ns (59.647%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.549     1.432    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.635     2.629    memoryMapping_inst/internalClk_BUFG
    SLICE_X31Y119        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDCE (Prop_fdce_C_Q)         0.141     2.770 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[14]/Q
                         net (fo=4, routed)           1.426     4.197    digitalIO_pins_IOBUF[7]_inst/T
    G3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     5.021 r  digitalIO_pins_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.021    digitalIO_pins[7]
    G3                                                                r  digitalIO_pins[7] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  internalClk

Max Delay          3120 Endpoints
Min Delay          3120 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[8][27]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.750ns  (logic 1.704ns (11.554%)  route 13.046ns (88.446%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        8.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.152ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.001     2.457    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.124     2.581 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1069, routed)        7.678    10.259    ClockGenerator/enable
    SLICE_X12Y130        LUT3 (Prop_lut3_I0_O)        0.124    10.383 r  ClockGenerator/registers[8][31]_i_1/O
                         net (fo=32, routed)          4.367    14.750    CPU_Core_inst/RegisterFile_inst/registers_reg[8][0]_0[0]
    SLICE_X36Y131        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[8][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457     4.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.598     8.152    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X36Y131        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[8][27]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[8][2]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.750ns  (logic 1.704ns (11.554%)  route 13.046ns (88.446%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        8.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.152ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.001     2.457    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.124     2.581 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1069, routed)        7.678    10.259    ClockGenerator/enable
    SLICE_X12Y130        LUT3 (Prop_lut3_I0_O)        0.124    10.383 r  ClockGenerator/registers[8][31]_i_1/O
                         net (fo=32, routed)          4.367    14.750    CPU_Core_inst/RegisterFile_inst/registers_reg[8][0]_0[0]
    SLICE_X36Y131        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[8][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457     4.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.598     8.152    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X36Y131        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[8][2]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[8][5]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.750ns  (logic 1.704ns (11.554%)  route 13.046ns (88.446%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        8.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.152ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.001     2.457    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.124     2.581 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1069, routed)        7.678    10.259    ClockGenerator/enable
    SLICE_X12Y130        LUT3 (Prop_lut3_I0_O)        0.124    10.383 r  ClockGenerator/registers[8][31]_i_1/O
                         net (fo=32, routed)          4.367    14.750    CPU_Core_inst/RegisterFile_inst/registers_reg[8][0]_0[0]
    SLICE_X36Y131        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[8][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457     4.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.598     8.152    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X36Y131        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[8][5]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[8][6]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.750ns  (logic 1.704ns (11.554%)  route 13.046ns (88.446%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        8.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.152ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.001     2.457    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.124     2.581 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1069, routed)        7.678    10.259    ClockGenerator/enable
    SLICE_X12Y130        LUT3 (Prop_lut3_I0_O)        0.124    10.383 r  ClockGenerator/registers[8][31]_i_1/O
                         net (fo=32, routed)          4.367    14.750    CPU_Core_inst/RegisterFile_inst/registers_reg[8][0]_0[0]
    SLICE_X36Y131        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[8][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457     4.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.598     8.152    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X36Y131        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[8][6]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[8][7]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.750ns  (logic 1.704ns (11.554%)  route 13.046ns (88.446%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        8.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.152ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.001     2.457    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.124     2.581 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1069, routed)        7.678    10.259    ClockGenerator/enable
    SLICE_X12Y130        LUT3 (Prop_lut3_I0_O)        0.124    10.383 r  ClockGenerator/registers[8][31]_i_1/O
                         net (fo=32, routed)          4.367    14.750    CPU_Core_inst/RegisterFile_inst/registers_reg[8][0]_0[0]
    SLICE_X36Y131        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[8][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457     4.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.598     8.152    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X36Y131        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[8][7]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[8][8]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.750ns  (logic 1.704ns (11.554%)  route 13.046ns (88.446%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        8.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.152ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.001     2.457    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.124     2.581 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1069, routed)        7.678    10.259    ClockGenerator/enable
    SLICE_X12Y130        LUT3 (Prop_lut3_I0_O)        0.124    10.383 r  ClockGenerator/registers[8][31]_i_1/O
                         net (fo=32, routed)          4.367    14.750    CPU_Core_inst/RegisterFile_inst/registers_reg[8][0]_0[0]
    SLICE_X36Y131        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[8][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457     4.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.598     8.152    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X36Y131        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[8][8]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[8][9]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.750ns  (logic 1.704ns (11.554%)  route 13.046ns (88.446%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        8.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.152ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.001     2.457    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.124     2.581 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1069, routed)        7.678    10.259    ClockGenerator/enable
    SLICE_X12Y130        LUT3 (Prop_lut3_I0_O)        0.124    10.383 r  ClockGenerator/registers[8][31]_i_1/O
                         net (fo=32, routed)          4.367    14.750    CPU_Core_inst/RegisterFile_inst/registers_reg[8][0]_0[0]
    SLICE_X36Y131        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[8][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457     4.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.598     8.152    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X36Y131        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[8][9]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[8][26]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.699ns  (logic 1.704ns (11.594%)  route 12.995ns (88.406%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        8.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.158ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.001     2.457    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.124     2.581 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1069, routed)        7.678    10.259    ClockGenerator/enable
    SLICE_X12Y130        LUT3 (Prop_lut3_I0_O)        0.124    10.383 r  ClockGenerator/registers[8][31]_i_1/O
                         net (fo=32, routed)          4.315    14.699    CPU_Core_inst/RegisterFile_inst/registers_reg[8][0]_0[0]
    SLICE_X34Y137        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[8][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457     4.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.604     8.158    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X34Y137        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[8][26]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[8][28]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.557ns  (logic 1.704ns (11.707%)  route 12.853ns (88.293%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        8.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.157ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.001     2.457    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.124     2.581 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1069, routed)        7.678    10.259    ClockGenerator/enable
    SLICE_X12Y130        LUT3 (Prop_lut3_I0_O)        0.124    10.383 r  ClockGenerator/registers[8][31]_i_1/O
                         net (fo=32, routed)          4.173    14.557    CPU_Core_inst/RegisterFile_inst/registers_reg[8][0]_0[0]
    SLICE_X34Y135        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[8][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457     4.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.603     8.157    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X34Y135        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[8][28]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[8][1]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.487ns  (logic 1.704ns (11.763%)  route 12.783ns (88.237%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        8.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.151ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.001     2.457    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.124     2.581 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1069, routed)        7.678    10.259    ClockGenerator/enable
    SLICE_X12Y130        LUT3 (Prop_lut3_I0_O)        0.124    10.383 r  ClockGenerator/registers[8][31]_i_1/O
                         net (fo=32, routed)          4.104    14.487    CPU_Core_inst/RegisterFile_inst/registers_reg[8][0]_0[0]
    SLICE_X30Y128        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[8][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457     4.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        1.597     8.151    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X30Y128        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[8][1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.979ns  (logic 0.224ns (22.914%)  route 0.755ns (77.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  rx_IBUF_inst/O
                         net (fo=1, routed)           0.755     0.979    memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[0]_0[0]
    SLICE_X24Y104        FDPE                                         r  memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.918     3.474    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X24Y104        FDPE                                         r  memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[0]/C

Slack:                    inf
  Source:                 digitalIO_pins[15]
                            (input port)
  Destination:            memoryMapping_inst/dataOut_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.697ns  (logic 0.386ns (22.721%)  route 1.312ns (77.279%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        3.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.465ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  digitalIO_pins[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    digitalIO_pins_IOBUF[15]_inst/IO
    C16                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  digitalIO_pins_IOBUF[15]_inst/IBUF/O
                         net (fo=1, routed)           0.817     1.023    memoryMapping_inst/digitalIO_pins_IBUF[15]
    SLICE_X22Y119        LUT6 (Prop_lut6_I0_O)        0.045     1.068 r  memoryMapping_inst/dataOut[0]_i_35/O
                         net (fo=1, routed)           0.230     1.298    CPU_Core_inst/ALU_inst/dataOut[0]_i_4_0
    SLICE_X22Y119        LUT5 (Prop_lut5_I0_O)        0.045     1.343 r  CPU_Core_inst/ALU_inst/dataOut[0]_i_15/O
                         net (fo=1, routed)           0.152     1.495    CPU_Core_inst/ALU_inst/dataOut[0]_i_15_n_0
    SLICE_X19Y120        LUT6 (Prop_lut6_I4_O)        0.045     1.540 r  CPU_Core_inst/ALU_inst/dataOut[0]_i_4/O
                         net (fo=1, routed)           0.113     1.652    CPU_Core_inst/ALU_inst/dataOut[0]_i_4_n_0
    SLICE_X18Y119        LUT6 (Prop_lut6_I4_O)        0.045     1.697 r  CPU_Core_inst/ALU_inst/dataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     1.697    memoryMapping_inst/dataOut_reg[31]_1[0]
    SLICE_X18Y119        FDCE                                         r  memoryMapping_inst/dataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.909     3.465    memoryMapping_inst/internalClk_BUFG
    SLICE_X18Y119        FDCE                                         r  memoryMapping_inst/dataOut_reg[0]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/currentlyDebugging_reg/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.880ns  (logic 0.265ns (14.096%)  route 1.615ns (85.904%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  debugMode_IBUF_inst/O
                         net (fo=41, routed)          1.615     1.836    ClockGenerator/debugMode_IBUF
    SLICE_X36Y106        LUT3 (Prop_lut3_I1_O)        0.044     1.880 r  ClockGenerator/currentlyDebugging_i_1/O
                         net (fo=1, routed)           0.000     1.880    memoryMapping_inst/serialInterface_inst/currentlyDebugging_reg_1
    SLICE_X36Y106        FDCE                                         r  memoryMapping_inst/serialInterface_inst/currentlyDebugging_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.916     3.472    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X36Y106        FDCE                                         r  memoryMapping_inst/serialInterface_inst/currentlyDebugging_reg/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.881ns  (logic 0.266ns (14.139%)  route 1.615ns (85.861%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  debugMode_IBUF_inst/O
                         net (fo=41, routed)          1.615     1.836    memoryMapping_inst/serialInterface_inst/debugMode_IBUF
    SLICE_X25Y106        LUT4 (Prop_lut4_I3_O)        0.045     1.881 r  memoryMapping_inst/serialInterface_inst/countTransmitCycles[6]_i_1/O
                         net (fo=1, routed)           0.000     1.881    memoryMapping_inst/serialInterface_inst/countTransmitCycles[6]_i_1_n_0
    SLICE_X25Y106        FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.918     3.474    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X25Y106        FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[6]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.885ns  (logic 0.270ns (14.321%)  route 1.615ns (85.679%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  debugMode_IBUF_inst/O
                         net (fo=41, routed)          1.615     1.836    memoryMapping_inst/serialInterface_inst/debugMode_IBUF
    SLICE_X25Y106        LUT4 (Prop_lut4_I3_O)        0.049     1.885 r  memoryMapping_inst/serialInterface_inst/countTransmitCycles[7]_i_1/O
                         net (fo=1, routed)           0.000     1.885    memoryMapping_inst/serialInterface_inst/countTransmitCycles[7]_i_1_n_0
    SLICE_X25Y106        FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.918     3.474    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X25Y106        FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[7]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.926ns  (logic 0.264ns (13.708%)  route 1.662ns (86.292%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  debugMode_IBUF_inst/O
                         net (fo=41, routed)          1.662     1.883    memoryMapping_inst/serialInterface_inst/debugMode_IBUF
    SLICE_X25Y106        LUT4 (Prop_lut4_I3_O)        0.043     1.926 r  memoryMapping_inst/serialInterface_inst/countTransmitCycles[3]_i_1/O
                         net (fo=1, routed)           0.000     1.926    memoryMapping_inst/serialInterface_inst/countTransmitCycles[3]_i_1_n_0
    SLICE_X25Y106        FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.918     3.474    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X25Y106        FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[3]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.928ns  (logic 0.266ns (13.797%)  route 1.662ns (86.203%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  debugMode_IBUF_inst/O
                         net (fo=41, routed)          1.662     1.883    memoryMapping_inst/serialInterface_inst/debugMode_IBUF
    SLICE_X25Y106        LUT4 (Prop_lut4_I3_O)        0.045     1.928 r  memoryMapping_inst/serialInterface_inst/countTransmitCycles[2]_i_1/O
                         net (fo=1, routed)           0.000     1.928    memoryMapping_inst/serialInterface_inst/countTransmitCycles[2]_i_1_n_0
    SLICE_X25Y106        FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.918     3.474    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X25Y106        FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[2]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.961ns  (logic 0.266ns (13.562%)  route 1.695ns (86.438%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  debugMode_IBUF_inst/O
                         net (fo=41, routed)          1.695     1.916    memoryMapping_inst/serialInterface_inst/debugMode_IBUF
    SLICE_X23Y107        LUT4 (Prop_lut4_I3_O)        0.045     1.961 r  memoryMapping_inst/serialInterface_inst/countTransmitCycles[10]_i_1/O
                         net (fo=1, routed)           0.000     1.961    memoryMapping_inst/serialInterface_inst/countTransmitCycles[10]_i_1_n_0
    SLICE_X23Y107        FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.918     3.474    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X23Y107        FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[10]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.964ns  (logic 0.269ns (13.694%)  route 1.695ns (86.306%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  debugMode_IBUF_inst/O
                         net (fo=41, routed)          1.695     1.916    memoryMapping_inst/serialInterface_inst/debugMode_IBUF
    SLICE_X23Y107        LUT4 (Prop_lut4_I3_O)        0.048     1.964 r  memoryMapping_inst/serialInterface_inst/countTransmitCycles[11]_i_1/O
                         net (fo=1, routed)           0.000     1.964    memoryMapping_inst/serialInterface_inst/countTransmitCycles[11]_i_1_n_0
    SLICE_X23Y107        FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.918     3.474    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X23Y107        FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[11]/C

Slack:                    inf
  Source:                 manualClocking
                            (input port)
  Destination:            memoryMapping_inst/clockController_inst/alteredClkRegister_reg/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.003ns  (logic 0.268ns (13.395%)  route 1.735ns (86.605%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  manualClocking (IN)
                         net (fo=0)                   0.000     0.000    manualClocking
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  manualClocking_IBUF_inst/O
                         net (fo=4, routed)           1.735     1.958    memoryMapping_inst/clockController_inst/manualClocking_IBUF
    SLICE_X32Y101        LUT6 (Prop_lut6_I2_O)        0.045     2.003 r  memoryMapping_inst/clockController_inst/alteredClkRegister_i_2/O
                         net (fo=1, routed)           0.000     2.003    memoryMapping_inst/clockController_inst/alteredClkRegister_i_2_n_0
    SLICE_X32Y101        FDCE                                         r  memoryMapping_inst/clockController_inst/alteredClkRegister_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3381, routed)        0.917     3.473    memoryMapping_inst/clockController_inst/internalClk_BUFG
    SLICE_X32Y101        FDCE                                         r  memoryMapping_inst/clockController_inst/alteredClkRegister_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.998ns  (logic 1.593ns (26.552%)  route 4.406ns (73.448%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.521     4.989    programmingMode_IBUF
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.124     5.113 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.885     5.998    debounceCount[0]_i_1__0_n_0
    SLICE_X40Y100        FDRE                                         r  debounceCount_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.610     4.951    externalClk_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  debounceCount_reg[16]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.998ns  (logic 1.593ns (26.552%)  route 4.406ns (73.448%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.521     4.989    programmingMode_IBUF
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.124     5.113 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.885     5.998    debounceCount[0]_i_1__0_n_0
    SLICE_X40Y100        FDRE                                         r  debounceCount_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.610     4.951    externalClk_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  debounceCount_reg[17]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.998ns  (logic 1.593ns (26.552%)  route 4.406ns (73.448%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.521     4.989    programmingMode_IBUF
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.124     5.113 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.885     5.998    debounceCount[0]_i_1__0_n_0
    SLICE_X40Y100        FDRE                                         r  debounceCount_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.610     4.951    externalClk_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  debounceCount_reg[18]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            reset_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.938ns  (logic 1.441ns (24.273%)  route 4.496ns (75.727%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  resetBtn_IBUF_inst/O
                         net (fo=1, routed)           4.496     5.938    resetBtn_IBUF
    SLICE_X16Y121        FDSE                                         r  reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.602     4.943    externalClk_IBUF_BUFG
    SLICE_X16Y121        FDSE                                         r  reset_reg/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.896ns  (logic 1.593ns (27.013%)  route 4.303ns (72.987%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.521     4.989    programmingMode_IBUF
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.124     5.113 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.783     5.896    debounceCount[0]_i_1__0_n_0
    SLICE_X40Y96         FDRE                                         r  debounceCount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.437     4.778    externalClk_IBUF_BUFG
    SLICE_X40Y96         FDRE                                         r  debounceCount_reg[0]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.896ns  (logic 1.593ns (27.013%)  route 4.303ns (72.987%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.521     4.989    programmingMode_IBUF
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.124     5.113 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.783     5.896    debounceCount[0]_i_1__0_n_0
    SLICE_X40Y96         FDRE                                         r  debounceCount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.437     4.778    externalClk_IBUF_BUFG
    SLICE_X40Y96         FDRE                                         r  debounceCount_reg[1]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.896ns  (logic 1.593ns (27.013%)  route 4.303ns (72.987%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.521     4.989    programmingMode_IBUF
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.124     5.113 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.783     5.896    debounceCount[0]_i_1__0_n_0
    SLICE_X40Y96         FDRE                                         r  debounceCount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.437     4.778    externalClk_IBUF_BUFG
    SLICE_X40Y96         FDRE                                         r  debounceCount_reg[2]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.896ns  (logic 1.593ns (27.013%)  route 4.303ns (72.987%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.521     4.989    programmingMode_IBUF
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.124     5.113 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.783     5.896    debounceCount[0]_i_1__0_n_0
    SLICE_X40Y96         FDRE                                         r  debounceCount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.437     4.778    externalClk_IBUF_BUFG
    SLICE_X40Y96         FDRE                                         r  debounceCount_reg[3]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.847ns  (logic 1.593ns (27.240%)  route 4.254ns (72.760%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.521     4.989    programmingMode_IBUF
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.124     5.113 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.734     5.847    debounceCount[0]_i_1__0_n_0
    SLICE_X40Y97         FDRE                                         r  debounceCount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.438     4.779    externalClk_IBUF_BUFG
    SLICE_X40Y97         FDRE                                         r  debounceCount_reg[4]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.847ns  (logic 1.593ns (27.240%)  route 4.254ns (72.760%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.521     4.989    programmingMode_IBUF
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.124     5.113 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.734     5.847    debounceCount[0]_i_1__0_n_0
    SLICE_X40Y97         FDRE                                         r  debounceCount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.438     4.779    externalClk_IBUF_BUFG
    SLICE_X40Y97         FDRE                                         r  debounceCount_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            programmingModeReg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.544ns  (logic 0.237ns (15.330%)  route 1.307ns (84.670%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.307     1.544    programmingMode_IBUF
    SLICE_X41Y98         FDRE                                         r  programmingModeReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.832     1.959    externalClk_IBUF_BUFG
    SLICE_X41Y98         FDRE                                         r  programmingModeReg_reg/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.940ns  (logic 0.282ns (14.517%)  route 1.658ns (85.483%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.482     1.718    programmingMode_IBUF
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.763 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.177     1.940    debounceCount[0]_i_1__0_n_0
    SLICE_X40Y98         FDRE                                         r  debounceCount_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.832     1.959    externalClk_IBUF_BUFG
    SLICE_X40Y98         FDRE                                         r  debounceCount_reg[10]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.940ns  (logic 0.282ns (14.517%)  route 1.658ns (85.483%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.482     1.718    programmingMode_IBUF
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.763 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.177     1.940    debounceCount[0]_i_1__0_n_0
    SLICE_X40Y98         FDRE                                         r  debounceCount_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.832     1.959    externalClk_IBUF_BUFG
    SLICE_X40Y98         FDRE                                         r  debounceCount_reg[11]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.940ns  (logic 0.282ns (14.517%)  route 1.658ns (85.483%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.482     1.718    programmingMode_IBUF
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.763 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.177     1.940    debounceCount[0]_i_1__0_n_0
    SLICE_X40Y98         FDRE                                         r  debounceCount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.832     1.959    externalClk_IBUF_BUFG
    SLICE_X40Y98         FDRE                                         r  debounceCount_reg[8]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.940ns  (logic 0.282ns (14.517%)  route 1.658ns (85.483%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.482     1.718    programmingMode_IBUF
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.763 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.177     1.940    debounceCount[0]_i_1__0_n_0
    SLICE_X40Y98         FDRE                                         r  debounceCount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.832     1.959    externalClk_IBUF_BUFG
    SLICE_X40Y98         FDRE                                         r  debounceCount_reg[9]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            programmingModeReg_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.987ns  (logic 0.282ns (14.174%)  route 1.705ns (85.826%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.481     1.717    programmingMode_IBUF
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.762 r  programmingModeReg_i_1/O
                         net (fo=1, routed)           0.225     1.987    programmingModeReg
    SLICE_X41Y98         FDRE                                         r  programmingModeReg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.832     1.959    externalClk_IBUF_BUFG
    SLICE_X41Y98         FDRE                                         r  programmingModeReg_reg/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.995ns  (logic 0.282ns (14.119%)  route 1.713ns (85.881%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.482     1.718    programmingMode_IBUF
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.763 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.232     1.995    debounceCount[0]_i_1__0_n_0
    SLICE_X40Y99         FDRE                                         r  debounceCount_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.832     1.959    externalClk_IBUF_BUFG
    SLICE_X40Y99         FDRE                                         r  debounceCount_reg[12]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.995ns  (logic 0.282ns (14.119%)  route 1.713ns (85.881%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.482     1.718    programmingMode_IBUF
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.763 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.232     1.995    debounceCount[0]_i_1__0_n_0
    SLICE_X40Y99         FDRE                                         r  debounceCount_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.832     1.959    externalClk_IBUF_BUFG
    SLICE_X40Y99         FDRE                                         r  debounceCount_reg[13]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.995ns  (logic 0.282ns (14.119%)  route 1.713ns (85.881%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.482     1.718    programmingMode_IBUF
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.763 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.232     1.995    debounceCount[0]_i_1__0_n_0
    SLICE_X40Y99         FDRE                                         r  debounceCount_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.832     1.959    externalClk_IBUF_BUFG
    SLICE_X40Y99         FDRE                                         r  debounceCount_reg[14]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.995ns  (logic 0.282ns (14.119%)  route 1.713ns (85.881%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.482     1.718    programmingMode_IBUF
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.763 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.232     1.995    debounceCount[0]_i_1__0_n_0
    SLICE_X40Y99         FDRE                                         r  debounceCount_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.832     1.959    externalClk_IBUF_BUFG
    SLICE_X40Y99         FDRE                                         r  debounceCount_reg[15]/C





