Fitter report for mp3player
Fri Nov 18 12:55:15 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. I/O Assignment Warnings
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Fitter RAM Summary
 28. |mp3player|mp3player_soc:soc|mp3player_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_8ng1:auto_generated|ALTSYNCRAM
 29. Routing Usage Summary
 30. LAB Logic Elements
 31. LAB-wide Signals
 32. LAB Signals Sourced
 33. LAB Signals Sourced Out
 34. LAB Distinct Inputs
 35. I/O Rules Summary
 36. I/O Rules Details
 37. I/O Rules Matrix
 38. Fitter Device Options
 39. Operating Settings and Conditions
 40. Fitter Messages
 41. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Fri Nov 18 12:55:15 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; mp3player                                   ;
; Top-level Entity Name              ; mp3player                                   ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M50DAF484C7G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 3,147 / 49,760 ( 6 % )                      ;
;     Total combinational functions  ; 2,650 / 49,760 ( 5 % )                      ;
;     Dedicated logic registers      ; 1,967 / 49,760 ( 4 % )                      ;
; Total registers                    ; 2036                                        ;
; Total pins                         ; 74 / 360 ( 21 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 10,440 / 1,677,312 ( < 1 % )                ;
; Embedded Multiplier 9-bit elements ; 0 / 288 ( 0 % )                             ;
; Total PLLs                         ; 1 / 4 ( 25 % )                              ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10M50DAF484C7G                        ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.17        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  17.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+---------------------------------------------------------------------+------------------+-----------------------+
; Node                                                         ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                    ; Destination Port ; Destination Port Name ;
+--------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+---------------------------------------------------------------------+------------------+-----------------------+
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_addr[0]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[0]~output                                                 ; I                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_addr[1]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[1]~output                                                 ; I                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_addr[2]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[2]~output                                                 ; I                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_addr[3]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[3]~output                                                 ; I                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_addr[4]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[4]~output                                                 ; I                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_addr[5]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[5]~output                                                 ; I                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_addr[6]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[6]~output                                                 ; I                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_addr[7]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[7]~output                                                 ; I                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_addr[8]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[8]~output                                                 ; I                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_addr[9]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[9]~output                                                 ; I                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_addr[10]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[10]~output                                                ; I                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_addr[11]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[11]~output                                                ; I                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_addr[12]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[12]~output                                                ; I                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_bank[0]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[0]~output                                                   ; I                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_bank[1]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[1]~output                                                   ; I                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_cmd[0]         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_cmd[0]~_Duplicate_1   ; Q                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_cmd[0]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_WE_N~output                                                    ; I                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_cmd[0]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                     ;                  ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_cmd[1]         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_cmd[1]~_Duplicate_1   ; Q                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_cmd[1]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_CAS_N~output                                                   ; I                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_cmd[1]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                     ;                  ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_cmd[2]         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_cmd[2]~_Duplicate_1   ; Q                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_cmd[2]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_RAS_N~output                                                   ; I                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_cmd[2]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                     ;                  ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_cmd[3]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_CS_N~output                                                    ; I                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_cmd[3]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                     ;                  ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[0]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[0]~_Duplicate_1  ; Q                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[0]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[0]~output                                                   ; I                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[1]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[1]~_Duplicate_1  ; Q                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[1]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[1]~output                                                   ; I                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[2]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[2]~_Duplicate_1  ; Q                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[2]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[2]~output                                                   ; I                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[3]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[3]~_Duplicate_1  ; Q                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[3]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[3]~output                                                   ; I                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[4]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[4]~_Duplicate_1  ; Q                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[4]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[4]~output                                                   ; I                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[5]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[5]~_Duplicate_1  ; Q                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[5]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[5]~output                                                   ; I                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[6]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[6]~_Duplicate_1  ; Q                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[6]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[6]~output                                                   ; I                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[7]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[7]~_Duplicate_1  ; Q                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[7]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[7]~output                                                   ; I                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[8]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[8]~_Duplicate_1  ; Q                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[8]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[8]~output                                                   ; I                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[9]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[9]~_Duplicate_1  ; Q                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[9]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[9]~output                                                   ; I                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[10]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[10]~_Duplicate_1 ; Q                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[10]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[10]~output                                                  ; I                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[11]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[11]~_Duplicate_1 ; Q                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[11]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[11]~output                                                  ; I                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[12]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[12]~_Duplicate_1 ; Q                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[12]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[12]~output                                                  ; I                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[13]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[13]~_Duplicate_1 ; Q                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[13]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[13]~output                                                  ; I                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[14]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[14]~_Duplicate_1 ; Q                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[14]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[14]~output                                                  ; I                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[15]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[15]~_Duplicate_1 ; Q                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_data[15]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[15]~output                                                  ; I                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_dqm[0]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_LDQM~output                                                    ; I                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_dqm[1]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_UDQM~output                                                    ; I                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_1         ; Q                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[0]~output                                                   ; OE               ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                     ;                  ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_1  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_2         ; Q                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_1  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[1]~output                                                   ; OE               ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_1  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                     ;                  ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_2  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_3         ; Q                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_2  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[2]~output                                                   ; OE               ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_2  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                     ;                  ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_3  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_4         ; Q                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_3  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[3]~output                                                   ; OE               ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_3  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                     ;                  ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_4  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_5         ; Q                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_4  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[4]~output                                                   ; OE               ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_4  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                     ;                  ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_5  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_6         ; Q                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_5  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[5]~output                                                   ; OE               ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_5  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                     ;                  ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_6  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_7         ; Q                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_6  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[6]~output                                                   ; OE               ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_6  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                     ;                  ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_7  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_8         ; Q                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_7  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[7]~output                                                   ; OE               ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_7  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                     ;                  ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_8  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_9         ; Q                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_8  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[8]~output                                                   ; OE               ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_8  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                     ;                  ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_9  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_10        ; Q                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_9  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[9]~output                                                   ; OE               ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_9  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                     ;                  ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_10 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_11        ; Q                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_10 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[10]~output                                                  ; OE               ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_10 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                     ;                  ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_11 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_12        ; Q                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_11 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[11]~output                                                  ; OE               ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_11 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                     ;                  ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_12 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_13        ; Q                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_12 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[12]~output                                                  ; OE               ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_12 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                     ;                  ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_13 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_14        ; Q                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_13 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[13]~output                                                  ; OE               ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_13 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                     ;                  ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_14 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_15        ; Q                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_14 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[14]~output                                                  ; OE               ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_14 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                     ;                  ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_15 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[15]~output                                                  ; OE               ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_15 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                     ;                  ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|za_data[0]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[0]~input                                                    ; O                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|za_data[1]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[1]~input                                                    ; O                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|za_data[2]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[2]~input                                                    ; O                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|za_data[3]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[3]~input                                                    ; O                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|za_data[4]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[4]~input                                                    ; O                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|za_data[5]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[5]~input                                                    ; O                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|za_data[6]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[6]~input                                                    ; O                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|za_data[7]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[7]~input                                                    ; O                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|za_data[8]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[8]~input                                                    ; O                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|za_data[9]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[9]~input                                                    ; O                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|za_data[10]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[10]~input                                                   ; O                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|za_data[11]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[11]~input                                                   ; O                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|za_data[12]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[12]~input                                                   ; O                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|za_data[13]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[13]~input                                                   ; O                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|za_data[14]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[14]~input                                                   ; O                ;                       ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|za_data[15]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[15]~input                                                   ; O                ;                       ;
+--------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+---------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                              ;
+-----------------------------+---------------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity      ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+---------------------+--------------+------------------+---------------+----------------------------+
; Location                    ;                     ;              ; ADC_CLK_10       ; PIN_N5        ; QSF Assignment             ;
; Location                    ;                     ;              ; ARDUINO_RESET_N  ; PIN_F16       ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO[0]          ; PIN_V10       ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO[10]         ; PIN_W5        ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO[11]         ; PIN_AA15      ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO[12]         ; PIN_AA14      ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO[13]         ; PIN_W13       ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO[14]         ; PIN_W12       ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO[15]         ; PIN_AB13      ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO[16]         ; PIN_AB12      ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO[17]         ; PIN_Y11       ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO[18]         ; PIN_AB11      ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO[19]         ; PIN_W11       ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO[1]          ; PIN_W10       ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO[20]         ; PIN_AB10      ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO[21]         ; PIN_AA10      ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO[22]         ; PIN_AA9       ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO[23]         ; PIN_Y8        ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO[24]         ; PIN_AA8       ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO[25]         ; PIN_Y7        ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO[26]         ; PIN_AA7       ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO[27]         ; PIN_Y6        ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO[28]         ; PIN_AA6       ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO[29]         ; PIN_Y5        ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO[2]          ; PIN_V9        ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO[30]         ; PIN_AA5       ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO[31]         ; PIN_Y4        ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO[32]         ; PIN_AB3       ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO[33]         ; PIN_Y3        ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO[34]         ; PIN_AB2       ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO[35]         ; PIN_AA2       ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO[3]          ; PIN_W9        ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO[4]          ; PIN_V8        ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO[5]          ; PIN_W8        ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO[6]          ; PIN_V7        ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO[7]          ; PIN_W7        ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO[8]          ; PIN_W6        ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO[9]          ; PIN_V5        ; QSF Assignment             ;
; Location                    ;                     ;              ; GSENSOR_CS_N     ; PIN_AB16      ; QSF Assignment             ;
; Location                    ;                     ;              ; GSENSOR_INT[1]   ; PIN_Y14       ; QSF Assignment             ;
; Location                    ;                     ;              ; GSENSOR_INT[2]   ; PIN_Y13       ; QSF Assignment             ;
; Location                    ;                     ;              ; GSENSOR_SCLK     ; PIN_AB15      ; QSF Assignment             ;
; Location                    ;                     ;              ; GSENSOR_SDI      ; PIN_V11       ; QSF Assignment             ;
; Location                    ;                     ;              ; GSENSOR_SDO      ; PIN_V12       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX0[0]          ; PIN_C14       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX0[1]          ; PIN_E15       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX0[2]          ; PIN_C15       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX0[3]          ; PIN_C16       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX0[4]          ; PIN_E16       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX0[5]          ; PIN_D17       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX0[6]          ; PIN_C17       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX0[7]          ; PIN_D15       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX1[0]          ; PIN_C18       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX1[1]          ; PIN_D18       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX1[2]          ; PIN_E18       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX1[3]          ; PIN_B16       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX1[4]          ; PIN_A17       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX1[5]          ; PIN_A18       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX1[6]          ; PIN_B17       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX1[7]          ; PIN_A16       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX2[0]          ; PIN_B20       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX2[1]          ; PIN_A20       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX2[2]          ; PIN_B19       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX2[3]          ; PIN_A21       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX2[4]          ; PIN_B21       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX2[5]          ; PIN_C22       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX2[6]          ; PIN_B22       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX2[7]          ; PIN_A19       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX3[0]          ; PIN_F21       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX3[1]          ; PIN_E22       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX3[2]          ; PIN_E21       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX3[3]          ; PIN_C19       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX3[4]          ; PIN_C20       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX3[5]          ; PIN_D19       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX3[6]          ; PIN_E17       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX3[7]          ; PIN_D22       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX4[0]          ; PIN_F18       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX4[1]          ; PIN_E20       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX4[2]          ; PIN_E19       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX4[3]          ; PIN_J18       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX4[4]          ; PIN_H19       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX4[5]          ; PIN_F19       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX4[6]          ; PIN_F20       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX4[7]          ; PIN_F17       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX5[0]          ; PIN_J20       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX5[1]          ; PIN_K20       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX5[2]          ; PIN_L18       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX5[3]          ; PIN_N18       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX5[4]          ; PIN_M20       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX5[5]          ; PIN_N19       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX5[6]          ; PIN_N20       ; QSF Assignment             ;
; Location                    ;                     ;              ; HEX5[7]          ; PIN_L19       ; QSF Assignment             ;
; Location                    ;                     ;              ; LEDR[8]          ; PIN_A11       ; QSF Assignment             ;
; Location                    ;                     ;              ; LEDR[9]          ; PIN_B11       ; QSF Assignment             ;
; Location                    ;                     ;              ; MAX10_CLK2_50    ; PIN_N14       ; QSF Assignment             ;
; Location                    ;                     ;              ; SW[8]            ; PIN_B14       ; QSF Assignment             ;
; Location                    ;                     ;              ; SW[9]            ; PIN_F15       ; QSF Assignment             ;
; Location                    ;                     ;              ; VGA_B[0]         ; PIN_P1        ; QSF Assignment             ;
; Location                    ;                     ;              ; VGA_B[1]         ; PIN_T1        ; QSF Assignment             ;
; Location                    ;                     ;              ; VGA_B[2]         ; PIN_P4        ; QSF Assignment             ;
; Location                    ;                     ;              ; VGA_B[3]         ; PIN_N2        ; QSF Assignment             ;
; Location                    ;                     ;              ; VGA_G[0]         ; PIN_W1        ; QSF Assignment             ;
; Location                    ;                     ;              ; VGA_G[1]         ; PIN_T2        ; QSF Assignment             ;
; Location                    ;                     ;              ; VGA_G[2]         ; PIN_R2        ; QSF Assignment             ;
; Location                    ;                     ;              ; VGA_G[3]         ; PIN_R1        ; QSF Assignment             ;
; Location                    ;                     ;              ; VGA_HS           ; PIN_N3        ; QSF Assignment             ;
; Location                    ;                     ;              ; VGA_R[0]         ; PIN_AA1       ; QSF Assignment             ;
; Location                    ;                     ;              ; VGA_R[1]         ; PIN_V1        ; QSF Assignment             ;
; Location                    ;                     ;              ; VGA_R[2]         ; PIN_Y2        ; QSF Assignment             ;
; Location                    ;                     ;              ; VGA_R[3]         ; PIN_Y1        ; QSF Assignment             ;
; Location                    ;                     ;              ; VGA_VS           ; PIN_N1        ; QSF Assignment             ;
; Fast Input Register         ; mp3player_soc_sdram ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; mp3player_soc_sdram ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; mp3player_soc_sdram ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; mp3player_soc_sdram ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; mp3player_soc_sdram ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; mp3player_soc_sdram ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; mp3player_soc_sdram ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; mp3player_soc_sdram ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; mp3player_soc_sdram ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; mp3player_soc_sdram ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; mp3player_soc_sdram ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; mp3player_soc_sdram ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; mp3player_soc_sdram ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; mp3player_soc_sdram ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; mp3player_soc_sdram ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; mp3player_soc_sdram ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; mp3player_soc_sdram ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; mp3player_soc_sdram ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; mp3player_soc_sdram ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; mp3player_soc_sdram ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; mp3player_soc_sdram ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; mp3player_soc_sdram ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; mp3player_soc_sdram ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; mp3player_soc_sdram ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; mp3player_soc_sdram ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; mp3player_soc_sdram ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; mp3player_soc_sdram ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; mp3player_soc_sdram ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; mp3player_soc_sdram ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; mp3player_soc_sdram ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; mp3player_soc_sdram ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; mp3player_soc_sdram ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+---------------------+--------------+------------------+---------------+----------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 4987 ) ; 0.00 % ( 0 / 4987 )        ; 0.00 % ( 0 / 4987 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 4987 ) ; 0.00 % ( 0 / 4987 )        ; 0.00 % ( 0 / 4987 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 4777 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 199 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 11 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/tofu42/Documents/MP3Player/output_files/mp3player.pin.


+----------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                              ;
+---------------------------------------------+------------------------------+
; Resource                                    ; Usage                        ;
+---------------------------------------------+------------------------------+
; Total logic elements                        ; 3,147 / 49,760 ( 6 % )       ;
;     -- Combinational with no register       ; 1180                         ;
;     -- Register only                        ; 497                          ;
;     -- Combinational with a register        ; 1470                         ;
;                                             ;                              ;
; Logic element usage by number of LUT inputs ;                              ;
;     -- 4 input functions                    ; 1415                         ;
;     -- 3 input functions                    ; 752                          ;
;     -- <=2 input functions                  ; 483                          ;
;     -- Register only                        ; 497                          ;
;                                             ;                              ;
; Logic elements by mode                      ;                              ;
;     -- normal mode                          ; 2499                         ;
;     -- arithmetic mode                      ; 151                          ;
;                                             ;                              ;
; Total registers*                            ; 2,036 / 51,509 ( 4 % )       ;
;     -- Dedicated logic registers            ; 1,967 / 49,760 ( 4 % )       ;
;     -- I/O registers                        ; 69 / 1,749 ( 4 % )           ;
;                                             ;                              ;
; Total LABs:  partially or completely used   ; 248 / 3,110 ( 8 % )          ;
; Virtual pins                                ; 0                            ;
; I/O pins                                    ; 74 / 360 ( 21 % )            ;
;     -- Clock pins                           ; 1 / 8 ( 13 % )               ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )              ;
;                                             ;                              ;
; M9Ks                                        ; 6 / 182 ( 3 % )              ;
; UFM blocks                                  ; 0 / 1 ( 0 % )                ;
; ADC blocks                                  ; 0 / 2 ( 0 % )                ;
; Total block memory bits                     ; 10,440 / 1,677,312 ( < 1 % ) ;
; Total block memory implementation bits      ; 55,296 / 1,677,312 ( 3 % )   ;
; Embedded Multiplier 9-bit elements          ; 0 / 288 ( 0 % )              ;
; PLLs                                        ; 1 / 4 ( 25 % )               ;
; Global signals                              ; 9                            ;
;     -- Global clocks                        ; 9 / 20 ( 45 % )              ;
; JTAGs                                       ; 1 / 1 ( 100 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                ;
; Remote update blocks                        ; 0 / 1 ( 0 % )                ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )                ;
; Impedance control blocks                    ; 0 / 1 ( 0 % )                ;
; Average interconnect usage (total/H/V)      ; 2.2% / 2.2% / 2.1%           ;
; Peak interconnect usage (total/H/V)         ; 29.9% / 29.4% / 30.5%        ;
; Maximum fan-out                             ; 1136                         ;
; Highest non-global fan-out                  ; 75                           ;
; Total fan-out                               ; 16521                        ;
; Average fan-out                             ; 3.15                         ;
+---------------------------------------------+------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                  ;
+----------------------------------------------+----------------------+-----------------------+--------------------------------+
; Statistic                                    ; Top                  ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+----------------------------------------------+----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                  ; Low                   ; Low                            ;
;                                              ;                      ;                       ;                                ;
; Total logic elements                         ; 3010 / 49760 ( 6 % ) ; 137 / 49760 ( < 1 % ) ; 0 / 49760 ( 0 % )              ;
;     -- Combinational with no register        ; 1120                 ; 60                    ; 0                              ;
;     -- Register only                         ; 482                  ; 15                    ; 0                              ;
;     -- Combinational with a register         ; 1408                 ; 62                    ; 0                              ;
;                                              ;                      ;                       ;                                ;
; Logic element usage by number of LUT inputs  ;                      ;                       ;                                ;
;     -- 4 input functions                     ; 1360                 ; 55                    ; 0                              ;
;     -- 3 input functions                     ; 722                  ; 30                    ; 0                              ;
;     -- <=2 input functions                   ; 446                  ; 37                    ; 0                              ;
;     -- Register only                         ; 482                  ; 15                    ; 0                              ;
;                                              ;                      ;                       ;                                ;
; Logic elements by mode                       ;                      ;                       ;                                ;
;     -- normal mode                           ; 2385                 ; 114                   ; 0                              ;
;     -- arithmetic mode                       ; 143                  ; 8                     ; 0                              ;
;                                              ;                      ;                       ;                                ;
; Total registers                              ; 1959                 ; 77                    ; 0                              ;
;     -- Dedicated logic registers             ; 1890 / 49760 ( 4 % ) ; 77 / 49760 ( < 1 % )  ; 0 / 49760 ( 0 % )              ;
;     -- I/O registers                         ; 138                  ; 0                     ; 0                              ;
;                                              ;                      ;                       ;                                ;
; Total LABs:  partially or completely used    ; 237 / 3110 ( 8 % )   ; 11 / 3110 ( < 1 % )   ; 0 / 3110 ( 0 % )               ;
;                                              ;                      ;                       ;                                ;
; Virtual pins                                 ; 0                    ; 0                     ; 0                              ;
; I/O pins                                     ; 74                   ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 0 / 288 ( 0 % )      ; 0 / 288 ( 0 % )       ; 0 / 288 ( 0 % )                ;
; Total memory bits                            ; 10440                ; 0                     ; 0                              ;
; Total RAM block bits                         ; 55296                ; 0                     ; 0                              ;
; JTAG                                         ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; PLL                                          ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; M9K                                          ; 6 / 182 ( 3 % )      ; 0 / 182 ( 0 % )       ; 0 / 182 ( 0 % )                ;
; Clock control block                          ; 7 / 24 ( 29 % )      ; 0 / 24 ( 0 % )        ; 2 / 24 ( 8 % )                 ;
; User Flash Memory                            ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; Double data rate I/O input circuitry         ; 16 / 144 ( 11 % )    ; 0 / 144 ( 0 % )       ; 0 / 144 ( 0 % )                ;
; Double Data Rate I/O output circuitry        ; 37 / 500 ( 7 % )     ; 0 / 500 ( 0 % )       ; 0 / 500 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 16 / 500 ( 3 % )     ; 0 / 500 ( 0 % )       ; 0 / 500 ( 0 % )                ;
; Analog-to-Digital Converter                  ; 2 / 2 ( 100 % )      ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ;
;                                              ;                      ;                       ;                                ;
; Connections                                  ;                      ;                       ;                                ;
;     -- Input Connections                     ; 960                  ; 112                   ; 2                              ;
;     -- Registered Input Connections          ; 833                  ; 86                    ; 0                              ;
;     -- Output Connections                    ; 197                  ; 91                    ; 786                            ;
;     -- Registered Output Connections         ; 3                    ; 91                    ; 0                              ;
;                                              ;                      ;                       ;                                ;
; Internal Connections                         ;                      ;                       ;                                ;
;     -- Total Connections                     ; 16032                ; 728                   ; 795                            ;
;     -- Registered Connections                ; 6628                 ; 504                   ; 0                              ;
;                                              ;                      ;                       ;                                ;
; External Connections                         ;                      ;                       ;                                ;
;     -- Top                                   ; 166                  ; 203                   ; 788                            ;
;     -- sld_hub:auto_hub                      ; 203                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 788                  ; 0                     ; 0                              ;
;                                              ;                      ;                       ;                                ;
; Partition Interface                          ;                      ;                       ;                                ;
;     -- Input Ports                           ; 38                   ; 37                    ; 2                              ;
;     -- Output Ports                          ; 35                   ; 54                    ; 3                              ;
;     -- Bidir Ports                           ; 32                   ; 0                     ; 0                              ;
;                                              ;                      ;                       ;                                ;
; Registered Ports                             ;                      ;                       ;                                ;
;     -- Registered Input Ports                ; 0                    ; 3                     ; 0                              ;
;     -- Registered Output Ports               ; 0                    ; 21                    ; 0                              ;
;                                              ;                      ;                       ;                                ;
; Port Connectivity                            ;                      ;                       ;                                ;
;     -- Input Ports driven by GND             ; 0                    ; 1                     ; 0                              ;
;     -- Output Ports driven by GND            ; 0                    ; 28                    ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                    ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                    ; 0                     ; 0                              ;
;     -- Input Ports with no Source            ; 0                    ; 25                    ; 0                              ;
;     -- Output Ports with no Source           ; 0                    ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                    ; 30                    ; 0                              ;
;     -- Output Ports with no Fanout           ; 0                    ; 43                    ; 0                              ;
+----------------------------------------------+----------------------+-----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                     ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; KEY[0]        ; B8    ; 7        ; 46           ; 54           ; 28           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; KEY[1]        ; A7    ; 7        ; 49           ; 54           ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; MAX10_CLK1_50 ; P11   ; 3        ; 34           ; 0            ; 28           ; 1137                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SW[0]         ; C10   ; 7        ; 51           ; 54           ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SW[1]         ; C11   ; 7        ; 51           ; 54           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SW[2]         ; D12   ; 7        ; 51           ; 54           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SW[3]         ; C12   ; 7        ; 54           ; 54           ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SW[4]         ; A12   ; 7        ; 54           ; 54           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SW[5]         ; B12   ; 7        ; 49           ; 54           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SW[6]         ; A13   ; 7        ; 54           ; 54           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SW[7]         ; A14   ; 7        ; 58           ; 54           ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; DRAM_ADDR[0]  ; U17   ; 5        ; 78           ; 3            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10] ; T20   ; 5        ; 78           ; 20           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11] ; P20   ; 5        ; 78           ; 24           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12] ; R20   ; 5        ; 78           ; 20           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]  ; W19   ; 5        ; 78           ; 16           ; 22           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]  ; V18   ; 5        ; 78           ; 15           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]  ; U18   ; 5        ; 78           ; 3            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]  ; U19   ; 5        ; 78           ; 15           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]  ; T18   ; 5        ; 78           ; 20           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]  ; T19   ; 5        ; 78           ; 20           ; 22           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]  ; R18   ; 5        ; 78           ; 24           ; 22           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]  ; P18   ; 5        ; 78           ; 24           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]  ; P19   ; 5        ; 78           ; 24           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[0]    ; T21   ; 5        ; 78           ; 18           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[1]    ; T22   ; 5        ; 78           ; 18           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CAS_N    ; U21   ; 5        ; 78           ; 21           ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CKE      ; N22   ; 5        ; 78           ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CLK      ; L14   ; 6        ; 78           ; 36           ; 22           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CS_N     ; U20   ; 5        ; 78           ; 17           ; 14           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_LDQM     ; V22   ; 5        ; 78           ; 17           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_RAS_N    ; U22   ; 5        ; 78           ; 21           ; 14           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_UDQM     ; J21   ; 6        ; 78           ; 30           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_WE_N     ; V20   ; 5        ; 78           ; 17           ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[0]       ; A8    ; 7        ; 46           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[1]       ; A9    ; 7        ; 46           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[2]       ; A10   ; 7        ; 51           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[3]       ; B10   ; 7        ; 46           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[4]       ; D13   ; 7        ; 56           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[5]       ; C13   ; 7        ; 58           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[6]       ; E14   ; 7        ; 66           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[7]       ; D14   ; 7        ; 56           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                               ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------+
; ARDUINO_IO[0]  ; AB5   ; 3        ; 29           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                 ;
; ARDUINO_IO[10] ; AB19  ; 4        ; 56           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                 ;
; ARDUINO_IO[11] ; AA19  ; 4        ; 58           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                 ;
; ARDUINO_IO[12] ; Y19   ; 4        ; 62           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                 ;
; ARDUINO_IO[13] ; AB20  ; 4        ; 56           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                 ;
; ARDUINO_IO[14] ; AB21  ; 4        ; 62           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; mp3player_soc:soc|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout|data_oe ;
; ARDUINO_IO[15] ; AA20  ; 4        ; 62           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; mp3player_soc:soc|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout|clk_oe  ;
; ARDUINO_IO[1]  ; AB6   ; 3        ; 29           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                 ;
; ARDUINO_IO[2]  ; AB7   ; 3        ; 29           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                 ;
; ARDUINO_IO[3]  ; AB8   ; 3        ; 31           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                 ;
; ARDUINO_IO[4]  ; AB9   ; 3        ; 34           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                 ;
; ARDUINO_IO[5]  ; Y10   ; 3        ; 34           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                 ;
; ARDUINO_IO[6]  ; AA11  ; 4        ; 40           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                 ;
; ARDUINO_IO[7]  ; AA12  ; 4        ; 40           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                 ;
; ARDUINO_IO[8]  ; AB17  ; 4        ; 69           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                 ;
; ARDUINO_IO[9]  ; AA17  ; 4        ; 58           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                 ;
; DRAM_DQ[0]     ; Y21   ; 5        ; 78           ; 16           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe                                    ;
; DRAM_DQ[10]    ; H21   ; 6        ; 78           ; 29           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_10                      ;
; DRAM_DQ[11]    ; H22   ; 6        ; 78           ; 29           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_11                      ;
; DRAM_DQ[12]    ; G22   ; 6        ; 78           ; 31           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_12                      ;
; DRAM_DQ[13]    ; G20   ; 6        ; 78           ; 31           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_13                      ;
; DRAM_DQ[14]    ; G19   ; 6        ; 78           ; 31           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_14                      ;
; DRAM_DQ[15]    ; F22   ; 6        ; 78           ; 31           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_15                      ;
; DRAM_DQ[1]     ; Y20   ; 5        ; 78           ; 16           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_1                       ;
; DRAM_DQ[2]     ; AA22  ; 5        ; 78           ; 3            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_2                       ;
; DRAM_DQ[3]     ; AA21  ; 5        ; 78           ; 3            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_3                       ;
; DRAM_DQ[4]     ; Y22   ; 5        ; 78           ; 15           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_4                       ;
; DRAM_DQ[5]     ; W22   ; 5        ; 78           ; 15           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_5                       ;
; DRAM_DQ[6]     ; W20   ; 5        ; 78           ; 16           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_6                       ;
; DRAM_DQ[7]     ; V21   ; 5        ; 78           ; 17           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_7                       ;
; DRAM_DQ[8]     ; P21   ; 5        ; 78           ; 23           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_8                       ;
; DRAM_DQ[9]     ; J22   ; 6        ; 78           ; 30           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_9                       ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; H2       ; DIFFIO_RX_L17n, DIFFOUT_L17n, TMS, Low_Speed       ; Reserved as secondary function ; altera_reserved_tms ; Dual Purpose Pin ;
; G2       ; DIFFIO_RX_L17p, DIFFOUT_L17p, TCK, Low_Speed       ; Reserved as secondary function ; altera_reserved_tck ; Dual Purpose Pin ;
; L4       ; DIFFIO_RX_L18n, DIFFOUT_L18n, TDI, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdi ; Dual Purpose Pin ;
; M5       ; DIFFIO_RX_L18p, DIFFOUT_L18p, TDO, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdo ; Dual Purpose Pin ;
; H10      ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~ ; Dual Purpose Pin ;
; H9       ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~    ; Dual Purpose Pin ;
; G9       ; DIFFIO_RX_T50p, DIFFOUT_T50p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~    ; Dual Purpose Pin ;
; F8       ; DIFFIO_RX_T50n, DIFFOUT_T50n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~  ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1A       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ;
; 1B       ; 4 / 24 ( 17 % )  ; 2.5V          ; --           ;
; 2        ; 0 / 36 ( 0 % )   ; 2.5V          ; --           ;
; 3        ; 7 / 48 ( 15 % )  ; 2.5V          ; --           ;
; 4        ; 10 / 48 ( 21 % ) ; 2.5V          ; --           ;
; 5        ; 30 / 40 ( 75 % ) ; 2.5V          ; --           ;
; 6        ; 9 / 60 ( 15 % )  ; 2.5V          ; --           ;
; 7        ; 18 / 52 ( 35 % ) ; 2.5V          ; --           ;
; 8        ; 4 / 36 ( 11 % )  ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                       ; Dir.   ; I/O Standard          ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; A2       ; 481        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 483        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 475        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 473        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 471        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 445        ; 7        ; KEY[1]                               ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 447        ; 7        ; LEDR[0]                              ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 449        ; 7        ; LEDR[1]                              ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 439        ; 7        ; LEDR[2]                              ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 437        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 435        ; 7        ; SW[4]                                ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 433        ; 7        ; SW[6]                                ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 425        ; 7        ; SW[7]                                ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 421        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A17      ; 407        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 405        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 403        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ; 401        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A21      ; 371        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; A22      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA2      ; 135        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA3      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA5      ; 157        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA6      ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA7      ; 158        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA8      ; 165        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA10     ; 170        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ; 180        ; 4        ; ARDUINO_IO[6]                        ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA12     ; 182        ; 4        ; ARDUINO_IO[7]                        ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA13     ; 197        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA14     ; 201        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 205        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA16     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 212        ; 4        ; ARDUINO_IO[9]                        ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA18     ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA19     ; 217        ; 4        ; ARDUINO_IO[11]                       ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA20     ; 227        ; 4        ; ARDUINO_IO[15]                       ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA21     ; 245        ; 5        ; DRAM_DQ[3]                           ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA22     ; 247        ; 5        ; DRAM_DQ[2]                           ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB1      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AB2      ; 145        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB3      ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB4      ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB5      ; 159        ; 3        ; ARDUINO_IO[0]                        ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB6      ; 161        ; 3        ; ARDUINO_IO[1]                        ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB7      ; 163        ; 3        ; ARDUINO_IO[2]                        ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB8      ; 167        ; 3        ; ARDUINO_IO[3]                        ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB9      ; 171        ; 3        ; ARDUINO_IO[4]                        ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB10     ; 177        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 179        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB12     ; 181        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB13     ; 183        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB14     ; 199        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 203        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 209        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 241        ; 4        ; ARDUINO_IO[8]                        ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB18     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 213        ; 4        ; ARDUINO_IO[10]                       ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB20     ; 215        ; 4        ; ARDUINO_IO[13]                       ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB21     ; 225        ; 4        ; ARDUINO_IO[14]                       ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB22     ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B1       ; 495        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B2       ; 493        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B3       ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 486        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B7       ; 469        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 451        ; 7        ; KEY[0]                               ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B10      ; 448        ; 7        ; LEDR[3]                              ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 443        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 441        ; 7        ; SW[5]                                ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B14      ; 427        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B17      ; 402        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B19      ; 399        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ; 369        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; B21      ; 367        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; B22      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 33         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; C2       ; 499        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C3       ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 487        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 489        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 467        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 465        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 450        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 442        ; 7        ; SW[0]                                ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C11      ; 440        ; 7        ; SW[1]                                ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ; 436        ; 7        ; SW[3]                                ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C13      ; 426        ; 7        ; LEDR[5]                              ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C14      ; 424        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 418        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ; 416        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C17      ; 391        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 400        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 397        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 347        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 343        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 35         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 31         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 29         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D4       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D5       ; 491        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 496        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 479        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; D8       ; 472        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 474        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D12      ; 438        ; 7        ; SW[2]                                ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ; 431        ; 7        ; LEDR[4]                              ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; D14      ; 428        ; 7        ; LEDR[7]                              ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 404        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D17      ; 389        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D19      ; 359        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D20      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D21      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; D22      ; 341        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 41         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E3       ; 3          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 1          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E5       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; E6       ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E8       ; 488        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 478        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 466        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 464        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E14      ; 406        ; 7        ; LEDR[6]                              ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; E15      ; 390        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ; 388        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E17      ; 366        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E18      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E19      ; 352        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E20      ; 355        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E21      ; 335        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E22      ; 333        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 47         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 43         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 7          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 2          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F5       ; 0          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; F7       ; 490        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 494        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT  ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F15      ; 398        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ; 396        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F19      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F20      ; 342        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F21      ; 340        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F22      ; 331        ; 6        ; DRAM_DQ[15]                          ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 45         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 34         ; 1B       ; altera_reserved_tck                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ; 11         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 5          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ;            ;          ; ANAIN1                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCD_PLL3                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G9       ; 492        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT    ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; G10      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G11      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G12      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G13      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G14      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G16      ;            ;          ; VCCD_PLL2                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G17      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G19      ; 330        ; 6        ; DRAM_DQ[14]                          ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G20      ; 328        ; 6        ; DRAM_DQ[13]                          ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G22      ; 329        ; 6        ; DRAM_DQ[12]                          ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 44         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H2       ; 32         ; 1B       ; altera_reserved_tms                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; H3       ; 10         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 9          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ;            ;          ; REFGND                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; ADC_VREF                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ; --       ; VCCA_ADC                             ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H8       ;            ; --       ; VCCA3                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H9       ; 482        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT    ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; H10      ; 480        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; H11      ; 470        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H12      ; 444        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 420        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ;            ; --       ; VCCA2                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H17      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H19      ; 372        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H20      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H21      ; 323        ; 6        ; DRAM_DQ[10]                          ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H22      ; 321        ; 6        ; DRAM_DQ[11]                          ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J1       ; 46         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J3       ; 15         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 8          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ;            ;          ; ANAIN2                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; VCCINT                               ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ; 4          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J9       ; 6          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J10      ; 468        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ; 446        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J12      ; 434        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J13      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ; 368        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; J18      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J20      ; 373        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J21      ; 327        ; 6        ; DRAM_UDQM                            ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J22      ; 325        ; 6        ; DRAM_DQ[9]                           ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 49         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 37         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K4       ; 13         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ; 12         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 14         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ; 1A       ; VCCIO1A                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K8       ; 28         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K15      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K18      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K19      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K20      ; 363        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K21      ; 326        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 324        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 51         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 39         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ;            ;          ; DNU                                  ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1B       ; altera_reserved_tdi                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; L5       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ; 1A       ; VCCIO1A                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ;            ; 1B       ; VCCIO1B                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L8       ; 40         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ; 42         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L10      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L14      ; 344        ; 6        ; DRAM_CLK                             ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L18      ; 350        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L19      ; 349        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L20      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L22      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ; 50         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 48         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 38         ; 1B       ; altera_reserved_tdo                  ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M6       ;            ; 1B       ; VCCIO1B                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M8       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ; 334        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M15      ; 332        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M18      ; 348        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M20      ; 337        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M21      ; 312        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M22      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N6       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N7       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N8       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N10      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N14      ; 320        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 322        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N18      ; 336        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N19      ; 338        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N20      ; 339        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N21      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N22      ; 307        ; 5        ; DRAM_CKE                             ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P3       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P5       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P7       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P9       ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P11      ; 166        ; 3        ; MAX10_CLK1_50                        ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ; 178        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P13      ; 198        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P14      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P18      ; 310        ; 5        ; DRAM_ADDR[8]                         ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P19      ; 309        ; 5        ; DRAM_ADDR[9]                         ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P20      ; 311        ; 5        ; DRAM_ADDR[11]                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P21      ; 305        ; 5        ; DRAM_DQ[8]                           ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P22      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; R1       ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R7       ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ;            ; --       ; VCCA1                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R9       ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 164        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 176        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 196        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 294        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R15      ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R17      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R18      ; 308        ; 5        ; DRAM_ADDR[7]                         ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R20      ; 299        ; 5        ; DRAM_ADDR[12]                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R22      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T2       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T3       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T5       ; 120        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T7       ;            ;          ; VCCD_PLL1                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T9       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T10      ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T11      ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T12      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T13      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ; --       ; VCCA4                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T18      ; 298        ; 5        ; DRAM_ADDR[5]                         ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T19      ; 296        ; 5        ; DRAM_ADDR[6]                         ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T20      ; 297        ; 5        ; DRAM_ADDR[10]                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T21      ; 293        ; 5        ; DRAM_BA[0]                           ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T22      ; 295        ; 5        ; DRAM_BA[1]                           ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U1       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 90         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ; 93         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U4       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U5       ; 94         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U6       ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U7       ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U9       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U11      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U12      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U15      ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ;            ;          ; VCCD_PLL4                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ; 246        ; 5        ; DRAM_ADDR[0]                         ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U18      ; 244        ; 5        ; DRAM_ADDR[3]                         ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U19      ; 282        ; 5        ; DRAM_ADDR[4]                         ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U20      ; 290        ; 5        ; DRAM_CS_N                            ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U21      ; 300        ; 5        ; DRAM_CAS_N                           ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U22      ; 302        ; 5        ; DRAM_RAS_N                           ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V1       ; 91         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V3       ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V5       ; 127        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V7       ; 136        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ; 138        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V9       ; 160        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V10      ; 162        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V12      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V13      ; 192        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ; 216        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V16      ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V17      ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V18      ; 280        ; 5        ; DRAM_ADDR[2]                         ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V20      ; 288        ; 5        ; DRAM_WE_N                            ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V21      ; 289        ; 5        ; DRAM_DQ[7]                           ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V22      ; 291        ; 5        ; DRAM_LDQM                            ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W1       ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 99         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W4       ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W5       ; 124        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W6       ; 126        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 150        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ; 144        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W10      ; 146        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W11      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W12      ; 193        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W13      ; 195        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W14      ; 194        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W15      ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W16      ; 218        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W17      ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W19      ; 284        ; 5        ; DRAM_ADDR[1]                         ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W20      ; 286        ; 5        ; DRAM_DQ[6]                           ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; W22      ; 283        ; 5        ; DRAM_DQ[5]                           ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y1       ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y2       ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y3       ; 149        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 151        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y5       ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y6       ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 141        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y8       ; 143        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y9       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 168        ; 3        ; ARDUINO_IO[5]                        ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y11      ; 175        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y12      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 200        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 202        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 207        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ; 214        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y19      ; 224        ; 4        ; ARDUINO_IO[12]                       ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y20      ; 285        ; 5        ; DRAM_DQ[1]                           ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y21      ; 287        ; 5        ; DRAM_DQ[0]                           ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y22      ; 281        ; 5        ; DRAM_DQ[4]                           ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                   ;
+-------------------------------+-----------------------------------------------------------------------------------------------+
; Name                          ; mp3player_soc:soc|mp3player_soc_altpll_0:altpll_0|mp3player_soc_altpll_0_altpll_vg92:sd1|pll7 ;
+-------------------------------+-----------------------------------------------------------------------------------------------+
; SDC pin name                  ; soc|altpll_0|sd1|pll7                                                                         ;
; PLL mode                      ; Normal                                                                                        ;
; Compensate clock              ; clock0                                                                                        ;
; Compensated input/output pins ; --                                                                                            ;
; Switchover type               ; --                                                                                            ;
; Input frequency 0             ; 50.0 MHz                                                                                      ;
; Input frequency 1             ; --                                                                                            ;
; Nominal PFD frequency         ; 50.0 MHz                                                                                      ;
; Nominal VCO frequency         ; 500.0 MHz                                                                                     ;
; VCO post scale K counter      ; 2                                                                                             ;
; VCO frequency control         ; Auto                                                                                          ;
; VCO phase shift step          ; 250 ps                                                                                        ;
; VCO multiply                  ; --                                                                                            ;
; VCO divide                    ; --                                                                                            ;
; Freq min lock                 ; 30.0 MHz                                                                                      ;
; Freq max lock                 ; 65.02 MHz                                                                                     ;
; M VCO Tap                     ; 4                                                                                             ;
; M Initial                     ; 1                                                                                             ;
; M value                       ; 10                                                                                            ;
; N value                       ; 1                                                                                             ;
; Charge pump current           ; setting 1                                                                                     ;
; Loop filter resistance        ; setting 27                                                                                    ;
; Loop filter capacitance       ; setting 0                                                                                     ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                                                          ;
; Bandwidth type                ; Medium                                                                                        ;
; Real time reconfigurable      ; Off                                                                                           ;
; Scan chain MIF file           ; --                                                                                            ;
; Preserve PLL counter order    ; Off                                                                                           ;
; PLL location                  ; PLL_1                                                                                         ;
; Inclk0 signal                 ; MAX10_CLK1_50                                                                                 ;
; Inclk1 signal                 ; --                                                                                            ;
; Inclk0 signal type            ; Dedicated Pin                                                                                 ;
; Inclk1 signal type            ; --                                                                                            ;
+-------------------------------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------+
; Name                                                                                                      ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                 ;
+-----------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------+
; mp3player_soc:soc|mp3player_soc_altpll_0:altpll_0|mp3player_soc_altpll_0_altpll_vg92:sd1|wire_pll7_clk[0] ; clock0       ; 1    ; 1   ; 50.0 MHz         ; 0 (0 ps)       ; 4.50 (250 ps)    ; 50/50      ; C0      ; 10            ; 5/5 Even   ; --            ; 1       ; 4       ; soc|altpll_0|sd1|pll7|clk[0] ;
; mp3player_soc:soc|mp3player_soc_altpll_0:altpll_0|mp3player_soc_altpll_0_altpll_vg92:sd1|wire_pll7_clk[1] ; clock1       ; 1    ; 1   ; 50.0 MHz         ; -18 (-1000 ps) ; 4.50 (250 ps)    ; 50/50      ; C1      ; 10            ; 5/5 Even   ; --            ; 1       ; 0       ; soc|altpll_0|sd1|pll7|clk[1] ;
+-----------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------+


+------------------------------------------------+
; I/O Assignment Warnings                        ;
+----------------+-------------------------------+
; Pin Name       ; Reason                        ;
+----------------+-------------------------------+
; KEY[1]         ; Incomplete set of assignments ;
; SW[0]          ; Incomplete set of assignments ;
; SW[1]          ; Incomplete set of assignments ;
; SW[2]          ; Incomplete set of assignments ;
; SW[3]          ; Incomplete set of assignments ;
; SW[4]          ; Incomplete set of assignments ;
; SW[5]          ; Incomplete set of assignments ;
; SW[6]          ; Incomplete set of assignments ;
; SW[7]          ; Incomplete set of assignments ;
; LEDR[0]        ; Incomplete set of assignments ;
; LEDR[1]        ; Incomplete set of assignments ;
; LEDR[2]        ; Incomplete set of assignments ;
; LEDR[3]        ; Incomplete set of assignments ;
; LEDR[4]        ; Incomplete set of assignments ;
; LEDR[5]        ; Incomplete set of assignments ;
; LEDR[6]        ; Incomplete set of assignments ;
; LEDR[7]        ; Incomplete set of assignments ;
; DRAM_ADDR[0]   ; Incomplete set of assignments ;
; DRAM_ADDR[1]   ; Incomplete set of assignments ;
; DRAM_ADDR[2]   ; Incomplete set of assignments ;
; DRAM_ADDR[3]   ; Incomplete set of assignments ;
; DRAM_ADDR[4]   ; Incomplete set of assignments ;
; DRAM_ADDR[5]   ; Incomplete set of assignments ;
; DRAM_ADDR[6]   ; Incomplete set of assignments ;
; DRAM_ADDR[7]   ; Incomplete set of assignments ;
; DRAM_ADDR[8]   ; Incomplete set of assignments ;
; DRAM_ADDR[9]   ; Incomplete set of assignments ;
; DRAM_ADDR[10]  ; Incomplete set of assignments ;
; DRAM_ADDR[11]  ; Incomplete set of assignments ;
; DRAM_ADDR[12]  ; Incomplete set of assignments ;
; DRAM_BA[0]     ; Incomplete set of assignments ;
; DRAM_BA[1]     ; Incomplete set of assignments ;
; DRAM_CAS_N     ; Incomplete set of assignments ;
; DRAM_CKE       ; Incomplete set of assignments ;
; DRAM_CS_N      ; Incomplete set of assignments ;
; DRAM_LDQM      ; Incomplete set of assignments ;
; DRAM_UDQM      ; Incomplete set of assignments ;
; DRAM_RAS_N     ; Incomplete set of assignments ;
; DRAM_WE_N      ; Incomplete set of assignments ;
; DRAM_CLK       ; Incomplete set of assignments ;
; ARDUINO_IO[0]  ; Incomplete set of assignments ;
; ARDUINO_IO[1]  ; Incomplete set of assignments ;
; ARDUINO_IO[2]  ; Incomplete set of assignments ;
; ARDUINO_IO[4]  ; Incomplete set of assignments ;
; ARDUINO_IO[5]  ; Incomplete set of assignments ;
; ARDUINO_IO[6]  ; Incomplete set of assignments ;
; ARDUINO_IO[7]  ; Incomplete set of assignments ;
; ARDUINO_IO[8]  ; Incomplete set of assignments ;
; ARDUINO_IO[9]  ; Incomplete set of assignments ;
; ARDUINO_IO[10] ; Incomplete set of assignments ;
; ARDUINO_IO[11] ; Incomplete set of assignments ;
; ARDUINO_IO[12] ; Incomplete set of assignments ;
; ARDUINO_IO[13] ; Incomplete set of assignments ;
; DRAM_DQ[0]     ; Incomplete set of assignments ;
; DRAM_DQ[1]     ; Incomplete set of assignments ;
; DRAM_DQ[2]     ; Incomplete set of assignments ;
; DRAM_DQ[3]     ; Incomplete set of assignments ;
; DRAM_DQ[4]     ; Incomplete set of assignments ;
; DRAM_DQ[5]     ; Incomplete set of assignments ;
; DRAM_DQ[6]     ; Incomplete set of assignments ;
; DRAM_DQ[7]     ; Incomplete set of assignments ;
; DRAM_DQ[8]     ; Incomplete set of assignments ;
; DRAM_DQ[9]     ; Incomplete set of assignments ;
; DRAM_DQ[10]    ; Incomplete set of assignments ;
; DRAM_DQ[11]    ; Incomplete set of assignments ;
; DRAM_DQ[12]    ; Incomplete set of assignments ;
; DRAM_DQ[13]    ; Incomplete set of assignments ;
; DRAM_DQ[14]    ; Incomplete set of assignments ;
; DRAM_DQ[15]    ; Incomplete set of assignments ;
; ARDUINO_IO[3]  ; Incomplete set of assignments ;
; ARDUINO_IO[14] ; Incomplete set of assignments ;
; ARDUINO_IO[15] ; Incomplete set of assignments ;
; MAX10_CLK1_50  ; Incomplete set of assignments ;
; KEY[0]         ; Incomplete set of assignments ;
+----------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Entity Name                                           ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+
; |mp3player                                                                                                                              ; 3147 (3)    ; 1967 (2)                  ; 69 (69)       ; 10440       ; 6    ; 1          ; 0            ; 0       ; 0         ; 74   ; 0            ; 1180 (1)     ; 497 (0)           ; 1470 (2)         ; 0          ; |mp3player                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; mp3player                                             ; work         ;
;    |mp3player_soc:soc|                                                                                                                  ; 3007 (0)    ; 1888 (0)                  ; 0 (0)         ; 10440       ; 6    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1119 (0)     ; 482 (0)           ; 1406 (0)         ; 0          ; |mp3player|mp3player_soc:soc                                                                                                                                                                                                                                                                                                                                                                                                                                         ; mp3player_soc                                         ; work         ;
;       |altera_avalon_i2c:i2c_0|                                                                                                         ; 501 (5)     ; 280 (0)                   ; 0 (0)         ; 72          ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 220 (5)      ; 31 (0)            ; 250 (1)          ; 0          ; |mp3player|mp3player_soc:soc|altera_avalon_i2c:i2c_0                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_i2c                                     ; work         ;
;          |altera_avalon_i2c_clk_cnt:u_clk_cnt|                                                                                          ; 93 (93)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (51)      ; 16 (16)           ; 26 (26)          ; 0          ; |mp3player|mp3player_soc:soc|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt                                                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_i2c_clk_cnt                             ; work         ;
;          |altera_avalon_i2c_condt_det:u_condt_det|                                                                                      ; 10 (10)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 7 (7)            ; 0          ; |mp3player|mp3player_soc:soc|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det                                                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_i2c_condt_det                           ; work         ;
;          |altera_avalon_i2c_condt_gen:u_condt_gen|                                                                                      ; 35 (35)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 2 (2)             ; 24 (24)          ; 0          ; |mp3player|mp3player_soc:soc|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen                                                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_i2c_condt_gen                           ; work         ;
;          |altera_avalon_i2c_csr:u_csr|                                                                                                  ; 125 (125)   ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 6 (6)             ; 85 (85)          ; 0          ; |mp3player|mp3player_soc:soc|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr                                                                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_i2c_csr                                 ; work         ;
;          |altera_avalon_i2c_fifo:u_rxfifo|                                                                                              ; 14 (14)     ; 9 (9)                     ; 0 (0)         ; 32          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 9 (9)            ; 0          ; |mp3player|mp3player_soc:soc|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo                                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_i2c_fifo                                ; work         ;
;             |altsyncram:the_dp_ram|                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |mp3player|mp3player_soc:soc|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram                                                                                                                                                                                                                                                                                                                                                           ; altsyncram                                            ; work         ;
;                |altsyncram_h0b1:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |mp3player|mp3player_soc:soc|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram|altsyncram_h0b1:auto_generated                                                                                                                                                                                                                                                                                                                            ; altsyncram_h0b1                                       ; work         ;
;          |altera_avalon_i2c_fifo:u_txfifo|                                                                                              ; 15 (15)     ; 9 (9)                     ; 0 (0)         ; 40          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 9 (9)            ; 0          ; |mp3player|mp3player_soc:soc|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo                                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_i2c_fifo                                ; work         ;
;             |altsyncram:the_dp_ram|                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 40          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |mp3player|mp3player_soc:soc|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram                                                                                                                                                                                                                                                                                                                                                           ; altsyncram                                            ; work         ;
;                |altsyncram_33b1:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 40          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |mp3player|mp3player_soc:soc|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram|altsyncram_33b1:auto_generated                                                                                                                                                                                                                                                                                                                            ; altsyncram_33b1                                       ; work         ;
;          |altera_avalon_i2c_mstfsm:u_mstfsm|                                                                                            ; 51 (51)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 1 (1)             ; 20 (20)          ; 0          ; |mp3player|mp3player_soc:soc|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm                                                                                                                                                                                                                                                                                                                                                                               ; altera_avalon_i2c_mstfsm                              ; work         ;
;          |altera_avalon_i2c_rxshifter:u_rxshifter|                                                                                      ; 50 (50)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 26 (26)          ; 0          ; |mp3player|mp3player_soc:soc|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter                                                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_i2c_rxshifter                           ; work         ;
;          |altera_avalon_i2c_spksupp:u_spksupp|                                                                                          ; 26 (26)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 2 (2)             ; 20 (20)          ; 0          ; |mp3player|mp3player_soc:soc|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp                                                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_i2c_spksupp                             ; work         ;
;          |altera_avalon_i2c_txout:u_txout|                                                                                              ; 65 (65)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 0 (0)             ; 31 (31)          ; 0          ; |mp3player|mp3player_soc:soc|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout                                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_i2c_txout                               ; work         ;
;          |altera_avalon_i2c_txshifter:u_txshifter|                                                                                      ; 42 (42)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 3 (3)             ; 23 (23)          ; 0          ; |mp3player|mp3player_soc:soc|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter                                                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_i2c_txshifter                           ; work         ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |mp3player|mp3player_soc:soc|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                               ; work         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |mp3player|mp3player_soc:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                             ; work         ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 4 (1)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 2 (1)            ; 0          ; |mp3player|mp3player_soc:soc|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                               ; work         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |mp3player|mp3player_soc:soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                             ; work         ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 16 (10)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 7 (5)            ; 0          ; |mp3player|mp3player_soc:soc|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                               ; work         ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |mp3player|mp3player_soc:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                             ; work         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |mp3player|mp3player_soc:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                             ; work         ;
;       |mp3player_soc_altpll_0:altpll_0|                                                                                                 ; 11 (7)      ; 6 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 2 (0)             ; 6 (4)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_altpll_0:altpll_0                                                                                                                                                                                                                                                                                                                                                                                                         ; mp3player_soc_altpll_0                                ; work         ;
;          |mp3player_soc_altpll_0_altpll_vg92:sd1|                                                                                       ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_altpll_0:altpll_0|mp3player_soc_altpll_0_altpll_vg92:sd1                                                                                                                                                                                                                                                                                                                                                                  ; mp3player_soc_altpll_0_altpll_vg92                    ; work         ;
;          |mp3player_soc_altpll_0_stdsync_sv6:stdsync2|                                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_altpll_0:altpll_0|mp3player_soc_altpll_0_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                                                             ; mp3player_soc_altpll_0_stdsync_sv6                    ; work         ;
;             |mp3player_soc_altpll_0_dffpipe_l2c:dffpipe3|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_altpll_0:altpll_0|mp3player_soc_altpll_0_stdsync_sv6:stdsync2|mp3player_soc_altpll_0_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                                                 ; mp3player_soc_altpll_0_dffpipe_l2c                    ; work         ;
;       |mp3player_soc_mm_interconnect_0:mm_interconnect_0|                                                                               ; 1128 (0)    ; 781 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 251 (0)      ; 332 (0)           ; 545 (0)          ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                       ; mp3player_soc_mm_interconnect_0                       ; work         ;
;          |altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|                                                                      ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                 ; work         ;
;          |altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|                                                                               ; 12 (12)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 8 (8)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                 ; work         ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 11 (11)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 6 (6)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                 ; work         ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                 ; work         ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 186 (186)   ; 170 (170)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 80 (80)           ; 92 (92)          ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                 ; work         ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 91 (91)     ; 80 (80)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 9 (9)             ; 72 (72)          ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                 ; work         ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 5 (5)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                 ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 77 (0)      ; 74 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 61 (0)            ; 13 (0)           ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser              ; work         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 77 (73)     ; 74 (70)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 61 (60)           ; 13 (13)          ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                         ; altera_avalon_st_clock_crosser                        ; work         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                    ; altera_std_synchronizer_nocut                         ; work         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                    ; altera_std_synchronizer_nocut                         ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 72 (0)      ; 70 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 17 (0)            ; 54 (0)           ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser              ; work         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 72 (68)     ; 70 (66)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 17 (14)           ; 54 (53)          ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                         ; altera_avalon_st_clock_crosser                        ; work         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                    ; altera_std_synchronizer_nocut                         ; work         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                    ; altera_std_synchronizer_nocut                         ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 72 (0)      ; 70 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 38 (0)            ; 32 (0)           ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser              ; work         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 72 (68)     ; 70 (66)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 38 (36)           ; 32 (31)          ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                         ; altera_avalon_st_clock_crosser                        ; work         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                    ; altera_std_synchronizer_nocut                         ; work         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                    ; altera_std_synchronizer_nocut                         ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 142 (0)     ; 140 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 118 (0)           ; 22 (0)           ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser              ; work         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 142 (138)   ; 140 (136)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 118 (115)         ; 22 (21)          ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                        ; work         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                         ; work         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                         ; work         ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                                             ; altera_merlin_master_agent                            ; work         ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                                                      ; altera_merlin_master_agent                            ; work         ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 9 (9)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 4 (4)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                                                   ; altera_merlin_master_translator                       ; work         ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 9 (9)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 1 (1)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                                            ; altera_merlin_master_translator                       ; work         ;
;          |altera_merlin_slave_agent:altpll_0_pll_slave_agent|                                                                           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                             ; work         ;
;          |altera_merlin_slave_agent:i2c_0_csr_agent|                                                                                    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                             ; work         ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                             ; work         ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 17 (7)      ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (3)       ; 0 (0)             ; 7 (4)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                             ; work         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 10 (10)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 3 (3)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                ; altera_merlin_burst_uncompressor                      ; work         ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                             ; work         ;
;          |altera_merlin_slave_translator:altpll_0_pll_slave_translator|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                        ; work         ;
;          |altera_merlin_slave_translator:i2c_0_csr_translator|                                                                          ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 1 (1)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                        ; work         ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 31 (31)          ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                        ; work         ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                        ; work         ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 10 (10)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                        ; work         ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 91 (91)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 88 (88)          ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                ; altera_merlin_width_adapter                           ; work         ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 54 (54)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 45 (45)          ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                                                                ; altera_merlin_width_adapter                           ; work         ;
;          |mp3player_soc_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                      ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|mp3player_soc_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                                                                                               ; mp3player_soc_mm_interconnect_0_cmd_demux             ; work         ;
;          |mp3player_soc_mm_interconnect_0_cmd_demux:cmd_demux|                                                                          ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 2 (2)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|mp3player_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                   ; mp3player_soc_mm_interconnect_0_cmd_demux             ; work         ;
;          |mp3player_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                          ; 31 (29)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 7 (3)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|mp3player_soc_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                                                                   ; mp3player_soc_mm_interconnect_0_cmd_mux               ; work         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|mp3player_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                              ; work         ;
;          |mp3player_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                          ; 56 (53)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (4)        ; 1 (1)             ; 50 (47)          ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|mp3player_soc_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                                                                   ; mp3player_soc_mm_interconnect_0_cmd_mux               ; work         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|mp3player_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                              ; work         ;
;          |mp3player_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                          ; 12 (10)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 5 (1)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|mp3player_soc_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                                                                   ; mp3player_soc_mm_interconnect_0_cmd_mux               ; work         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|mp3player_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                              ; work         ;
;          |mp3player_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|                                                                          ; 47 (45)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (36)      ; 0 (0)             ; 11 (7)           ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|mp3player_soc_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                                                                                   ; mp3player_soc_mm_interconnect_0_cmd_mux               ; work         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|mp3player_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                              ; work         ;
;          |mp3player_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|                                                                          ; 56 (53)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (3)        ; 1 (1)             ; 51 (48)          ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|mp3player_soc_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                                                                                                   ; mp3player_soc_mm_interconnect_0_cmd_mux               ; work         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|mp3player_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                              ; work         ;
;          |mp3player_soc_mm_interconnect_0_cmd_mux:cmd_mux|                                                                              ; 19 (11)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (6)       ; 1 (1)             ; 6 (3)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|mp3player_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                                       ; mp3player_soc_mm_interconnect_0_cmd_mux               ; work         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 9 (9)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 3 (3)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|mp3player_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                              ; work         ;
;          |mp3player_soc_mm_interconnect_0_router:router_001|                                                                            ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|mp3player_soc_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                                                                                                     ; mp3player_soc_mm_interconnect_0_router                ; work         ;
;          |mp3player_soc_mm_interconnect_0_router:router|                                                                                ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|mp3player_soc_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                         ; mp3player_soc_mm_interconnect_0_router                ; work         ;
;          |mp3player_soc_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|mp3player_soc_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                                                                               ; mp3player_soc_mm_interconnect_0_rsp_demux             ; work         ;
;          |mp3player_soc_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|mp3player_soc_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                                                                               ; mp3player_soc_mm_interconnect_0_rsp_demux             ; work         ;
;          |mp3player_soc_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|mp3player_soc_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                                                                               ; mp3player_soc_mm_interconnect_0_rsp_demux             ; work         ;
;          |mp3player_soc_mm_interconnect_0_rsp_demux:rsp_demux_004|                                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|mp3player_soc_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                                                                                                               ; mp3player_soc_mm_interconnect_0_rsp_demux             ; work         ;
;          |mp3player_soc_mm_interconnect_0_rsp_demux:rsp_demux|                                                                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|mp3player_soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                                   ; mp3player_soc_mm_interconnect_0_rsp_demux             ; work         ;
;          |mp3player_soc_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                          ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 1 (1)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|mp3player_soc_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                                                                                   ; mp3player_soc_mm_interconnect_0_rsp_mux               ; work         ;
;          |mp3player_soc_mm_interconnect_0_rsp_mux:rsp_mux|                                                                              ; 44 (44)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 26 (26)          ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|mp3player_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                       ; mp3player_soc_mm_interconnect_0_rsp_mux               ; work         ;
;       |mp3player_soc_nios2_gen2_0:nios2_gen2_0|                                                                                         ; 1149 (0)    ; 585 (0)                   ; 0 (0)         ; 10240       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 502 (0)      ; 61 (0)            ; 586 (0)          ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                                                 ; mp3player_soc_nios2_gen2_0                            ; work         ;
;          |mp3player_soc_nios2_gen2_0_cpu:cpu|                                                                                           ; 1149 (755)  ; 585 (316)                 ; 0 (0)         ; 10240       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 502 (378)    ; 61 (5)            ; 586 (372)        ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                              ; mp3player_soc_nios2_gen2_0_cpu                        ; work         ;
;             |mp3player_soc_nios2_gen2_0_cpu_nios2_oci:the_mp3player_soc_nios2_gen2_0_cpu_nios2_oci|                                     ; 394 (84)    ; 269 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 124 (4)      ; 56 (4)            ; 214 (76)         ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|mp3player_soc_nios2_gen2_0_cpu_nios2_oci:the_mp3player_soc_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                                        ; mp3player_soc_nios2_gen2_0_cpu_nios2_oci              ; work         ;
;                |mp3player_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp3player_soc_nios2_gen2_0_cpu_debug_slave_wrapper|              ; 143 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 47 (0)       ; 49 (0)            ; 47 (0)           ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|mp3player_soc_nios2_gen2_0_cpu_nios2_oci:the_mp3player_soc_nios2_gen2_0_cpu_nios2_oci|mp3player_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp3player_soc_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                              ; mp3player_soc_nios2_gen2_0_cpu_debug_slave_wrapper    ; work         ;
;                   |mp3player_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_mp3player_soc_nios2_gen2_0_cpu_debug_slave_sysclk|             ; 53 (49)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 42 (39)           ; 7 (6)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|mp3player_soc_nios2_gen2_0_cpu_nios2_oci:the_mp3player_soc_nios2_gen2_0_cpu_nios2_oci|mp3player_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp3player_soc_nios2_gen2_0_cpu_debug_slave_wrapper|mp3player_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_mp3player_soc_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; mp3player_soc_nios2_gen2_0_cpu_debug_slave_sysclk     ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|mp3player_soc_nios2_gen2_0_cpu_nios2_oci:the_mp3player_soc_nios2_gen2_0_cpu_nios2_oci|mp3player_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp3player_soc_nios2_gen2_0_cpu_debug_slave_wrapper|mp3player_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_mp3player_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                               ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|mp3player_soc_nios2_gen2_0_cpu_nios2_oci:the_mp3player_soc_nios2_gen2_0_cpu_nios2_oci|mp3player_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp3player_soc_nios2_gen2_0_cpu_debug_slave_wrapper|mp3player_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_mp3player_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                               ; work         ;
;                   |mp3player_soc_nios2_gen2_0_cpu_debug_slave_tck:the_mp3player_soc_nios2_gen2_0_cpu_debug_slave_tck|                   ; 89 (85)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (40)      ; 7 (3)             ; 42 (42)          ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|mp3player_soc_nios2_gen2_0_cpu_nios2_oci:the_mp3player_soc_nios2_gen2_0_cpu_nios2_oci|mp3player_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp3player_soc_nios2_gen2_0_cpu_debug_slave_wrapper|mp3player_soc_nios2_gen2_0_cpu_debug_slave_tck:the_mp3player_soc_nios2_gen2_0_cpu_debug_slave_tck                                                            ; mp3player_soc_nios2_gen2_0_cpu_debug_slave_tck        ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|mp3player_soc_nios2_gen2_0_cpu_nios2_oci:the_mp3player_soc_nios2_gen2_0_cpu_nios2_oci|mp3player_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp3player_soc_nios2_gen2_0_cpu_debug_slave_wrapper|mp3player_soc_nios2_gen2_0_cpu_debug_slave_tck:the_mp3player_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                               ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|mp3player_soc_nios2_gen2_0_cpu_nios2_oci:the_mp3player_soc_nios2_gen2_0_cpu_nios2_oci|mp3player_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp3player_soc_nios2_gen2_0_cpu_debug_slave_wrapper|mp3player_soc_nios2_gen2_0_cpu_debug_slave_tck:the_mp3player_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                               ; work         ;
;                   |sld_virtual_jtag_basic:mp3player_soc_nios2_gen2_0_cpu_debug_slave_phy|                                               ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|mp3player_soc_nios2_gen2_0_cpu_nios2_oci:the_mp3player_soc_nios2_gen2_0_cpu_nios2_oci|mp3player_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp3player_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:mp3player_soc_nios2_gen2_0_cpu_debug_slave_phy                                                                                        ; sld_virtual_jtag_basic                                ; work         ;
;                |mp3player_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp3player_soc_nios2_gen2_0_cpu_nios2_avalon_reg|                    ; 10 (10)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 3 (3)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|mp3player_soc_nios2_gen2_0_cpu_nios2_oci:the_mp3player_soc_nios2_gen2_0_cpu_nios2_oci|mp3player_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp3player_soc_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                                    ; mp3player_soc_nios2_gen2_0_cpu_nios2_avalon_reg       ; work         ;
;                |mp3player_soc_nios2_gen2_0_cpu_nios2_oci_break:the_mp3player_soc_nios2_gen2_0_cpu_nios2_oci_break|                      ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 32 (32)          ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|mp3player_soc_nios2_gen2_0_cpu_nios2_oci:the_mp3player_soc_nios2_gen2_0_cpu_nios2_oci|mp3player_soc_nios2_gen2_0_cpu_nios2_oci_break:the_mp3player_soc_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                      ; mp3player_soc_nios2_gen2_0_cpu_nios2_oci_break        ; work         ;
;                |mp3player_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_mp3player_soc_nios2_gen2_0_cpu_nios2_oci_debug|                      ; 12 (10)     ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 3 (1)             ; 7 (7)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|mp3player_soc_nios2_gen2_0_cpu_nios2_oci:the_mp3player_soc_nios2_gen2_0_cpu_nios2_oci|mp3player_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_mp3player_soc_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                      ; mp3player_soc_nios2_gen2_0_cpu_nios2_oci_debug        ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|mp3player_soc_nios2_gen2_0_cpu_nios2_oci:the_mp3player_soc_nios2_gen2_0_cpu_nios2_oci|mp3player_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_mp3player_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                  ; altera_std_synchronizer                               ; work         ;
;                |mp3player_soc_nios2_gen2_0_cpu_nios2_ocimem:the_mp3player_soc_nios2_gen2_0_cpu_nios2_ocimem|                            ; 114 (114)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 63 (63)      ; 0 (0)             ; 51 (51)          ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|mp3player_soc_nios2_gen2_0_cpu_nios2_oci:the_mp3player_soc_nios2_gen2_0_cpu_nios2_oci|mp3player_soc_nios2_gen2_0_cpu_nios2_ocimem:the_mp3player_soc_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                            ; mp3player_soc_nios2_gen2_0_cpu_nios2_ocimem           ; work         ;
;                   |mp3player_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:mp3player_soc_nios2_gen2_0_cpu_ociram_sp_ram|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|mp3player_soc_nios2_gen2_0_cpu_nios2_oci:the_mp3player_soc_nios2_gen2_0_cpu_nios2_oci|mp3player_soc_nios2_gen2_0_cpu_nios2_ocimem:the_mp3player_soc_nios2_gen2_0_cpu_nios2_ocimem|mp3player_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:mp3player_soc_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; mp3player_soc_nios2_gen2_0_cpu_ociram_sp_ram_module   ; work         ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|mp3player_soc_nios2_gen2_0_cpu_nios2_oci:the_mp3player_soc_nios2_gen2_0_cpu_nios2_oci|mp3player_soc_nios2_gen2_0_cpu_nios2_ocimem:the_mp3player_soc_nios2_gen2_0_cpu_nios2_ocimem|mp3player_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:mp3player_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                            ; work         ;
;                         |altsyncram_0n61:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|mp3player_soc_nios2_gen2_0_cpu_nios2_oci:the_mp3player_soc_nios2_gen2_0_cpu_nios2_oci|mp3player_soc_nios2_gen2_0_cpu_nios2_ocimem:the_mp3player_soc_nios2_gen2_0_cpu_nios2_ocimem|mp3player_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:mp3player_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                  ; altsyncram_0n61                                       ; work         ;
;             |mp3player_soc_nios2_gen2_0_cpu_register_bank_a_module:mp3player_soc_nios2_gen2_0_cpu_register_bank_a|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|mp3player_soc_nios2_gen2_0_cpu_register_bank_a_module:mp3player_soc_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                                         ; mp3player_soc_nios2_gen2_0_cpu_register_bank_a_module ; work         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|mp3player_soc_nios2_gen2_0_cpu_register_bank_a_module:mp3player_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; altsyncram                                            ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|mp3player_soc_nios2_gen2_0_cpu_register_bank_a_module:mp3player_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                                ; altsyncram_s0c1                                       ; work         ;
;             |mp3player_soc_nios2_gen2_0_cpu_register_bank_b_module:mp3player_soc_nios2_gen2_0_cpu_register_bank_b|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|mp3player_soc_nios2_gen2_0_cpu_register_bank_b_module:mp3player_soc_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                                         ; mp3player_soc_nios2_gen2_0_cpu_register_bank_b_module ; work         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|mp3player_soc_nios2_gen2_0_cpu_register_bank_b_module:mp3player_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; altsyncram                                            ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|mp3player_soc_nios2_gen2_0_cpu_register_bank_b_module:mp3player_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                                ; altsyncram_s0c1                                       ; work         ;
;       |mp3player_soc_onchip_memory2_0:onchip_memory2_0|                                                                                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                                         ; mp3player_soc_onchip_memory2_0                        ; work         ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                               ; altsyncram                                            ; work         ;
;             |altsyncram_8ng1:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_8ng1:auto_generated                                                                                                                                                                                                                                                                                                                                ; altsyncram_8ng1                                       ; work         ;
;       |mp3player_soc_sdram:sdram|                                                                                                       ; 356 (240)   ; 214 (122)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 142 (136)    ; 43 (3)            ; 171 (81)         ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                                                               ; mp3player_soc_sdram                                   ; work         ;
;          |mp3player_soc_sdram_input_efifo_module:the_mp3player_soc_sdram_input_efifo_module|                                            ; 139 (139)   ; 92 (92)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 40 (40)           ; 93 (93)          ; 0          ; |mp3player|mp3player_soc:soc|mp3player_soc_sdram:sdram|mp3player_soc_sdram_input_efifo_module:the_mp3player_soc_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                                             ; mp3player_soc_sdram_input_efifo_module                ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 137 (1)     ; 77 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (1)       ; 15 (0)            ; 62 (0)           ; 0          ; |mp3player|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                          ; sld_hub                                               ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 136 (0)     ; 77 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 15 (0)            ; 62 (0)           ; 0          ; |mp3player|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                          ; alt_sld_fab_with_jtag_input                           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 136 (0)     ; 77 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 15 (0)            ; 62 (0)           ; 0          ; |mp3player|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                       ; alt_sld_fab                                           ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 136 (6)     ; 77 (5)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (1)       ; 15 (3)            ; 62 (0)           ; 0          ; |mp3player|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                   ; alt_sld_fab_alt_sld_fab                               ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 132 (0)     ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (0)       ; 12 (0)            ; 62 (0)           ; 0          ; |mp3player|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                       ; alt_sld_fab_alt_sld_fab_sldfabric                     ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 132 (91)    ; 72 (44)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (45)      ; 12 (12)           ; 62 (36)          ; 0          ; |mp3player|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                          ; sld_jtag_hub                                          ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; 0          ; |mp3player|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                  ; sld_rom_sr                                            ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; 0          ; |mp3player|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                ; sld_shadow_jsm                                        ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                     ;
+----------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+----------------+----------+---------------+---------------+-----------------------+----------+----------+
; KEY[1]         ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[0]          ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[1]          ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[2]          ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[3]          ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[4]          ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[5]          ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[6]          ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[7]          ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[0]        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[1]        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[2]        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[3]        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[4]        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[5]        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[6]        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[7]        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_ADDR[0]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[1]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[2]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[3]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[4]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[5]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[6]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[7]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[8]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[9]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[10]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[11]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[12]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_BA[0]     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_BA[1]     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_CAS_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_CKE       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_CS_N      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_LDQM      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_UDQM      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_RAS_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_WE_N      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_CLK       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; ARDUINO_IO[0]  ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; ARDUINO_IO[1]  ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; ARDUINO_IO[2]  ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; ARDUINO_IO[4]  ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; ARDUINO_IO[5]  ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; ARDUINO_IO[6]  ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; ARDUINO_IO[7]  ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; ARDUINO_IO[8]  ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; ARDUINO_IO[9]  ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; ARDUINO_IO[10] ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; ARDUINO_IO[11] ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; ARDUINO_IO[12] ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; ARDUINO_IO[13] ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_DQ[0]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[1]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[2]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[3]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[4]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[5]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[6]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[7]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[8]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[9]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[10]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[11]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[12]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[13]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[14]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[15]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; ARDUINO_IO[3]  ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; ARDUINO_IO[14] ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; ARDUINO_IO[15] ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; MAX10_CLK1_50  ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; KEY[0]         ; Input    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
+----------------+----------+---------------+---------------+-----------------------+----------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                    ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; KEY[1]                                                                                                                                                 ;                   ;         ;
; SW[0]                                                                                                                                                  ;                   ;         ;
; SW[1]                                                                                                                                                  ;                   ;         ;
; SW[2]                                                                                                                                                  ;                   ;         ;
; SW[3]                                                                                                                                                  ;                   ;         ;
; SW[4]                                                                                                                                                  ;                   ;         ;
; SW[5]                                                                                                                                                  ;                   ;         ;
; SW[6]                                                                                                                                                  ;                   ;         ;
; SW[7]                                                                                                                                                  ;                   ;         ;
; ARDUINO_IO[0]                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[1]                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[2]                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[4]                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[5]                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[6]                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[7]                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[8]                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[9]                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[10]                                                                                                                                         ;                   ;         ;
; ARDUINO_IO[11]                                                                                                                                         ;                   ;         ;
; ARDUINO_IO[12]                                                                                                                                         ;                   ;         ;
; ARDUINO_IO[13]                                                                                                                                         ;                   ;         ;
; DRAM_DQ[0]                                                                                                                                             ;                   ;         ;
; DRAM_DQ[1]                                                                                                                                             ;                   ;         ;
; DRAM_DQ[2]                                                                                                                                             ;                   ;         ;
; DRAM_DQ[3]                                                                                                                                             ;                   ;         ;
; DRAM_DQ[4]                                                                                                                                             ;                   ;         ;
; DRAM_DQ[5]                                                                                                                                             ;                   ;         ;
; DRAM_DQ[6]                                                                                                                                             ;                   ;         ;
; DRAM_DQ[7]                                                                                                                                             ;                   ;         ;
; DRAM_DQ[8]                                                                                                                                             ;                   ;         ;
; DRAM_DQ[9]                                                                                                                                             ;                   ;         ;
; DRAM_DQ[10]                                                                                                                                            ;                   ;         ;
; DRAM_DQ[11]                                                                                                                                            ;                   ;         ;
; DRAM_DQ[12]                                                                                                                                            ;                   ;         ;
; DRAM_DQ[13]                                                                                                                                            ;                   ;         ;
; DRAM_DQ[14]                                                                                                                                            ;                   ;         ;
; DRAM_DQ[15]                                                                                                                                            ;                   ;         ;
; ARDUINO_IO[3]                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[14]                                                                                                                                         ;                   ;         ;
; ARDUINO_IO[15]                                                                                                                                         ;                   ;         ;
; MAX10_CLK1_50                                                                                                                                          ;                   ;         ;
; KEY[0]                                                                                                                                                 ;                   ;         ;
;      - mp3player_soc:soc|altera_reset_controller:rst_controller_002|merged_reset~0                                                                     ; 0                 ; 6       ;
;      - mp3player_soc:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 0                 ; 6       ;
;      - mp3player_soc:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 0                 ; 6       ;
;      - mp3player_soc:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 0                 ; 6       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                        ; Location               ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                                                                      ; PIN_B8                 ; 4       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; MAX10_CLK1_50                                                                                                                                                                                                                                                                                                                                                                                                               ; PIN_P11                ; 1136    ; Clock                                 ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; MAX10_CLK1_50                                                                                                                                                                                                                                                                                                                                                                                                               ; PIN_P11                ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                ; JTAG_X43_Y40_N0        ; 124     ; Clock                                 ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                                ; JTAG_X43_Y40_N0        ; 23      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[5]~18                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X46_Y26_N4      ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[5]~22                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X49_Y26_N4      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|mst_arb_lost_reg                                                                                                                                                                                                                                                                                                                          ; FF_X50_Y23_N29         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|ctrl_wren~0                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X47_Y21_N14     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|iser_wren~1                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X47_Y21_N28     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_high_wren~1                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X45_Y23_N20     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_low_wren~1                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X45_Y23_N18     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|sda_hold_wren~1                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X47_Y21_N30     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|internal_used[2]~7                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X49_Y21_N10     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|internal_used[2]~5                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X47_Y22_N12     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|read_address[0]~1                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X47_Y22_N30     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|Selector3~2                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X47_Y22_N2      ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_clear_cnt~0                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X47_Y25_N10     ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|sda_clear_cnt~0                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X54_Y20_N10     ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|altera_avalon_i2c:i2c_0|put_rxfifo                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X51_Y21_N20     ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|altera_avalon_i2c:i2c_0|put_txfifo~1                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X47_Y21_N18     ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                             ; FF_X42_Y28_N11         ; 297     ; Async. clear                          ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; mp3player_soc:soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                             ; FF_X66_Y16_N3          ; 500     ; Async. clear, Async. load             ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; mp3player_soc:soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                             ; FF_X66_Y16_N3          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|altera_reset_controller:rst_controller_002|merged_reset~0                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X42_Y28_N8      ; 6       ; Async. clear                          ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; mp3player_soc:soc|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                                        ; FF_X34_Y23_N21         ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                         ; FF_X34_Y23_N9          ; 591     ; Async. clear                          ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; mp3player_soc:soc|mp3player_soc_altpll_0:altpll_0|mp3player_soc_altpll_0_altpll_vg92:sd1|wire_pll7_clk[0]                                                                                                                                                                                                                                                                                                                   ; PLL_1                  ; 783     ; Clock                                 ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; mp3player_soc:soc|mp3player_soc_altpll_0:altpll_0|mp3player_soc_altpll_0_altpll_vg92:sd1|wire_pll7_locked                                                                                                                                                                                                                                                                                                                   ; PLL_1                  ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_altpll_0:altpll_0|prev_reset                                                                                                                                                                                                                                                                                                                                                                ; FF_X44_Y17_N15         ; 2       ; Async. clear                          ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                                                   ; LCCOMB_X44_Y15_N30     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                ; LCCOMB_X43_Y21_N8      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                                ; LCCOMB_X44_Y21_N14     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem_used[0]~5                                                                                                                                                                                                                                                                                            ; LCCOMB_X44_Y21_N0      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                         ; LCCOMB_X39_Y20_N24     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                                  ; LCCOMB_X41_Y18_N2      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                                                                                    ; LCCOMB_X45_Y15_N10     ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~208                                                                                                                                                                                                                                                                                                 ; LCCOMB_X70_Y20_N16     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~209                                                                                                                                                                                                                                                                                                 ; LCCOMB_X70_Y20_N2      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~210                                                                                                                                                                                                                                                                                                 ; LCCOMB_X70_Y20_N4      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~211                                                                                                                                                                                                                                                                                                 ; LCCOMB_X70_Y20_N6      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~212                                                                                                                                                                                                                                                                                                 ; LCCOMB_X70_Y20_N0      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~213                                                                                                                                                                                                                                                                                                 ; LCCOMB_X70_Y20_N10     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~214                                                                                                                                                                                                                                                                                                 ; LCCOMB_X70_Y20_N28     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~215                                                                                                                                                                                                                                                                                                 ; LCCOMB_X70_Y20_N14     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                                                                                   ; LCCOMB_X69_Y20_N10     ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always0~2                                                                                                                                                                                                                                                                                                 ; LCCOMB_X45_Y15_N22     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                                 ; LCCOMB_X52_Y15_N8      ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                                 ; LCCOMB_X52_Y15_N28     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                                 ; LCCOMB_X52_Y15_N14     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                                                                 ; LCCOMB_X51_Y15_N20     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                                                                 ; LCCOMB_X51_Y15_N16     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                                                                 ; LCCOMB_X52_Y15_N16     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]~2                                                                                                                                                                                                                                                                                             ; LCCOMB_X52_Y15_N24     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                           ; LCCOMB_X42_Y20_N24     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                              ; LCCOMB_X44_Y16_N8      ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                            ; LCCOMB_X45_Y19_N26     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                                                            ; LCCOMB_X45_Y15_N28     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                                ; LCCOMB_X41_Y16_N4      ; 67      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~2                                                                                                                                                                                                                                                     ; LCCOMB_X45_Y15_N14     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[8]~0                                                                                                                                                                                                                                                                                    ; LCCOMB_X50_Y16_N10     ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                                          ; FF_X50_Y16_N19         ; 75      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|always9~0                                                                                                                                                                                                                                                                                        ; LCCOMB_X43_Y18_N2      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|mp3player_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                  ; LCCOMB_X40_Y16_N10     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|mp3player_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|update_grant~1                                                                                                                                                                                                                                                                                      ; LCCOMB_X42_Y15_N4      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|mp3player_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                  ; LCCOMB_X41_Y20_N18     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|mp3player_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|update_grant~1                                                                                                                                                                                                                                                                                      ; LCCOMB_X40_Y20_N16     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|mp3player_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                  ; LCCOMB_X43_Y14_N28     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|mp3player_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|update_grant~1                                                                                                                                                                                                                                                                                      ; LCCOMB_X43_Y14_N24     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|mp3player_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                  ; LCCOMB_X37_Y18_N10     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|mp3player_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|update_grant~1                                                                                                                                                                                                                                                                                      ; LCCOMB_X41_Y18_N8      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|mp3player_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~4                                                                                                                                                                                                                                                  ; LCCOMB_X47_Y16_N2      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|mp3player_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|update_grant~0                                                                                                                                                                                                                                                                                      ; LCCOMB_X50_Y16_N22     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|mp3player_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                      ; LCCOMB_X43_Y16_N18     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_mm_interconnect_0:mm_interconnect_0|mp3player_soc_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~1                                                                                                                                                                                                                                                                                          ; LCCOMB_X43_Y16_N6      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X34_Y17_N18     ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                                                        ; FF_X38_Y17_N7          ; 26      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|E_alu_result~0                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X39_Y16_N20     ; 63      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                                                                     ; FF_X39_Y16_N31         ; 42      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                                                                                                                                                                                                                                                 ; FF_X36_Y16_N7          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X43_Y18_N0      ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                                                                                                                                ; FF_X37_Y15_N27         ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                                                                                                                                                                               ; FF_X35_Y12_N3          ; 33      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|R_src1~13                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X36_Y16_N24     ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|R_src2_hi~0                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X34_Y18_N0      ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|W_rf_wren                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X38_Y20_N14     ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                                                                                                                                                                                                                                                        ; FF_X36_Y16_N9          ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]~0                                                                                                                                                                                                                                                                                                          ; LCCOMB_X43_Y17_N26     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                                                          ; LCCOMB_X39_Y16_N14     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|av_ld_rshift8~1                                                                                                                                                                                                                                                                                                                ; LCCOMB_X39_Y17_N4      ; 26      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|mp3player_soc_nios2_gen2_0_cpu_nios2_oci:the_mp3player_soc_nios2_gen2_0_cpu_nios2_oci|address[8]                                                                                                                                                                                                                               ; FF_X39_Y18_N1          ; 36      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|mp3player_soc_nios2_gen2_0_cpu_nios2_oci:the_mp3player_soc_nios2_gen2_0_cpu_nios2_oci|mp3player_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp3player_soc_nios2_gen2_0_cpu_debug_slave_wrapper|mp3player_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_mp3player_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir                  ; FF_X37_Y27_N9          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|mp3player_soc_nios2_gen2_0_cpu_nios2_oci:the_mp3player_soc_nios2_gen2_0_cpu_nios2_oci|mp3player_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp3player_soc_nios2_gen2_0_cpu_debug_slave_wrapper|mp3player_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_mp3player_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a   ; LCCOMB_X38_Y23_N8      ; 5       ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|mp3player_soc_nios2_gen2_0_cpu_nios2_oci:the_mp3player_soc_nios2_gen2_0_cpu_nios2_oci|mp3player_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp3player_soc_nios2_gen2_0_cpu_debug_slave_wrapper|mp3player_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_mp3player_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 ; LCCOMB_X38_Y25_N22     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|mp3player_soc_nios2_gen2_0_cpu_nios2_oci:the_mp3player_soc_nios2_gen2_0_cpu_nios2_oci|mp3player_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp3player_soc_nios2_gen2_0_cpu_debug_slave_wrapper|mp3player_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_mp3player_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 ; LCCOMB_X38_Y25_N20     ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|mp3player_soc_nios2_gen2_0_cpu_nios2_oci:the_mp3player_soc_nios2_gen2_0_cpu_nios2_oci|mp3player_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp3player_soc_nios2_gen2_0_cpu_debug_slave_wrapper|mp3player_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_mp3player_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b   ; LCCOMB_X38_Y25_N18     ; 36      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|mp3player_soc_nios2_gen2_0_cpu_nios2_oci:the_mp3player_soc_nios2_gen2_0_cpu_nios2_oci|mp3player_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp3player_soc_nios2_gen2_0_cpu_debug_slave_wrapper|mp3player_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_mp3player_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe      ; FF_X37_Y27_N31         ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|mp3player_soc_nios2_gen2_0_cpu_nios2_oci:the_mp3player_soc_nios2_gen2_0_cpu_nios2_oci|mp3player_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp3player_soc_nios2_gen2_0_cpu_debug_slave_wrapper|mp3player_soc_nios2_gen2_0_cpu_debug_slave_tck:the_mp3player_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]~13                     ; LCCOMB_X37_Y25_N20     ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|mp3player_soc_nios2_gen2_0_cpu_nios2_oci:the_mp3player_soc_nios2_gen2_0_cpu_nios2_oci|mp3player_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp3player_soc_nios2_gen2_0_cpu_debug_slave_wrapper|mp3player_soc_nios2_gen2_0_cpu_debug_slave_tck:the_mp3player_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]~21                    ; LCCOMB_X37_Y25_N28     ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|mp3player_soc_nios2_gen2_0_cpu_nios2_oci:the_mp3player_soc_nios2_gen2_0_cpu_nios2_oci|mp3player_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp3player_soc_nios2_gen2_0_cpu_debug_slave_wrapper|mp3player_soc_nios2_gen2_0_cpu_debug_slave_tck:the_mp3player_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~29                    ; LCCOMB_X37_Y25_N18     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|mp3player_soc_nios2_gen2_0_cpu_nios2_oci:the_mp3player_soc_nios2_gen2_0_cpu_nios2_oci|mp3player_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp3player_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:mp3player_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0                                      ; LCCOMB_X37_Y25_N24     ; 39      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|mp3player_soc_nios2_gen2_0_cpu_nios2_oci:the_mp3player_soc_nios2_gen2_0_cpu_nios2_oci|mp3player_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_mp3player_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:mp3player_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0                                      ; LCCOMB_X37_Y27_N28     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|mp3player_soc_nios2_gen2_0_cpu_nios2_oci:the_mp3player_soc_nios2_gen2_0_cpu_nios2_oci|mp3player_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_mp3player_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                      ; LCCOMB_X38_Y21_N14     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|mp3player_soc_nios2_gen2_0_cpu_nios2_oci:the_mp3player_soc_nios2_gen2_0_cpu_nios2_oci|mp3player_soc_nios2_gen2_0_cpu_nios2_oci_break:the_mp3player_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]~1                                                                                                                    ; LCCOMB_X38_Y25_N8      ; 61      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|mp3player_soc_nios2_gen2_0_cpu_nios2_oci:the_mp3player_soc_nios2_gen2_0_cpu_nios2_oci|mp3player_soc_nios2_gen2_0_cpu_nios2_ocimem:the_mp3player_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12                                                                                                                                ; LCCOMB_X34_Y22_N16     ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|mp3player_soc_nios2_gen2_0_cpu_nios2_oci:the_mp3player_soc_nios2_gen2_0_cpu_nios2_oci|mp3player_soc_nios2_gen2_0_cpu_nios2_ocimem:the_mp3player_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req                                                                                                                             ; LCCOMB_X34_Y22_N12     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|mp3player_soc_nios2_gen2_0_cpu_nios2_oci:the_mp3player_soc_nios2_gen2_0_cpu_nios2_oci|mp3player_soc_nios2_gen2_0_cpu_nios2_ocimem:the_mp3player_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                               ; LCCOMB_X37_Y23_N26     ; 2       ; Read enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_onchip_memory2_0:onchip_memory2_0|wren~4                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X41_Y16_N26     ; 2       ; Read enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|Selector27~6                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X64_Y17_N4      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|Selector34~2                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X64_Y17_N28     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|WideOr16~0                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X54_Y17_N16     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|active_rnw~4                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X65_Y16_N26     ; 44      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_addr[7]~2                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X65_Y18_N6      ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_state.000010000                                                                                                                                                                                                                                                                                                                                                               ; FF_X64_Y17_N21         ; 42      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|m_state.001000000                                                                                                                                                                                                                                                                                                                                                               ; FF_X66_Y19_N23         ; 20      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|mp3player_soc_sdram_input_efifo_module:the_mp3player_soc_sdram_input_efifo_module|entry_0[43]~0                                                                                                                                                                                                                                                                                 ; LCCOMB_X55_Y18_N2      ; 44      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|mp3player_soc_sdram_input_efifo_module:the_mp3player_soc_sdram_input_efifo_module|entry_1[43]~0                                                                                                                                                                                                                                                                                 ; LCCOMB_X55_Y18_N16     ; 44      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X78_Y16_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                 ; DDIOOECELL_X78_Y16_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                                ; DDIOOECELL_X78_Y29_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                                ; DDIOOECELL_X78_Y29_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                                ; DDIOOECELL_X78_Y31_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                                ; DDIOOECELL_X78_Y31_N26 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                                ; DDIOOECELL_X78_Y31_N19 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                                                ; DDIOOECELL_X78_Y31_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                                 ; DDIOOECELL_X78_Y3_N5   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                                 ; DDIOOECELL_X78_Y3_N12  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                                 ; DDIOOECELL_X78_Y15_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                                 ; DDIOOECELL_X78_Y15_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                                 ; DDIOOECELL_X78_Y16_N19 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                                 ; DDIOOECELL_X78_Y17_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                                 ; DDIOOECELL_X78_Y23_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; mp3player_soc:soc|mp3player_soc_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                                 ; DDIOOECELL_X78_Y30_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                    ; FF_X39_Y27_N27         ; 12      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                                                                                         ; LCCOMB_X40_Y29_N12     ; 4       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                                                                                           ; LCCOMB_X40_Y29_N8      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                                         ; LCCOMB_X37_Y29_N8      ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1                                                                            ; LCCOMB_X40_Y26_N2      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                                                                                            ; LCCOMB_X38_Y27_N8      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~15                                                                                             ; LCCOMB_X41_Y27_N20     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17                                                                              ; LCCOMB_X40_Y29_N6      ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~20                                                                              ; LCCOMB_X41_Y29_N2      ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                                                                       ; LCCOMB_X39_Y27_N6      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~15                                                                      ; LCCOMB_X40_Y29_N14     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~22                                                                 ; LCCOMB_X39_Y29_N14     ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~23                                                                 ; LCCOMB_X40_Y29_N28     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                         ; FF_X38_Y27_N7          ; 15      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                        ; FF_X39_Y27_N15         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                                  ; LCCOMB_X39_Y27_N2      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                        ; FF_X39_Y28_N9          ; 29      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                                      ; LCCOMB_X40_Y26_N28     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                            ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; MAX10_CLK1_50                                                                                                                                   ; PIN_P11           ; 1136    ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                    ; JTAG_X43_Y40_N0   ; 124     ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
; mp3player_soc:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X42_Y28_N11    ; 297     ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
; mp3player_soc:soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X66_Y16_N3     ; 500     ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; mp3player_soc:soc|altera_reset_controller:rst_controller_002|merged_reset~0                                                                     ; LCCOMB_X42_Y28_N8 ; 6       ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
; mp3player_soc:soc|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; FF_X34_Y23_N9     ; 591     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; mp3player_soc:soc|mp3player_soc_altpll_0:altpll_0|mp3player_soc_altpll_0_altpll_vg92:sd1|wire_pll7_clk[0]                                       ; PLL_1             ; 783     ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; mp3player_soc:soc|mp3player_soc_altpll_0:altpll_0|mp3player_soc_altpll_0_altpll_vg92:sd1|wire_pll7_clk[1]                                       ; PLL_1             ; 1       ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; mp3player_soc:soc|mp3player_soc_altpll_0:altpll_0|prev_reset                                                                                    ; FF_X44_Y17_N15    ; 2       ; 0                                    ; Global Clock         ; GCLK15           ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; mp3player_soc:soc|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram|altsyncram_h0b1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 8            ; 4            ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 32   ; 4                           ; 8                           ; 4                           ; 8                           ; 32                  ; 1    ; None                               ; M9K_X53_Y21_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; mp3player_soc:soc|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram|altsyncram_33b1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 10           ; 4            ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 40   ; 4                           ; 10                          ; 4                           ; 10                          ; 40                  ; 1    ; None                               ; M9K_X53_Y23_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|mp3player_soc_nios2_gen2_0_cpu_nios2_oci:the_mp3player_soc_nios2_gen2_0_cpu_nios2_oci|mp3player_soc_nios2_gen2_0_cpu_nios2_ocimem:the_mp3player_soc_nios2_gen2_0_cpu_nios2_ocimem|mp3player_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:mp3player_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192 ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None                               ; M9K_X33_Y22_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|mp3player_soc_nios2_gen2_0_cpu_register_bank_a_module:mp3player_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                               ; M9K_X33_Y16_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|mp3player_soc_nios2_gen2_0_cpu_register_bank_b_module:mp3player_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                               ; M9K_X33_Y17_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; mp3player_soc:soc|mp3player_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_8ng1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                               ; AUTO ; Single Port      ; Single Clock ; 4            ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128  ; 4                           ; 32                          ; --                          ; --                          ; 128                 ; 1    ; mp3player_soc_onchip_memory2_0.hex ; M9K_X33_Y18_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |mp3player|mp3player_soc:soc|mp3player_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_8ng1:auto_generated|ALTSYNCRAM                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 4,477 / 148,641 ( 3 % ) ;
; C16 interconnects     ; 34 / 5,382 ( < 1 % )    ;
; C4 interconnects      ; 2,345 / 106,704 ( 2 % ) ;
; Direct links          ; 675 / 148,641 ( < 1 % ) ;
; Global clocks         ; 9 / 20 ( 45 % )         ;
; Local interconnects   ; 1,452 / 49,760 ( 3 % )  ;
; NSLEEPs               ; 0 / 500 ( 0 % )         ;
; R24 interconnects     ; 79 / 5,406 ( 1 % )      ;
; R4 interconnects      ; 3,338 / 147,764 ( 2 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.69) ; Number of LABs  (Total = 248) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 19                            ;
; 2                                           ; 5                             ;
; 3                                           ; 6                             ;
; 4                                           ; 5                             ;
; 5                                           ; 4                             ;
; 6                                           ; 4                             ;
; 7                                           ; 4                             ;
; 8                                           ; 2                             ;
; 9                                           ; 2                             ;
; 10                                          ; 8                             ;
; 11                                          ; 0                             ;
; 12                                          ; 7                             ;
; 13                                          ; 12                            ;
; 14                                          ; 10                            ;
; 15                                          ; 46                            ;
; 16                                          ; 114                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.33) ; Number of LABs  (Total = 248) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 144                           ;
; 1 Clock                            ; 186                           ;
; 1 Clock enable                     ; 91                            ;
; 1 Sync. clear                      ; 9                             ;
; 1 Sync. load                       ; 26                            ;
; 2 Async. clears                    ; 39                            ;
; 2 Clock enables                    ; 37                            ;
; 2 Clocks                           ; 45                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.99) ; Number of LABs  (Total = 248) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 8                             ;
; 2                                            ; 10                            ;
; 3                                            ; 4                             ;
; 4                                            ; 1                             ;
; 5                                            ; 5                             ;
; 6                                            ; 4                             ;
; 7                                            ; 2                             ;
; 8                                            ; 4                             ;
; 9                                            ; 5                             ;
; 10                                           ; 3                             ;
; 11                                           ; 0                             ;
; 12                                           ; 2                             ;
; 13                                           ; 2                             ;
; 14                                           ; 2                             ;
; 15                                           ; 1                             ;
; 16                                           ; 14                            ;
; 17                                           ; 5                             ;
; 18                                           ; 6                             ;
; 19                                           ; 8                             ;
; 20                                           ; 12                            ;
; 21                                           ; 13                            ;
; 22                                           ; 15                            ;
; 23                                           ; 15                            ;
; 24                                           ; 24                            ;
; 25                                           ; 16                            ;
; 26                                           ; 11                            ;
; 27                                           ; 10                            ;
; 28                                           ; 8                             ;
; 29                                           ; 8                             ;
; 30                                           ; 9                             ;
; 31                                           ; 5                             ;
; 32                                           ; 15                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.25) ; Number of LABs  (Total = 248) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 21                            ;
; 2                                               ; 16                            ;
; 3                                               ; 5                             ;
; 4                                               ; 8                             ;
; 5                                               ; 11                            ;
; 6                                               ; 9                             ;
; 7                                               ; 8                             ;
; 8                                               ; 28                            ;
; 9                                               ; 22                            ;
; 10                                              ; 24                            ;
; 11                                              ; 21                            ;
; 12                                              ; 13                            ;
; 13                                              ; 13                            ;
; 14                                              ; 7                             ;
; 15                                              ; 8                             ;
; 16                                              ; 19                            ;
; 17                                              ; 6                             ;
; 18                                              ; 1                             ;
; 19                                              ; 0                             ;
; 20                                              ; 2                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 2                             ;
; 24                                              ; 0                             ;
; 25                                              ; 0                             ;
; 26                                              ; 2                             ;
; 27                                              ; 0                             ;
; 28                                              ; 0                             ;
; 29                                              ; 0                             ;
; 30                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 16.93) ; Number of LABs  (Total = 248) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 2                             ;
; 3                                            ; 11                            ;
; 4                                            ; 10                            ;
; 5                                            ; 9                             ;
; 6                                            ; 5                             ;
; 7                                            ; 7                             ;
; 8                                            ; 6                             ;
; 9                                            ; 3                             ;
; 10                                           ; 10                            ;
; 11                                           ; 5                             ;
; 12                                           ; 7                             ;
; 13                                           ; 12                            ;
; 14                                           ; 11                            ;
; 15                                           ; 12                            ;
; 16                                           ; 12                            ;
; 17                                           ; 7                             ;
; 18                                           ; 5                             ;
; 19                                           ; 12                            ;
; 20                                           ; 14                            ;
; 21                                           ; 12                            ;
; 22                                           ; 9                             ;
; 23                                           ; 8                             ;
; 24                                           ; 10                            ;
; 25                                           ; 4                             ;
; 26                                           ; 1                             ;
; 27                                           ; 6                             ;
; 28                                           ; 5                             ;
; 29                                           ; 4                             ;
; 30                                           ; 5                             ;
; 31                                           ; 2                             ;
; 32                                           ; 4                             ;
; 33                                           ; 4                             ;
; 34                                           ; 3                             ;
; 35                                           ; 1                             ;
; 36                                           ; 3                             ;
; 37                                           ; 3                             ;
; 38                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 14    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 16    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 74           ; 37           ; 74           ; 0            ; 0            ; 78        ; 74           ; 0            ; 78        ; 78        ; 0            ; 63           ; 0            ; 0            ; 43           ; 0            ; 63           ; 43           ; 0            ; 0            ; 15           ; 63           ; 0            ; 0            ; 0            ; 0            ; 0            ; 78        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 41           ; 4            ; 78           ; 78           ; 0         ; 4            ; 78           ; 0         ; 0         ; 78           ; 15           ; 78           ; 78           ; 35           ; 78           ; 15           ; 35           ; 78           ; 78           ; 63           ; 15           ; 78           ; 78           ; 78           ; 78           ; 78           ; 0         ; 78           ; 78           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[12]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CKE            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CS_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_LDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_UDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_WE_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[6]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[7]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[8]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[9]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[10]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[11]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[12]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[13]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[14]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[15]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MAX10_CLK1_50       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 10M50DAF484C7G for design "mp3player"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "mp3player_soc:soc|mp3player_soc_altpll_0:altpll_0|mp3player_soc_altpll_0_altpll_vg92:sd1|pll7" as MAX 10 PLL type File: C:/Users/tofu42/Documents/MP3Player/mp3player_soc/synthesis/submodules/mp3player_soc_altpll_0.v Line: 150
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for mp3player_soc:soc|mp3player_soc_altpll_0:altpll_0|mp3player_soc_altpll_0_altpll_vg92:sd1|wire_pll7_clk[0] port File: C:/Users/tofu42/Documents/MP3Player/mp3player_soc/synthesis/submodules/mp3player_soc_altpll_0.v Line: 150
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of -18 degrees (-1000 ps) for mp3player_soc:soc|mp3player_soc_altpll_0:altpll_0|mp3player_soc_altpll_0_altpll_vg92:sd1|wire_pll7_clk[1] port File: C:/Users/tofu42/Documents/MP3Player/mp3player_soc/synthesis/submodules/mp3player_soc_altpll_0.v Line: 150
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08DAF484I7G is compatible
    Info (176445): Device 10M08DAF484I7P is compatible
    Info (176445): Device 10M16DAF484C7G is compatible
    Info (176445): Device 10M16DAF484I7G is compatible
    Info (176445): Device 10M16DAF484I7P is compatible
    Info (176445): Device 10M25DAF484C7G is compatible
    Info (176445): Device 10M25DAF484I7G is compatible
    Info (176445): Device 10M50DAF484I7G is compatible
    Info (176445): Device 10M50DAF484I7P is compatible
    Info (176445): Device 10M40DAF484C7G is compatible
    Info (176445): Device 10M40DAF484I7G is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location H9
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location G9
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location F8
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'c:/users/tofu42/documents/mp3player/db/ip/mp3player_soc/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'c:/users/tofu42/documents/mp3player/db/ip/mp3player_soc/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'c:/users/tofu42/documents/mp3player/db/ip/mp3player_soc/submodules/mp3player_soc_nios2_gen2_0_cpu.sdc'
Warning (332060): Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register mp3player_soc:soc|mp3player_soc_sdram:sdram|m_addr[0] is being clocked by MAX10_CLK1_50
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: altera_internal_jtag  from: tck  to: tckutap
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: soc|altpll_0|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: soc|altpll_0|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) File: C:/Users/tofu42/Documents/MP3Player/mp3player.sv Line: 15
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16
Info (176353): Automatically promoted node mp3player_soc:soc|mp3player_soc_altpll_0:altpll_0|mp3player_soc_altpll_0_altpll_vg92:sd1|wire_pll7_clk[0] (placed in counter C0 of PLL_1) File: C:/Users/tofu42/Documents/MP3Player/mp3player_soc/synthesis/submodules/mp3player_soc_altpll_0.v Line: 192
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node mp3player_soc:soc|mp3player_soc_altpll_0:altpll_0|mp3player_soc_altpll_0_altpll_vg92:sd1|wire_pll7_clk[1] (placed in counter C1 of PLL_1) File: C:/Users/tofu42/Documents/MP3Player/mp3player_soc/synthesis/submodules/mp3player_soc_altpll_0.v Line: 192
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node mp3player_soc:soc|altera_reset_controller:rst_controller|r_sync_rst  File: C:/Users/tofu42/Documents/MP3Player/mp3player_soc/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node mp3player_soc:soc|altera_reset_controller:rst_controller|WideOr0~0 File: C:/Users/tofu42/Documents/MP3Player/mp3player_soc/synthesis/submodules/altera_reset_controller.v Line: 290
        Info (176357): Destination node mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|W_rf_wren File: C:/Users/tofu42/Documents/MP3Player/mp3player_soc/synthesis/submodules/mp3player_soc_nios2_gen2_0_cpu.v Line: 3451
        Info (176357): Destination node mp3player_soc:soc|mp3player_soc_nios2_gen2_0:nios2_gen2_0|mp3player_soc_nios2_gen2_0_cpu:cpu|mp3player_soc_nios2_gen2_0_cpu_nios2_oci:the_mp3player_soc_nios2_gen2_0_cpu_nios2_oci|mp3player_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_mp3player_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Info (176353): Automatically promoted node mp3player_soc:soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: C:/Users/tofu42/Documents/MP3Player/mp3player_soc/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node mp3player_soc:soc|mp3player_soc_sdram:sdram|active_rnw~4 File: C:/Users/tofu42/Documents/MP3Player/mp3player_soc/synthesis/submodules/mp3player_soc_sdram.v Line: 215
        Info (176357): Destination node mp3player_soc:soc|mp3player_soc_sdram:sdram|active_cs_n~0 File: C:/Users/tofu42/Documents/MP3Player/mp3player_soc/synthesis/submodules/mp3player_soc_sdram.v Line: 212
        Info (176357): Destination node mp3player_soc:soc|mp3player_soc_sdram:sdram|active_cs_n~1 File: C:/Users/tofu42/Documents/MP3Player/mp3player_soc/synthesis/submodules/mp3player_soc_sdram.v Line: 212
        Info (176357): Destination node mp3player_soc:soc|mp3player_soc_sdram:sdram|i_refs[0] File: C:/Users/tofu42/Documents/MP3Player/mp3player_soc/synthesis/submodules/mp3player_soc_sdram.v Line: 356
        Info (176357): Destination node mp3player_soc:soc|mp3player_soc_sdram:sdram|i_refs[2] File: C:/Users/tofu42/Documents/MP3Player/mp3player_soc/synthesis/submodules/mp3player_soc_sdram.v Line: 356
        Info (176357): Destination node mp3player_soc:soc|mp3player_soc_sdram:sdram|i_refs[1] File: C:/Users/tofu42/Documents/MP3Player/mp3player_soc/synthesis/submodules/mp3player_soc_sdram.v Line: 356
Info (176353): Automatically promoted node mp3player_soc:soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: C:/Users/tofu42/Documents/MP3Player/mp3player_soc/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node mp3player_soc:soc|altera_reset_controller:rst_controller_002|merged_reset~0  File: C:/Users/tofu42/Documents/MP3Player/mp3player_soc/synthesis/submodules/altera_reset_controller.v Line: 134
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node mp3player_soc:soc|mp3player_soc_altpll_0:altpll_0|prev_reset  File: C:/Users/tofu42/Documents/MP3Player/mp3player_soc/synthesis/submodules/mp3player_soc_altpll_0.v Line: 274
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node mp3player_soc:soc|mp3player_soc_altpll_0:altpll_0|readdata[0]~1 File: C:/Users/tofu42/Documents/MP3Player/mp3player_soc/synthesis/submodules/mp3player_soc_altpll_0.v Line: 258
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 53 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 34 register duplicates
Warning (15064): PLL "mp3player_soc:soc|mp3player_soc_altpll_0:altpll_0|mp3player_soc_altpll_0_altpll_vg92:sd1|pll7" output port clk[1] feeds output pin "DRAM_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: C:/Users/tofu42/Documents/MP3Player/mp3player_soc/synthesis/submodules/mp3player_soc_altpll_0.v Line: 150
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CLK_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_INT[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_INT[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_SDI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_SDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MAX10_CLK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:05
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:04
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (11888): Total time spent on timing analysis during the Fitter is 0.56 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:07
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 14 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin ARDUINO_IO[0] has a permanently disabled output enable File: C:/Users/tofu42/Documents/MP3Player/mp3player.sv Line: 32
    Info (169065): Pin ARDUINO_IO[1] has a permanently disabled output enable File: C:/Users/tofu42/Documents/MP3Player/mp3player.sv Line: 32
    Info (169065): Pin ARDUINO_IO[2] has a permanently disabled output enable File: C:/Users/tofu42/Documents/MP3Player/mp3player.sv Line: 32
    Info (169065): Pin ARDUINO_IO[4] has a permanently disabled output enable File: C:/Users/tofu42/Documents/MP3Player/mp3player.sv Line: 32
    Info (169065): Pin ARDUINO_IO[5] has a permanently disabled output enable File: C:/Users/tofu42/Documents/MP3Player/mp3player.sv Line: 32
    Info (169065): Pin ARDUINO_IO[6] has a permanently disabled output enable File: C:/Users/tofu42/Documents/MP3Player/mp3player.sv Line: 32
    Info (169065): Pin ARDUINO_IO[7] has a permanently disabled output enable File: C:/Users/tofu42/Documents/MP3Player/mp3player.sv Line: 32
    Info (169065): Pin ARDUINO_IO[8] has a permanently disabled output enable File: C:/Users/tofu42/Documents/MP3Player/mp3player.sv Line: 32
    Info (169065): Pin ARDUINO_IO[9] has a permanently disabled output enable File: C:/Users/tofu42/Documents/MP3Player/mp3player.sv Line: 32
    Info (169065): Pin ARDUINO_IO[10] has a permanently disabled output enable File: C:/Users/tofu42/Documents/MP3Player/mp3player.sv Line: 32
    Info (169065): Pin ARDUINO_IO[11] has a permanently disabled output enable File: C:/Users/tofu42/Documents/MP3Player/mp3player.sv Line: 32
    Info (169065): Pin ARDUINO_IO[12] has a permanently disabled output enable File: C:/Users/tofu42/Documents/MP3Player/mp3player.sv Line: 32
    Info (169065): Pin ARDUINO_IO[13] has a permanently disabled output enable File: C:/Users/tofu42/Documents/MP3Player/mp3player.sv Line: 32
    Info (169065): Pin ARDUINO_IO[3] has a permanently enabled output enable File: C:/Users/tofu42/Documents/MP3Player/mp3player.sv Line: 32
Info (144001): Generated suppressed messages file C:/Users/tofu42/Documents/MP3Player/output_files/mp3player.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 127 warnings
    Info: Peak virtual memory: 5426 megabytes
    Info: Processing ended: Fri Nov 18 12:55:17 2022
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:40


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/tofu42/Documents/MP3Player/output_files/mp3player.fit.smsg.


