--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml TopLevel.twx TopLevel.ncd -o TopLevel.twr TopLevel.pcf
-ucf Nexys4_Master.ucf

Design file:              TopLevel.ncd
Physical constraint file: TopLevel.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15700 paths analyzed, 4397 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.828ns.
--------------------------------------------------------------------------------

Paths for end point c_divider/divided_clk (SLICE_X51Y90.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c_divider/internal_clock_20 (FF)
  Destination:          c_divider/divided_clk (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.798ns (Levels of Logic = 0)
  Clock Path Skew:      -0.022ns (0.097 - 0.119)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: c_divider/internal_clock_20 to c_divider/divided_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y90.AQ      Tcko                  0.393   c_divider/internal_clock<20>
                                                       c_divider/internal_clock_20
    SLICE_X51Y90.AX      net (fanout=2)        0.371   c_divider/internal_clock<20>
    SLICE_X51Y90.CLK     Tdick                 0.034   c_divider/divided_clk
                                                       c_divider/divided_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.798ns (0.427ns logic, 0.371ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Paths for end point decoder/c_divider/divided_clk (SLICE_X87Y59.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               decoder/c_divider/internal_clock_20 (FF)
  Destination:          decoder/c_divider/divided_clk (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.749ns (Levels of Logic = 0)
  Clock Path Skew:      -0.023ns (0.097 - 0.120)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: decoder/c_divider/internal_clock_20 to decoder/c_divider/divided_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y59.AQ      Tcko                  0.341   decoder/c_divider/internal_clock<20>
                                                       decoder/c_divider/internal_clock_20
    SLICE_X87Y59.AX      net (fanout=2)        0.374   decoder/c_divider/internal_clock<20>
    SLICE_X87Y59.CLK     Tdick                 0.034   decoder/c_divider/divided_clk
                                                       decoder/c_divider/divided_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.749ns (0.375ns logic, 0.374ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Paths for end point ram/_o2727 (SLICE_X40Y57.C2), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator/rand_temp_0 (FF)
  Destination:          ram/_o2727 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.756ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.573 - 0.610)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator/rand_temp_0 to ram/_o2727
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y58.AQ      Tcko                  0.341   generator/rand_temp<0>
                                                       generator/rand_temp_0
    SLICE_X67Y63.D1      net (fanout=10)       1.316   generator/rand_temp<0>
    SLICE_X67Y63.D       Tilo                  0.097   ram/_o3399
                                                       ram/_n0012[10]<3>1
    SLICE_X40Y57.C2      net (fanout=64)       1.937   ram/_n0012[10]
    SLICE_X40Y57.CLK     Tas                   0.065   ram/_o2729
                                                       ram/_o2727_rstpot
                                                       ram/_o2727
    -------------------------------------------------  ---------------------------
    Total                                      3.756ns (0.503ns logic, 3.253ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator/rand_temp_1 (FF)
  Destination:          ram/_o2727 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.938ns (Levels of Logic = 2)
  Clock Path Skew:      -0.091ns (1.039 - 1.130)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator/rand_temp_1 to ram/_o2727
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y62.AQ      Tcko                  0.341   generator/rand_temp<4>
                                                       generator/rand_temp_1
    SLICE_X67Y63.D3      net (fanout=9)        0.498   generator/rand_temp<1>
    SLICE_X67Y63.D       Tilo                  0.097   ram/_o3399
                                                       ram/_n0012[10]<3>1
    SLICE_X40Y57.C2      net (fanout=64)       1.937   ram/_n0012[10]
    SLICE_X40Y57.CLK     Tas                   0.065   ram/_o2729
                                                       ram/_o2727_rstpot
                                                       ram/_o2727
    -------------------------------------------------  ---------------------------
    Total                                      2.938ns (0.503ns logic, 2.435ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator/rand_temp_3 (FF)
  Destination:          ram/_o2727 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.893ns (Levels of Logic = 2)
  Clock Path Skew:      -0.091ns (1.039 - 1.130)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator/rand_temp_3 to ram/_o2727
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y62.CQ      Tcko                  0.341   generator/rand_temp<4>
                                                       generator/rand_temp_3
    SLICE_X67Y63.D4      net (fanout=9)        0.453   generator/rand_temp<3>
    SLICE_X67Y63.D       Tilo                  0.097   ram/_o3399
                                                       ram/_n0012[10]<3>1
    SLICE_X40Y57.C2      net (fanout=64)       1.937   ram/_n0012[10]
    SLICE_X40Y57.CLK     Tas                   0.065   ram/_o2729
                                                       ram/_o2727_rstpot
                                                       ram/_o2727
    -------------------------------------------------  ---------------------------
    Total                                      2.893ns (0.503ns logic, 2.390ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ram/_o2791 (SLICE_X53Y59.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.153ns (requirement - (clock path skew + uncertainty - data path))
  Source:               generator/over (FF)
  Destination:          ram/_o2791 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.263ns (0.776 - 0.513)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: generator/over to ram/_o2791
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y58.BQ      Tcko                  0.141   generator/over
                                                       generator/over
    SLICE_X53Y59.C6      net (fanout=1086)     0.322   generator/over
    SLICE_X53Y59.CLK     Tah         (-Th)     0.047   ram/_o2793
                                                       ram/_o2791_rstpot
                                                       ram/_o2791
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.094ns logic, 0.322ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point ram/_o2793 (SLICE_X53Y59.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.156ns (requirement - (clock path skew + uncertainty - data path))
  Source:               generator/over (FF)
  Destination:          ram/_o2793 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.263ns (0.776 - 0.513)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: generator/over to ram/_o2793
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y58.BQ      Tcko                  0.141   generator/over
                                                       generator/over
    SLICE_X53Y59.D6      net (fanout=1086)     0.325   generator/over
    SLICE_X53Y59.CLK     Tah         (-Th)     0.047   ram/_o2793
                                                       ram/_o2793_rstpot
                                                       ram/_o2793
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.094ns logic, 0.325ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point ram/_o2123 (SLICE_X57Y52.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.206ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ram/_o2123 (FF)
  Destination:          ram/_o2123 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.206ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ram/_o2123 to ram/_o2123
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y52.AQ      Tcko                  0.141   ram/_o2129
                                                       ram/_o2123
    SLICE_X57Y52.A6      net (fanout=2)        0.111   ram/_o2123
    SLICE_X57Y52.CLK     Tah         (-Th)     0.046   ram/_o2129
                                                       ram/_o2123_rstpot
                                                       ram/_o2123
    -------------------------------------------------  ---------------------------
    Total                                      0.206ns (0.095ns logic, 0.111ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.408ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: decoder/c_divider/internal_clock<3>/CLK
  Logical resource: decoder/c_divider/internal_clock_0/CK
  Location pin: SLICE_X86Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: decoder/c_divider/internal_clock<3>/CLK
  Logical resource: decoder/c_divider/internal_clock_0/CK
  Location pin: SLICE_X86Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.828|         |    0.855|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15700 paths, 0 nets, and 4948 connections

Design statistics:
   Minimum period:   3.828ns{1}   (Maximum frequency: 261.233MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 15 00:24:51 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 622 MB



