// 1110_01_000001_Rn_Rd_imm12  ---> LDR
// 1110_01_000000_Rn_Rd_imm12  ---> STR
// 1110_00_0_cmd_0_Rn_Rd_00000000_Rm  ---> ADD, SUB, AND, ORR, CMP
// 1110_00_1_cmd_0_0000_Rd_shamt5_sh_0_Rm  ---> LSL, LSR
1110_01_000001_0000_0000_000000000000 // LDR R0,[R0,#0]
1110_01_000001_0001_0001_000000000001 // LDR R1,[R1,#1]
1110_01_000001_0010_0010_000000000010 // LDR R2,[R2,#2]
1110_01_000001_0011_0011_000000000011 // LDR R3,[R3,#3]
1110_01_000000_0000_0011_000011111011 // STR R3,[R0,#251]
1110_01_000000_0000_0010_000011110111 // STR R2,[R0,#247]
1110_00_0_0100_0_0001_0001_00000000_0000 // ADD R1,R1,R0 
1110_00_0_0010_0_0001_0001_00000000_0000 // SUB R1,R1,R0 
1110_00_0_1010_0_0101_0000_00000000_0110 // CMP R5,R6 
1110_00_0_1010_0_0001_0000_00000000_0000 // CMP R1,R0 
1110_00_0_0010_0_0000_0001_00000000_0001 // SUB R1,R0,R1
1110_00_1_1101_0_0000_0000_00001_00_0_0000 // LSL R0,#1
1110_00_1_1101_0_0000_0010_00001_01_0_0010 // LSR R2,#1