{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1605669441538 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1605669441538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 18 10:17:21 2020 " "Processing started: Wed Nov 18 10:17:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1605669441538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1605669441538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1605669441539 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1605669442006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGFile " "Found entity 1: REGFile" {  } { { "REGFile.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab3/REGFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605669442100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605669442100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.v 1 1 " "Found 1 design units, including 1 entities, in source file reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "REG.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab3/REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605669442114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605669442114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output.v 1 1 " "Found 1 design units, including 1 entities, in source file output.v" { { "Info" "ISGN_ENTITY_NAME" "1 OUTPUT " "Found entity 1: OUTPUT" {  } { { "OUTPUT.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab3/OUTPUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605669442126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605669442126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nextstate.v 1 1 " "Found 1 design units, including 1 entities, in source file nextstate.v" { { "Info" "ISGN_ENTITY_NAME" "1 NEXTSTATE " "Found entity 1: NEXTSTATE" {  } { { "NEXTSTATE.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab3/NEXTSTATE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605669442140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605669442140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2to1 " "Found entity 1: MUX2to1" {  } { { "MUX2to1.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab3/MUX2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605669442152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605669442152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file leftshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 LeftShifter " "Found entity 1: LeftShifter" {  } { { "LeftShifter.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab3/LeftShifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605669442165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605669442165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datablock.v 1 1 " "Found 1 design units, including 1 entities, in source file datablock.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATABLOCK " "Found entity 1: DATABLOCK" {  } { { "DATABLOCK.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab3/DATABLOCK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605669442179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605669442179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrlblock_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrlblock_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 CTRLBLOCK_REG " "Found entity 1: CTRLBLOCK_REG" {  } { { "CTRLBLOCK_REG.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab3/CTRLBLOCK_REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605669442193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605669442193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlblock.v 1 1 " "Found 1 design units, including 1 entities, in source file controlblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROLBLOCK " "Found entity 1: CONTROLBLOCK" {  } { { "CONTROLBLOCK.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab3/CONTROLBLOCK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605669442205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605669442205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asic_lab3.v 1 1 " "Found 1 design units, including 1 entities, in source file asic_lab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 ASIC_Lab3 " "Found entity 1: ASIC_Lab3" {  } { { "ASIC_Lab3.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab3/ASIC_Lab3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605669442217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605669442217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab3/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605669442221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605669442221 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ASIC_Lab3 " "Elaborating entity \"ASIC_Lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1605669442267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATABLOCK DATABLOCK:DataBlock_Inst " "Elaborating entity \"DATABLOCK\" for hierarchy \"DATABLOCK:DataBlock_Inst\"" {  } { { "ASIC_Lab3.v" "DataBlock_Inst" { Text "C:/GitHub/Verilog-Assignments/Lab3/ASIC_Lab3.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605669442295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2to1 DATABLOCK:DataBlock_Inst\|MUX2to1:InputSelector_Inst " "Elaborating entity \"MUX2to1\" for hierarchy \"DATABLOCK:DataBlock_Inst\|MUX2to1:InputSelector_Inst\"" {  } { { "DATABLOCK.v" "InputSelector_Inst" { Text "C:/GitHub/Verilog-Assignments/Lab3/DATABLOCK.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605669442358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGFile DATABLOCK:DataBlock_Inst\|REGFile:RegisterFile_Inst " "Elaborating entity \"REGFile\" for hierarchy \"DATABLOCK:DataBlock_Inst\|REGFile:RegisterFile_Inst\"" {  } { { "DATABLOCK.v" "RegisterFile_Inst" { Text "C:/GitHub/Verilog-Assignments/Lab3/DATABLOCK.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605669442384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU DATABLOCK:DataBlock_Inst\|ALU:ALU_Inst " "Elaborating entity \"ALU\" for hierarchy \"DATABLOCK:DataBlock_Inst\|ALU:ALU_Inst\"" {  } { { "DATABLOCK.v" "ALU_Inst" { Text "C:/GitHub/Verilog-Assignments/Lab3/DATABLOCK.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605669442428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeftShifter DATABLOCK:DataBlock_Inst\|LeftShifter:LeftShifter_Inst " "Elaborating entity \"LeftShifter\" for hierarchy \"DATABLOCK:DataBlock_Inst\|LeftShifter:LeftShifter_Inst\"" {  } { { "DATABLOCK.v" "LeftShifter_Inst" { Text "C:/GitHub/Verilog-Assignments/Lab3/DATABLOCK.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605669442457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG DATABLOCK:DataBlock_Inst\|REG:Register_Inst " "Elaborating entity \"REG\" for hierarchy \"DATABLOCK:DataBlock_Inst\|REG:Register_Inst\"" {  } { { "DATABLOCK.v" "Register_Inst" { Text "C:/GitHub/Verilog-Assignments/Lab3/DATABLOCK.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605669442491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROLBLOCK CONTROLBLOCK:ControlBlock_Inst " "Elaborating entity \"CONTROLBLOCK\" for hierarchy \"CONTROLBLOCK:ControlBlock_Inst\"" {  } { { "ASIC_Lab3.v" "ControlBlock_Inst" { Text "C:/GitHub/Verilog-Assignments/Lab3/ASIC_Lab3.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605669442544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NEXTSTATE CONTROLBLOCK:ControlBlock_Inst\|NEXTSTATE:NextState_Inst " "Elaborating entity \"NEXTSTATE\" for hierarchy \"CONTROLBLOCK:ControlBlock_Inst\|NEXTSTATE:NextState_Inst\"" {  } { { "CONTROLBLOCK.v" "NextState_Inst" { Text "C:/GitHub/Verilog-Assignments/Lab3/CONTROLBLOCK.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605669442570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTRLBLOCK_REG CONTROLBLOCK:ControlBlock_Inst\|CTRLBLOCK_REG:Reg_Inst " "Elaborating entity \"CTRLBLOCK_REG\" for hierarchy \"CONTROLBLOCK:ControlBlock_Inst\|CTRLBLOCK_REG:Reg_Inst\"" {  } { { "CONTROLBLOCK.v" "Reg_Inst" { Text "C:/GitHub/Verilog-Assignments/Lab3/CONTROLBLOCK.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605669442610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OUTPUT CONTROLBLOCK:ControlBlock_Inst\|OUTPUT:Output_Inst " "Elaborating entity \"OUTPUT\" for hierarchy \"CONTROLBLOCK:ControlBlock_Inst\|OUTPUT:Output_Inst\"" {  } { { "CONTROLBLOCK.v" "Output_Inst" { Text "C:/GitHub/Verilog-Assignments/Lab3/CONTROLBLOCK.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605669442896 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1605669444881 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605669444881 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "561 " "Implemented 561 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1605669445024 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1605669445024 ""} { "Info" "ICUT_CUT_TM_LCELLS" "528 " "Implemented 528 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1605669445024 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1605669445024 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4601 " "Peak virtual memory: 4601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1605669445154 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 18 10:17:25 2020 " "Processing ended: Wed Nov 18 10:17:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1605669445154 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1605669445154 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1605669445154 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1605669445154 ""}
