# counter-fifo-timer-bus
This project is a counter which is built by Verilog.
