{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1567279200167 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567279200182 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 31 13:19:59 2019 " "Processing started: Sat Aug 31 13:19:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567279200182 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567279200182 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567279200182 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1567279201682 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1567279201682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluscalar.sv 1 1 " "Found 1 design units, including 1 entities, in source file aluscalar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "aluScalar.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluScalar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567279224509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567279224509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alumain.sv 1 1 " "Found 1 design units, including 1 entities, in source file alumain.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aluMain " "Found entity 1: aluMain" {  } { { "aluMain.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluMain.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567279224524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567279224524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluvectorial.sv 1 1 " "Found 1 design units, including 1 entities, in source file aluvectorial.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aluVectorial " "Found entity 1: aluVectorial" {  } { { "aluVectorial.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluVectorial.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567279224540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567279224540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluvectorial_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file aluvectorial_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aluVectorial_tb " "Found entity 1: aluVectorial_tb" {  } { { "aluVectorial_tb.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluVectorial_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567279224540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567279224540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alumain_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alumain_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aluMain_tb " "Found entity 1: aluMain_tb" {  } { { "aluMain_tb.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluMain_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567279224556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567279224556 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aluVectorial_tb " "Elaborating entity \"aluVectorial_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1567279224872 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset aluVectorial_tb.sv(3) " "Verilog HDL or VHDL warning at aluVectorial_tb.sv(3): object \"reset\" assigned a value but never read" {  } { { "aluVectorial_tb.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluVectorial_tb.sv" 3 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1567279224935 "|aluVectorial_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 aluVectorial_tb.sv(56) " "Verilog HDL assignment warning at aluVectorial_tb.sv(56): truncated value with size 32 to match size of target (18)" {  } { { "aluVectorial_tb.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluVectorial_tb.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567279224935 "|aluVectorial_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 aluVectorial_tb.sv(70) " "Verilog HDL assignment warning at aluVectorial_tb.sv(70): truncated value with size 32 to match size of target (18)" {  } { { "aluVectorial_tb.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluVectorial_tb.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567279224935 "|aluVectorial_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 aluVectorial_tb.sv(84) " "Verilog HDL assignment warning at aluVectorial_tb.sv(84): truncated value with size 32 to match size of target (18)" {  } { { "aluVectorial_tb.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluVectorial_tb.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567279224950 "|aluVectorial_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluVectorial aluVectorial:dut " "Elaborating entity \"aluVectorial\" for hierarchy \"aluVectorial:dut\"" {  } { { "aluVectorial_tb.sv" "dut" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluVectorial_tb.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567279225325 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "aluVectorial.sv(12) " "Verilog HDL Case Statement warning at aluVectorial.sv(12): incomplete case statement has no default case item" {  } { { "aluVectorial.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluVectorial.sv" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1567279225325 "|aluVectorial_tb|aluVectorial:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\]\[18\] aluVectorial.sv(12) " "Inferred latch for \"result\[0\]\[18\]\" at aluVectorial.sv(12)" {  } { { "aluVectorial.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluVectorial.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567279225325 "|aluVectorial_tb|aluVectorial:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\]\[18\] aluVectorial.sv(12) " "Inferred latch for \"result\[1\]\[18\]\" at aluVectorial.sv(12)" {  } { { "aluVectorial.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluVectorial.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567279225341 "|aluVectorial_tb|aluVectorial:dut"}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1567279226828 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567279227046 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Aug 31 13:20:27 2019 " "Processing ended: Sat Aug 31 13:20:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567279227046 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567279227046 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567279227046 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1567279227046 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1567279227803 ""}
