FAIL:IMP-12-0-0-03:Confirm the DRC rule deck setting is correct. Make sure the switch settings match with Foundry CTA (/local/method/CTAF/<process>/production in chamber). Please add justification in Comment if you changed some switching setting in CTA.
IMP-12-0-0-03-ERROR01: DRC rule deck configuration not found or invalid:
  Severity: Fail Occurrence: 27
  - BOOST_VT_OP
  - CHECK_FLOATING_GATE_BY_TEXT
  - COD_RULE_CHECK_ONLY
  - CONNECT_ALL_RESISTOR
  - DBOC
  - DENSITY_RULE_CHECK_ONLY
  - DFM_ONLY
  - DISCONNECT_ALL_RESISTOR
  - DUMMY_PRE_CHECK
  - DUMMY_PRE_CHECK_TIGHTEN
  - ESD_LUP_RULE_CHECK_ONLY
  - F2F_LOGIC
  - FHDMIM
  - G0_MASK_HINT
  - G0_RULE_CHECK_ONLY
  - GUIDELINE_ESD_CDM7A
  - LUP_FILTER
  - NO_INDICATOR_OF_OFFGRID_DIRECTIONAL
  - SINGLE_VOLTAGE_BIN_1D32
  - SINGLE_VOLTAGE_BIN_1D65
  - SINGLE_VOLTAGE_BIN_WITHIN_CHIP
  - SKIP_CELL_BOUNDARY
  - SRAM_SANITY_DRC_ONLY
  - TSV_RULES
  - USE_IO_VOLTAGE_ON_CORE_TO_IO_NET
  - VOLTAGE_RULE_CHECK_ONLY
  - WITH_SEALRING
IMP-12-0-0-03-WARN01: Unused waivers:
  Severity: Warn Occurrence: 1
  - FULL_CHIP
IMP-12-0-0-03-INFO01: DRC rule deck setting mismatch waived with justification:
  Severity: Info Occurrence: 2
  - DEBUG_VOLTAGE_RULE
  - DEBUG_VOLTAGE_RULE_WITH_METAL_CONNECTION
IMP-12-0-0-03-INFO02: DRC rule deck configuration found and validated:
  Severity: Info Occurrence: 318
  - AIO_GDS
  - ALL_AREA_IO
  - BACK_END
  - CHECK_FB1ANFBR11_
  - CHECK_FB1ANODA111_
  - CHECK_FB1ANODA112_
  - CHECK_FB1ANODA11_
  - CHECK_FB1ANODEN31_
  - CHECK_FB1ANODEN32_
  - CHECK_FB1ANODEN33_
  - CHECK_FB1ANODEN3_
  - CHECK_FB1ANODR211_
  - CHECK_FB1ANODR21_
  - CHECK_FB1ANODR22_
  - CHECK_FB1ANODR232_
  - CHECK_FB1ANODR233_
  - CHECK_FB1ANODR234_
  - CHECK_FB1ANODR23_
  - CHECK_FB1ANODR241_
  - CHECK_FB1ANODR24_
  - CHECK_FB1ANODR25_
  - CHECK_FB1ANODS21_
  - CHECK_FB1ANODS22_
  - CHECK_FB1ANODS23_
  - CHECK_FB1ANODS24_
  - CHECK_FB1ANODS27_
  - CHECK_FB1ANPOEN4_
  - CHECK_FB1ANPOR404_
  - CHECK_FB1ANR3_
  - CHECK_FB1ANR4_
  - CHECK_FB1ANR5_
  - CHECK_FLOATING_GATE_BY_PRIMARY_TEXT
  - CHECK_HIGH_DENSITY
  - CHECK_LOW_DENSITY
  - CHECK_POR19
  - COD_MASK_HINT
  - COD_RULE_CHECK
  - Check_Dummy_Under_INDDMY
  - DEFINE_IOPAD_BY_IODMY
  - DEFINE_PAD_BY_TEXT
  - DFM
  - DVIAxR3_For_NonFlipChip
  - Device_performance
  - ESDLU_IP_TIGHTEN_DENSITY
  - ESD_LUP_RULE_CHECK
  - F2F_LOGIC_Tier1
  - FRONT_END
  - FULL_CHIP
  - First_priority
  - Flip_Chip
  - Flip_Chip_SUB_wi_presolder
  - Flip_Chip_Thin_Die
  - G0_RULE_CHECK
  - GUIDELINE_ANALOG
  - GUIDELINE_ESD
  - GUIDELINE_ESD_CDM9A
  - Guideline
  - IP_LEVEL_LUP_CHECK
  - IP_PIN_TEXT
  - IP_TIGHTEN_BOUNDARY
  - IP_TIGHTEN_DENSITY
  - LUP_MASK_HINT
  - LUP_SANITY_CHECK
  - MIM_CHIP
  - Manufacturing_concern
  - Multi_VOLTAGE_BIN_WITHIN_CHIP
  - PAD_TEXT
  - PT_CHECK
  - RET_NMDPC_EMULATION_ENABLE
  - Recommended
  - SHDMIM
  - SHDMIM_KOZ_AP_SPACE_5um
  - SINGLE_VOLTAGE_BIN_0D96
  - SNAPPING_TOLERANCE
  - SOIC_F2F
  - SRAM_SANITY_DRC
  - USER_DEFINED_DELTA_VOLTAGE
  - USE_SD_VOLTAGE_ON_CORE_TO_IO_NET
  - VDD_TEXT
  - VOLTAGE_ANNOTATE
  - VOLTAGE_RULE_CHECK
  - VSS_TEXT
  - WITH_APRDL
  - WITH_POLYIMIDE
  - _ANR93m_
  - _DM0S7_
  - _DM10S7_
  - _DM11S7_
  - _DM12S7_
  - _DM13S7_
  - _DM14S7_
  - _DM15S7_
  - _DM16S7_
  - _DM1S7_
  - _DM2S7_
  - _DM3S7_
  - _DM4S7_
  - _DM5S7_
  - _DM6S7_
  - _DM7S7_
  - _DM8S7_
  - _DM9S7_
  - _EFPVIA10R11_
  - _EFPVIA10R1_
  - _EFPVIA10R2011_
  - _EFPVIA10R201_
  - _EFPVIA10R2021_
  - _EFPVIA10R202_
  - _EFPVIA10R2031_
  - _EFPVIA10R203_
  - _EFPVIA10R2111_
  - _EFPVIA10R211_
  - _EFPVIA10R2121_
  - _EFPVIA10R212_
  - _EFPVIA10R2131_
  - _EFPVIA10R213_
  - _EFPVIA10R21_
  - _EFPVIA10R2_
  - _EFPVIA11R11_
  - _EFPVIA11R1_
  - _EFPVIA11R2011_
  - _EFPVIA11R201_
  - _EFPVIA11R2021_
  - _EFPVIA11R202_
  - _EFPVIA11R2031_
  - _EFPVIA11R203_
  - _EFPVIA11R2111_
  - _EFPVIA11R211_
  - _EFPVIA11R2121_
  - _EFPVIA11R212_
  - _EFPVIA11R2131_
  - _EFPVIA11R213_
  - _EFPVIA11R21_
  - _EFPVIA11R2_
  - _EFPVIA12R11_
  - _EFPVIA12R1_
  - _EFPVIA12R2011_
  - _EFPVIA12R201_
  - _EFPVIA12R2111_
  - _EFPVIA12R211_
  - _EFPVIA13R11_
  - _EFPVIA13R1_
  - _EFPVIA13R2011_
  - _EFPVIA13R201_
  - _EFPVIA13R2111_
  - _EFPVIA13R211_
  - _EFPVIA6R11_
  - _EFPVIA6R1_
  - _EFPVIA6R2011_
  - _EFPVIA6R201_
  - _EFPVIA6R2021_
  - _EFPVIA6R202_
  - _EFPVIA6R2031_
  - _EFPVIA6R203_
  - _EFPVIA6R2111_
  - _EFPVIA6R211_
  - _EFPVIA6R2121_
  - _EFPVIA6R212_
  - _EFPVIA6R2131_
  - _EFPVIA6R213_
  - _EFPVIA6R21_
  - _EFPVIA6R2_
  - _EFPVIA7R11_
  - _EFPVIA7R1_
  - _EFPVIA7R2011_
  - _EFPVIA7R201_
  - _EFPVIA7R2021_
  - _EFPVIA7R202_
  - _EFPVIA7R2031_
  - _EFPVIA7R203_
  - _EFPVIA7R2111_
  - _EFPVIA7R211_
  - _EFPVIA7R2121_
  - _EFPVIA7R212_
  - _EFPVIA7R2131_
  - _EFPVIA7R213_
  - _EFPVIA7R21_
  - _EFPVIA7R2_
  - _EFPVIA8R11_
  - _EFPVIA8R1_
  - _EFPVIA8R2011_
  - _EFPVIA8R201_
  - _EFPVIA8R2021_
  - _EFPVIA8R202_
  - _EFPVIA8R2031_
  - _EFPVIA8R203_
  - _EFPVIA8R2111_
  - _EFPVIA8R211_
  - _EFPVIA8R2121_
  - _EFPVIA8R212_
  - _EFPVIA8R2131_
  - _EFPVIA8R213_
  - _EFPVIA8R21_
  - _EFPVIA8R2_
  - _EFPVIA9R11_
  - _EFPVIA9R1_
  - _EFPVIA9R2011_
  - _EFPVIA9R201_
  - _EFPVIA9R2021_
  - _EFPVIA9R202_
  - _EFPVIA9R2031_
  - _EFPVIA9R203_
  - _EFPVIA9R2111_
  - _EFPVIA9R211_
  - _EFPVIA9R2121_
  - _EFPVIA9R212_
  - _EFPVIA9R2131_
  - _EFPVIA9R213_
  - _EFPVIA9R21_
  - _EFPVIA9R2_
  - _FB1ANFBR11_
  - _FB1ANODA111_
  - _FB1ANODA112_
  - _FB1ANODA11_
  - _FB1ANODEN31_
  - _FB1ANODEN32_
  - _FB1ANODEN33_
  - _FB1ANODEN3_
  - _FB1ANODR211_
  - _FB1ANODR21_
  - _FB1ANODR22_
  - _FB1ANODR232_
  - _FB1ANODR233_
  - _FB1ANODR234_
  - _FB1ANODR23_
  - _FB1ANODR241_
  - _FB1ANODR24_
  - _FB1ANODR25_
  - _FB1ANODS21_
  - _FB1ANODS22_
  - _FB1ANODS23_
  - _FB1ANODS24_
  - _FB1ANODS27_
  - _FB1ANPOEN4_
  - _FB1ANPOR404_
  - _FB1ANR3_
  - _FB1ANR4_
  - _FB1ANR5_
  - _M10A1_
  - _M10DN51_
  - _M10DN61_
  - _M10DN8_
  - _M10DN9_
  - _M10S15_
  - _M11A1_
  - _M11DN51_
  - _M11DN61_
  - _M11DN8_
  - _M11DN9_
  - _M11S15_
  - _M12A1_
  - _M12DN51_
  - _M12DN61_
  - _M12DN8_
  - _M12DN9_
  - _M12S15_
  - _M13A1_
  - _M13DN5_
  - _M13DN6_
  - _M13EN1_M13EN2_
  - _M13S1_
  - _M14A1_
  - _M14DN5_
  - _M14DN6_
  - _M14EN1_M14EN2_
  - _M14S1_
  - _M15DN5_
  - _M16DN5_
  - _M5A1_
  - _M5DN51_
  - _M5DN61_
  - _M5DN8_
  - _M5DN9_
  - _M5S15_
  - _M6A1_
  - _M6DN51_
  - _M6DN61_
  - _M6DN8_
  - _M6DN9_
  - _M6S15_
  - _M7A1_
  - _M7DN51_
  - _M7DN61_
  - _M7DN8_
  - _M7DN9_
  - _M7S15_
  - _M8A1_
  - _M8DN51_
  - _M8DN61_
  - _M8DN8_
  - _M8DN9_
  - _M8S15_
  - _M9A1_
  - _M9DN51_
  - _M9DN61_
  - _M9DN8_
  - _M9DN9_
  - _M9S15_
  - _MyR4_
  - _MyaR4_
  - _MybR4_
  - _MyyDN7_M11_M12_M13_
  - _MyyDN7_M12_M13_M14_
  - _MyyDN8_
  - _POS25_
  - _VIA10R17_
  - _VIA11R17_
  - _VIA12EN1_VIA12EN2_
  - _VIA12R17_
  - _VIA13EN1_VIA13EN2_
  - _VIA13R17_
  - _VIA5R17_
  - _VIA6R17_
  - _VIA7R17_
  - _VIA8R17_
  - _VIA9R17_
  - _VIAyR9__VIAyaR9__VIAybR9__VIAyyR8_
  - prBoundary_GRID

