
---------- Begin Simulation Statistics ----------
final_tick                               16848449638380                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 134513                       # Simulator instruction rate (inst/s)
host_mem_usage                               17213600                       # Number of bytes of host memory used
host_op_rate                                   230434                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4726.87                       # Real time elapsed on the host
host_tick_rate                                7044569                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   635825396                       # Number of instructions simulated
sim_ops                                    1089229457                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033299                       # Number of seconds simulated
sim_ticks                                 33298769898                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         13                       # Number of instructions committed
system.cpu0.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          603                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1454792                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         2247                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      2910551                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         2247                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   6                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    13                       # Number of float alu accesses
system.cpu0.num_fp_insts                           13                       # number of float instructions
system.cpu0.num_fp_register_reads                  25                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   13                       # Number of integer alu accesses
system.cpu0.num_int_insts                          13                       # number of integer instructions
system.cpu0.num_int_register_reads                 23                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 9                       # number of times the integer registers were written
system.cpu0.num_load_insts                          3                       # Number of load instructions
system.cpu0.num_mem_refs                            3                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        9     40.91%     40.91% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      1      4.55%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      1      4.55%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  4     18.18%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 4     18.18%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  3     13.64%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        22                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         14                       # Number of instructions committed
system.cpu1.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests        30450                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1743675                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      3488339                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    15                       # Number of float alu accesses
system.cpu1.num_fp_insts                           15                       # number of float instructions
system.cpu1.num_fp_register_reads                  20                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 14                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   15                       # Number of integer alu accesses
system.cpu1.num_int_insts                          15                       # number of integer instructions
system.cpu1.num_int_register_reads                 35                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 6                       # number of times the integer registers were written
system.cpu1.num_load_insts                          8                       # Number of load instructions
system.cpu1.num_mem_refs                            8                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        7     31.82%     31.82% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  3     13.64%     45.45% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     45.45% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     45.45% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  1      4.55%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 3     13.64%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  8     36.36%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        22                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    2                       # Number of system calls
system.cpu2.Branches                                2                       # Number of branches fetched
system.cpu2.committedInsts                         19                       # Number of instructions committed
system.cpu2.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests           94                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      2408344                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          321                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      4801544                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          321                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu2.num_int_insts                          25                       # number of integer instructions
system.cpu2.num_int_register_reads                 59                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                20                       # number of times the integer registers were written
system.cpu2.num_load_insts                          7                       # Number of load instructions
system.cpu2.num_mem_refs                           10                       # number of memory refs
system.cpu2.num_store_insts                         3                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       15     60.00%     60.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       7     28.00%     88.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      3     12.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         19                       # Number of instructions committed
system.cpu3.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1958108                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          294                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      3911892                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          294                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    14                       # Number of float alu accesses
system.cpu3.num_fp_insts                           14                       # number of float instructions
system.cpu3.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 14                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   11                       # Number of integer alu accesses
system.cpu3.num_int_insts                          11                       # number of integer instructions
system.cpu3.num_int_register_reads                 18                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 9                       # number of times the integer registers were written
system.cpu3.num_load_insts                          1                       # Number of load instructions
system.cpu3.num_mem_refs                            1                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       13     54.17%     54.17% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  3     12.50%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 7     29.17%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  1      4.17%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        24                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1368119                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        2751695                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       558656                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1196804                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads         50617497                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        45692892                       # number of cc regfile writes
system.switch_cpus0.committedInsts          126931902                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            230010733                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.787795                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.787795                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        170322054                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       105853260                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 383764                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       108955                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        12893653                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.342531                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            46962909                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          10831886                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles        2043557                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     35069110                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          100                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts         6634                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     11010565                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    234725790                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     36131023                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       188155                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    234244350                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents          5277                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     12231555                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        110314                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     12298596                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         2737                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect        70816                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect        38139                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        280000364                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            232865005                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.600591                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        168165590                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.328737                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             232966984                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       215157959                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      102752145                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.269366                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.269366                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass       114035      0.05%      0.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113568483     48.44%     48.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        25925      0.01%     48.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     48.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     18104201      7.72%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      7356425      3.14%     59.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     59.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     59.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc      6217754      2.65%     62.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     62.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     62.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     62.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     62.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     62.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     18230525      7.78%     69.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp        50785      0.02%     69.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      4749433      2.03%     71.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv      1226483      0.52%     72.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     17748027      7.57%     79.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt         4234      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      9458271      4.03%     83.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7351208      3.14%     87.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     26726268     11.40%     98.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      3500448      1.49%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     234432505                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      116665710                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    232886305                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    114860461                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    118149498                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            2070602                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008832                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1163090     56.17%     56.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     56.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     56.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd        20685      1.00%     57.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     57.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     57.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu        225911     10.91%     68.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc        21675      1.05%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd        20653      1.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt        25519      1.23%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv         1611      0.08%     71.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult        22437      1.08%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        317837     15.35%     87.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       148496      7.17%     95.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead        73092      3.53%     98.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite        29596      1.43%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     119723362                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    337679649                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    118004544                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    121294083                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         234722163                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        234432505                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded         3627                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined      4715057                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued        17831                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         3204                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined      5250910                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     99612511                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.353444                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.529019                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     41530144     41.69%     41.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      6520355      6.55%     48.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      9379442      9.42%     57.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      9715551      9.75%     67.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      9459760      9.50%     76.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      8074501      8.11%     85.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      6725392      6.75%     91.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      4216212      4.23%     95.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      3991154      4.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     99612511                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.344412                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      2787573                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       521915                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     35069110                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     11010565                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads       89478164                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                99996275                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                  11266                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        204810541                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       100703543                       # number of cc regfile writes
system.switch_cpus1.committedInsts          250000004                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            450562967                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.399985                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.399985                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        147777469                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes        84845984                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  94858                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      1114741                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        46357103                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            4.809870                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           140946880                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          42745553                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles        6396541                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    102949026                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            6                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          386                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     45388938                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    503502135                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     98201327                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      3007466                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    480969069                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents          9576                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       196242                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        996863                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       210397                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        18565                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       728188                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       386553                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        629429560                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            479124581                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.567201                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        357013223                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              4.791424                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             480378644                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       665357798                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      299668552                       # number of integer regfile writes
system.switch_cpus1.ipc                      2.500093                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                2.500093                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      2597815      0.54%      0.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    289950413     59.91%     60.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       973368      0.20%     60.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     60.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd      1295051      0.27%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      3134836      0.65%     61.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     61.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     61.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc       204020      0.04%     61.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     61.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     61.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     61.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     61.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     17532687      3.62%     65.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp        60184      0.01%     65.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      7672092      1.59%     66.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv       602006      0.12%     66.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     17421689      3.60%     70.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt        41994      0.01%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     61411719     12.69%     83.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     36567348      7.56%     90.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     38014632      7.85%     98.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      6496688      1.34%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     483976542                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      104042934                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    202973202                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses     97467895                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    109758486                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           13687943                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.028282                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        3921298     28.65%     28.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     28.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     28.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd        11977      0.09%     28.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     28.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     28.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     28.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     28.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     28.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     28.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu        242713      1.77%     30.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            9      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd       509417      3.72%     34.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt        51831      0.38%     34.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     34.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     34.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult       351526      2.57%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       3362966     24.57%     61.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      1101090      8.04%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      3606996     26.35%     96.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       528120      3.86%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     391023736                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    879285680                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    381656686                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    446701022                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         503502125                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        483976542                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded           10                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined     52939052                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       716445                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined     75347132                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     99901417                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     4.844541                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.694968                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     14007027     14.02%     14.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2725097      2.73%     16.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      5123361      5.13%     21.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6734191      6.74%     28.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9486066      9.50%     38.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     12305529     12.32%     50.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     15073284     15.09%     65.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     14684359     14.70%     80.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     19762503     19.78%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     99901417                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  4.839946                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      5417049                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2530931                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    102949026                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     45388938                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      236690634                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             9                       # number of misc regfile writes
system.switch_cpus1.numCycles                99996275                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    384                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        107116380                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        44069940                       # number of cc regfile writes
system.switch_cpus2.committedInsts           70377958                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121289534                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.420846                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.420846                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus2.idleCycles                   7886                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      1690150                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        28215663                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            1.947144                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            48315230                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          10020429                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       37051051                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     44551961                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        58763                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     11661935                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    223581842                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     38294801                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      5054628                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    194707134                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        211110                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents      3500967                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       1638293                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles      3896922                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         8648                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       933270                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       756880                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        203694147                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            192195928                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.655339                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        133488799                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              1.922031                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             193511935                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       278540102                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      156421370                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.703806                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.703806                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass        84367      0.04%      0.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    148497560     74.34%     74.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       205762      0.10%     74.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv       523073      0.26%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     40004864     20.03%     94.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     10446136      5.23%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     199761762                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            3876983                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.019408                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        3362425     86.73%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        480090     12.38%     99.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        34468      0.89%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     203554378                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    504133092                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    192195928                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    325882398                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         223581842                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        199761762                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    102292201                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       744196                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined    112235198                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     99988389                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.997850                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.775102                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     57268623     57.28%     57.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      6464784      6.47%     63.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      4346090      4.35%     68.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      3023581      3.02%     71.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      4482688      4.48%     75.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      5835909      5.84%     81.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      6910599      6.91%     88.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      6288756      6.29%     94.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      5367359      5.37%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     99988389                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  1.997692                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      4494617                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1432573                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     44551961                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     11661935                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      104771316                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                99996275                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                     50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        110903218                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        53908295                       # number of cc regfile writes
system.switch_cpus3.committedInsts          188515467                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            287366130                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.530441                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.530441                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        309753514                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       147989246                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  17324                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       209253                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        19454253                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            3.022948                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            61070902                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          12957756                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       26737846                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     48908666                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         1002                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     13397049                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    310492824                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     48113146                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       339362                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    302283506                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        328438                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents        18721                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        208780                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       464200                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents          460                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       117657                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect        91596                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        424727682                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            302163644                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.556176                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        236223388                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              3.021749                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             302233523                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       249879964                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      114631958                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.885225                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.885225                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass         1173      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    148062672     48.93%     48.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1555703      0.51%     49.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     49.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd      3036461      1.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      4321702      1.43%     51.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     51.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     51.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc      1674065      0.55%     52.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     52.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     52.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     52.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     52.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     52.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     32186048     10.64%     63.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      9383189      3.10%     66.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv      1815964      0.60%     66.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     37944181     12.54%     79.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt      1480529      0.49%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      8601500      2.84%     82.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      4078060      1.35%     83.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     39590262     13.08%     97.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      8891365      2.94%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     302622874                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      168510341                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    335366944                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    166578060                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    183618530                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            2379856                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007864                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          39794      1.67%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu         52255      2.20%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       265299     11.15%     15.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     15.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     15.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     15.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     15.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     15.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult       135643      5.70%     20.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     20.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     20.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     20.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     20.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     20.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     20.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     20.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     20.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     20.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     20.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     20.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     20.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     20.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        374538     15.74%     36.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       285231     11.99%     48.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       624321     26.23%     74.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       602775     25.33%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     136491216                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    372308054                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    135585584                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    150001325                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         310492824                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        302622874                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     23126571                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued        70449                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined     24109979                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     99978951                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     3.026866                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.636810                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     30784769     30.79%     30.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      5705168      5.71%     36.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      8995528      9.00%     45.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9884346      9.89%     55.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     13043302     13.05%     68.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     10943589     10.95%     79.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      8654640      8.66%     88.03% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      5286253      5.29%     93.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      6681356      6.68%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     99978951                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  3.026341                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      3747896                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       344368                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     48908666                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     13397049                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      117715298                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                99996275                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                     76                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     42844223                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        42844224                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     42859467                       # number of overall hits
system.cpu0.dcache.overall_hits::total       42859468                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data       676544                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        676546                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data       679360                       # number of overall misses
system.cpu0.dcache.overall_misses::total       679362                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  16650509077                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  16650509077                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  16650509077                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  16650509077                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     43520767                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     43520770                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     43538827                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     43538830                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.666667                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.015545                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.015545                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.666667                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.015604                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.015604                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 24611.125185                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24611.052430                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 24509.110158                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24509.038005                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        43658                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        26207                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1544                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            131                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    28.275907                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   200.053435                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       658989                       # number of writebacks
system.cpu0.dcache.writebacks::total           658989                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data        18014                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        18014                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data        18014                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        18014                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data       658530                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       658530                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data       659556                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       659556                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  15412354471                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  15412354471                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  15482108314                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  15482108314                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.015131                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.015131                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.015149                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.015149                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 23404.179720                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23404.179720                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 23473.531154                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23473.531154                       # average overall mshr miss latency
system.cpu0.dcache.replacements                658989                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     32711052                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       32711053                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data       186143                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       186145                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data   6055383222                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6055383222                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     32897195                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     32897198                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.666667                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.005658                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.005658                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 32530.813525                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32530.464004                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data        18006                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        18006                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       168137                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       168137                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   4980905109                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4980905109                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.005111                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.005111                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 29624.086959                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29624.086959                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     10133171                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      10133171                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       490401                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       490401                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  10595125855                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  10595125855                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     10623572                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     10623572                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.046162                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.046162                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 21605.024980                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 21605.024980                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data            8                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       490393                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       490393                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  10431449362                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  10431449362                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.046161                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.046161                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 21271.611467                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21271.611467                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data        15244                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        15244                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data         2816                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         2816                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data        18060                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        18060                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.155925                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.155925                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data         1026                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1026                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data     69753843                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     69753843                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.056811                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.056811                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 67986.201754                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 67986.201754                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          503.720771                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           43519027                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           659501                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            65.987810                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     16815150869814                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.490142                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   503.230629                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000957                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.982872                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.983830                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          177                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          278                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        348970141                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       348970141                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           19                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     15583625                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15583644                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           19                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     15583625                       # number of overall hits
system.cpu0.icache.overall_hits::total       15583644                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst       802944                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        802946                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst       802944                       # number of overall misses
system.cpu0.icache.overall_misses::total       802946                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst   4101166395                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   4101166395                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst   4101166395                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   4101166395                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           21                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     16386569                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16386590                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           21                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     16386569                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16386590                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.095238                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.049000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.049000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.095238                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.049000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.049000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst  5107.661798                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  5107.649076                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst  5107.661798                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  5107.649076                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       795745                       # number of writebacks
system.cpu0.icache.writebacks::total           795745                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         6689                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         6689                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         6689                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         6689                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst       796255                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       796255                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst       796255                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       796255                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst   3783948930                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   3783948930                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst   3783948930                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   3783948930                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.048592                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.048592                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.048592                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.048592                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst  4752.182316                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total  4752.182316                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst  4752.182316                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total  4752.182316                       # average overall mshr miss latency
system.cpu0.icache.replacements                795745                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           19                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     15583625                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15583644                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst       802944                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       802946                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst   4101166395                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   4101166395                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     16386569                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16386590                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.095238                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.049000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.049000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst  5107.661798                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  5107.649076                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         6689                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         6689                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst       796255                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       796255                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst   3783948930                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   3783948930                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.048592                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.048592                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst  4752.182316                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  4752.182316                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          490.164822                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           16379901                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           796257                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            20.571123                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     16815150868815                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     1.419982                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   488.744840                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.002773                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.954580                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.957353                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          497                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        131888977                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       131888977                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         21                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp         965422                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       594001                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       986738                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq           58                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp           58                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        490337                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       490336                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq       965422                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port      2388259                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      1978108                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            4366367                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port    101888128                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     84383360                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           186271488                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       126005                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                8064320                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       1581822                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.001802                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.042408                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             1578972     99.82%     99.82% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                2850      0.18%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         1581822                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      1938064995                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           5.8                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy      795463725                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          2.4                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy      658891019                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          2.0                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst       793676                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       533709                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1327385                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst       793676                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       533709                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1327385                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst         2579                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       125791                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       128374                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst         2579                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       125791                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       128374                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst    219642471                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  12296158533                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  12515801004                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst    219642471                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  12296158533                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  12515801004                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst       796255                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data       659500                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1455759                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst       796255                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data       659500                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1455759                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.003239                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.190737                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.088184                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.003239                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.190737                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.088184                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 85165.750679                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 97750.701823                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 97494.827644                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 85165.750679                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 97750.701823                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 97494.827644                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       126005                       # number of writebacks
system.cpu0.l2cache.writebacks::total          126005                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst         2579                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       125791                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       128370                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst         2579                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       125791                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       128370                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst    218783664                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  12254270130                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  12473053794                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst    218783664                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  12254270130                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  12473053794                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.003239                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.190737                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.088181                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.003239                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.190737                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.088181                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 84832.750679                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 97417.701823                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 97164.865576                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 84832.750679                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 97417.701823                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 97164.865576                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               126005                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       505734                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       505734                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       505734                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       505734                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       948397                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       948397                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       948397                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       948397                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data           58                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total           58                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data           58                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total           58                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       407852                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       407852                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data        82485                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        82485                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data   7893468963                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   7893468963                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       490337                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       490337                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.168221                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.168221                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 95695.810911                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 95695.810911                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data        82485                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        82485                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   7866001458                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   7866001458                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.168221                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.168221                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 95362.810911                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 95362.810911                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst       793676                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       125857                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       919533                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst         2579                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data        43306                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total        45889                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    219642471                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data   4402689570                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total   4622332041                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst       796255                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data       169163                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total       965422                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.003239                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.256002                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.047533                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 85165.750679                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 101664.655475                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 100728.541502                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         2579                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        43306                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total        45885                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    218783664                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   4388268672                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   4607052336                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.003239                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.256002                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.047528                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 84832.750679                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 101331.655475                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 100404.322458                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        3540.405451                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           2909948                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          130101                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           22.366838                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    16815150868815                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks    70.315432                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.596191                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.793060                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   310.647030                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  3158.053737                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.017167                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000146                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000194                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.075842                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.771009                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.864357                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          882                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         3120                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        46689269                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       46689269                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 16815150878482                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  33298759898                       # Cumulative time (in ticks) in various power states
system.cpu0.thread31009.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread31009.numOps                      0                       # Number of Ops committed
system.cpu0.thread31009.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            3                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    116428556                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       116428559                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            3                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    116439911                       # number of overall hits
system.cpu1.dcache.overall_hits::total      116439914                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      3517794                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3517799                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      3542935                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3542940                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  17097586299                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  17097586299                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  17097586299                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  17097586299                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            8                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    119946350                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    119946358                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            8                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    119982846                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    119982854                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.625000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.029328                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.029328                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.625000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.029529                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.029529                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data  4860.314816                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  4860.307908                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data  4825.825565                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  4825.818755                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          279                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          279                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1743475                       # number of writebacks
system.cpu1.dcache.writebacks::total          1743475                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      1782933                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1782933                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      1782933                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1782933                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1734861                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1734861                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1743987                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1743987                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   8000358300                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8000358300                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data   8040557061                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8040557061                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.014464                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.014464                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.014535                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.014535                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data  4611.526975                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  4611.526975                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data  4610.445526                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  4610.445526                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1743475                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            3                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     76347938                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       76347941                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            5                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      3167194                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3167199                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  15357241053                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15357241053                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     79515132                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     79515140                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.625000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.039831                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.039831                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data  4848.847609                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  4848.839954                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      1776276                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1776276                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1390918                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1390918                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   6394146453                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6394146453                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.017492                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.017492                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data  4597.069312                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  4597.069312                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     40080618                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      40080618                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       350600                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       350600                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   1740345246                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1740345246                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     40431218                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     40431218                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.008672                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.008672                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data  4963.905436                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  4963.905436                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data         6657                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         6657                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       343943                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       343943                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   1606211847                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1606211847                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.008507                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.008507                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data  4669.994293                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  4669.994293                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data        11355                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        11355                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data        25141                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        25141                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data        36496                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        36496                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.688870                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.688870                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data         9126                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         9126                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data     40198761                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     40198761                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.250055                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.250055                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data  4404.860947                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total  4404.860947                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          505.311021                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          118183906                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1743987                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            67.766506                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     16815150868815                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     2.450580                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   502.860441                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.004786                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.982149                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.986936                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          152                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          336                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        961606819                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       961606819                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          8                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           19                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     45493711                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        45493730                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           19                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     45493711                       # number of overall hits
system.cpu1.icache.overall_hits::total       45493730                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          772                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           775                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          772                       # number of overall misses
system.cpu1.icache.overall_misses::total          775                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     64808793                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     64808793                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     64808793                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     64808793                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           22                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     45494483                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     45494505                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           22                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     45494483                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     45494505                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.136364                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000017                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.136364                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000017                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 83949.213731                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 83624.249032                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 83949.213731                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 83624.249032                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          189                       # number of writebacks
system.cpu1.icache.writebacks::total              189                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           92                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           92                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           92                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           92                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          680                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          680                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          680                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          680                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     57183759                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     57183759                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     57183759                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     57183759                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 84093.763235                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 84093.763235                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 84093.763235                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 84093.763235                       # average overall mshr miss latency
system.cpu1.icache.replacements                   189                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           19                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     45493711                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       45493730                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          772                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          775                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     64808793                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     64808793                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     45494483                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     45494505                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.136364                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 83949.213731                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 83624.249032                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           92                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           92                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          680                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          680                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     57183759                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     57183759                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 84093.763235                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 84093.763235                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          453.141198                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           45494413                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              683                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         66609.682284                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     16815150868815                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   450.141198                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.005859                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.879182                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.885041                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          158                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          329                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        363956723                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       363956723                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1400732                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       476105                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1267559                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq            5                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp            5                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        343938                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       343938                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1400732                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         1550                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      5231458                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            5233008                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        55488                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    223197504                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           223252992                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                            6                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                    384                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       1744675                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.017459                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.130976                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             1714214     98.25%     98.25% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1               30461      1.75%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         1744675                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      2322894447                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           7.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         682640                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1742240015                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst          124                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      1742018                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1742142                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst          124                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      1742018                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1742142                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          551                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data         1963                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total         2522                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          551                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data         1963                       # number of overall misses
system.cpu1.l2cache.overall_misses::total         2522                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     56231046                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data    197141328                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total    253372374                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     56231046                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data    197141328                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total    253372374                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          675                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1743981                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1744664                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          675                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1743981                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1744664                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.816296                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.001126                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.001446                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.816296                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.001126                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.001446                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 102052.715064                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 100428.592970                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 100464.858842                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 102052.715064                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 100428.592970                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 100464.858842                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.demand_mshr_hits::.switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.overall_mshr_hits::.switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          545                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data         1963                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total         2508                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          545                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data         1963                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total         2508                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     55623321                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data    196487649                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total    252110970                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     55623321                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data    196487649                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total    252110970                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.807407                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.001126                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.001438                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.807407                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.001126                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.001438                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 102061.139450                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 100095.592970                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 100522.715311                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 102061.139450                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 100095.592970                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 100522.715311                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                    0                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       476105                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       476105                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       476105                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       476105                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      1239054                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      1239054                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      1239054                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      1239054                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data            5                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total            5                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data            5                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total            5                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       343319                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       343319                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data          618                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total          618                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data     66401199                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total     66401199                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       343937                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       343937                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.001797                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.001797                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 107445.305825                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 107445.305825                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data          618                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total          618                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     66195405                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total     66195405                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.001797                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.001797                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 107112.305825                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 107112.305825                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst          124                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      1398699                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      1398823                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          551                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data         1345                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total         1904                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     56231046                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data    130740129                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total    186971175                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          675                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1400044                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1400727                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.816296                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.000961                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.001359                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 102052.715064                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 97204.556877                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 98199.146534                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_hits::.switch_cpus1.inst            6                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          545                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data         1345                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total         1890                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     55623321                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data    130292244                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total    185915565                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.807407                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.000961                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.001349                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 102061.139450                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 96871.556877                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 98368.023810                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        1508.706382                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           3459822                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs            2516                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs         1375.127981                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    16815150868815                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     4.999999                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   467.954081                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  1032.752302                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000732                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.001221                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.114247                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.252137                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.368337                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2516                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         1266                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4         1250                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.614258                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        55359764                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       55359764                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 16815150878482                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  33298759898                       # Cumulative time (in ticks) in various power states
system.cpu1.thread-19703.numInsts                   0                       # Number of Instructions committed
system.cpu1.thread-19703.numOps                     0                       # Number of Ops committed
system.cpu1.thread-19703.numMemRefs                 0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            5                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     35140395                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        35140400                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            5                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     35140398                       # number of overall hits
system.cpu2.dcache.overall_hits::total       35140403                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      3532832                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3532837                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      3532836                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3532841                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 115729835985                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 115729835985                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 115729835985                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 115729835985                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data           10                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     38673227                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     38673237                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data           10                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     38673234                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     38673244                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.500000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.091351                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.091351                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.500000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.091351                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.091351                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 32758.375146                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32758.328784                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 32758.338056                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32758.291694                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         3034                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               43                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    70.558140                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2392600                       # number of writebacks
system.cpu2.dcache.writebacks::total          2392600                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      1124034                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1124034                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      1124034                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1124034                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      2408798                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2408798                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      2408801                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2408801                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  57318771852                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  57318771852                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  57318932691                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  57318932691                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.062286                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.062286                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.062286                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.062286                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 23795.590935                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 23795.590935                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 23795.628070                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 23795.628070                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2392600                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            3                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     28715993                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       28715996                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            4                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      3230537                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3230541                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 111969229023                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 111969229023                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     31946530                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     31946537                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.571429                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.101123                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.101123                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 34659.633684                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 34659.590769                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      1123962                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1123962                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      2106575                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2106575                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  53659020600                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  53659020600                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.065941                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.065941                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 25472.162444                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 25472.162444                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            2                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data      6424402                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6424404                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       302295                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       302296                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   3760606962                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   3760606962                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data      6726697                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6726700                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.333333                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.044940                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.044940                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 12440.189093                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 12440.147941                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data           72                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           72                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       302223                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       302223                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   3659751252                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   3659751252                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.044929                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.044929                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 12109.439890                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 12109.439890                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data            3                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data            4                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data            7                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            7                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.571429                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.571429                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data            3                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data       160839                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total       160839                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.428571                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.428571                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data        53613                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total        53613                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.896440                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           37561322                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2393112                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.695597                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     16815150868815                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.009513                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.886927                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000019                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999779                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999798                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          500                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        311779064                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       311779064                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            1                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           22                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     30300256                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        30300278                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           22                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     30300256                       # number of overall hits
system.cpu2.icache.overall_hits::total       30300278                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          153                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           155                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          153                       # number of overall misses
system.cpu2.icache.overall_misses::total          155                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     12885435                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     12885435                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     12885435                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     12885435                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           24                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     30300409                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     30300433                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           24                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     30300409                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     30300433                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.083333                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000005                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.083333                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000005                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 84218.529412                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 83131.838710                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 84218.529412                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 83131.838710                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           72                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           72                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           72                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           72                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           81                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           81                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           81                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           81                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      7693965                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      7693965                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      7693965                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      7693965                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 94987.222222                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 94987.222222                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 94987.222222                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 94987.222222                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           22                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     30300256                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       30300278                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          153                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          155                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     12885435                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     12885435                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     30300409                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     30300433                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 84218.529412                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 83131.838710                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           72                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           72                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           81                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           81                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      7693965                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      7693965                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 94987.222222                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 94987.222222                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           82.013692                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           30300361                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               83                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         365064.590361                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     16815150868815                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    80.013692                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.156277                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.160183                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           83                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           83                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.162109                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        242403547                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       242403547                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        2106658                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      1515081                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      2007507                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq        15744                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp        15744                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        286537                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       286537                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      2106663                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          166                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      7210317                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            7210483                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         5312                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    306285568                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           306290880                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      1129988                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               72319232                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       3538932                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000117                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.010828                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             3538517     99.99%     99.99% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 415      0.01%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         3538932                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      3192383421                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           9.6                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy          80919                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     2395956645                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          7.2                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1259257                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1259257                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1259257                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1259257                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst           81                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      1133855                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      1133943                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst           81                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      1133855                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      1133943                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst      7639020                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  50653481148                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  50661120168                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst      7639020                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  50653481148                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  50661120168                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst           81                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      2393112                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      2393200                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst           81                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      2393112                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      2393200                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.473799                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.473819                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.473799                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.473819                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 94308.888889                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 44673.685037                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 44676.954810                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 94308.888889                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 44673.685037                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 44676.954810                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      1129988                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1129988                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst           81                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      1133855                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      1133936                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst           81                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      1133855                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      1133936                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst      7612047                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  50275909098                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  50283521145                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst      7612047                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  50275909098                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  50283521145                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.473799                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.473816                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.473799                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.473816                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 93975.888889                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 44340.686506                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 44344.232077                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 93975.888889                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 44340.686506                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 44344.232077                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              1129988                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      1267417                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      1267417                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      1267417                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      1267417                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      1125089                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      1125089                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      1125089                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      1125089                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data        15744                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total        15744                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data        15744                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total        15744                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       139947                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       139947                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data       146589                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       146590                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   2836974186                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   2836974186                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       286536                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       286537                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.511590                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.511592                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 19353.254241                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 19353.122218                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data       146589                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       146589                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   2788160049                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   2788160049                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.511590                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.511588                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 19020.254241                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 19020.254241                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1119310                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1119310                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst           81                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       987266                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       987353                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      7639020                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  47816506962                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  47824145982                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst           81                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      2106576                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      2106663                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.468659                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.468681                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 94308.888889                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 48433.256044                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 48436.725246                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           81                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       987266                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       987347                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      7612047                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  47487749049                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  47495361096                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.468659                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.468678                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 93975.888889                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 48100.257731                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 48104.021277                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4089.174738                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           4801445                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         1134084                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            4.233765                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    16815150868815                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     0.904581                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.004314                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.015638                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     0.259266                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4087.990939                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000221                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000001                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000004                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.000063                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.998045                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.998334                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         1861                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1725                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        77957284                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       77957284                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 16815150878482                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  33298759898                       # Cumulative time (in ticks) in various power states
system.cpu2.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu2.thread0.numOps                          0                       # Number of Ops committed
system.cpu2.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.switch_cpus3.data     55643426                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        55643426                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     55643426                       # number of overall hits
system.cpu3.dcache.overall_hits::total       55643426                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      2736643                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2736644                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      2736643                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2736644                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  24343146153                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  24343146153                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  24343146153                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  24343146153                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     58380069                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     58380070                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     58380069                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     58380070                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.046876                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.046876                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.046876                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.046876                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data  8895.258224                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  8895.254974                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data  8895.258224                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  8895.254974                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          248                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          248                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1953166                       # number of writebacks
system.cpu3.dcache.writebacks::total          1953166                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data       778023                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       778023                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data       778023                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       778023                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1958620                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1958620                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1958620                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1958620                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  18609953418                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  18609953418                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  18609953418                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  18609953418                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.033549                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.033549                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.033549                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.033549                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data  9501.564070                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  9501.564070                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data  9501.564070                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  9501.564070                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1953166                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     45012533                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       45012533                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            1                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      2731669                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2731670                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  24319290366                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  24319290366                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     47744202                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     47744203                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.057215                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.057215                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data  8902.722243                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  8902.718984                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data       778023                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       778023                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      1953646                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1953646                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  18587753973                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  18587753973                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.040919                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.040919                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data  9514.392051                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  9514.392051                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     10630893                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      10630893                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data         4974                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         4974                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data     23855787                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     23855787                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     10635867                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     10635867                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.000468                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000468                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  4796.097105                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  4796.097105                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data         4974                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         4974                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data     22199445                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     22199445                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.000468                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000468                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  4463.097105                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  4463.097105                       # average WriteReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.660733                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           57603825                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1953678                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            29.484810                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     16815150876141                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     1.000000                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   510.660733                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.001953                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.997384                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999337                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          457                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        468994238                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       468994238                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          1                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           22                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     23689525                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        23689547                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           22                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     23689525                       # number of overall hits
system.cpu3.icache.overall_hits::total       23689547                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          123                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           126                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          123                       # number of overall misses
system.cpu3.icache.overall_misses::total          126                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     11662659                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     11662659                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     11662659                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     11662659                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           25                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     23689648                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     23689673                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           25                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     23689648                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     23689673                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.120000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000005                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.120000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000005                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 94818.365854                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 92560.785714                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 94818.365854                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 92560.785714                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           21                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           21                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          102                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          102                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          102                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          102                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst      9892431                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      9892431                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst      9892431                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      9892431                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 96984.617647                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 96984.617647                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 96984.617647                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 96984.617647                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           22                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     23689525                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       23689547                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          123                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          126                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     11662659                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     11662659                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     23689648                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     23689673                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.120000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 94818.365854                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 92560.785714                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           21                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          102                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          102                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst      9892431                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      9892431                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 96984.617647                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 96984.617647                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          104.653750                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           23689652                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              105                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         225615.733333                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     16815150868815                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   101.653751                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.005859                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.198542                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.204402                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          105                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.205078                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        189517489                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       189517489                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        1953751                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       619801                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      1448202                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq         4942                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp         4942                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq            32                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp           32                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      1953752                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          210                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      5870407                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            5870617                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         6720                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    250038016                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           250044736                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                       114837                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                7349568                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       2073563                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000142                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.011907                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             2073269     99.99%     99.99% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 294      0.01%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         2073563                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      2603467260                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           7.8                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         101898                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1953369009                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          5.9                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      1835019                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        1835019                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      1835019                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       1835019                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          102                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data       118659                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total       118765                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          102                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data       118659                       # number of overall misses
system.cpu3.l2cache.overall_misses::total       118765                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst      9824499                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  10134761427                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  10144585926                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst      9824499                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  10134761427                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  10144585926                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          102                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1953678                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1953784                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          102                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1953678                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1953784                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.060736                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.060787                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.060736                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.060787                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 96318.617647                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 85410.811038                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 85417.302454                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 96318.617647                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 85410.811038                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 85417.302454                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks       114837                       # number of writebacks
system.cpu3.l2cache.writebacks::total          114837                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          102                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data       118659                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total       118761                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          102                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data       118659                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total       118761                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst      9790533                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  10095247980                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  10105038513                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst      9790533                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  10095247980                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  10105038513                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.060736                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.060785                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.060736                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.060785                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 95985.617647                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 85077.811038                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 85087.179402                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 95985.617647                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 85077.811038                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 85087.179402                       # average overall mshr miss latency
system.cpu3.l2cache.replacements               114837                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       611763                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       611763                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       611763                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       611763                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      1341403                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      1341403                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      1341403                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      1341403                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data         4942                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total         4942                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data         4942                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total         4942                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data           28                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total           28                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data            4                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total            4                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data       422244                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total       422244                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data           32                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total           32                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.125000                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.125000                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data       105561                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total       105561                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data            4                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total            4                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data       420912                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total       420912                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.125000                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data       105228                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total       105228                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      1834991                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      1834991                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          102                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       118655                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       118761                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst      9824499                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  10134339183                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  10144163682                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          102                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      1953646                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      1953752                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.060735                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.060786                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 96318.617647                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 85410.131752                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 85416.623993                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          102                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       118655                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       118757                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst      9790533                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  10094827068                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  10104617601                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.060735                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.060784                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 95985.617647                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 85077.131752                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 85086.501015                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        4059.440301                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           3911892                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs          118933                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           32.891561                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    16815150868815                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     6.118428                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.081769                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.024952                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst     2.354447                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  4050.860704                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.001494                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000020                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000006                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.000575                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.988980                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.991074                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          253                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1485                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         1702                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          625                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        62709205                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       62709205                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 16815150878482                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  33298759898                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             1153896                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        416405                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       1023999                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            486124                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             229697                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            229697                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        1153901                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       380506                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port         5032                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      3397548                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       352073                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 4135159                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     16136448                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       161024                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    144870720                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     14931712                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                176099904                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            558560                       # Total snoops (count)
system.l3bus.snoopTraffic                     4635904                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            1942233                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  1942233    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              1942233                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1371880956                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                4.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            85795212                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy             1672320                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           755233902                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               2.3                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            79369722                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.2                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst           54                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data         2696                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data       728220                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data        14383                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              745353                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst           54                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data         2696                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data       728220                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data        14383                       # number of overall hits
system.l3cache.overall_hits::total             745353                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst         2525                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       123095                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          545                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data         1963                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst           81                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       405635                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          102                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       104276                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            638245                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst         2525                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       123095                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          545                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data         1963                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst           81                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       405635                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          102                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       104276                       # number of overall misses
system.l3cache.overall_misses::total           638245                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst    207669455                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  11711339883                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     53438841                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data    188617527                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst      7288038                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  35512407033                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst      9382608                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   9416835404                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  57106978789                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst    207669455                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  11711339883                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     53438841                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data    188617527                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst      7288038                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  35512407033                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst      9382608                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   9416835404                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  57106978789                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst         2579                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       125791                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          545                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data         1963                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst           81                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      1133855                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          102                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data       118659                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1383598                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst         2579                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       125791                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          545                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data         1963                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst           81                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      1133855                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          102                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data       118659                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1383598                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.979062                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.978568                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.357749                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.878787                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.461294                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.979062                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.978568                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.357749                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.878787                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.461294                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 82245.328713                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 95140.662765                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 98052.919266                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 96086.361182                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 89975.777778                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 87547.689507                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 91986.352941                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 90306.833826                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 89475.011616                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 82245.328713                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 95140.662765                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 98052.919266                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 96086.361182                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 89975.777778                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 87547.689507                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 91986.352941                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 90306.833826                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 89475.011616                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks          72436                       # number of writebacks
system.l3cache.writebacks::total                72436                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst         2525                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       123095                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          545                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data         1963                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst           81                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       405635                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          102                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       104276                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       638222                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst         2525                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       123095                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          545                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data         1963                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst           81                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       405635                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          102                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       104276                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       638222                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst    190852955                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  10891527183                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     49809141                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data    175543947                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst      6748578                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  32810904573                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst      8703288                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   8722357244                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  52856446909                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst    190852955                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  10891527183                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     49809141                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data    175543947                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst      6748578                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  32810904573                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst      8703288                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   8722357244                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  52856446909                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.979062                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.978568                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.357749                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.878787                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.461277                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.979062                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.978568                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.357749                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.878787                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.461277                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 75585.328713                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 88480.662765                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 91392.919266                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 89426.361182                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 83315.777778                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 80887.755181                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 85326.352941                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 83646.833826                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 82818.277823                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 75585.328713                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 88480.662765                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 91392.919266                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 89426.361182                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 83315.777778                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 80887.755181                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 85326.352941                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 83646.833826                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 82818.277823                       # average overall mshr miss latency
system.l3cache.replacements                    558560                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       343969                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       343969                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       343969                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       343969                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      1023999                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      1023999                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      1023999                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      1023999                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data          335                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       144816                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           145151                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        82150                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data          618                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data         1773                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data            4                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          84546                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   7530653462                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data     63714888                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data    171821007                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data       404928                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   7766594285                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data        82485                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data          618                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data       146589                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data            4                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       229697                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.995939                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.012095                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.368076                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 91669.549142                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 103098.524272                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 96909.761421                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data       101232                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 91862.350496                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        82150                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data          618                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data         1773                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data            4                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        84545                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   6983534462                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     59599008                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data    160012827                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data       378288                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   7203524585                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.995939                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.012095                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.368072                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 85009.549142                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 96438.524272                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 90249.761421                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data        94572                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 85203.437045                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst           54                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data         2361                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data       583404                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data        14383                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       600202                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst         2525                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        40945                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          545                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data         1345                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst           81                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       403862                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          102                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       104272                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       553699                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    207669455                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data   4180686421                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     53438841                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data    124902639                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      7288038                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  35340586026                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst      9382608                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data   9416430476                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  49340384504                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst         2579                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data        43306                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          545                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data         1345                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst           81                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       987266                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          102                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       118655                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      1153901                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.979062                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.945481                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.409071                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.878783                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.479850                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 82245.328713                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 102104.931518                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 98052.919266                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 92864.415613                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 89975.777778                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 87506.588949                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 91986.352941                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 90306.414723                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 89110.481514                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         2525                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        40945                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          545                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data         1345                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           81                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       403862                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          102                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       104272                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       553677                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    190852955                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   3907992721                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     49809141                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data    115944939                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      6748578                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  32650891746                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst      8703288                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   8721978956                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  45652922324                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.979062                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.945481                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.409071                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.878783                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.479831                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 75585.328713                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 95444.931518                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 91392.919266                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 86204.415613                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 83315.777778                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 80846.654912                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 85326.352941                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 83646.414723                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 82454.070377                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            59534.230941                       # Cycle average of tags in use
system.l3cache.tags.total_refs                2113321                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1367968                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.544861                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         16815211153803                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 59534.230941                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.908420                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.908420                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        64055                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          616                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         2907                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        26371                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        34161                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.977402                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             45393024                       # Number of tag accesses
system.l3cache.tags.data_accesses            45393024                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     72435.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      2525.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    123081.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples      1963.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples        81.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    405629.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    104224.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006243469964                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4492                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4492                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1276552                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              68393                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      638222                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      72435                       # Number of write requests accepted
system.mem_ctrls.readBursts                    638222                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    72435                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     72                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.87                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      49.68                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                638222                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                72435                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  285437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  164293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   98194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   50629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   21739                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   4950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   4875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   4793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   4658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         4492                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     142.058103                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     68.763120                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1561.054295                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047         4462     99.33%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           23      0.51%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            5      0.11%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-104447            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4492                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4492                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.111977                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.104492                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.517060                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4261     94.86%     94.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               32      0.71%     95.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              148      3.29%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               35      0.78%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               13      0.29%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4492                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    4608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                40846208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4635840                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1226.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    139.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   33298675326                       # Total gap between requests
system.mem_ctrls.avgGap                      46856.18                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst       161600                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      7877184                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        34880                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data       125632                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         5184                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data     25960256                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst         6528                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      6670336                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      4632000                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 4853032.123859507963                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 236560810.628416687250                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 1047486.141585517675                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 3772872.102628204040                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 155681.426547572337                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 779616066.284755825996                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 196043.277874720719                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 200317790.129557788372                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 139104237.609636396170                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst         2525                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       123095                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          545                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data         1963                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst           81                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       405635                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          102                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       104276                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        72435                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     96234107                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data   6276197225                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     29386744                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data    101959169                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      3711346                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data  17603241454                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst      4881097                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   4815587079                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1626008660244                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     38112.52                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     50986.61                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     53920.63                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     51940.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     45819.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     43396.75                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     47853.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     46181.16                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  22447831.30                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           274400                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               7260                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                   3350                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           23                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            5                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            2                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst       161600                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      7878080                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        34880                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data       125632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         5184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data     25960576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst         6528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      6673664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      40847616                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst       161600                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        34880                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         5184                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst         6528                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       208832                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      4635840                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      4635840                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst         2525                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       123095                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          545                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data         1963                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst           81                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       405634                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          102                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       104276                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         638244                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        72435                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         72435                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         3844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         3844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         5766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         9610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         3844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         9610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         5766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         1922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst      4853032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    236587719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst      1047486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data      3772872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       155681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    779625676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       196043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    200417734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1226700449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         3844                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         5766                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         3844                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         5766                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst      4853032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst      1047486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       155681                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       196043                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      6271463                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    139219557                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       139219557                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    139219557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         3844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         3844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         5766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         9610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         3844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         9610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         5766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         1922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst      4853032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    236587719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst      1047486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data      3772872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       155681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    779625676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       196043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    200417734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1365920007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               638150                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               72375                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        20898                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        19913                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        20763                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        21063                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        21902                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        20581                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        18943                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        20984                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        22330                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        19685                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        19731                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18789                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        19558                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18778                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        19782                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        18371                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        18755                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        18452                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        18740                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        19013                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        18216                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        19715                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        21716                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        20787                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        17775                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        20507                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        20140                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        18528                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        21152                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        20175                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        19715                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        22693                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2611                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2168                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2603                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2111                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2159                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2027                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2155                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2065                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2223                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2167                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2408                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2701                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2166                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2087                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2412                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1979                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         1825                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         1969                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         1876                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         2045                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         2395                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         2608                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         2508                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         2228                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         2071                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         2585                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         2025                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         2320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         2475                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         2180                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         2418                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         2805                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             17768678421                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2126315800                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        28931198221                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                27844.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           45336.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              423870                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              12187                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            66.42                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           16.84                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       274458                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   165.680199                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    98.708651                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   244.506926                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       201258     73.33%     73.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        31391     11.44%     84.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9661      3.52%     88.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5578      2.03%     90.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3833      1.40%     91.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         4455      1.62%     93.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         3290      1.20%     94.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1518      0.55%     95.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        13474      4.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       274458                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              40841600                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            4632000                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1226.519782                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              139.104238                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.11                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                6.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               61.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    855997623.936003                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1137996403.286388                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   2684261065.919973                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  272021147.999996                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11871300887.475349                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 28066053234.342255                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 172508984.793603                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  45060139347.753456                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1353.207325                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     22572231                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2999150000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  30277037667                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             553695                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        72435                       # Transaction distribution
system.membus.trans_dist::CleanEvict           486124                       # Transaction distribution
system.membus.trans_dist::ReadExReq             84546                       # Transaction distribution
system.membus.trans_dist::ReadExResp            84546                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         553699                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      1835045                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      1835045                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1835045                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     45483264                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     45483264                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                45483264                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            638245                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  638245    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              638245                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           495011551                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1169720869                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       13235870                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted      7589546                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       111456                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      4261952                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        4224440                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.119840                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        1731590                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           30                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      1663313                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      1646749                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        16564                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted         2199                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts      4604421                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          423                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       103415                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     98976855                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     2.323884                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.974339                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     46863223     47.35%     47.35% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     12794696     12.93%     60.27% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      3497901      3.53%     63.81% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      7764644      7.84%     71.65% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      4688605      4.74%     76.39% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      3045898      3.08%     79.47% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3096252      3.13%     82.60% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      3440207      3.48%     86.07% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     13785429     13.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     98976855                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    126931902                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     230010733                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           44939904                       # Number of memory references committed
system.switch_cpus0.commit.loads             34316699                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                100                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          12739167                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         113719214                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          150821145                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      1695934                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass        56741      0.02%      0.02% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    111849974     48.63%     48.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult        25482      0.01%     48.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     48.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd     17745462      7.72%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      7275034      3.16%     59.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     59.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     59.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc      6199193      2.70%     62.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     62.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     62.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     62.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     62.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     18204586      7.91%     70.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp        48938      0.02%     70.17% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      4728643      2.06%     72.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv      1214216      0.53%     72.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     17718326      7.70%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt         4234      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead      9264249      4.03%     84.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      7239836      3.15%     87.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     25052450     10.89%     98.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      3383369      1.47%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    230010733                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     13785429                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        15930283                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     52648440                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         18529016                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     12394452                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        110314                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved      4169154                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred        23771                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     235797155                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts       109654                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           36750792                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           10832293                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses               179529                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                95145                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles     10702236                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             131312417                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           13235870                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      7602779                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             88664769                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles         268098                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles        15518                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles        95939                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         16386569                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes        28001                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     99612511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     2.390037                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.313641                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        59914857     60.15%     60.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         2110824      2.12%     62.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         3012033      3.02%     65.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         4319396      4.34%     69.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         2113863      2.12%     71.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         3282957      3.30%     75.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         2108840      2.12%     77.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         2536650      2.55%     79.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        20213091     20.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     99612511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.132364                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.313173                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           16402632                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                16147                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            2437431                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads         752411                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses          116                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         2737                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores        387360                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads      1238276                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache          1541                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  33298769898                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        110314                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        20301990                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       15924299                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         26433426                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     36842476                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     235348878                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       367954                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      14405030                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       2145286                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      17088361                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    256875702                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          528377299                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       215116570                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        172832149                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    251361463                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps         5514239                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         56490229                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               319749796                       # The number of ROB reads
system.switch_cpus0.rob.writes              469866708                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        126931902                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          230010733                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       52470659                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     32618370                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      1046502                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     22376471                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       21968412                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    98.176393                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        8301024                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect           35                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2895007                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      2730766                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses       164241                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted       130845                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     52939014                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls            4                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       980825                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     92792689                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     4.855587                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.281112                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     16050781     17.30%     17.30% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1      7362336      7.93%     25.23% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      5049624      5.44%     30.67% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     10269663     11.07%     41.74% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      3262745      3.52%     45.26% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      2283464      2.46%     47.72% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      3437052      3.70%     51.42% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      3414410      3.68%     55.10% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     41662614     44.90%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     92792689                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    250000004                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     450562967                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs          131981251                       # Number of memory references committed
system.switch_cpus1.commit.loads             91550032                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          44222772                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating          94449964                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          395548136                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      6918503                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass      2383668      0.53%      0.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    268536335     59.60%     60.13% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       963812      0.21%     60.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd      1235506      0.27%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu      3069038      0.68%     61.30% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     61.30% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     61.30% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc       203930      0.05%     61.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     61.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     61.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     61.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     61.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     17111160      3.80%     65.14% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.14% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp        60184      0.01%     65.15% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      7483234      1.66%     66.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv       601057      0.13%     66.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     16892268      3.75%     70.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt        41524      0.01%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     56358688     12.51%     83.22% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     33999091      7.55%     90.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     35191344      7.81%     98.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite      6432128      1.43%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    450562967                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     41662614                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         5991401                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     15393640                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         71352580                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      6166922                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles        996863                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     21334818                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred        66258                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     522049245                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts       387387                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           98405026                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           42745553                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               598438                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses               106281                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       984245                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             295122391                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           52470659                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     33000202                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             97853814                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        2125264                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles          100                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles          626                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         45494483                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          305                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     99901417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     5.349805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     2.951685                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        11821516     11.83%     11.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         4197635      4.20%     16.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         6690187      6.70%     22.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         4401224      4.41%     27.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4        11977533     11.99%     39.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         3260591      3.26%     42.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         8479362      8.49%     50.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         4004812      4.01%     54.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        45068557     45.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     99901417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.524726                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.951334                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           45494586                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                  180                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           18566060                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       11398970                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses         3182                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        18565                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       4957712                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads        68990                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  33298769898                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles        996863                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         8984508                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles        6850903                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles           48                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         74429276                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles      8639808                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     515826309                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        39568                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       2425098                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       1656026                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       2975811                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    521969355                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1358456315                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       721004458                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        158300273                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    455258675                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps        66710541                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              4                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            4                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         23297656                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               554632030                       # The number of ROB reads
system.switch_cpus1.rob.writes             1014120193                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        250000004                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          450562967                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       40630683                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     27174113                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      1630452                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     14121840                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       14103237                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.868268                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        5550332                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      5207348                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      5153410                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        53938                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted        11086                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts    102304720                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts      1630418                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     85577964                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     1.417299                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.578005                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     56132182     65.59%     65.59% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1      8271004      9.66%     75.26% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      3611085      4.22%     79.48% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      3886000      4.54%     84.02% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      2442302      2.85%     86.87% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      1052339      1.23%     88.10% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6       614226      0.72%     88.82% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      1128507      1.32%     90.14% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8      8440319      9.86%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     85577964                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted     70377958                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     121289534                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           30805423                       # Number of memory references committed
system.switch_cpus2.commit.loads             24078726                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18105530                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          121141568                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      2314933                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass        75998      0.06%      0.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu     89744938     73.99%     74.05% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult       159462      0.13%     74.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv       503713      0.42%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     24078726     19.85%     94.45% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      6726697      5.55%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    121289534                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples      8440319                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         5114472                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     55695744                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         32978444                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      4561429                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       1638293                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     13099244                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           36                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     247971338                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          172                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           38294746                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           10020429                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses               475719                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                85866                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      1348791                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             155043979                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           40630683                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     24806979                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             97001271                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        3276654                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         30300409                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          108                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     99988389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     2.677475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.214316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        50759488     50.77%     50.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         3913778      3.91%     54.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         3437632      3.44%     58.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         6197283      6.20%     64.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         6036618      6.04%     70.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         3418804      3.42%     73.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         3266758      3.27%     77.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         6169734      6.17%     83.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        16788294     16.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     99988389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.406322                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.550498                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           30300409                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            6347491                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       20473209                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses       113452                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         8648                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       4935232                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads          704                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache            27                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  33298769898                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       1638293                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles         7169224                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       45518635                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         34947190                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     10715040                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     239266978                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       882703                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       4796739                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       6604930                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents        104955                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    250616289                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          640186340                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       358157238                       # Number of integer rename lookups
system.switch_cpus2.rename.committedMaps    128175485                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       122440666                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         12996480                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               300731899                       # The number of ROB reads
system.switch_cpus2.rob.writes              461681410                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts         70377958                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          121289534                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       20326777                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     18278002                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       208362                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      8731734                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        8731447                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.996713                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         217656                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       599146                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       599000                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          146                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           15                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     23126604                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts       208320                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     96998865                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     2.962572                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.314321                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     37183705     38.33%     38.33% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     15156921     15.63%     53.96% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      4649168      4.79%     58.75% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      4668335      4.81%     63.57% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      5901267      6.08%     69.65% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      1958570      2.02%     71.67% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2003249      2.07%     73.73% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7       332744      0.34%     74.08% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     25144906     25.92%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     96998865                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    188515467                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     287366130                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           56736631                       # Number of memory references committed
system.switch_cpus3.commit.loads             46100763                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18493725                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         160882603                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          173625858                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls       213995                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass          991      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    139865546     48.67%     48.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      1481520      0.52%     49.19% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     49.19% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd      2568650      0.89%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      3872588      1.35%     51.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc      1497965      0.52%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     31847678     11.08%     63.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      9181808      3.20%     66.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv      1718981      0.60%     66.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     37113243     12.91%     79.74% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.74% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt      1480529      0.52%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead      8092371      2.82%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      2998903      1.04%     84.12% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     38008392     13.23%     97.34% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      7636965      2.66%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    287366130                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     25144906                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         8120854                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     50722469                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         25449849                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     15476996                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        208780                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved      8711455                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred           42                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     314235040                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          171                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           48113146                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           12957756                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                47528                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       208009                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             208626036                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           20326777                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9548103                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             99562120                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles         417644                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         23689648                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes           59                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     99978951                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     3.188816                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.453753                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        44741648     44.75%     44.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         4621261      4.62%     49.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         4872923      4.87%     54.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         4263480      4.26%     58.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         5583940      5.59%     64.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         4001878      4.00%     68.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         1866842      1.87%     69.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         2105117      2.11%     72.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        27921862     27.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     99978951                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.203275                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.086338                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           23689648                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   10                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848449638380                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads             368942                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        2807877                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation          460                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       2761181                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  33298769898                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        208780                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        13335980                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       29428731                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         35543377                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     21462080                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     312848080                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        39180                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      15324851                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       2121209                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents            30                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    328570695                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          818206129                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       259397313                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        323946764                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    302459835                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps        26110731                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         63685161                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               382346693                       # The number of ROB reads
system.switch_cpus3.rob.writes              623965716                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        188515467                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          287366130                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
