TimeQuest Timing Analyzer report for soc
Mon Feb 08 00:59:06 2021
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_27'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 30. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_27'
 35. Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Slow 1200mV 0C Model Metastability Report
 39. Fast 1200mV 0C Model Setup Summary
 40. Fast 1200mV 0C Model Hold Summary
 41. Fast 1200mV 0C Model Recovery Summary
 42. Fast 1200mV 0C Model Removal Summary
 43. Fast 1200mV 0C Model Minimum Pulse Width Summary
 44. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 45. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 48. Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_27'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Fast 1200mV 0C Model Metastability Report
 54. Multicorner Timing Analysis Summary
 55. Clock to Output Times
 56. Minimum Clock to Output Times
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Report TCCS
 65. Report RSKM
 66. Unconstrained Paths
 67. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name      ; soc                                                 ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE22F17I7                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; soc.sdc       ; OK     ; Mon Feb 08 00:59:00 2021 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; clk_27                                          ; Base      ; 37.037 ; 27.0 MHz  ; 0.000  ; 18.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                   ; { CLOCK_27[0] }                                     ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 39.682 ; 25.2 MHz  ; 0.000  ; 19.841 ; 50.00      ; 15        ; 14          ;       ;        ;           ;            ; false    ; clk_27 ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[0] } ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 31.265 ; 31.98 MHz ; 0.000  ; 15.632 ; 50.00      ; 65        ; 77          ;       ;        ;           ;            ; false    ; clk_27 ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[1] } ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 31.265 ; 31.98 MHz ; -2.555 ; 13.077 ; 50.00      ; 65        ; 77          ; -29.4 ;        ;           ;            ; false    ; clk_27 ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[2] } ;
+-------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                    ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 70.89 MHz  ; 70.89 MHz       ; pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 111.37 MHz ; 111.37 MHz      ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 17.158 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.703 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.412 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.412 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 15.347 ; 0.000         ;
; clk_27                                          ; 18.344 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.556 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                    ;
+--------+----------------------------------------------+----------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 17.158 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[3]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 14.021     ;
; 17.177 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[3]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 14.002     ;
; 17.232 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[1]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 13.947     ;
; 17.251 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[1]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 13.928     ;
; 17.303 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[0]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 13.876     ;
; 17.322 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[0]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 13.857     ;
; 17.446 ; sigma_delta_dac:sigma_delta_dac|seed_out[3]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.086     ; 13.731     ;
; 17.451 ; sigma_delta_dac:sigma_delta_dac|seed_out[1]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.067     ; 13.745     ;
; 17.461 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[2]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 13.718     ;
; 17.470 ; sigma_delta_dac:sigma_delta_dac|seed_out[1]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.067     ; 13.726     ;
; 17.477 ; sigma_delta_dac:sigma_delta_dac|seed_out[3]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.067     ; 13.719     ;
; 17.480 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[2]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 13.699     ;
; 17.483 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[5]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 13.696     ;
; 17.496 ; sigma_delta_dac:sigma_delta_dac|seed_out[3]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.067     ; 13.700     ;
; 17.502 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[5]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 13.677     ;
; 17.541 ; sigma_delta_dac:sigma_delta_dac|seed_out[0]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.067     ; 13.655     ;
; 17.560 ; sigma_delta_dac:sigma_delta_dac|seed_out[0]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.067     ; 13.636     ;
; 17.563 ; sigma_delta_dac:sigma_delta_dac|seed_out[1]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.086     ; 13.614     ;
; 17.570 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[3]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 13.609     ;
; 17.578 ; sigma_delta_dac:sigma_delta_dac|seed_out[3]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.086     ; 13.599     ;
; 17.591 ; sigma_delta_dac:sigma_delta_dac|seed_out[0]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.086     ; 13.586     ;
; 17.597 ; sigma_delta_dac:sigma_delta_dac|seed_out[3]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.086     ; 13.580     ;
; 17.614 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[4]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 13.565     ;
; 17.615 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[7]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 13.564     ;
; 17.633 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[4]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 13.546     ;
; 17.634 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[7]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 13.545     ;
; 17.644 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[1]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 13.535     ;
; 17.653 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[3]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 13.526     ;
; 17.672 ; sigma_delta_dac:sigma_delta_dac|seed_out[2]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.067     ; 13.524     ;
; 17.691 ; sigma_delta_dac:sigma_delta_dac|seed_out[2]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.067     ; 13.505     ;
; 17.695 ; sigma_delta_dac:sigma_delta_dac|seed_out[1]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.086     ; 13.482     ;
; 17.706 ; sigma_delta_dac:sigma_delta_dac|seed_out[2]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.086     ; 13.471     ;
; 17.714 ; sigma_delta_dac:sigma_delta_dac|seed_out[1]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.086     ; 13.463     ;
; 17.715 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[0]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 13.464     ;
; 17.723 ; sigma_delta_dac:sigma_delta_dac|seed_out[0]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.086     ; 13.454     ;
; 17.727 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[1]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 13.452     ;
; 17.734 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[6]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 13.445     ;
; 17.742 ; sigma_delta_dac:sigma_delta_dac|seed_out[0]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.086     ; 13.435     ;
; 17.750 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[9]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 13.429     ;
; 17.753 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[6]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 13.426     ;
; 17.769 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[9]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 13.410     ;
; 17.798 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[0]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 13.381     ;
; 17.805 ; sigma_delta_dac:sigma_delta_dac|seed_out[3]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.086     ; 13.372     ;
; 17.832 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[8]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 13.347     ;
; 17.838 ; sigma_delta_dac:sigma_delta_dac|seed_out[2]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.086     ; 13.339     ;
; 17.851 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[8]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 13.328     ;
; 17.857 ; sigma_delta_dac:sigma_delta_dac|seed_out[2]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.086     ; 13.320     ;
; 17.863 ; sigma_delta_dac:sigma_delta_dac|seed_out[1]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.067     ; 13.333     ;
; 17.873 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[2]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 13.306     ;
; 17.889 ; sigma_delta_dac:sigma_delta_dac|seed_out[3]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.067     ; 13.307     ;
; 17.895 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[5]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 13.284     ;
; 17.899 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[11] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.071     ; 13.293     ;
; 17.916 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[3]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[17] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 13.263     ;
; 17.918 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[11] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.071     ; 13.274     ;
; 17.922 ; sigma_delta_dac:sigma_delta_dac|seed_out[1]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.086     ; 13.255     ;
; 17.935 ; sigma_delta_dac:sigma_delta_dac|seed_out[3]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[17] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.086     ; 13.242     ;
; 17.946 ; sigma_delta_dac:sigma_delta_dac|seed_out[1]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.067     ; 13.250     ;
; 17.950 ; sigma_delta_dac:sigma_delta_dac|seed_out[0]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.086     ; 13.227     ;
; 17.953 ; sigma_delta_dac:sigma_delta_dac|seed_out[0]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.067     ; 13.243     ;
; 17.956 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[2]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 13.223     ;
; 17.972 ; sigma_delta_dac:sigma_delta_dac|seed_out[3]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.067     ; 13.224     ;
; 17.978 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[5]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 13.201     ;
; 17.990 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[1]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[17] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 13.189     ;
; 18.003 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[10] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 13.176     ;
; 18.022 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[10] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 13.157     ;
; 18.026 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[4]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 13.153     ;
; 18.027 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[7]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 13.152     ;
; 18.036 ; sigma_delta_dac:sigma_delta_dac|seed_out[0]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.067     ; 13.160     ;
; 18.052 ; sigma_delta_dac:sigma_delta_dac|seed_out[1]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[17] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.086     ; 13.125     ;
; 18.061 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[0]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[17] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 13.118     ;
; 18.065 ; sigma_delta_dac:sigma_delta_dac|seed_out[2]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.086     ; 13.112     ;
; 18.066 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[13] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.071     ; 13.126     ;
; 18.073 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[14] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.071     ; 13.119     ;
; 18.080 ; sigma_delta_dac:sigma_delta_dac|seed_out[0]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[17] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.086     ; 13.097     ;
; 18.084 ; sigma_delta_dac:sigma_delta_dac|seed_out[2]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.067     ; 13.112     ;
; 18.085 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[13] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.071     ; 13.107     ;
; 18.092 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[14] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.071     ; 13.100     ;
; 18.109 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[4]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 13.070     ;
; 18.110 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[7]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 13.069     ;
; 18.111 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[12] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.071     ; 13.081     ;
; 18.130 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[12] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.071     ; 13.062     ;
; 18.146 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[6]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 13.033     ;
; 18.162 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[9]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 13.017     ;
; 18.167 ; sigma_delta_dac:sigma_delta_dac|seed_out[2]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.067     ; 13.029     ;
; 18.195 ; sigma_delta_dac:sigma_delta_dac|seed_out[2]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[17] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.086     ; 12.982     ;
; 18.201 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[15] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.071     ; 12.991     ;
; 18.209 ; sigma_delta_dac:sigma_delta_dac|seed_out[1]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[17] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.067     ; 12.987     ;
; 18.219 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[2]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[17] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 12.960     ;
; 18.220 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[15] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.071     ; 12.972     ;
; 18.229 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[6]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 12.950     ;
; 18.235 ; sigma_delta_dac:sigma_delta_dac|seed_out[3]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[17] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.067     ; 12.961     ;
; 18.241 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[5]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[17] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 12.938     ;
; 18.244 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[8]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 12.935     ;
; 18.245 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[9]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 12.934     ;
; 18.289 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[17] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.071     ; 12.903     ;
; 18.299 ; sigma_delta_dac:sigma_delta_dac|seed_out[0]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[17] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.067     ; 12.897     ;
; 18.308 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[17] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.071     ; 12.884     ;
; 18.311 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[11] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.071     ; 12.881     ;
; 18.327 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[8]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.084     ; 12.852     ;
; 18.372 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[16] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.071     ; 12.820     ;
+--------+----------------------------------------------+----------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+--------+---------------------------+----------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                                                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+----------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 30.703 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.204      ; 9.221      ;
; 30.712 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.204      ; 9.212      ;
; 30.833 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.204      ; 9.091      ;
; 30.867 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.203      ; 9.056      ;
; 30.927 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.204      ; 8.997      ;
; 30.936 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.204      ; 8.988      ;
; 30.988 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a4~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.205      ; 8.937      ;
; 30.996 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.206      ; 8.930      ;
; 31.013 ; vga:vga|v_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.204      ; 8.911      ;
; 31.017 ; vga:vga|v_cnt[3]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.203      ; 8.906      ;
; 31.021 ; vga:vga|v_cnt[2]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.203      ; 8.902      ;
; 31.022 ; vga:vga|v_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.204      ; 8.902      ;
; 31.024 ; vga:vga|v_cnt[3]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.204      ; 8.900      ;
; 31.027 ; vga:vga|v_cnt[3]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a4~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.205      ; 8.898      ;
; 31.028 ; vga:vga|v_cnt[2]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.204      ; 8.896      ;
; 31.031 ; vga:vga|v_cnt[2]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a4~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.205      ; 8.894      ;
; 31.057 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.204      ; 8.867      ;
; 31.058 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.204      ; 8.866      ;
; 31.065 ; vga:vga|v_cnt[4]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.204      ; 8.859      ;
; 31.074 ; vga:vga|v_cnt[4]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.204      ; 8.850      ;
; 31.091 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.203      ; 8.832      ;
; 31.092 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a12~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.205      ; 8.833      ;
; 31.125 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a4~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.205      ; 8.800      ;
; 31.143 ; vga:vga|v_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.204      ; 8.781      ;
; 31.150 ; vga:vga|video_counter[10] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.194      ; 8.764      ;
; 31.159 ; vga:vga|video_counter[10] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.194      ; 8.755      ;
; 31.177 ; vga:vga|v_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.203      ; 8.746      ;
; 31.195 ; vga:vga|v_cnt[4]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.204      ; 8.729      ;
; 31.209 ; vga:vga|video_counter[1]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.198      ; 8.709      ;
; 31.218 ; vga:vga|video_counter[1]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.198      ; 8.700      ;
; 31.220 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.206      ; 8.706      ;
; 31.223 ; osd:osd|hs_low[2]         ; osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_66d1:auto_generated|ram_block1a4~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.224      ; 8.721      ;
; 31.229 ; vga:vga|v_cnt[4]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.203      ; 8.694      ;
; 31.272 ; vga:vga|video_counter[2]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.198      ; 8.646      ;
; 31.280 ; vga:vga|video_counter[10] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.194      ; 8.634      ;
; 31.281 ; vga:vga|video_counter[2]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.198      ; 8.637      ;
; 31.282 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.204      ; 8.642      ;
; 31.285 ; osd:osd|hs_low[2]         ; osd:osd|h_osd_active                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.070     ; 8.325      ;
; 31.288 ; vga:vga|v_cnt[3]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.204      ; 8.636      ;
; 31.290 ; vga:vga|v_cnt[4]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a4~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.205      ; 8.635      ;
; 31.292 ; vga:vga|v_cnt[2]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.204      ; 8.632      ;
; 31.293 ; osd:osd|hs_low[2]         ; osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_66d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.225      ; 8.652      ;
; 31.296 ; vga:vga|v_cnt[8]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.204      ; 8.628      ;
; 31.297 ; vga:vga|v_cnt[3]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.204      ; 8.627      ;
; 31.298 ; vga:vga|v_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a4~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.205      ; 8.627      ;
; 31.301 ; vga:vga|v_cnt[2]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.204      ; 8.623      ;
; 31.303 ; vga:vga|video_counter[0]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.198      ; 8.615      ;
; 31.305 ; vga:vga|v_cnt[8]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.204      ; 8.619      ;
; 31.306 ; vga:vga|v_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.206      ; 8.620      ;
; 31.312 ; vga:vga|video_counter[0]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.198      ; 8.606      ;
; 31.314 ; vga:vga|video_counter[10] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.193      ; 8.599      ;
; 31.316 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a12~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.205      ; 8.609      ;
; 31.339 ; vga:vga|video_counter[1]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.198      ; 8.579      ;
; 31.342 ; vga:vga|v_cnt[3]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.204      ; 8.582      ;
; 31.343 ; vga:vga|video_counter[3]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.198      ; 8.575      ;
; 31.346 ; vga:vga|v_cnt[2]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.204      ; 8.578      ;
; 31.351 ; vga:vga|v_cnt[3]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.206      ; 8.575      ;
; 31.352 ; vga:vga|video_counter[3]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.198      ; 8.566      ;
; 31.353 ; vga:vga|v_cnt[3]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a12~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.205      ; 8.572      ;
; 31.355 ; vga:vga|v_cnt[2]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.206      ; 8.571      ;
; 31.357 ; vga:vga|v_cnt[2]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a12~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.205      ; 8.568      ;
; 31.358 ; vga:vga|v_cnt[4]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.206      ; 8.568      ;
; 31.368 ; vga:vga|v_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.204      ; 8.556      ;
; 31.373 ; vga:vga|video_counter[6]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.198      ; 8.545      ;
; 31.373 ; vga:vga|video_counter[1]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.197      ; 8.544      ;
; 31.382 ; vga:vga|video_counter[6]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.198      ; 8.536      ;
; 31.402 ; vga:vga|v_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a12~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.205      ; 8.523      ;
; 31.402 ; vga:vga|video_counter[2]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.198      ; 8.516      ;
; 31.420 ; vga:vga|v_cnt[4]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.204      ; 8.504      ;
; 31.426 ; vga:vga|v_cnt[8]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.204      ; 8.498      ;
; 31.433 ; vga:vga|video_counter[0]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.198      ; 8.485      ;
; 31.436 ; vga:vga|video_counter[2]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.197      ; 8.481      ;
; 31.443 ; vga:vga|video_counter[10] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.196      ; 8.473      ;
; 31.454 ; vga:vga|v_cnt[4]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a12~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.205      ; 8.471      ;
; 31.459 ; vga:vga|video_counter[5]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.198      ; 8.459      ;
; 31.460 ; vga:vga|v_cnt[8]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.203      ; 8.463      ;
; 31.461 ; vga:vga|video_counter[9]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.194      ; 8.453      ;
; 31.467 ; vga:vga|video_counter[0]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.197      ; 8.450      ;
; 31.468 ; vga:vga|video_counter[5]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.198      ; 8.450      ;
; 31.470 ; vga:vga|video_counter[9]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.194      ; 8.444      ;
; 31.473 ; vga:vga|video_counter[3]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.198      ; 8.445      ;
; 31.480 ; vga:vga|video_counter[8]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.198      ; 8.438      ;
; 31.489 ; vga:vga|video_counter[8]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.198      ; 8.429      ;
; 31.502 ; vga:vga|video_counter[1]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.200      ; 8.418      ;
; 31.503 ; vga:vga|video_counter[6]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.198      ; 8.415      ;
; 31.505 ; vga:vga|video_counter[10] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.194      ; 8.409      ;
; 31.507 ; vga:vga|video_counter[3]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.197      ; 8.410      ;
; 31.531 ; vga:vga|v_cnt[7]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.203      ; 8.392      ;
; 31.537 ; vga:vga|video_counter[6]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.197      ; 8.380      ;
; 31.538 ; vga:vga|v_cnt[7]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.204      ; 8.386      ;
; 31.539 ; vga:vga|video_counter[10] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a12~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.195      ; 8.376      ;
; 31.541 ; vga:vga|v_cnt[7]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a4~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.205      ; 8.384      ;
; 31.547 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a3~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.213      ; 8.386      ;
; 31.564 ; vga:vga|video_counter[1]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.198      ; 8.354      ;
; 31.565 ; vga:vga|video_counter[4]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.198      ; 8.353      ;
; 31.565 ; vga:vga|video_counter[2]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.200      ; 8.355      ;
; 31.566 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.214      ; 8.368      ;
; 31.574 ; vga:vga|video_counter[12] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.194      ; 8.340      ;
; 31.574 ; vga:vga|video_counter[4]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.198      ; 8.344      ;
; 31.575 ; vga:vga|video_counter[7]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.198      ; 8.343      ;
+--------+---------------------------+----------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+-------+---------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                                       ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.412 ; vga:vga|vs                ; vga:vga|vs                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; vga:vga|hs                ; vga:vga|hs                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; vga:vga|video_counter[0]  ; vga:vga|video_counter[0]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; vga:vga|video_counter[1]  ; vga:vga|video_counter[1]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; vga:vga|video_counter[2]  ; vga:vga|video_counter[2]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; vga:vga|video_counter[3]  ; vga:vga|video_counter[3]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; vga:vga|video_counter[4]  ; vga:vga|video_counter[4]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; vga:vga|video_counter[5]  ; vga:vga|video_counter[5]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; vga:vga|video_counter[6]  ; vga:vga|video_counter[6]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; vga:vga|video_counter[7]  ; vga:vga|video_counter[7]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; vga:vga|video_counter[8]  ; vga:vga|video_counter[8]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; vga:vga|video_counter[9]  ; vga:vga|video_counter[9]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; vga:vga|video_counter[10] ; vga:vga|video_counter[10]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; vga:vga|video_counter[11] ; vga:vga|video_counter[11]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; vga:vga|video_counter[12] ; vga:vga|video_counter[12]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.417 ; vga:vga|v_cnt[6]          ; vga:vga|v_cnt[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.674      ;
; 0.452 ; vga:vga|v_cnt[9]          ; vga:vga|v_cnt[9]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.709      ;
; 0.468 ; vga:vga|video_counter[13] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|address_reg_b[0]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.725      ;
; 0.470 ; vga:vga|video_counter[5]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a0~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.054      ;
; 0.472 ; vga:vga|video_counter[7]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a0~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.056      ;
; 0.472 ; vga:vga|video_counter[11] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a0~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.056      ;
; 0.474 ; vga:vga|video_counter[6]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a0~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.058      ;
; 0.659 ; vga:vga|v_cnt[2]          ; vga:vga|v_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.916      ;
; 0.661 ; osd:osd|h_cnt[6]          ; osd:osd|hs_low[6]                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.918      ;
; 0.665 ; vga:vga|v_cnt[5]          ; vga:vga|v_cnt[5]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.922      ;
; 0.667 ; vga:vga|h_cnt[1]          ; vga:vga|h_cnt[1]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.923      ;
; 0.672 ; vga:vga|h_cnt[6]          ; vga:vga|h_cnt[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.928      ;
; 0.673 ; osd:osd|hsD               ; osd:osd|hsD2                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.930      ;
; 0.674 ; vga:vga|h_cnt[2]          ; vga:vga|h_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.930      ;
; 0.674 ; vga:vga|v_cnt[1]          ; vga:vga|v_cnt[1]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.931      ;
; 0.676 ; vga:vga|h_cnt[3]          ; vga:vga|h_cnt[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.932      ;
; 0.677 ; vga:vga|h_cnt[7]          ; vga:vga|h_cnt[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.933      ;
; 0.682 ; vga:vga|v_cnt[4]          ; vga:vga|v_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.939      ;
; 0.693 ; vga:vga|h_cnt[0]          ; vga:vga|h_cnt[0]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.949      ;
; 0.712 ; osd:osd|hsD               ; osd:osd|h_cnt[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.969      ;
; 0.712 ; osd:osd|hsD               ; osd:osd|h_cnt[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.969      ;
; 0.713 ; osd:osd|hsD               ; osd:osd|h_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.970      ;
; 0.717 ; osd:osd|hsD               ; osd:osd|h_cnt[5]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.747 ; vga:vga|v_cnt[6]          ; vga:vga|v_cnt[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.004      ;
; 0.748 ; vga:vga|v_cnt[6]          ; vga:vga|v_cnt[8]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.005      ;
; 0.753 ; vga:vga|v_cnt[6]          ; vga:vga|v_cnt[0]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.010      ;
; 0.756 ; vga:vga|video_counter[7]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a8~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.338      ;
; 0.758 ; vga:vga|video_counter[11] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a8~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.340      ;
; 0.758 ; osd:osd|hsD2              ; osd:osd|h_cnt[5]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.015      ;
; 0.759 ; vga:vga|video_counter[8]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a8~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.341      ;
; 0.777 ; vga:vga|video_counter[8]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a0~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.361      ;
; 0.780 ; vga:vga|video_counter[3]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a0~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.364      ;
; 0.793 ; vga:vga|video_counter[7]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.377      ;
; 0.797 ; vga:vga|video_counter[6]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a8~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.379      ;
; 0.806 ; vga:vga|video_counter[7]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.407      ;
; 0.806 ; vga:vga|video_counter[8]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.390      ;
; 0.810 ; vga:vga|video_counter[6]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.411      ;
; 0.821 ; vga:vga|video_counter[8]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.422      ;
; 0.822 ; vga:vga|video_counter[6]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.406      ;
; 0.830 ; vga:vga|video_counter[11] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.431      ;
; 0.831 ; vga:vga|h_cnt[4]          ; vga:vga|h_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.087      ;
; 0.832 ; vga:vga|video_counter[11] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a10~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.416      ;
; 0.841 ; vga:vga|video_counter[6]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.442      ;
; 0.841 ; vga:vga|video_counter[6]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a10~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.425      ;
; 0.843 ; vga:vga|video_counter[11] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.427      ;
; 0.845 ; vga:vga|h_cnt[7]          ; vga:vga|h_cnt[8]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.101      ;
; 0.849 ; vga:vga|video_counter[8]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.450      ;
; 0.854 ; vga:vga|video_counter[11] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.455      ;
; 0.858 ; osd:osd|hsD2              ; osd:osd|h_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.115      ;
; 0.860 ; osd:osd|hsD2              ; osd:osd|h_cnt[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.117      ;
; 0.860 ; osd:osd|hsD2              ; osd:osd|h_cnt[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.117      ;
; 0.864 ; vga:vga|v_cnt[3]          ; vga:vga|v_cnt[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.121      ;
; 0.890 ; vga:vga|v_cnt[1]          ; vga:vga|vs                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.147      ;
; 0.891 ; vga:vga|h_cnt[5]          ; vga:vga|hs                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.148      ;
; 0.969 ; osd:osd|hsD               ; osd:osd|h_cnt[8]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.225      ;
; 0.969 ; osd:osd|hsD               ; osd:osd|h_cnt[9]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.225      ;
; 0.970 ; osd:osd|hsD               ; osd:osd|h_cnt[0]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.226      ;
; 0.970 ; osd:osd|hsD               ; osd:osd|h_cnt[1]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.226      ;
; 0.971 ; osd:osd|hsD               ; osd:osd|h_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.227      ;
; 0.971 ; osd:osd|hsD               ; osd:osd|h_cnt[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.227      ;
; 0.971 ; vga:vga|v_cnt[4]          ; vga:vga|v_cnt[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.228      ;
; 0.972 ; vga:vga|v_cnt[4]          ; vga:vga|v_cnt[8]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.229      ;
; 0.974 ; vga:vga|v_cnt[4]          ; vga:vga|v_cnt[0]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.231      ;
; 0.984 ; vga:vga|h_cnt[1]          ; vga:vga|h_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.240      ;
; 0.986 ; vga:vga|h_cnt[5]          ; vga:vga|h_cnt[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.242      ;
; 0.986 ; vga:vga|v_cnt[2]          ; vga:vga|v_cnt[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.243      ;
; 0.991 ; vga:vga|v_cnt[1]          ; vga:vga|v_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.248      ;
; 0.991 ; vga:vga|v_cnt[2]          ; vga:vga|v_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.248      ;
; 0.993 ; vga:vga|h_cnt[3]          ; vga:vga|h_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.249      ;
; 0.996 ; vga:vga|v_cnt[0]          ; vga:vga|v_cnt[1]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.253      ;
; 0.997 ; vga:vga|v_cnt[4]          ; vga:vga|vs                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.254      ;
; 0.997 ; vga:vga|h_cnt[0]          ; vga:vga|h_cnt[1]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.253      ;
; 0.998 ; vga:vga|v_cnt[8]          ; vga:vga|v_cnt[9]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.255      ;
; 0.999 ; vga:vga|h_cnt[6]          ; vga:vga|h_cnt[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.255      ;
; 1.001 ; vga:vga|h_cnt[2]          ; vga:vga|h_cnt[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.257      ;
; 1.001 ; vga:vga|v_cnt[0]          ; vga:vga|v_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.258      ;
; 1.002 ; vga:vga|h_cnt[0]          ; vga:vga|h_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.258      ;
; 1.006 ; vga:vga|h_cnt[2]          ; vga:vga|h_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.262      ;
; 1.009 ; vga:vga|v_cnt[4]          ; vga:vga|v_cnt[5]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.266      ;
; 1.016 ; vga:vga|h_cnt[5]          ; vga:vga|h_cnt[5]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.272      ;
; 1.020 ; vga:vga|video_counter[5]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.621      ;
; 1.022 ; vga:vga|h_cnt[9]          ; vga:vga|h_cnt[9]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.278      ;
; 1.022 ; vga:vga|video_counter[5]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a10~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.606      ;
; 1.024 ; osd:osd|v_osd_active      ; osd:osd|v_osd_active                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.281      ;
; 1.040 ; vga:vga|video_counter[5]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.624      ;
+-------+---------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                       ;
+-------+-----------------------------------------------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.412 ; sdram:sdram|q[2]                              ; sdram:sdram|q[2]                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; sdram:sdram|q[1]                              ; sdram:sdram|q[1]                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.413 ; sigma_delta_dac:sigma_delta_dac|int_cnt[1]    ; sigma_delta_dac:sigma_delta_dac|int_cnt[1]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; sigma_delta_dac:sigma_delta_dac|int_cnt[2]    ; sigma_delta_dac:sigma_delta_dac|int_cnt[2]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; sigma_delta_dac:sigma_delta_dac|int_cnt[3]    ; sigma_delta_dac:sigma_delta_dac|int_cnt[3]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.417 ; clk16m                                        ; clk16m                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sdram:sdram|q[0]                              ; sdram:sdram|q[0]                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sigma_delta_dac:sigma_delta_dac|left          ; sigma_delta_dac:sigma_delta_dac|left           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sigma_delta_dac:sigma_delta_dac|right         ; sigma_delta_dac:sigma_delta_dac|right          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sigma_delta_dac:sigma_delta_dac|seed2[17]     ; sigma_delta_dac:sigma_delta_dac|seed2[17]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sigma_delta_dac:sigma_delta_dac|seed2[18]     ; sigma_delta_dac:sigma_delta_dac|seed2[18]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.418 ; sigma_delta_dac:sigma_delta_dac|int_cnt[0]    ; sigma_delta_dac:sigma_delta_dac|int_cnt[0]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.427 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[18]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[18]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.684      ;
; 0.438 ; sigma_delta_dac:sigma_delta_dac|seed2[7]      ; sigma_delta_dac:sigma_delta_dac|seed2[8]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.694      ;
; 0.438 ; sigma_delta_dac:sigma_delta_dac|seed2[15]     ; sigma_delta_dac:sigma_delta_dac|seed2[16]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.695      ;
; 0.440 ; sigma_delta_dac:sigma_delta_dac|seed2[5]      ; sigma_delta_dac:sigma_delta_dac|seed2[6]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.696      ;
; 0.441 ; sigma_delta_dac:sigma_delta_dac|seed1[4]      ; sigma_delta_dac:sigma_delta_dac|seed1[5]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.698      ;
; 0.443 ; sigma_delta_dac:sigma_delta_dac|int_cnt[1]    ; sigma_delta_dac:sigma_delta_dac|int_cnt[3]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.699      ;
; 0.445 ; sdram:sdram|reset[4]                          ; sdram:sdram|reset[4]                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.702      ;
; 0.445 ; sigma_delta_dac:sigma_delta_dac|seed2[18]     ; sigma_delta_dac:sigma_delta_dac|seed2[0]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.702      ;
; 0.445 ; sigma_delta_dac:sigma_delta_dac|int_cnt[1]    ; sigma_delta_dac:sigma_delta_dac|int_cnt[2]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.701      ;
; 0.445 ; sigma_delta_dac:sigma_delta_dac|seed2[18]     ; sigma_delta_dac:sigma_delta_dac|seed2[17]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.702      ;
; 0.451 ; sigma_delta_dac:sigma_delta_dac|int_cnt[0]    ; sigma_delta_dac:sigma_delta_dac|int_cnt[1]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.707      ;
; 0.452 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.709      ;
; 0.459 ; sigma_delta_dac:sigma_delta_dac|seed2[1]      ; sigma_delta_dac:sigma_delta_dac|seed2[2]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.715      ;
; 0.461 ; sigma_delta_dac:sigma_delta_dac|seed1[3]      ; sigma_delta_dac:sigma_delta_dac|seed_sum[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.718      ;
; 0.473 ; sigma_delta_dac:sigma_delta_dac|seed2[17]     ; sigma_delta_dac:sigma_delta_dac|seed2[14]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.730      ;
; 0.475 ; sigma_delta_dac:sigma_delta_dac|seed2[17]     ; sigma_delta_dac:sigma_delta_dac|seed2[15]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.732      ;
; 0.484 ; sigma_delta_dac:sigma_delta_dac|seed2[17]     ; sigma_delta_dac:sigma_delta_dac|seed2[18]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.741      ;
; 0.559 ; sigma_delta_dac:sigma_delta_dac|seed1[5]      ; sigma_delta_dac:sigma_delta_dac|seed1[6]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.816      ;
; 0.560 ; sigma_delta_dac:sigma_delta_dac|seed1[15]     ; sigma_delta_dac:sigma_delta_dac|seed1[16]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.817      ;
; 0.561 ; sigma_delta_dac:sigma_delta_dac|seed1[17]     ; sigma_delta_dac:sigma_delta_dac|seed1[18]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.818      ;
; 0.562 ; sigma_delta_dac:sigma_delta_dac|seed2[6]      ; sigma_delta_dac:sigma_delta_dac|seed2[7]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.818      ;
; 0.569 ; sigma_delta_dac:sigma_delta_dac|seed2[11]     ; sigma_delta_dac:sigma_delta_dac|seed2[12]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.825      ;
; 0.575 ; sigma_delta_dac:sigma_delta_dac|seed1[2]      ; sigma_delta_dac:sigma_delta_dac|seed1[3]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.832      ;
; 0.587 ; sigma_delta_dac:sigma_delta_dac|seed2[10]     ; sigma_delta_dac:sigma_delta_dac|seed2[11]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.843      ;
; 0.594 ; sigma_delta_dac:sigma_delta_dac|seed2[3]      ; sigma_delta_dac:sigma_delta_dac|seed2[4]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.850      ;
; 0.605 ; sigma_delta_dac:sigma_delta_dac|seed1[20]     ; sigma_delta_dac:sigma_delta_dac|seed1[21]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.862      ;
; 0.617 ; sigma_delta_dac:sigma_delta_dac|seed2[12]     ; sigma_delta_dac:sigma_delta_dac|seed2[13]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.874      ;
; 0.618 ; sigma_delta_dac:sigma_delta_dac|seed2[8]      ; sigma_delta_dac:sigma_delta_dac|seed2[9]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.874      ;
; 0.624 ; sigma_delta_dac:sigma_delta_dac|seed_prev[3]  ; sigma_delta_dac:sigma_delta_dac|seed_out[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.879      ;
; 0.630 ; sigma_delta_dac:sigma_delta_dac|rdata_cur[14] ; sigma_delta_dac:sigma_delta_dac|rdata_prev[14] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.887      ;
; 0.633 ; sigma_delta_dac:sigma_delta_dac|rdata_cur[13] ; sigma_delta_dac:sigma_delta_dac|rdata_prev[13] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.890      ;
; 0.640 ; sigma_delta_dac:sigma_delta_dac|rdata_cur[12] ; sigma_delta_dac:sigma_delta_dac|rdata_prev[12] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.897      ;
; 0.640 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[8]   ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[8]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.897      ;
; 0.640 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[8]   ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[8]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.897      ;
; 0.641 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[4]   ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[4]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.898      ;
; 0.641 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[12]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[12]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.898      ;
; 0.641 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[4]   ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[4]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.898      ;
; 0.641 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[6]   ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.898      ;
; 0.642 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[10]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[10]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.899      ;
; 0.642 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[14]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[14]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.899      ;
; 0.642 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[14]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[14]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.899      ;
; 0.643 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[10]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[10]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.900      ;
; 0.644 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[15]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[15]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.901      ;
; 0.644 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[2]   ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.901      ;
; 0.644 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[15]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[15]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.901      ;
; 0.644 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[16]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[16]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.901      ;
; 0.644 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[2]   ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.901      ;
; 0.645 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[9]   ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[9]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.902      ;
; 0.645 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[18]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[18]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.902      ;
; 0.645 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[9]   ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[9]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.902      ;
; 0.646 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[11]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[11]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.903      ;
; 0.646 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[5]   ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.903      ;
; 0.646 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[7]   ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[7]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.903      ;
; 0.646 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[5]   ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.903      ;
; 0.647 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[13]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[13]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.904      ;
; 0.647 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[1]   ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[1]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.904      ;
; 0.647 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[13]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[13]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.904      ;
; 0.647 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[17]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[17]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.904      ;
; 0.647 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[3]   ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.904      ;
; 0.650 ; sigma_delta_dac:sigma_delta_dac|seed_prev[2]  ; sigma_delta_dac:sigma_delta_dac|seed_out[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.906      ;
; 0.654 ; sigma_delta_dac:sigma_delta_dac|int_cnt[2]    ; sigma_delta_dac:sigma_delta_dac|int_cnt[3]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.910      ;
; 0.655 ; sigma_delta_dac:sigma_delta_dac|seed1[19]     ; sigma_delta_dac:sigma_delta_dac|seed1[20]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.912      ;
; 0.657 ; sigma_delta_dac:sigma_delta_dac|seed1[6]      ; sigma_delta_dac:sigma_delta_dac|seed1[7]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.914      ;
; 0.659 ; sdram:sdram|reset[2]                          ; sdram:sdram|reset[2]                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.916      ;
; 0.660 ; sigma_delta_dac:sigma_delta_dac|seed1[12]     ; sigma_delta_dac:sigma_delta_dac|seed1[13]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.917      ;
; 0.661 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[0]   ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.918      ;
; 0.661 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[0]   ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.918      ;
; 0.663 ; sigma_delta_dac:sigma_delta_dac|seed1[1]      ; sigma_delta_dac:sigma_delta_dac|seed1[2]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.920      ;
; 0.663 ; sigma_delta_dac:sigma_delta_dac|seed1[2]      ; sigma_delta_dac:sigma_delta_dac|seed_sum[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.920      ;
; 0.664 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[8]   ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[8]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.921      ;
; 0.664 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[10]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[10]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.921      ;
; 0.664 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[8]   ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[8]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.921      ;
; 0.664 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[10]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[10]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.921      ;
; 0.665 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[6]   ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.922      ;
; 0.665 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[14]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[14]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.922      ;
; 0.665 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[6]   ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.922      ;
; 0.665 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[14]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[14]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.922      ;
; 0.666 ; sdram:sdram|reset[3]                          ; sdram:sdram|reset[3]                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.923      ;
; 0.666 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[16]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[16]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.923      ;
; 0.666 ; sigma_delta_dac:sigma_delta_dac|seed1[1]      ; sigma_delta_dac:sigma_delta_dac|seed_sum[1]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.923      ;
; 0.666 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[16]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[16]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.923      ;
; 0.667 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[1]   ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[1]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.924      ;
; 0.667 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[4]   ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[4]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.924      ;
; 0.667 ; sigma_delta_dac:sigma_delta_dac|ldata_int[13] ; sigma_delta_dac:sigma_delta_dac|ldata_int[13]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.923      ;
; 0.667 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[12]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[12]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.924      ;
; 0.668 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[2]   ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.925      ;
; 0.668 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[17]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[17]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.925      ;
; 0.668 ; sigma_delta_dac:sigma_delta_dac|ldata_int[10] ; sigma_delta_dac:sigma_delta_dac|ldata_int[10]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.924      ;
+-------+-----------------------------------------------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------+
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram:sdram|q[0]                                  ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram:sdram|q[1]                                  ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram:sdram|q[2]                                  ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram:sdram|reset[0]                              ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram:sdram|reset[1]                              ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram:sdram|reset[2]                              ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram:sdram|reset[3]                              ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram:sdram|reset[4]                              ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|ldata_int[10]     ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|ldata_int[11]     ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|ldata_int[12]     ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|ldata_int[13]     ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|ldata_int[14]     ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|ldata_int[15]     ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|ldata_int[16]     ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|ldata_int[17]     ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|ldata_int[18]     ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|ldata_int[7]      ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|ldata_int[8]      ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|ldata_int[9]      ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|rdata_cur[10]     ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|rdata_cur[11]     ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|rdata_cur[12]     ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|rdata_cur[13]     ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|rdata_cur[14]     ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|rdata_cur[7]      ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|rdata_cur[8]      ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|rdata_cur[9]      ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|rdata_prev[10]    ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|rdata_prev[11]    ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|rdata_prev[12]    ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|rdata_prev[13]    ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|rdata_prev[14]    ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|rdata_prev[7]     ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|rdata_prev[8]     ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|rdata_prev[9]     ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[0]       ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[10]      ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[11]      ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[12]      ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[13]      ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[14]      ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[15]      ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[16]      ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[17]      ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[18]      ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[1]       ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[2]       ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[3]       ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[4]       ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[5]       ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[6]       ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[7]       ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[8]       ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[9]       ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|seed2[0]          ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|seed2[10]         ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|seed2[11]         ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|seed2[12]         ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|seed2[13]         ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|seed2[14]         ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|seed2[15]         ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|seed2[16]         ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|seed2[17]         ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|seed2[18]         ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|seed2[1]          ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|seed2[2]          ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|seed2[3]          ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|seed2[4]          ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|seed2[5]          ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|seed2[6]          ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|seed2[7]          ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|seed2[8]          ;
; 15.347 ; 15.567       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|seed2[9]          ;
; 15.348 ; 15.568       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|int_cnt[0]        ;
; 15.348 ; 15.568       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|int_cnt[1]        ;
; 15.348 ; 15.568       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|int_cnt[2]        ;
; 15.348 ; 15.568       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|int_cnt[3]        ;
; 15.348 ; 15.568       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|left              ;
; 15.348 ; 15.568       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|right             ;
; 15.348 ; 15.568       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_er0_prev[16] ;
; 15.348 ; 15.568       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[10]      ;
; 15.348 ; 15.568       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[11]      ;
; 15.348 ; 15.568       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[12]      ;
; 15.348 ; 15.568       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[13]      ;
; 15.348 ; 15.568       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[14]      ;
; 15.348 ; 15.568       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[15]      ;
; 15.348 ; 15.568       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[16]      ;
; 15.348 ; 15.568       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[17]      ;
; 15.348 ; 15.568       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[18]      ;
; 15.348 ; 15.568       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[9]       ;
; 15.349 ; 15.569       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; clk16m                                            ;
; 15.349 ; 15.569       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[11]      ;
; 15.349 ; 15.569       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[12]      ;
; 15.349 ; 15.569       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[13]      ;
; 15.349 ; 15.569       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[14]      ;
; 15.349 ; 15.569       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[15]      ;
; 15.349 ; 15.569       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[16]      ;
; 15.349 ; 15.569       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[17]      ;
; 15.349 ; 15.569       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[18]      ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_27'                                                                                         ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------+
; 18.344 ; 18.344       ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.344 ; 18.344       ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 18.344 ; 18.344       ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 18.344 ; 18.344       ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 18.355 ; 18.355       ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; CLOCK_27[0]~input|o                                       ;
; 18.387 ; 18.387       ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.500 ; 18.500       ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; CLOCK_27[0]~input|i                                       ;
; 18.537 ; 18.537       ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; CLOCK_27[0]~input|i                                       ;
; 18.649 ; 18.649       ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.682 ; 18.682       ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; CLOCK_27[0]~input|o                                       ;
; 18.692 ; 18.692       ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.692 ; 18.692       ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 18.692 ; 18.692       ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 18.692 ; 18.692       ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 33.037 ; 37.037       ; 4.000          ; Port Rate        ; clk_27 ; Rise       ; CLOCK_27[0]                                               ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------------------------------------------------------------+
; 19.556 ; 19.776       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[1]                                                                                   ;
; 19.557 ; 19.777       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|v_osd_active                                                                               ;
; 19.557 ; 19.777       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[0]                                                                                   ;
; 19.557 ; 19.777       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[1]                                                                                   ;
; 19.557 ; 19.777       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[2]                                                                                   ;
; 19.557 ; 19.777       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[3]                                                                                   ;
; 19.557 ; 19.777       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[4]                                                                                   ;
; 19.557 ; 19.777       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[5]                                                                                   ;
; 19.557 ; 19.777       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[6]                                                                                   ;
; 19.557 ; 19.777       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[7]                                                                                   ;
; 19.557 ; 19.777       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[8]                                                                                   ;
; 19.557 ; 19.777       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[9]                                                                                   ;
; 19.557 ; 19.777       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|hs                                                                                         ;
; 19.557 ; 19.777       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[0]                                                                                   ;
; 19.557 ; 19.777       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[2]                                                                                   ;
; 19.557 ; 19.777       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[3]                                                                                   ;
; 19.557 ; 19.777       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[4]                                                                                   ;
; 19.557 ; 19.777       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[5]                                                                                   ;
; 19.557 ; 19.777       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[6]                                                                                   ;
; 19.557 ; 19.777       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[7]                                                                                   ;
; 19.557 ; 19.777       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[0]                                                                                   ;
; 19.557 ; 19.777       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[1]                                                                                   ;
; 19.557 ; 19.777       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[2]                                                                                   ;
; 19.557 ; 19.777       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[3]                                                                                   ;
; 19.557 ; 19.777       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[4]                                                                                   ;
; 19.557 ; 19.777       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[5]                                                                                   ;
; 19.557 ; 19.777       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[6]                                                                                   ;
; 19.557 ; 19.777       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[7]                                                                                   ;
; 19.557 ; 19.777       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[8]                                                                                   ;
; 19.557 ; 19.777       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[9]                                                                                   ;
; 19.557 ; 19.777       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[0]                                                                           ;
; 19.557 ; 19.777       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[4]                                                                           ;
; 19.557 ; 19.777       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vs                                                                                         ;
; 19.558 ; 19.778       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|h_cnt[0]                                                                                   ;
; 19.558 ; 19.778       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|h_cnt[1]                                                                                   ;
; 19.558 ; 19.778       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|h_cnt[2]                                                                                   ;
; 19.558 ; 19.778       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|h_cnt[3]                                                                                   ;
; 19.558 ; 19.778       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|h_cnt[8]                                                                                   ;
; 19.558 ; 19.778       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|h_cnt[9]                                                                                   ;
; 19.558 ; 19.778       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|address_reg_b[0]                      ;
; 19.558 ; 19.778       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[10]                                                                          ;
; 19.558 ; 19.778       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[11]                                                                          ;
; 19.558 ; 19.778       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[12]                                                                          ;
; 19.558 ; 19.778       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[13]                                                                          ;
; 19.558 ; 19.778       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[1]                                                                           ;
; 19.558 ; 19.778       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[2]                                                                           ;
; 19.558 ; 19.778       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[3]                                                                           ;
; 19.558 ; 19.778       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[5]                                                                           ;
; 19.558 ; 19.778       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[6]                                                                           ;
; 19.558 ; 19.778       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[7]                                                                           ;
; 19.558 ; 19.778       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[8]                                                                           ;
; 19.558 ; 19.778       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[9]                                                                           ;
; 19.559 ; 19.779       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|h_cnt[4]                                                                                   ;
; 19.559 ; 19.779       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|h_cnt[5]                                                                                   ;
; 19.559 ; 19.779       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|h_cnt[6]                                                                                   ;
; 19.559 ; 19.779       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|h_cnt[7]                                                                                   ;
; 19.559 ; 19.779       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|h_osd_active                                                                               ;
; 19.559 ; 19.779       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hsD                                                                                        ;
; 19.559 ; 19.779       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hsD2                                                                                       ;
; 19.559 ; 19.779       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_high[0]                                                                                 ;
; 19.559 ; 19.779       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_high[1]                                                                                 ;
; 19.559 ; 19.779       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_high[2]                                                                                 ;
; 19.559 ; 19.779       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_high[3]                                                                                 ;
; 19.559 ; 19.779       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_high[4]                                                                                 ;
; 19.559 ; 19.779       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_high[5]                                                                                 ;
; 19.559 ; 19.779       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_high[6]                                                                                 ;
; 19.559 ; 19.779       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_high[7]                                                                                 ;
; 19.559 ; 19.779       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_high[8]                                                                                 ;
; 19.559 ; 19.779       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_high[9]                                                                                 ;
; 19.559 ; 19.779       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_low[0]                                                                                  ;
; 19.559 ; 19.779       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_low[1]                                                                                  ;
; 19.559 ; 19.779       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_low[2]                                                                                  ;
; 19.559 ; 19.779       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_low[3]                                                                                  ;
; 19.559 ; 19.779       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_low[4]                                                                                  ;
; 19.559 ; 19.779       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_low[5]                                                                                  ;
; 19.559 ; 19.779       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_low[6]                                                                                  ;
; 19.559 ; 19.779       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_low[7]                                                                                  ;
; 19.559 ; 19.779       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_low[8]                                                                                  ;
; 19.559 ; 19.779       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_low[9]                                                                                  ;
; 19.598 ; 19.833       ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ;
; 19.599 ; 19.834       ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a0~portb_address_reg0       ;
; 19.599 ; 19.834       ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a12~portb_address_reg0      ;
; 19.599 ; 19.834       ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0       ;
; 19.599 ; 19.834       ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a4~portb_address_reg0       ;
; 19.599 ; 19.834       ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~portb_address_reg0       ;
; 19.599 ; 19.834       ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ;
; 19.600 ; 19.835       ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a10~portb_address_reg0      ;
; 19.600 ; 19.835       ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~portb_address_reg0      ;
; 19.600 ; 19.835       ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ;
; 19.601 ; 19.836       ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_66d1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 19.601 ; 19.836       ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_66d1:auto_generated|ram_block1a4~portb_address_reg0 ;
; 19.601 ; 19.836       ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0      ;
; 19.601 ; 19.836       ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0      ;
; 19.601 ; 19.836       ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ;
; 19.601 ; 19.836       ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a8~portb_address_reg0       ;
; 19.601 ; 19.836       ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0       ;
; 19.602 ; 19.837       ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a3~portb_address_reg0       ;
; 19.605 ; 19.840       ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a3~portb_address_reg0       ;
; 19.606 ; 19.841       ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_66d1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 19.606 ; 19.841       ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_66d1:auto_generated|ram_block1a4~portb_address_reg0 ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+--------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+--------------+------------+--------+--------+------------+-------------------------------------------------+
; VGA_B[*]     ; clk_27     ; 13.178 ; 13.004 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; clk_27     ; 7.902  ; 7.879  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; clk_27     ; 7.677  ; 7.599  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; clk_27     ; 8.679  ; 8.640  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; clk_27     ; 8.402  ; 8.116  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]    ; clk_27     ; 13.178 ; 13.004 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]    ; clk_27     ; 12.939 ; 12.801 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; clk_27     ; 13.407 ; 13.234 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; clk_27     ; 8.118  ; 8.052  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; clk_27     ; 7.520  ; 7.429  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; clk_27     ; 8.139  ; 8.012  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; clk_27     ; 7.818  ; 7.569  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]    ; clk_27     ; 13.407 ; 13.234 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]    ; clk_27     ; 12.852 ; 12.724 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; clk_27     ; 4.684  ; 4.580  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; clk_27     ; 13.538 ; 13.377 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; clk_27     ; 8.259  ; 8.263  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; clk_27     ; 10.051 ; 9.671  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; clk_27     ; 7.650  ; 7.502  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; clk_27     ; 8.292  ; 8.260  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]    ; clk_27     ; 13.535 ; 13.376 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]    ; clk_27     ; 13.538 ; 13.377 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; clk_27     ; 5.034  ; 4.962  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; AUDIO_L      ; clk_27     ; 5.458  ; 5.423  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUDIO_R      ; clk_27     ; 6.508  ; 6.325  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_A[*]   ; clk_27     ; 13.816 ; 12.529 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[0]  ; clk_27     ; 9.082  ; 8.906  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[1]  ; clk_27     ; 8.523  ; 8.103  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[2]  ; clk_27     ; 9.171  ; 8.968  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[3]  ; clk_27     ; 8.559  ; 8.232  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[4]  ; clk_27     ; 8.952  ; 8.612  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[5]  ; clk_27     ; 13.816 ; 12.529 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[6]  ; clk_27     ; 8.262  ; 8.138  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[7]  ; clk_27     ; 8.320  ; 8.135  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[8]  ; clk_27     ; 8.291  ; 8.012  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[9]  ; clk_27     ; 9.094  ; 8.780  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[10] ; clk_27     ; 8.533  ; 8.310  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[11] ; clk_27     ; 8.524  ; 8.149  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[12] ; clk_27     ; 9.060  ; 8.741  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_nCAS   ; clk_27     ; 7.927  ; 6.621  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_nCS    ; clk_27     ; 3.569  ; 3.331  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_nRAS   ; clk_27     ; 3.524  ; 3.299  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_nWE    ; clk_27     ; 3.569  ; 3.331  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_CLK    ; clk_27     ; 0.690  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CLK    ; clk_27     ;        ; 0.403  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+--------+--------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+--------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+--------------+------------+--------+--------+------------+-------------------------------------------------+
; VGA_B[*]     ; clk_27     ; 4.797  ; 4.777  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; clk_27     ; 5.046  ; 4.915  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; clk_27     ; 5.674  ; 5.600  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; clk_27     ; 5.834  ; 5.774  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; clk_27     ; 5.423  ; 5.292  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]    ; clk_27     ; 5.490  ; 5.397  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]    ; clk_27     ; 4.797  ; 4.777  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; clk_27     ; 4.499  ; 4.430  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; clk_27     ; 5.284  ; 5.207  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; clk_27     ; 5.715  ; 5.608  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; clk_27     ; 4.646  ; 4.544  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; clk_27     ; 4.953  ; 4.866  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]    ; clk_27     ; 5.651  ; 5.536  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]    ; clk_27     ; 4.499  ; 4.430  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; clk_27     ; 4.089  ; 3.985  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; clk_27     ; 4.665  ; 4.619  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; clk_27     ; 4.826  ; 4.785  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; clk_27     ; 7.855  ; 7.422  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; clk_27     ; 4.665  ; 4.619  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; clk_27     ; 4.858  ; 4.782  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]    ; clk_27     ; 5.640  ; 5.514  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]    ; clk_27     ; 5.283  ; 5.216  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; clk_27     ; 4.424  ; 4.351  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; AUDIO_L      ; clk_27     ; 4.832  ; 4.794  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUDIO_R      ; clk_27     ; 5.840  ; 5.660  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_A[*]   ; clk_27     ; 5.794  ; 5.542  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[0]  ; clk_27     ; 6.384  ; 6.084  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[1]  ; clk_27     ; 6.135  ; 5.655  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[2]  ; clk_27     ; 6.887  ; 6.576  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[3]  ; clk_27     ; 6.446  ; 6.016  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[4]  ; clk_27     ; 6.260  ; 5.815  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[5]  ; clk_27     ; 10.214 ; 8.834  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[6]  ; clk_27     ; 5.851  ; 5.602  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[7]  ; clk_27     ; 5.955  ; 5.645  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[8]  ; clk_27     ; 6.266  ; 5.892  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[9]  ; clk_27     ; 5.794  ; 5.542  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[10] ; clk_27     ; 6.409  ; 6.241  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[11] ; clk_27     ; 6.658  ; 6.226  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[12] ; clk_27     ; 7.182  ; 6.800  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_nCAS   ; clk_27     ; 7.474  ; 6.168  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_nCS    ; clk_27     ; 3.115  ; 2.877  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_nRAS   ; clk_27     ; 3.071  ; 2.847  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_nWE    ; clk_27     ; 3.116  ; 2.878  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_CLK    ; clk_27     ; 0.176  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CLK    ; clk_27     ;        ; -0.109 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+--------+--------+------------+-------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                     ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 79.01 MHz  ; 79.01 MHz       ; pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 121.65 MHz ; 121.65 MHz      ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 18.609 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 31.462 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.362 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.363 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 15.345 ; 0.000         ;
; clk_27                                          ; 18.329 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.554 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                     ;
+--------+----------------------------------------------+----------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 18.609 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[3]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 12.580     ;
; 18.638 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[3]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 12.551     ;
; 18.679 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[1]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 12.510     ;
; 18.708 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[1]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 12.481     ;
; 18.739 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[0]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 12.450     ;
; 18.768 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[0]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 12.421     ;
; 18.852 ; sigma_delta_dac:sigma_delta_dac|seed_out[3]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.076     ; 12.336     ;
; 18.861 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[3]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 12.328     ;
; 18.871 ; sigma_delta_dac:sigma_delta_dac|seed_out[1]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.059     ; 12.334     ;
; 18.878 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[2]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 12.311     ;
; 18.890 ; sigma_delta_dac:sigma_delta_dac|seed_out[3]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.059     ; 12.315     ;
; 18.899 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[5]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 12.290     ;
; 18.900 ; sigma_delta_dac:sigma_delta_dac|seed_out[1]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.059     ; 12.305     ;
; 18.907 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[2]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 12.282     ;
; 18.919 ; sigma_delta_dac:sigma_delta_dac|seed_out[3]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.059     ; 12.286     ;
; 18.926 ; sigma_delta_dac:sigma_delta_dac|seed_out[0]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.076     ; 12.262     ;
; 18.928 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[5]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 12.261     ;
; 18.931 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[1]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 12.258     ;
; 18.950 ; sigma_delta_dac:sigma_delta_dac|seed_out[0]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.059     ; 12.255     ;
; 18.964 ; sigma_delta_dac:sigma_delta_dac|seed_out[1]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.076     ; 12.224     ;
; 18.968 ; sigma_delta_dac:sigma_delta_dac|seed_out[3]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.076     ; 12.220     ;
; 18.979 ; sigma_delta_dac:sigma_delta_dac|seed_out[0]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.059     ; 12.226     ;
; 18.991 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[0]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 12.198     ;
; 18.997 ; sigma_delta_dac:sigma_delta_dac|seed_out[3]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.076     ; 12.191     ;
; 19.014 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[4]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 12.175     ;
; 19.016 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[7]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 12.173     ;
; 19.027 ; sigma_delta_dac:sigma_delta_dac|seed_out[2]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.076     ; 12.161     ;
; 19.042 ; sigma_delta_dac:sigma_delta_dac|seed_out[0]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.076     ; 12.146     ;
; 19.043 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[4]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 12.146     ;
; 19.045 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[7]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 12.144     ;
; 19.065 ; sigma_delta_dac:sigma_delta_dac|seed_out[2]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.059     ; 12.140     ;
; 19.070 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[3]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 12.119     ;
; 19.071 ; sigma_delta_dac:sigma_delta_dac|seed_out[0]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.076     ; 12.117     ;
; 19.080 ; sigma_delta_dac:sigma_delta_dac|seed_out[1]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.076     ; 12.108     ;
; 19.094 ; sigma_delta_dac:sigma_delta_dac|seed_out[2]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.059     ; 12.111     ;
; 19.109 ; sigma_delta_dac:sigma_delta_dac|seed_out[1]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.076     ; 12.079     ;
; 19.118 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[6]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 12.071     ;
; 19.123 ; sigma_delta_dac:sigma_delta_dac|seed_out[1]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.059     ; 12.082     ;
; 19.130 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[2]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 12.059     ;
; 19.134 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[9]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 12.055     ;
; 19.140 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[1]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 12.049     ;
; 19.142 ; sigma_delta_dac:sigma_delta_dac|seed_out[3]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.059     ; 12.063     ;
; 19.143 ; sigma_delta_dac:sigma_delta_dac|seed_out[2]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.076     ; 12.045     ;
; 19.147 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[6]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 12.042     ;
; 19.151 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[5]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 12.038     ;
; 19.163 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[9]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 12.026     ;
; 19.172 ; sigma_delta_dac:sigma_delta_dac|seed_out[2]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.076     ; 12.016     ;
; 19.189 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[3]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[17] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 12.000     ;
; 19.200 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[0]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 11.989     ;
; 19.202 ; sigma_delta_dac:sigma_delta_dac|seed_out[0]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.059     ; 12.003     ;
; 19.203 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[8]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 11.986     ;
; 19.232 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[8]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 11.957     ;
; 19.234 ; sigma_delta_dac:sigma_delta_dac|seed_out[3]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.076     ; 11.954     ;
; 19.259 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[1]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[17] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 11.930     ;
; 19.265 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[11] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.063     ; 11.936     ;
; 19.266 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[4]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 11.923     ;
; 19.268 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[7]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 11.921     ;
; 19.294 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[11] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.063     ; 11.907     ;
; 19.297 ; sigma_delta_dac:sigma_delta_dac|seed_out[3]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[17] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.076     ; 11.891     ;
; 19.317 ; sigma_delta_dac:sigma_delta_dac|seed_out[2]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.059     ; 11.888     ;
; 19.319 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[0]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[17] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 11.870     ;
; 19.332 ; sigma_delta_dac:sigma_delta_dac|seed_out[1]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.059     ; 11.873     ;
; 19.336 ; sigma_delta_dac:sigma_delta_dac|seed_out[0]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.076     ; 11.852     ;
; 19.339 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[2]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 11.850     ;
; 19.346 ; sigma_delta_dac:sigma_delta_dac|seed_out[1]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.076     ; 11.842     ;
; 19.351 ; sigma_delta_dac:sigma_delta_dac|seed_out[3]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.059     ; 11.854     ;
; 19.355 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[10] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 11.834     ;
; 19.360 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[5]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 11.829     ;
; 19.370 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[6]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 11.819     ;
; 19.371 ; sigma_delta_dac:sigma_delta_dac|seed_out[0]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[17] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.076     ; 11.817     ;
; 19.384 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[10] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 11.805     ;
; 19.386 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[9]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 11.803     ;
; 19.409 ; sigma_delta_dac:sigma_delta_dac|seed_out[1]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[17] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.076     ; 11.779     ;
; 19.411 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[13] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.063     ; 11.790     ;
; 19.411 ; sigma_delta_dac:sigma_delta_dac|seed_out[0]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.059     ; 11.794     ;
; 19.412 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[14] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.063     ; 11.789     ;
; 19.437 ; sigma_delta_dac:sigma_delta_dac|seed_out[2]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.076     ; 11.751     ;
; 19.440 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[13] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.063     ; 11.761     ;
; 19.441 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[14] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.063     ; 11.760     ;
; 19.450 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[12] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.063     ; 11.751     ;
; 19.451 ; sigma_delta_dac:sigma_delta_dac|seed_out[1]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[17] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.059     ; 11.754     ;
; 19.455 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[8]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 11.734     ;
; 19.458 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[2]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[17] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 11.731     ;
; 19.470 ; sigma_delta_dac:sigma_delta_dac|seed_out[3]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[17] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.059     ; 11.735     ;
; 19.472 ; sigma_delta_dac:sigma_delta_dac|seed_out[2]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[17] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.076     ; 11.716     ;
; 19.475 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[4]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 11.714     ;
; 19.477 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[7]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 11.712     ;
; 19.479 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[12] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.063     ; 11.722     ;
; 19.479 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[5]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[17] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 11.710     ;
; 19.517 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[11] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.063     ; 11.684     ;
; 19.526 ; sigma_delta_dac:sigma_delta_dac|seed_out[2]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.059     ; 11.679     ;
; 19.530 ; sigma_delta_dac:sigma_delta_dac|seed_out[0]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[17] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.059     ; 11.675     ;
; 19.531 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[15] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.063     ; 11.670     ;
; 19.560 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[15] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.063     ; 11.641     ;
; 19.579 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[6]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 11.610     ;
; 19.594 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[4]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[17] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 11.595     ;
; 19.595 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[9]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 11.594     ;
; 19.596 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[7]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[17] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 11.593     ;
; 19.607 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[10] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.075     ; 11.582     ;
; 19.608 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[17] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.063     ; 11.593     ;
+--------+----------------------------------------------+----------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                        ;
+--------+---------------------------+----------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                                                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+----------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 31.462 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.178      ; 8.428      ;
; 31.471 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.179      ; 8.420      ;
; 31.578 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.179      ; 8.313      ;
; 31.602 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.178      ; 8.288      ;
; 31.655 ; vga:vga|v_cnt[3]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.178      ; 8.235      ;
; 31.656 ; vga:vga|v_cnt[2]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.178      ; 8.234      ;
; 31.664 ; vga:vga|v_cnt[3]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.179      ; 8.227      ;
; 31.664 ; vga:vga|v_cnt[3]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a4~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.179      ; 8.227      ;
; 31.665 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.178      ; 8.225      ;
; 31.665 ; vga:vga|v_cnt[2]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.179      ; 8.226      ;
; 31.665 ; vga:vga|v_cnt[2]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a4~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.179      ; 8.226      ;
; 31.674 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.179      ; 8.217      ;
; 31.675 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a4~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.179      ; 8.216      ;
; 31.734 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.180      ; 8.158      ;
; 31.736 ; vga:vga|v_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.178      ; 8.154      ;
; 31.745 ; vga:vga|v_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.179      ; 8.146      ;
; 31.766 ; vga:vga|video_counter[10] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.168      ; 8.114      ;
; 31.775 ; vga:vga|video_counter[10] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.169      ; 8.106      ;
; 31.781 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.179      ; 8.110      ;
; 31.786 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.180      ; 8.106      ;
; 31.794 ; vga:vga|v_cnt[4]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.178      ; 8.096      ;
; 31.803 ; vga:vga|v_cnt[4]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.179      ; 8.088      ;
; 31.805 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.178      ; 8.085      ;
; 31.818 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a12~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.179      ; 8.073      ;
; 31.820 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a4~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.179      ; 8.071      ;
; 31.852 ; vga:vga|v_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.179      ; 8.039      ;
; 31.874 ; vga:vga|video_counter[1]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.171      ; 8.009      ;
; 31.876 ; vga:vga|v_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.178      ; 8.014      ;
; 31.882 ; vga:vga|video_counter[10] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.169      ; 7.999      ;
; 31.883 ; vga:vga|video_counter[1]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.172      ; 8.001      ;
; 31.887 ; vga:vga|v_cnt[4]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.178      ; 8.003      ;
; 31.896 ; vga:vga|v_cnt[4]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.179      ; 7.995      ;
; 31.896 ; vga:vga|v_cnt[4]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a4~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.179      ; 7.995      ;
; 31.899 ; vga:vga|video_counter[2]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.171      ; 7.984      ;
; 31.906 ; vga:vga|video_counter[10] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.168      ; 7.974      ;
; 31.908 ; vga:vga|video_counter[2]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.172      ; 7.976      ;
; 31.912 ; osd:osd|hs_low[2]         ; osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_66d1:auto_generated|ram_block1a4~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.195      ; 7.995      ;
; 31.937 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.180      ; 7.955      ;
; 31.938 ; vga:vga|v_cnt[3]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.178      ; 7.952      ;
; 31.939 ; vga:vga|v_cnt[2]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.178      ; 7.951      ;
; 31.944 ; vga:vga|video_counter[0]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.172      ; 7.940      ;
; 31.947 ; vga:vga|v_cnt[3]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.179      ; 7.944      ;
; 31.947 ; vga:vga|v_cnt[3]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a12~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.179      ; 7.944      ;
; 31.948 ; vga:vga|v_cnt[2]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.179      ; 7.943      ;
; 31.948 ; vga:vga|v_cnt[2]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a12~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.179      ; 7.943      ;
; 31.949 ; vga:vga|v_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a4~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.179      ; 7.942      ;
; 31.953 ; vga:vga|video_counter[0]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.173      ; 7.932      ;
; 31.971 ; osd:osd|hs_low[2]         ; osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_66d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.197      ; 7.938      ;
; 31.989 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.180      ; 7.903      ;
; 31.990 ; vga:vga|video_counter[1]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.172      ; 7.894      ;
; 31.992 ; vga:vga|video_counter[3]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.171      ; 7.891      ;
; 31.995 ; vga:vga|v_cnt[8]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.178      ; 7.895      ;
; 32.001 ; vga:vga|video_counter[3]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.172      ; 7.883      ;
; 32.004 ; vga:vga|v_cnt[8]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.179      ; 7.887      ;
; 32.006 ; vga:vga|v_cnt[3]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.180      ; 7.886      ;
; 32.007 ; vga:vga|v_cnt[2]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.180      ; 7.885      ;
; 32.008 ; vga:vga|v_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.180      ; 7.884      ;
; 32.012 ; vga:vga|v_cnt[3]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.180      ; 7.880      ;
; 32.012 ; osd:osd|hs_low[2]         ; osd:osd|h_osd_active                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.062     ; 7.607      ;
; 32.013 ; vga:vga|v_cnt[2]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.180      ; 7.879      ;
; 32.014 ; vga:vga|video_counter[1]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.171      ; 7.869      ;
; 32.015 ; vga:vga|video_counter[2]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.172      ; 7.869      ;
; 32.021 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a12~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.179      ; 7.870      ;
; 32.029 ; vga:vga|video_counter[6]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.171      ; 7.854      ;
; 32.038 ; vga:vga|video_counter[6]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.172      ; 7.846      ;
; 32.038 ; vga:vga|video_counter[10] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.170      ; 7.844      ;
; 32.039 ; vga:vga|video_counter[2]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.171      ; 7.844      ;
; 32.060 ; vga:vga|v_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.180      ; 7.832      ;
; 32.060 ; vga:vga|video_counter[0]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.173      ; 7.825      ;
; 32.066 ; vga:vga|v_cnt[4]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.180      ; 7.826      ;
; 32.084 ; vga:vga|video_counter[0]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.172      ; 7.800      ;
; 32.086 ; vga:vga|video_counter[9]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.168      ; 7.794      ;
; 32.090 ; vga:vga|video_counter[10] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.170      ; 7.792      ;
; 32.092 ; vga:vga|v_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a12~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.179      ; 7.799      ;
; 32.095 ; vga:vga|video_counter[9]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.169      ; 7.786      ;
; 32.101 ; vga:vga|video_counter[5]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.171      ; 7.782      ;
; 32.108 ; vga:vga|video_counter[3]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.172      ; 7.776      ;
; 32.110 ; vga:vga|video_counter[5]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.172      ; 7.774      ;
; 32.110 ; vga:vga|v_cnt[7]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.178      ; 7.780      ;
; 32.111 ; vga:vga|v_cnt[8]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.179      ; 7.780      ;
; 32.118 ; vga:vga|v_cnt[4]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.180      ; 7.774      ;
; 32.119 ; vga:vga|v_cnt[7]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.179      ; 7.772      ;
; 32.119 ; vga:vga|v_cnt[7]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a4~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.179      ; 7.772      ;
; 32.122 ; vga:vga|video_counter[10] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a12~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.169      ; 7.759      ;
; 32.124 ; vga:vga|video_counter[8]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.171      ; 7.759      ;
; 32.132 ; vga:vga|video_counter[3]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.171      ; 7.751      ;
; 32.133 ; vga:vga|video_counter[8]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.172      ; 7.751      ;
; 32.135 ; vga:vga|v_cnt[8]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.178      ; 7.755      ;
; 32.145 ; vga:vga|video_counter[6]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.172      ; 7.739      ;
; 32.146 ; vga:vga|video_counter[1]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.173      ; 7.739      ;
; 32.149 ; vga:vga|video_counter[12] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.168      ; 7.731      ;
; 32.150 ; vga:vga|v_cnt[4]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a12~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.179      ; 7.741      ;
; 32.158 ; vga:vga|video_counter[12] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.169      ; 7.723      ;
; 32.169 ; vga:vga|video_counter[6]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.171      ; 7.714      ;
; 32.171 ; vga:vga|video_counter[2]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.173      ; 7.714      ;
; 32.174 ; vga:vga|video_counter[4]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.172      ; 7.710      ;
; 32.176 ; vga:vga|v_cnt[0]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.178      ; 7.714      ;
; 32.183 ; vga:vga|video_counter[4]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.173      ; 7.702      ;
; 32.185 ; vga:vga|v_cnt[0]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.179      ; 7.706      ;
; 32.185 ; vga:vga|v_cnt[0]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a4~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.179      ; 7.706      ;
+--------+---------------------------+----------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                   ;
+-------+---------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                                       ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.362 ; vga:vga|video_counter[9]  ; vga:vga|video_counter[9]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; vga:vga|video_counter[10] ; vga:vga|video_counter[10]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; vga:vga|video_counter[12] ; vga:vga|video_counter[12]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.363 ; vga:vga|vs                ; vga:vga|vs                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; vga:vga|hs                ; vga:vga|hs                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; vga:vga|video_counter[0]  ; vga:vga|video_counter[0]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; vga:vga|video_counter[1]  ; vga:vga|video_counter[1]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; vga:vga|video_counter[2]  ; vga:vga|video_counter[2]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; vga:vga|video_counter[3]  ; vga:vga|video_counter[3]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; vga:vga|video_counter[4]  ; vga:vga|video_counter[4]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; vga:vga|video_counter[5]  ; vga:vga|video_counter[5]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; vga:vga|video_counter[6]  ; vga:vga|video_counter[6]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; vga:vga|video_counter[7]  ; vga:vga|video_counter[7]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; vga:vga|video_counter[8]  ; vga:vga|video_counter[8]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; vga:vga|video_counter[11] ; vga:vga|video_counter[11]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.374 ; vga:vga|v_cnt[6]          ; vga:vga|v_cnt[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.608      ;
; 0.409 ; vga:vga|v_cnt[9]          ; vga:vga|v_cnt[9]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.643      ;
; 0.431 ; vga:vga|video_counter[13] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|address_reg_b[0]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.666      ;
; 0.434 ; vga:vga|video_counter[5]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a0~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 0.953      ;
; 0.435 ; vga:vga|video_counter[7]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a0~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 0.954      ;
; 0.435 ; vga:vga|video_counter[11] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a0~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 0.954      ;
; 0.439 ; vga:vga|video_counter[6]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a0~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 0.958      ;
; 0.602 ; osd:osd|h_cnt[6]          ; osd:osd|hs_low[6]                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.836      ;
; 0.603 ; vga:vga|v_cnt[2]          ; vga:vga|v_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.837      ;
; 0.608 ; vga:vga|v_cnt[5]          ; vga:vga|v_cnt[5]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.842      ;
; 0.611 ; vga:vga|h_cnt[1]          ; vga:vga|h_cnt[1]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.845      ;
; 0.614 ; vga:vga|h_cnt[2]          ; vga:vga|h_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.848      ;
; 0.614 ; vga:vga|h_cnt[6]          ; vga:vga|h_cnt[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.848      ;
; 0.614 ; osd:osd|hsD               ; osd:osd|hsD2                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.848      ;
; 0.617 ; vga:vga|h_cnt[3]          ; vga:vga|h_cnt[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.851      ;
; 0.617 ; vga:vga|v_cnt[1]          ; vga:vga|v_cnt[1]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.851      ;
; 0.619 ; vga:vga|h_cnt[7]          ; vga:vga|h_cnt[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.853      ;
; 0.622 ; vga:vga|v_cnt[4]          ; vga:vga|v_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.856      ;
; 0.633 ; vga:vga|h_cnt[0]          ; vga:vga|h_cnt[0]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.867      ;
; 0.649 ; osd:osd|hsD               ; osd:osd|h_cnt[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.883      ;
; 0.649 ; osd:osd|hsD               ; osd:osd|h_cnt[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.883      ;
; 0.650 ; osd:osd|hsD               ; osd:osd|h_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.884      ;
; 0.654 ; osd:osd|hsD               ; osd:osd|h_cnt[5]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.888      ;
; 0.680 ; vga:vga|v_cnt[6]          ; vga:vga|v_cnt[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.914      ;
; 0.681 ; vga:vga|v_cnt[6]          ; vga:vga|v_cnt[8]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.915      ;
; 0.686 ; vga:vga|v_cnt[6]          ; vga:vga|v_cnt[0]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.920      ;
; 0.690 ; vga:vga|video_counter[7]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a8~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 1.208      ;
; 0.692 ; vga:vga|video_counter[11] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a8~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 1.210      ;
; 0.695 ; vga:vga|video_counter[8]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a8~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 1.213      ;
; 0.701 ; osd:osd|hsD2              ; osd:osd|h_cnt[5]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.935      ;
; 0.710 ; vga:vga|video_counter[8]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a0~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 1.229      ;
; 0.711 ; vga:vga|video_counter[3]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a0~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 1.230      ;
; 0.726 ; vga:vga|video_counter[7]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 1.245      ;
; 0.728 ; vga:vga|video_counter[6]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a8~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 1.246      ;
; 0.738 ; vga:vga|video_counter[7]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 1.273      ;
; 0.739 ; vga:vga|video_counter[8]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 1.258      ;
; 0.744 ; vga:vga|video_counter[6]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 1.279      ;
; 0.753 ; vga:vga|video_counter[6]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 1.272      ;
; 0.755 ; vga:vga|video_counter[8]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 1.290      ;
; 0.762 ; vga:vga|video_counter[11] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 1.297      ;
; 0.762 ; vga:vga|video_counter[11] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a10~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 1.281      ;
; 0.765 ; vga:vga|h_cnt[7]          ; vga:vga|h_cnt[8]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.999      ;
; 0.770 ; vga:vga|h_cnt[4]          ; vga:vga|h_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.004      ;
; 0.771 ; vga:vga|video_counter[6]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a10~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 1.290      ;
; 0.776 ; vga:vga|video_counter[6]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 1.311      ;
; 0.776 ; vga:vga|video_counter[11] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 1.295      ;
; 0.783 ; vga:vga|video_counter[11] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 1.318      ;
; 0.788 ; vga:vga|video_counter[8]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 1.323      ;
; 0.796 ; osd:osd|hsD2              ; osd:osd|h_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.030      ;
; 0.797 ; vga:vga|v_cnt[3]          ; vga:vga|v_cnt[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.031      ;
; 0.798 ; osd:osd|hsD2              ; osd:osd|h_cnt[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.032      ;
; 0.798 ; osd:osd|hsD2              ; osd:osd|h_cnt[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.032      ;
; 0.817 ; vga:vga|v_cnt[1]          ; vga:vga|vs                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.051      ;
; 0.827 ; vga:vga|h_cnt[5]          ; vga:vga|hs                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.061      ;
; 0.886 ; vga:vga|v_cnt[4]          ; vga:vga|v_cnt[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.120      ;
; 0.887 ; vga:vga|v_cnt[4]          ; vga:vga|v_cnt[8]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.121      ;
; 0.889 ; vga:vga|v_cnt[4]          ; vga:vga|v_cnt[0]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.123      ;
; 0.891 ; vga:vga|v_cnt[2]          ; vga:vga|v_cnt[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.125      ;
; 0.898 ; vga:vga|h_cnt[1]          ; vga:vga|h_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.132      ;
; 0.899 ; vga:vga|h_cnt[5]          ; vga:vga|h_cnt[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.133      ;
; 0.900 ; vga:vga|h_cnt[0]          ; vga:vga|h_cnt[1]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.134      ;
; 0.900 ; vga:vga|v_cnt[0]          ; vga:vga|v_cnt[1]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.134      ;
; 0.902 ; vga:vga|v_cnt[8]          ; vga:vga|v_cnt[9]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.136      ;
; 0.902 ; vga:vga|v_cnt[2]          ; vga:vga|v_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.136      ;
; 0.902 ; vga:vga|h_cnt[2]          ; vga:vga|h_cnt[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.136      ;
; 0.902 ; vga:vga|h_cnt[6]          ; vga:vga|h_cnt[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.136      ;
; 0.904 ; osd:osd|hsD               ; osd:osd|h_cnt[9]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.135      ;
; 0.904 ; vga:vga|v_cnt[1]          ; vga:vga|v_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.138      ;
; 0.904 ; vga:vga|h_cnt[3]          ; vga:vga|h_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.138      ;
; 0.905 ; osd:osd|hsD               ; osd:osd|h_cnt[1]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.136      ;
; 0.905 ; osd:osd|hsD               ; osd:osd|h_cnt[8]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.136      ;
; 0.906 ; osd:osd|hsD               ; osd:osd|h_cnt[0]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.137      ;
; 0.906 ; osd:osd|hsD               ; osd:osd|h_cnt[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.137      ;
; 0.907 ; osd:osd|hsD               ; osd:osd|h_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.138      ;
; 0.910 ; vga:vga|v_cnt[4]          ; vga:vga|v_cnt[5]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.144      ;
; 0.911 ; vga:vga|h_cnt[0]          ; vga:vga|h_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.145      ;
; 0.911 ; vga:vga|v_cnt[0]          ; vga:vga|v_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.145      ;
; 0.913 ; vga:vga|h_cnt[2]          ; vga:vga|h_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.147      ;
; 0.923 ; vga:vga|v_cnt[4]          ; vga:vga|vs                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.157      ;
; 0.929 ; vga:vga|video_counter[5]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 1.464      ;
; 0.931 ; vga:vga|video_counter[5]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a10~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 1.450      ;
; 0.933 ; vga:vga|h_cnt[5]          ; vga:vga|h_cnt[5]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.167      ;
; 0.938 ; vga:vga|h_cnt[9]          ; vga:vga|h_cnt[9]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.172      ;
; 0.941 ; osd:osd|v_osd_active      ; osd:osd|v_osd_active                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.176      ;
; 0.944 ; vga:vga|video_counter[5]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 1.463      ;
+-------+---------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                        ;
+-------+-----------------------------------------------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.363 ; sdram:sdram|q[2]                              ; sdram:sdram|q[2]                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; sdram:sdram|q[1]                              ; sdram:sdram|q[1]                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; sigma_delta_dac:sigma_delta_dac|int_cnt[1]    ; sigma_delta_dac:sigma_delta_dac|int_cnt[1]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; sigma_delta_dac:sigma_delta_dac|int_cnt[2]    ; sigma_delta_dac:sigma_delta_dac|int_cnt[2]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; sigma_delta_dac:sigma_delta_dac|int_cnt[3]    ; sigma_delta_dac:sigma_delta_dac|int_cnt[3]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.597      ;
; 0.374 ; clk16m                                        ; clk16m                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.608      ;
; 0.374 ; sdram:sdram|q[0]                              ; sdram:sdram|q[0]                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.608      ;
; 0.374 ; sigma_delta_dac:sigma_delta_dac|left          ; sigma_delta_dac:sigma_delta_dac|left           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.608      ;
; 0.374 ; sigma_delta_dac:sigma_delta_dac|right         ; sigma_delta_dac:sigma_delta_dac|right          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.608      ;
; 0.374 ; sigma_delta_dac:sigma_delta_dac|seed2[17]     ; sigma_delta_dac:sigma_delta_dac|seed2[17]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.608      ;
; 0.374 ; sigma_delta_dac:sigma_delta_dac|seed2[18]     ; sigma_delta_dac:sigma_delta_dac|seed2[18]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.608      ;
; 0.374 ; sigma_delta_dac:sigma_delta_dac|int_cnt[0]    ; sigma_delta_dac:sigma_delta_dac|int_cnt[0]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.608      ;
; 0.387 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[18]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[18]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.621      ;
; 0.396 ; sigma_delta_dac:sigma_delta_dac|seed2[7]      ; sigma_delta_dac:sigma_delta_dac|seed2[8]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.630      ;
; 0.396 ; sigma_delta_dac:sigma_delta_dac|seed2[15]     ; sigma_delta_dac:sigma_delta_dac|seed2[16]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.630      ;
; 0.398 ; sigma_delta_dac:sigma_delta_dac|seed2[5]      ; sigma_delta_dac:sigma_delta_dac|seed2[6]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.632      ;
; 0.399 ; sigma_delta_dac:sigma_delta_dac|seed1[4]      ; sigma_delta_dac:sigma_delta_dac|seed1[5]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.633      ;
; 0.400 ; sigma_delta_dac:sigma_delta_dac|int_cnt[1]    ; sigma_delta_dac:sigma_delta_dac|int_cnt[3]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.634      ;
; 0.401 ; sigma_delta_dac:sigma_delta_dac|int_cnt[1]    ; sigma_delta_dac:sigma_delta_dac|int_cnt[2]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.635      ;
; 0.403 ; sigma_delta_dac:sigma_delta_dac|seed2[18]     ; sigma_delta_dac:sigma_delta_dac|seed2[0]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.637      ;
; 0.403 ; sigma_delta_dac:sigma_delta_dac|seed2[18]     ; sigma_delta_dac:sigma_delta_dac|seed2[17]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.637      ;
; 0.405 ; sdram:sdram|reset[4]                          ; sdram:sdram|reset[4]                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.639      ;
; 0.407 ; sigma_delta_dac:sigma_delta_dac|int_cnt[0]    ; sigma_delta_dac:sigma_delta_dac|int_cnt[1]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.641      ;
; 0.409 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.643      ;
; 0.415 ; sigma_delta_dac:sigma_delta_dac|seed2[1]      ; sigma_delta_dac:sigma_delta_dac|seed2[2]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.649      ;
; 0.417 ; sigma_delta_dac:sigma_delta_dac|seed1[3]      ; sigma_delta_dac:sigma_delta_dac|seed_sum[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.651      ;
; 0.428 ; sigma_delta_dac:sigma_delta_dac|seed2[17]     ; sigma_delta_dac:sigma_delta_dac|seed2[14]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.662      ;
; 0.430 ; sigma_delta_dac:sigma_delta_dac|seed2[17]     ; sigma_delta_dac:sigma_delta_dac|seed2[15]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.664      ;
; 0.446 ; sigma_delta_dac:sigma_delta_dac|seed2[17]     ; sigma_delta_dac:sigma_delta_dac|seed2[18]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.680      ;
; 0.507 ; sigma_delta_dac:sigma_delta_dac|seed1[5]      ; sigma_delta_dac:sigma_delta_dac|seed1[6]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.741      ;
; 0.508 ; sigma_delta_dac:sigma_delta_dac|seed1[15]     ; sigma_delta_dac:sigma_delta_dac|seed1[16]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.742      ;
; 0.509 ; sigma_delta_dac:sigma_delta_dac|seed1[17]     ; sigma_delta_dac:sigma_delta_dac|seed1[18]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.743      ;
; 0.509 ; sigma_delta_dac:sigma_delta_dac|seed2[6]      ; sigma_delta_dac:sigma_delta_dac|seed2[7]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.743      ;
; 0.521 ; sigma_delta_dac:sigma_delta_dac|seed2[11]     ; sigma_delta_dac:sigma_delta_dac|seed2[12]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.755      ;
; 0.528 ; sigma_delta_dac:sigma_delta_dac|seed1[2]      ; sigma_delta_dac:sigma_delta_dac|seed1[3]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.762      ;
; 0.538 ; sigma_delta_dac:sigma_delta_dac|seed2[10]     ; sigma_delta_dac:sigma_delta_dac|seed2[11]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.772      ;
; 0.544 ; sigma_delta_dac:sigma_delta_dac|seed2[3]      ; sigma_delta_dac:sigma_delta_dac|seed2[4]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.778      ;
; 0.561 ; sigma_delta_dac:sigma_delta_dac|seed1[20]     ; sigma_delta_dac:sigma_delta_dac|seed1[21]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.795      ;
; 0.565 ; sigma_delta_dac:sigma_delta_dac|seed2[8]      ; sigma_delta_dac:sigma_delta_dac|seed2[9]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.799      ;
; 0.570 ; sigma_delta_dac:sigma_delta_dac|seed2[12]     ; sigma_delta_dac:sigma_delta_dac|seed2[13]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.805      ;
; 0.577 ; sigma_delta_dac:sigma_delta_dac|seed_prev[3]  ; sigma_delta_dac:sigma_delta_dac|seed_out[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.811      ;
; 0.577 ; sigma_delta_dac:sigma_delta_dac|rdata_cur[14] ; sigma_delta_dac:sigma_delta_dac|rdata_prev[14] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.810      ;
; 0.580 ; sigma_delta_dac:sigma_delta_dac|rdata_cur[13] ; sigma_delta_dac:sigma_delta_dac|rdata_prev[13] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.813      ;
; 0.585 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[8]   ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[8]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.819      ;
; 0.586 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[14]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[14]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.821      ;
; 0.586 ; sigma_delta_dac:sigma_delta_dac|rdata_cur[12] ; sigma_delta_dac:sigma_delta_dac|rdata_prev[12] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.819      ;
; 0.586 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[8]   ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[8]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.819      ;
; 0.586 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[12]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[12]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.820      ;
; 0.586 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[4]   ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[4]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.820      ;
; 0.586 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[6]   ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.820      ;
; 0.587 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[15]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[15]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.822      ;
; 0.587 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[4]   ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[4]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.820      ;
; 0.587 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[14]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[14]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.821      ;
; 0.588 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[10]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[10]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.823      ;
; 0.588 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[15]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[15]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.822      ;
; 0.589 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[9]   ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[9]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.824      ;
; 0.589 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[10]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[10]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.823      ;
; 0.590 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[11]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[11]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.825      ;
; 0.590 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[18]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[18]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.825      ;
; 0.590 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[2]   ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.824      ;
; 0.591 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[13]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[13]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.826      ;
; 0.591 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[2]   ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.824      ;
; 0.591 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[9]   ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[9]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.825      ;
; 0.591 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[16]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[16]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.825      ;
; 0.592 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[7]   ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[7]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.825      ;
; 0.592 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[13]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[13]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.826      ;
; 0.592 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[3]   ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.826      ;
; 0.592 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[5]   ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.826      ;
; 0.593 ; sigma_delta_dac:sigma_delta_dac|seed_prev[2]  ; sigma_delta_dac:sigma_delta_dac|seed_out[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.828      ;
; 0.593 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[1]   ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[1]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.826      ;
; 0.593 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[5]   ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.826      ;
; 0.593 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[17]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[17]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.827      ;
; 0.598 ; sigma_delta_dac:sigma_delta_dac|int_cnt[2]    ; sigma_delta_dac:sigma_delta_dac|int_cnt[3]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.832      ;
; 0.599 ; sigma_delta_dac:sigma_delta_dac|seed1[19]     ; sigma_delta_dac:sigma_delta_dac|seed1[20]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.833      ;
; 0.601 ; sigma_delta_dac:sigma_delta_dac|seed1[6]      ; sigma_delta_dac:sigma_delta_dac|seed1[7]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.835      ;
; 0.602 ; sdram:sdram|reset[2]                          ; sdram:sdram|reset[2]                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.836      ;
; 0.605 ; sigma_delta_dac:sigma_delta_dac|seed1[12]     ; sigma_delta_dac:sigma_delta_dac|seed1[13]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.839      ;
; 0.605 ; sigma_delta_dac:sigma_delta_dac|seed1[2]      ; sigma_delta_dac:sigma_delta_dac|seed_sum[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.839      ;
; 0.606 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[10]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[10]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.841      ;
; 0.606 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[10]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[10]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.841      ;
; 0.607 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[6]   ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.842      ;
; 0.607 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[8]   ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[8]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.842      ;
; 0.607 ; sigma_delta_dac:sigma_delta_dac|seed1[1]      ; sigma_delta_dac:sigma_delta_dac|seed1[2]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.841      ;
; 0.607 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[6]   ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.842      ;
; 0.607 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[8]   ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[8]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.842      ;
; 0.607 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[0]   ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.841      ;
; 0.608 ; sdram:sdram|reset[3]                          ; sdram:sdram|reset[3]                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.842      ;
; 0.608 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[14]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[14]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.842      ;
; 0.608 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[0]   ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.841      ;
; 0.608 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[1]   ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[1]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.843      ;
; 0.608 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[14]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[14]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.842      ;
; 0.609 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[16]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[16]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.843      ;
; 0.609 ; sigma_delta_dac:sigma_delta_dac|seed1[1]      ; sigma_delta_dac:sigma_delta_dac|seed_sum[1]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.843      ;
; 0.609 ; sigma_delta_dac:sigma_delta_dac|ldata_int[10] ; sigma_delta_dac:sigma_delta_dac|ldata_int[10]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.843      ;
; 0.609 ; sigma_delta_dac:sigma_delta_dac|ldata_int[13] ; sigma_delta_dac:sigma_delta_dac|ldata_int[13]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.843      ;
; 0.609 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[16]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[16]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.843      ;
; 0.610 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[17]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[17]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.844      ;
; 0.610 ; sigma_delta_dac:sigma_delta_dac|ldata_int[12] ; sigma_delta_dac:sigma_delta_dac|ldata_int[12]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.844      ;
; 0.610 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[17]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[17]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.844      ;
; 0.611 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[2]   ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.846      ;
+-------+-----------------------------------------------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------+
; 15.345 ; 15.563       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|left              ;
; 15.345 ; 15.563       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|right             ;
; 15.345 ; 15.563       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_er0_prev[16] ;
; 15.345 ; 15.563       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[0]       ;
; 15.345 ; 15.563       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[10]      ;
; 15.345 ; 15.563       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[11]      ;
; 15.345 ; 15.563       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[12]      ;
; 15.345 ; 15.563       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[13]      ;
; 15.345 ; 15.563       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[14]      ;
; 15.345 ; 15.563       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[15]      ;
; 15.345 ; 15.563       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[16]      ;
; 15.345 ; 15.563       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[17]      ;
; 15.345 ; 15.563       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[18]      ;
; 15.345 ; 15.563       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[1]       ;
; 15.345 ; 15.563       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[2]       ;
; 15.345 ; 15.563       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[3]       ;
; 15.345 ; 15.563       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[4]       ;
; 15.345 ; 15.563       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[5]       ;
; 15.345 ; 15.563       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[6]       ;
; 15.345 ; 15.563       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[7]       ;
; 15.345 ; 15.563       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[8]       ;
; 15.345 ; 15.563       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[9]       ;
; 15.346 ; 15.564       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; clk16m                                            ;
; 15.346 ; 15.564       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[0]       ;
; 15.346 ; 15.564       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[10]      ;
; 15.346 ; 15.564       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[11]      ;
; 15.346 ; 15.564       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[12]      ;
; 15.346 ; 15.564       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[13]      ;
; 15.346 ; 15.564       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[14]      ;
; 15.346 ; 15.564       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[15]      ;
; 15.346 ; 15.564       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[16]      ;
; 15.346 ; 15.564       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[17]      ;
; 15.346 ; 15.564       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[18]      ;
; 15.346 ; 15.564       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[1]       ;
; 15.346 ; 15.564       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[2]       ;
; 15.346 ; 15.564       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[3]       ;
; 15.346 ; 15.564       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[4]       ;
; 15.346 ; 15.564       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[5]       ;
; 15.346 ; 15.564       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[6]       ;
; 15.346 ; 15.564       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[7]       ;
; 15.346 ; 15.564       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[8]       ;
; 15.346 ; 15.564       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[9]       ;
; 15.346 ; 15.564       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[11]      ;
; 15.346 ; 15.564       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[12]      ;
; 15.346 ; 15.564       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[13]      ;
; 15.346 ; 15.564       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[14]      ;
; 15.346 ; 15.564       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[15]      ;
; 15.346 ; 15.564       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[16]      ;
; 15.346 ; 15.564       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[17]      ;
; 15.346 ; 15.564       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[18]      ;
; 15.346 ; 15.564       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[19]      ;
; 15.346 ; 15.564       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[20]      ;
; 15.346 ; 15.564       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[21]      ;
; 15.346 ; 15.564       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[11]      ;
; 15.346 ; 15.564       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[12]      ;
; 15.346 ; 15.564       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[13]      ;
; 15.346 ; 15.564       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[14]      ;
; 15.346 ; 15.564       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[15]      ;
; 15.346 ; 15.564       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[16]      ;
; 15.346 ; 15.564       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[17]      ;
; 15.346 ; 15.564       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[18]      ;
; 15.346 ; 15.564       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19]      ;
; 15.346 ; 15.564       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20]      ;
; 15.346 ; 15.564       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21]      ;
; 15.347 ; 15.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram:sdram|q[0]                                  ;
; 15.347 ; 15.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram:sdram|q[1]                                  ;
; 15.347 ; 15.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram:sdram|q[2]                                  ;
; 15.347 ; 15.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram:sdram|reset[0]                              ;
; 15.347 ; 15.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram:sdram|reset[1]                              ;
; 15.347 ; 15.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram:sdram|reset[2]                              ;
; 15.347 ; 15.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram:sdram|reset[3]                              ;
; 15.347 ; 15.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram:sdram|reset[4]                              ;
; 15.347 ; 15.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|int_cnt[0]        ;
; 15.347 ; 15.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|int_cnt[1]        ;
; 15.347 ; 15.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|int_cnt[2]        ;
; 15.347 ; 15.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|int_cnt[3]        ;
; 15.347 ; 15.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|ldata_int[10]     ;
; 15.347 ; 15.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|ldata_int[11]     ;
; 15.347 ; 15.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|ldata_int[12]     ;
; 15.347 ; 15.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|ldata_int[13]     ;
; 15.347 ; 15.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|ldata_int[14]     ;
; 15.347 ; 15.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|ldata_int[15]     ;
; 15.347 ; 15.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|ldata_int[16]     ;
; 15.347 ; 15.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|ldata_int[17]     ;
; 15.347 ; 15.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|ldata_int[18]     ;
; 15.347 ; 15.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|ldata_int[7]      ;
; 15.347 ; 15.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|ldata_int[8]      ;
; 15.347 ; 15.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|ldata_int[9]      ;
; 15.347 ; 15.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|rdata_cur[11]     ;
; 15.347 ; 15.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|seed2[0]          ;
; 15.347 ; 15.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|seed2[10]         ;
; 15.347 ; 15.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|seed2[11]         ;
; 15.347 ; 15.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|seed2[12]         ;
; 15.347 ; 15.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|seed2[13]         ;
; 15.347 ; 15.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|seed2[14]         ;
; 15.347 ; 15.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|seed2[15]         ;
; 15.347 ; 15.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|seed2[16]         ;
; 15.347 ; 15.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|seed2[17]         ;
; 15.347 ; 15.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|seed2[18]         ;
; 15.347 ; 15.565       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|seed2[1]          ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_27'                                                                                          ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------+
; 18.329 ; 18.329       ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.329 ; 18.329       ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 18.329 ; 18.329       ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 18.329 ; 18.329       ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 18.365 ; 18.365       ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; CLOCK_27[0]~input|o                                       ;
; 18.393 ; 18.393       ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.500 ; 18.500       ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; CLOCK_27[0]~input|i                                       ;
; 18.537 ; 18.537       ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; CLOCK_27[0]~input|i                                       ;
; 18.643 ; 18.643       ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.672 ; 18.672       ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; CLOCK_27[0]~input|o                                       ;
; 18.705 ; 18.705       ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.705 ; 18.705       ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 18.705 ; 18.705       ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 18.705 ; 18.705       ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 33.037 ; 37.037       ; 4.000          ; Port Rate        ; clk_27 ; Rise       ; CLOCK_27[0]                                               ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------------------------------------------------------------+
; 19.554 ; 19.772       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|v_osd_active                                                                               ;
; 19.554 ; 19.772       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[11]                                                                          ;
; 19.554 ; 19.772       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[1]                                                                           ;
; 19.554 ; 19.772       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[2]                                                                           ;
; 19.554 ; 19.772       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[3]                                                                           ;
; 19.554 ; 19.772       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[5]                                                                           ;
; 19.554 ; 19.772       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[6]                                                                           ;
; 19.554 ; 19.772       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[7]                                                                           ;
; 19.554 ; 19.772       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[8]                                                                           ;
; 19.555 ; 19.773       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|h_cnt[0]                                                                                   ;
; 19.555 ; 19.773       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|h_cnt[1]                                                                                   ;
; 19.555 ; 19.773       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|h_cnt[2]                                                                                   ;
; 19.555 ; 19.773       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|h_cnt[3]                                                                                   ;
; 19.555 ; 19.773       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|h_cnt[4]                                                                                   ;
; 19.555 ; 19.773       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|h_cnt[5]                                                                                   ;
; 19.555 ; 19.773       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|h_cnt[6]                                                                                   ;
; 19.555 ; 19.773       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|h_cnt[7]                                                                                   ;
; 19.555 ; 19.773       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|h_cnt[8]                                                                                   ;
; 19.555 ; 19.773       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|h_cnt[9]                                                                                   ;
; 19.555 ; 19.773       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|h_osd_active                                                                               ;
; 19.555 ; 19.773       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hsD                                                                                        ;
; 19.555 ; 19.773       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hsD2                                                                                       ;
; 19.555 ; 19.773       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_high[0]                                                                                 ;
; 19.555 ; 19.773       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_high[1]                                                                                 ;
; 19.555 ; 19.773       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_high[2]                                                                                 ;
; 19.555 ; 19.773       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_high[3]                                                                                 ;
; 19.555 ; 19.773       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_high[4]                                                                                 ;
; 19.555 ; 19.773       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_high[5]                                                                                 ;
; 19.555 ; 19.773       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_high[6]                                                                                 ;
; 19.555 ; 19.773       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_high[7]                                                                                 ;
; 19.555 ; 19.773       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_high[8]                                                                                 ;
; 19.555 ; 19.773       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_high[9]                                                                                 ;
; 19.555 ; 19.773       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_low[0]                                                                                  ;
; 19.555 ; 19.773       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_low[1]                                                                                  ;
; 19.555 ; 19.773       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_low[2]                                                                                  ;
; 19.555 ; 19.773       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_low[3]                                                                                  ;
; 19.555 ; 19.773       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_low[4]                                                                                  ;
; 19.555 ; 19.773       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_low[5]                                                                                  ;
; 19.555 ; 19.773       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_low[6]                                                                                  ;
; 19.555 ; 19.773       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_low[7]                                                                                  ;
; 19.555 ; 19.773       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_low[8]                                                                                  ;
; 19.555 ; 19.773       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_low[9]                                                                                  ;
; 19.555 ; 19.773       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|address_reg_b[0]                      ;
; 19.555 ; 19.773       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[0]                                                                           ;
; 19.555 ; 19.773       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[10]                                                                          ;
; 19.555 ; 19.773       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[12]                                                                          ;
; 19.555 ; 19.773       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[13]                                                                          ;
; 19.555 ; 19.773       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[4]                                                                           ;
; 19.555 ; 19.773       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[9]                                                                           ;
; 19.556 ; 19.774       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[0]                                                                                   ;
; 19.556 ; 19.774       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[1]                                                                                   ;
; 19.556 ; 19.774       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[2]                                                                                   ;
; 19.556 ; 19.774       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[3]                                                                                   ;
; 19.556 ; 19.774       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[4]                                                                                   ;
; 19.556 ; 19.774       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[5]                                                                                   ;
; 19.556 ; 19.774       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[6]                                                                                   ;
; 19.556 ; 19.774       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[7]                                                                                   ;
; 19.556 ; 19.774       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[8]                                                                                   ;
; 19.556 ; 19.774       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[9]                                                                                   ;
; 19.556 ; 19.774       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|hs                                                                                         ;
; 19.556 ; 19.774       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[0]                                                                                   ;
; 19.556 ; 19.774       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[2]                                                                                   ;
; 19.556 ; 19.774       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[3]                                                                                   ;
; 19.556 ; 19.774       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[4]                                                                                   ;
; 19.556 ; 19.774       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[5]                                                                                   ;
; 19.556 ; 19.774       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[6]                                                                                   ;
; 19.556 ; 19.774       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[7]                                                                                   ;
; 19.556 ; 19.774       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[0]                                                                                   ;
; 19.556 ; 19.774       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[1]                                                                                   ;
; 19.556 ; 19.774       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[2]                                                                                   ;
; 19.556 ; 19.774       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[3]                                                                                   ;
; 19.556 ; 19.774       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[4]                                                                                   ;
; 19.556 ; 19.774       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[5]                                                                                   ;
; 19.556 ; 19.774       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[6]                                                                                   ;
; 19.556 ; 19.774       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[7]                                                                                   ;
; 19.556 ; 19.774       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[8]                                                                                   ;
; 19.556 ; 19.774       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[9]                                                                                   ;
; 19.556 ; 19.774       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vs                                                                                         ;
; 19.557 ; 19.775       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[1]                                                                                   ;
; 19.603 ; 19.836       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_66d1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 19.603 ; 19.836       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_66d1:auto_generated|ram_block1a4~portb_address_reg0 ;
; 19.603 ; 19.836       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a12~portb_address_reg0      ;
; 19.603 ; 19.836       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ;
; 19.603 ; 19.836       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ;
; 19.603 ; 19.836       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a4~portb_address_reg0       ;
; 19.603 ; 19.836       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ;
; 19.603 ; 19.836       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ;
; 19.604 ; 19.837       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a0~portb_address_reg0       ;
; 19.604 ; 19.837       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a10~portb_address_reg0      ;
; 19.604 ; 19.837       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~portb_address_reg0      ;
; 19.604 ; 19.837       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0      ;
; 19.604 ; 19.837       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0      ;
; 19.604 ; 19.837       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0       ;
; 19.604 ; 19.837       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a3~portb_address_reg0       ;
; 19.604 ; 19.837       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~portb_address_reg0       ;
; 19.604 ; 19.837       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a8~portb_address_reg0       ;
; 19.604 ; 19.837       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0       ;
; 19.611 ; 19.844       ; 0.233          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a10~portb_address_reg0      ;
; 19.611 ; 19.844       ; 0.233          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~portb_address_reg0      ;
; 19.611 ; 19.844       ; 0.233          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0      ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+--------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+--------------+------------+--------+--------+------------+-------------------------------------------------+
; VGA_B[*]     ; clk_27     ; 12.138 ; 11.750 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; clk_27     ; 7.345  ; 7.144  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; clk_27     ; 7.144  ; 6.933  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; clk_27     ; 8.066  ; 7.832  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; clk_27     ; 7.727  ; 7.438  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]    ; clk_27     ; 12.138 ; 11.750 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]    ; clk_27     ; 11.942 ; 11.638 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; clk_27     ; 12.364 ; 11.955 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; clk_27     ; 7.552  ; 7.297  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; clk_27     ; 6.956  ; 6.747  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; clk_27     ; 7.502  ; 7.271  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; clk_27     ; 7.164  ; 6.976  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]    ; clk_27     ; 12.364 ; 11.955 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]    ; clk_27     ; 11.833 ; 11.502 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; clk_27     ; 4.332  ; 4.191  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; clk_27     ; 12.507 ; 12.170 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; clk_27     ; 7.669  ; 7.483  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; clk_27     ; 9.232  ; 8.643  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; clk_27     ; 7.019  ; 6.833  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; clk_27     ; 7.686  ; 7.485  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]    ; clk_27     ; 12.503 ; 12.164 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]    ; clk_27     ; 12.507 ; 12.170 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; clk_27     ; 4.664  ; 4.532  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; AUDIO_L      ; clk_27     ; 5.062  ; 4.950  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUDIO_R      ; clk_27     ; 6.024  ; 5.770  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_A[*]   ; clk_27     ; 12.335 ; 11.094 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[0]  ; clk_27     ; 8.331  ; 8.087  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[1]  ; clk_27     ; 7.794  ; 7.321  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[2]  ; clk_27     ; 8.419  ; 8.138  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[3]  ; clk_27     ; 7.819  ; 7.430  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[4]  ; clk_27     ; 8.192  ; 7.765  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[5]  ; clk_27     ; 12.335 ; 11.094 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[6]  ; clk_27     ; 7.569  ; 7.359  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[7]  ; clk_27     ; 7.623  ; 7.377  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[8]  ; clk_27     ; 7.602  ; 7.247  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[9]  ; clk_27     ; 8.360  ; 7.926  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[10] ; clk_27     ; 7.845  ; 7.584  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[11] ; clk_27     ; 7.837  ; 7.365  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[12] ; clk_27     ; 8.304  ; 7.852  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_nCAS   ; clk_27     ; 6.879  ; 5.755  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_nCS    ; clk_27     ; 3.208  ; 3.027  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_nRAS   ; clk_27     ; 3.170  ; 2.991  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_nWE    ; clk_27     ; 3.209  ; 3.028  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_CLK    ; clk_27     ; 0.392  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CLK    ; clk_27     ;        ; 0.134  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+--------+--------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+--------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+--------------+------------+--------+--------+------------+-------------------------------------------------+
; VGA_B[*]     ; clk_27     ; 4.437  ; 4.350  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; clk_27     ; 4.700  ; 4.464  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; clk_27     ; 5.276  ; 5.078  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; clk_27     ; 5.415  ; 5.246  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; clk_27     ; 5.058  ; 4.799  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]    ; clk_27     ; 5.065  ; 4.828  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]    ; clk_27     ; 4.437  ; 4.350  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; clk_27     ; 4.134  ; 3.974  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; clk_27     ; 4.903  ; 4.734  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; clk_27     ; 5.310  ; 5.096  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; clk_27     ; 4.313  ; 4.133  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; clk_27     ; 4.594  ; 4.428  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]    ; clk_27     ; 5.230  ; 4.960  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]    ; clk_27     ; 4.134  ; 3.974  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; clk_27     ; 3.784  ; 3.645  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; clk_27     ; 4.315  ; 4.212  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; clk_27     ; 4.472  ; 4.357  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; clk_27     ; 7.188  ; 6.609  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; clk_27     ; 4.315  ; 4.212  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; clk_27     ; 4.488  ; 4.360  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]    ; clk_27     ; 5.240  ; 5.016  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]    ; clk_27     ; 4.892  ; 4.759  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; clk_27     ; 4.103  ; 3.972  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; AUDIO_L      ; clk_27     ; 4.486  ; 4.374  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUDIO_R      ; clk_27     ; 5.409  ; 5.161  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_A[*]   ; clk_27     ; 5.317  ; 4.998  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[0]  ; clk_27     ; 5.830  ; 5.550  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[1]  ; clk_27     ; 5.577  ; 5.111  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[2]  ; clk_27     ; 6.290  ; 5.988  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[3]  ; clk_27     ; 5.839  ; 5.445  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[4]  ; clk_27     ; 5.696  ; 5.254  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[5]  ; clk_27     ; 9.043  ; 7.768  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[6]  ; clk_27     ; 5.328  ; 5.087  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[7]  ; clk_27     ; 5.416  ; 5.101  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[8]  ; clk_27     ; 5.725  ; 5.341  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[9]  ; clk_27     ; 5.317  ; 4.998  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[10] ; clk_27     ; 5.883  ; 5.636  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[11] ; clk_27     ; 6.079  ; 5.668  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[12] ; clk_27     ; 6.536  ; 6.143  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_nCAS   ; clk_27     ; 6.478  ; 5.354  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_nCS    ; clk_27     ; 2.807  ; 2.626  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_nRAS   ; clk_27     ; 2.768  ; 2.588  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_nWE    ; clk_27     ; 2.807  ; 2.626  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_CLK    ; clk_27     ; -0.082 ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CLK    ; clk_27     ;        ; -0.338 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+--------+--------+------------+-------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 24.066 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 35.089 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.186 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 15.413 ; 0.000         ;
; clk_27                                          ; 17.953 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.596 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                     ;
+--------+----------------------------------------------+----------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 24.066 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[3]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 7.142      ;
; 24.070 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[3]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 7.138      ;
; 24.111 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[1]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 7.097      ;
; 24.115 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[1]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 7.093      ;
; 24.153 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[0]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 7.055      ;
; 24.157 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[0]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 7.051      ;
; 24.218 ; sigma_delta_dac:sigma_delta_dac|seed_out[3]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.036     ; 6.998      ;
; 24.222 ; sigma_delta_dac:sigma_delta_dac|seed_out[3]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.036     ; 6.994      ;
; 24.230 ; sigma_delta_dac:sigma_delta_dac|seed_out[1]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.036     ; 6.986      ;
; 24.233 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[2]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 6.975      ;
; 24.234 ; sigma_delta_dac:sigma_delta_dac|seed_out[1]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.036     ; 6.982      ;
; 24.237 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[2]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 6.971      ;
; 24.240 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[5]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 6.968      ;
; 24.244 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[5]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 6.964      ;
; 24.278 ; sigma_delta_dac:sigma_delta_dac|seed_out[0]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.036     ; 6.938      ;
; 24.282 ; sigma_delta_dac:sigma_delta_dac|seed_out[0]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.036     ; 6.934      ;
; 24.306 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[4]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 6.902      ;
; 24.309 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[7]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 6.899      ;
; 24.310 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[4]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 6.898      ;
; 24.313 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[7]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 6.895      ;
; 24.328 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[3]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 6.880      ;
; 24.329 ; sigma_delta_dac:sigma_delta_dac|seed_out[3]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.048     ; 6.875      ;
; 24.332 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[3]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 6.876      ;
; 24.341 ; sigma_delta_dac:sigma_delta_dac|seed_out[3]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.048     ; 6.863      ;
; 24.345 ; sigma_delta_dac:sigma_delta_dac|seed_out[2]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.036     ; 6.871      ;
; 24.349 ; sigma_delta_dac:sigma_delta_dac|seed_out[2]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.036     ; 6.867      ;
; 24.371 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[6]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 6.837      ;
; 24.373 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[1]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 6.835      ;
; 24.375 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[6]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 6.833      ;
; 24.377 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[1]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 6.831      ;
; 24.378 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[9]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 6.830      ;
; 24.382 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[9]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 6.826      ;
; 24.397 ; sigma_delta_dac:sigma_delta_dac|seed_out[3]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.048     ; 6.807      ;
; 24.406 ; sigma_delta_dac:sigma_delta_dac|seed_out[1]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.048     ; 6.798      ;
; 24.409 ; sigma_delta_dac:sigma_delta_dac|seed_out[3]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.048     ; 6.795      ;
; 24.415 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[0]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 6.793      ;
; 24.418 ; sigma_delta_dac:sigma_delta_dac|seed_out[1]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.048     ; 6.786      ;
; 24.419 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[0]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 6.789      ;
; 24.422 ; sigma_delta_dac:sigma_delta_dac|seed_out[0]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.048     ; 6.782      ;
; 24.425 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[8]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 6.783      ;
; 24.429 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[8]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 6.779      ;
; 24.434 ; sigma_delta_dac:sigma_delta_dac|seed_out[0]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.048     ; 6.770      ;
; 24.459 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[11] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.036     ; 6.757      ;
; 24.463 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[11] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.036     ; 6.753      ;
; 24.474 ; sigma_delta_dac:sigma_delta_dac|seed_out[1]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.048     ; 6.730      ;
; 24.480 ; sigma_delta_dac:sigma_delta_dac|seed_out[3]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.036     ; 6.736      ;
; 24.484 ; sigma_delta_dac:sigma_delta_dac|seed_out[3]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.036     ; 6.732      ;
; 24.486 ; sigma_delta_dac:sigma_delta_dac|seed_out[2]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.048     ; 6.718      ;
; 24.486 ; sigma_delta_dac:sigma_delta_dac|seed_out[1]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.048     ; 6.718      ;
; 24.490 ; sigma_delta_dac:sigma_delta_dac|seed_out[0]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.048     ; 6.714      ;
; 24.492 ; sigma_delta_dac:sigma_delta_dac|seed_out[1]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.036     ; 6.724      ;
; 24.495 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[2]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 6.713      ;
; 24.496 ; sigma_delta_dac:sigma_delta_dac|seed_out[1]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.036     ; 6.720      ;
; 24.498 ; sigma_delta_dac:sigma_delta_dac|seed_out[2]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.048     ; 6.706      ;
; 24.499 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[2]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 6.709      ;
; 24.502 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[5]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 6.706      ;
; 24.502 ; sigma_delta_dac:sigma_delta_dac|seed_out[0]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.048     ; 6.702      ;
; 24.506 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[5]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 6.702      ;
; 24.510 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[10] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 6.698      ;
; 24.514 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[10] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 6.694      ;
; 24.539 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[13] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.036     ; 6.677      ;
; 24.540 ; sigma_delta_dac:sigma_delta_dac|seed_out[0]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.036     ; 6.676      ;
; 24.542 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[3]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[17] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 6.666      ;
; 24.543 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[14] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.036     ; 6.673      ;
; 24.543 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[13] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.036     ; 6.673      ;
; 24.544 ; sigma_delta_dac:sigma_delta_dac|seed_out[0]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.036     ; 6.672      ;
; 24.547 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[14] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.036     ; 6.669      ;
; 24.554 ; sigma_delta_dac:sigma_delta_dac|seed_out[2]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.048     ; 6.650      ;
; 24.566 ; sigma_delta_dac:sigma_delta_dac|seed_out[2]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.048     ; 6.638      ;
; 24.568 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[4]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 6.640      ;
; 24.571 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[12] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.036     ; 6.645      ;
; 24.571 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[7]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 6.637      ;
; 24.572 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[4]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 6.636      ;
; 24.575 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[12] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.036     ; 6.641      ;
; 24.575 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[7]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 6.633      ;
; 24.587 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[1]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[17] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 6.621      ;
; 24.607 ; sigma_delta_dac:sigma_delta_dac|seed_out[2]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.036     ; 6.609      ;
; 24.609 ; sigma_delta_dac:sigma_delta_dac|seed_out[3]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[17] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.048     ; 6.595      ;
; 24.611 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[15] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.036     ; 6.605      ;
; 24.611 ; sigma_delta_dac:sigma_delta_dac|seed_out[2]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.036     ; 6.605      ;
; 24.615 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[15] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.036     ; 6.601      ;
; 24.629 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[0]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[17] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 6.579      ;
; 24.633 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[6]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 6.575      ;
; 24.637 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[6]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 6.571      ;
; 24.640 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[9]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 6.568      ;
; 24.644 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[9]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 6.564      ;
; 24.659 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[17] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.036     ; 6.557      ;
; 24.663 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[17] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.036     ; 6.553      ;
; 24.675 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[3]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[16] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 6.533      ;
; 24.686 ; sigma_delta_dac:sigma_delta_dac|seed_out[1]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[17] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.048     ; 6.518      ;
; 24.687 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[8]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[19] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 6.521      ;
; 24.691 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[8]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[18] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 6.517      ;
; 24.694 ; sigma_delta_dac:sigma_delta_dac|seed_out[3]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[17] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.036     ; 6.522      ;
; 24.702 ; sigma_delta_dac:sigma_delta_dac|seed_out[0]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[17] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.048     ; 6.502      ;
; 24.705 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[16] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.036     ; 6.511      ;
; 24.706 ; sigma_delta_dac:sigma_delta_dac|seed_out[1]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[17] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.036     ; 6.510      ;
; 24.709 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[16] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.036     ; 6.507      ;
; 24.709 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[2]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[17] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 6.499      ;
; 24.716 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[5]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[17] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.044     ; 6.492      ;
; 24.720 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[20] ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 31.265       ; -0.036     ; 6.496      ;
+--------+----------------------------------------------+----------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                        ;
+--------+---------------------------+----------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                                                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+----------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 35.089 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.099      ; 4.701      ;
; 35.095 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.099      ; 4.695      ;
; 35.137 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.100      ; 4.654      ;
; 35.144 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.100      ; 4.647      ;
; 35.147 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a4~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.101      ; 4.645      ;
; 35.193 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.100      ; 4.598      ;
; 35.194 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.099      ; 4.596      ;
; 35.198 ; vga:vga|v_cnt[3]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.100      ; 4.593      ;
; 35.200 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.099      ; 4.590      ;
; 35.200 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.100      ; 4.591      ;
; 35.203 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a4~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.101      ; 4.589      ;
; 35.204 ; vga:vga|v_cnt[2]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.100      ; 4.587      ;
; 35.205 ; vga:vga|v_cnt[3]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.100      ; 4.586      ;
; 35.208 ; vga:vga|v_cnt[3]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a4~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.101      ; 4.584      ;
; 35.211 ; vga:vga|v_cnt[2]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.100      ; 4.580      ;
; 35.214 ; vga:vga|v_cnt[2]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a4~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.101      ; 4.578      ;
; 35.231 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a12~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.101      ; 4.561      ;
; 35.242 ; vga:vga|v_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.099      ; 4.548      ;
; 35.248 ; vga:vga|v_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.099      ; 4.542      ;
; 35.257 ; vga:vga|v_cnt[4]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.099      ; 4.533      ;
; 35.261 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.100      ; 4.530      ;
; 35.263 ; vga:vga|v_cnt[4]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.099      ; 4.527      ;
; 35.274 ; vga:vga|v_cnt[5]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.100      ; 4.517      ;
; 35.280 ; vga:vga|video_counter[1]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.093      ; 4.504      ;
; 35.286 ; vga:vga|video_counter[1]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.093      ; 4.498      ;
; 35.290 ; vga:vga|v_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.100      ; 4.501      ;
; 35.297 ; vga:vga|v_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.100      ; 4.494      ;
; 35.299 ; vga:vga|v_cnt[4]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.100      ; 4.492      ;
; 35.300 ; vga:vga|v_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a4~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.101      ; 4.492      ;
; 35.306 ; vga:vga|v_cnt[4]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.100      ; 4.485      ;
; 35.309 ; vga:vga|v_cnt[4]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a4~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.101      ; 4.483      ;
; 35.336 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a12~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.101      ; 4.456      ;
; 35.349 ; vga:vga|video_counter[3]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.093      ; 4.435      ;
; 35.352 ; vga:vga|video_counter[10] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.090      ; 4.429      ;
; 35.352 ; vga:vga|v_cnt[3]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a12~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.101      ; 4.440      ;
; 35.355 ; vga:vga|video_counter[3]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.093      ; 4.429      ;
; 35.358 ; vga:vga|video_counter[10] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.090      ; 4.423      ;
; 35.358 ; vga:vga|v_cnt[2]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a12~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.101      ; 4.434      ;
; 35.366 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.100      ; 4.425      ;
; 35.374 ; vga:vga|v_cnt[8]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.099      ; 4.416      ;
; 35.379 ; vga:vga|v_cnt[6]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.100      ; 4.412      ;
; 35.380 ; vga:vga|v_cnt[8]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.099      ; 4.410      ;
; 35.381 ; vga:vga|video_counter[1]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.094      ; 4.404      ;
; 35.384 ; vga:vga|v_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a12~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.101      ; 4.408      ;
; 35.385 ; vga:vga|video_counter[0]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.094      ; 4.400      ;
; 35.387 ; vga:vga|video_counter[2]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.093      ; 4.397      ;
; 35.390 ; vga:vga|video_counter[1]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.094      ; 4.395      ;
; 35.391 ; vga:vga|video_counter[0]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.094      ; 4.394      ;
; 35.393 ; vga:vga|video_counter[2]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.093      ; 4.391      ;
; 35.395 ; vga:vga|video_counter[9]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.090      ; 4.386      ;
; 35.396 ; vga:vga|v_cnt[3]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.100      ; 4.395      ;
; 35.399 ; vga:vga|v_cnt[4]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a12~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.101      ; 4.393      ;
; 35.401 ; vga:vga|video_counter[9]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.090      ; 4.380      ;
; 35.402 ; vga:vga|v_cnt[2]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.100      ; 4.389      ;
; 35.403 ; vga:vga|v_cnt[3]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.100      ; 4.388      ;
; 35.407 ; vga:vga|v_cnt[0]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.100      ; 4.384      ;
; 35.409 ; vga:vga|v_cnt[2]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.100      ; 4.382      ;
; 35.411 ; vga:vga|video_counter[6]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.093      ; 4.373      ;
; 35.414 ; vga:vga|v_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.100      ; 4.377      ;
; 35.414 ; vga:vga|v_cnt[0]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.100      ; 4.377      ;
; 35.416 ; vga:vga|video_counter[5]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.093      ; 4.368      ;
; 35.417 ; vga:vga|video_counter[6]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.093      ; 4.367      ;
; 35.417 ; vga:vga|v_cnt[0]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a4~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.101      ; 4.375      ;
; 35.422 ; vga:vga|v_cnt[8]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.100      ; 4.369      ;
; 35.422 ; vga:vga|video_counter[5]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.093      ; 4.362      ;
; 35.422 ; vga:vga|v_cnt[7]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.100      ; 4.369      ;
; 35.427 ; vga:vga|v_cnt[9]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.100      ; 4.364      ;
; 35.429 ; vga:vga|v_cnt[8]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.100      ; 4.362      ;
; 35.429 ; vga:vga|v_cnt[4]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.100      ; 4.362      ;
; 35.429 ; vga:vga|v_cnt[7]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.100      ; 4.362      ;
; 35.432 ; vga:vga|v_cnt[8]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a4~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.101      ; 4.360      ;
; 35.432 ; vga:vga|v_cnt[7]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a4~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.101      ; 4.360      ;
; 35.442 ; vga:vga|v_cnt[4]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.100      ; 4.349      ;
; 35.442 ; vga:vga|v_cnt[3]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.099      ; 4.348      ;
; 35.448 ; vga:vga|v_cnt[2]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.099      ; 4.342      ;
; 35.448 ; vga:vga|v_cnt[3]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.099      ; 4.342      ;
; 35.450 ; vga:vga|video_counter[3]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.094      ; 4.335      ;
; 35.452 ; vga:vga|video_counter[1]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.094      ; 4.333      ;
; 35.453 ; vga:vga|video_counter[10] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.091      ; 4.329      ;
; 35.454 ; vga:vga|v_cnt[2]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.099      ; 4.336      ;
; 35.459 ; vga:vga|video_counter[3]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.094      ; 4.326      ;
; 35.462 ; vga:vga|video_counter[10] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.091      ; 4.320      ;
; 35.464 ; vga:vga|video_counter[8]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.093      ; 4.320      ;
; 35.465 ; vga:vga|video_counter[1]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.094      ; 4.320      ;
; 35.470 ; vga:vga|video_counter[8]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.093      ; 4.314      ;
; 35.486 ; vga:vga|video_counter[0]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.095      ; 4.300      ;
; 35.488 ; vga:vga|video_counter[2]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.094      ; 4.297      ;
; 35.494 ; vga:vga|video_counter[7]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.093      ; 4.290      ;
; 35.495 ; vga:vga|video_counter[0]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.095      ; 4.291      ;
; 35.496 ; vga:vga|video_counter[9]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.091      ; 4.286      ;
; 35.497 ; vga:vga|video_counter[2]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.094      ; 4.288      ;
; 35.500 ; vga:vga|video_counter[7]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.093      ; 4.284      ;
; 35.500 ; osd:osd|hs_low[2]         ; osd:osd|h_osd_active                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.035     ; 4.134      ;
; 35.502 ; vga:vga|video_counter[1]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a12~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.095      ; 4.284      ;
; 35.504 ; vga:vga|v_cnt[7]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.099      ; 4.286      ;
; 35.505 ; vga:vga|video_counter[9]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.091      ; 4.277      ;
; 35.506 ; osd:osd|hs_low[2]         ; osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_66d1:auto_generated|ram_block1a4~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.109      ; 4.294      ;
; 35.510 ; vga:vga|v_cnt[7]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.099      ; 4.280      ;
; 35.512 ; vga:vga|video_counter[6]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.094      ; 4.273      ;
; 35.516 ; vga:vga|v_cnt[8]          ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a12~portb_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.101      ; 4.276      ;
+--------+---------------------------+----------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                   ;
+-------+---------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                                       ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.186 ; vga:vga|video_counter[1]  ; vga:vga|video_counter[1]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:vga|video_counter[2]  ; vga:vga|video_counter[2]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:vga|video_counter[3]  ; vga:vga|video_counter[3]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:vga|video_counter[5]  ; vga:vga|video_counter[5]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:vga|video_counter[6]  ; vga:vga|video_counter[6]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:vga|video_counter[7]  ; vga:vga|video_counter[7]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:vga|video_counter[8]  ; vga:vga|video_counter[8]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:vga|video_counter[11] ; vga:vga|video_counter[11]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; vga:vga|vs                ; vga:vga|vs                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:vga|hs                ; vga:vga|hs                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:vga|video_counter[0]  ; vga:vga|video_counter[0]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:vga|video_counter[4]  ; vga:vga|video_counter[4]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:vga|video_counter[9]  ; vga:vga|video_counter[9]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:vga|video_counter[10] ; vga:vga|video_counter[10]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:vga|video_counter[12] ; vga:vga|video_counter[12]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; vga:vga|v_cnt[6]          ; vga:vga|v_cnt[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.197 ; vga:vga|video_counter[5]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a0~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.483      ;
; 0.197 ; vga:vga|video_counter[6]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a0~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.483      ;
; 0.197 ; vga:vga|video_counter[7]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a0~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.483      ;
; 0.197 ; vga:vga|video_counter[11] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a0~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.483      ;
; 0.205 ; vga:vga|v_cnt[9]          ; vga:vga|v_cnt[9]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.210 ; vga:vga|video_counter[13] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|address_reg_b[0]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.295 ; osd:osd|h_cnt[6]          ; osd:osd|hs_low[6]                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.303 ; osd:osd|hsD               ; osd:osd|hsD2                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; vga:vga|v_cnt[2]          ; vga:vga|v_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; vga:vga|h_cnt[1]          ; vga:vga|h_cnt[1]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vga:vga|v_cnt[5]          ; vga:vga|v_cnt[5]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.307 ; vga:vga|h_cnt[6]          ; vga:vga|h_cnt[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.309 ; vga:vga|h_cnt[2]          ; vga:vga|h_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; vga:vga|h_cnt[3]          ; vga:vga|h_cnt[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; vga:vga|h_cnt[7]          ; vga:vga|h_cnt[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; vga:vga|v_cnt[1]          ; vga:vga|v_cnt[1]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.314 ; vga:vga|v_cnt[4]          ; vga:vga|v_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.317 ; vga:vga|h_cnt[0]          ; vga:vga|h_cnt[0]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.330 ; osd:osd|hsD               ; osd:osd|h_cnt[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.450      ;
; 0.330 ; osd:osd|hsD               ; osd:osd|h_cnt[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.450      ;
; 0.332 ; osd:osd|hsD               ; osd:osd|h_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.452      ;
; 0.336 ; osd:osd|hsD               ; osd:osd|h_cnt[5]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.456      ;
; 0.337 ; vga:vga|video_counter[7]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a8~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.623      ;
; 0.337 ; vga:vga|video_counter[8]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a8~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.623      ;
; 0.339 ; vga:vga|video_counter[11] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a8~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.625      ;
; 0.341 ; osd:osd|hsD2              ; osd:osd|h_cnt[5]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.461      ;
; 0.348 ; vga:vga|video_counter[8]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a0~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.634      ;
; 0.350 ; vga:vga|v_cnt[6]          ; vga:vga|v_cnt[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.470      ;
; 0.351 ; vga:vga|v_cnt[6]          ; vga:vga|v_cnt[8]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.471      ;
; 0.353 ; vga:vga|video_counter[7]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.640      ;
; 0.353 ; vga:vga|video_counter[6]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a8~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.639      ;
; 0.356 ; vga:vga|v_cnt[6]          ; vga:vga|v_cnt[0]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.476      ;
; 0.357 ; vga:vga|video_counter[8]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.644      ;
; 0.361 ; vga:vga|video_counter[3]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a0~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.647      ;
; 0.362 ; vga:vga|video_counter[6]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.649      ;
; 0.368 ; vga:vga|video_counter[7]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 0.664      ;
; 0.369 ; vga:vga|video_counter[6]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 0.665      ;
; 0.372 ; vga:vga|h_cnt[4]          ; vga:vga|h_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.492      ;
; 0.374 ; vga:vga|video_counter[11] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.661      ;
; 0.376 ; vga:vga|video_counter[8]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 0.672      ;
; 0.377 ; vga:vga|video_counter[6]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a10~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.664      ;
; 0.377 ; vga:vga|video_counter[11] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a10~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.664      ;
; 0.382 ; vga:vga|video_counter[11] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 0.678      ;
; 0.383 ; vga:vga|video_counter[6]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 0.679      ;
; 0.388 ; vga:vga|video_counter[8]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 0.684      ;
; 0.391 ; vga:vga|video_counter[11] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 0.687      ;
; 0.392 ; osd:osd|hsD2              ; osd:osd|h_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.512      ;
; 0.393 ; osd:osd|hsD2              ; osd:osd|h_cnt[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.513      ;
; 0.394 ; osd:osd|hsD2              ; osd:osd|h_cnt[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.514      ;
; 0.398 ; vga:vga|v_cnt[3]          ; vga:vga|v_cnt[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.518      ;
; 0.399 ; vga:vga|h_cnt[7]          ; vga:vga|h_cnt[8]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.519      ;
; 0.399 ; vga:vga|h_cnt[5]          ; vga:vga|hs                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.519      ;
; 0.408 ; vga:vga|v_cnt[1]          ; vga:vga|vs                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.528      ;
; 0.444 ; vga:vga|v_cnt[4]          ; vga:vga|vs                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
; 0.453 ; osd:osd|hsD               ; osd:osd|h_cnt[8]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.571      ;
; 0.453 ; osd:osd|hsD               ; osd:osd|h_cnt[9]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.571      ;
; 0.454 ; osd:osd|hsD               ; osd:osd|h_cnt[0]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.572      ;
; 0.454 ; osd:osd|hsD               ; osd:osd|h_cnt[1]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.572      ;
; 0.454 ; vga:vga|h_cnt[1]          ; vga:vga|h_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; vga:vga|v_cnt[4]          ; vga:vga|v_cnt[8]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; osd:osd|hsD               ; osd:osd|h_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.573      ;
; 0.455 ; osd:osd|hsD               ; osd:osd|h_cnt[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.573      ;
; 0.455 ; vga:vga|v_cnt[4]          ; vga:vga|v_cnt[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; vga:vga|h_cnt[5]          ; vga:vga|h_cnt[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.458 ; vga:vga|v_cnt[4]          ; vga:vga|v_cnt[0]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; vga:vga|v_cnt[1]          ; vga:vga|v_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; vga:vga|h_cnt[3]          ; vga:vga|h_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; vga:vga|h_cnt[5]          ; vga:vga|h_cnt[5]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.462 ; osd:osd|h_cnt[5]          ; osd:osd|hs_low[5]                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.581      ;
; 0.462 ; vga:vga|v_cnt[2]          ; vga:vga|v_cnt[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.582      ;
; 0.463 ; osd:osd|v_osd_active      ; osd:osd|v_osd_active                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; vga:vga|h_cnt[9]          ; vga:vga|h_cnt[9]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; osd:osd|h_cnt[5]          ; osd:osd|hs_high[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.583      ;
; 0.464 ; vga:vga|h_cnt[0]          ; vga:vga|h_cnt[1]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; vga:vga|v_cnt[0]          ; vga:vga|v_cnt[1]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; vga:vga|h_cnt[6]          ; vga:vga|h_cnt[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; vga:vga|v_cnt[2]          ; vga:vga|v_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; vga:vga|v_cnt[8]          ; vga:vga|v_cnt[9]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; vga:vga|h_cnt[2]          ; vga:vga|h_cnt[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; vga:vga|h_cnt[0]          ; vga:vga|h_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; vga:vga|v_cnt[0]          ; vga:vga|v_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; vga:vga|video_counter[5]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.755      ;
; 0.469 ; vga:vga|video_counter[5]  ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a10~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.756      ;
; 0.470 ; vga:vga|h_cnt[2]          ; vga:vga|h_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.590      ;
+-------+---------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                        ;
+-------+-----------------------------------------------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.186 ; sdram:sdram|q[2]                              ; sdram:sdram|q[2]                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram:sdram|q[1]                              ; sdram:sdram|q[1]                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sigma_delta_dac:sigma_delta_dac|int_cnt[1]    ; sigma_delta_dac:sigma_delta_dac|int_cnt[1]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sigma_delta_dac:sigma_delta_dac|int_cnt[2]    ; sigma_delta_dac:sigma_delta_dac|int_cnt[2]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sigma_delta_dac:sigma_delta_dac|int_cnt[3]    ; sigma_delta_dac:sigma_delta_dac|int_cnt[3]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; sdram:sdram|q[0]                              ; sdram:sdram|q[0]                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sigma_delta_dac:sigma_delta_dac|left          ; sigma_delta_dac:sigma_delta_dac|left           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sigma_delta_dac:sigma_delta_dac|right         ; sigma_delta_dac:sigma_delta_dac|right          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[18]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[18]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; clk16m                                        ; clk16m                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sigma_delta_dac:sigma_delta_dac|seed2[17]     ; sigma_delta_dac:sigma_delta_dac|seed2[17]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sigma_delta_dac:sigma_delta_dac|seed2[18]     ; sigma_delta_dac:sigma_delta_dac|seed2[18]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sigma_delta_dac:sigma_delta_dac|int_cnt[0]    ; sigma_delta_dac:sigma_delta_dac|int_cnt[0]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.200 ; sigma_delta_dac:sigma_delta_dac|int_cnt[1]    ; sigma_delta_dac:sigma_delta_dac|int_cnt[3]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; sigma_delta_dac:sigma_delta_dac|seed2[7]      ; sigma_delta_dac:sigma_delta_dac|seed2[8]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.322      ;
; 0.202 ; sdram:sdram|reset[4]                          ; sdram:sdram|reset[4]                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.323      ;
; 0.202 ; sigma_delta_dac:sigma_delta_dac|seed2[18]     ; sigma_delta_dac:sigma_delta_dac|seed2[0]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.322      ;
; 0.202 ; sigma_delta_dac:sigma_delta_dac|int_cnt[1]    ; sigma_delta_dac:sigma_delta_dac|int_cnt[2]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; sigma_delta_dac:sigma_delta_dac|seed2[15]     ; sigma_delta_dac:sigma_delta_dac|seed2[16]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.323      ;
; 0.203 ; sigma_delta_dac:sigma_delta_dac|seed2[5]      ; sigma_delta_dac:sigma_delta_dac|seed2[6]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.324      ;
; 0.205 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[21]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sigma_delta_dac:sigma_delta_dac|seed1[4]      ; sigma_delta_dac:sigma_delta_dac|seed1[5]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sigma_delta_dac:sigma_delta_dac|int_cnt[0]    ; sigma_delta_dac:sigma_delta_dac|int_cnt[1]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; sigma_delta_dac:sigma_delta_dac|seed2[18]     ; sigma_delta_dac:sigma_delta_dac|seed2[17]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.326      ;
; 0.211 ; sigma_delta_dac:sigma_delta_dac|seed1[3]      ; sigma_delta_dac:sigma_delta_dac|seed_sum[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.331      ;
; 0.213 ; sigma_delta_dac:sigma_delta_dac|seed2[1]      ; sigma_delta_dac:sigma_delta_dac|seed2[2]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.334      ;
; 0.217 ; sigma_delta_dac:sigma_delta_dac|seed2[17]     ; sigma_delta_dac:sigma_delta_dac|seed2[18]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.337      ;
; 0.220 ; sigma_delta_dac:sigma_delta_dac|seed2[17]     ; sigma_delta_dac:sigma_delta_dac|seed2[14]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.340      ;
; 0.222 ; sigma_delta_dac:sigma_delta_dac|seed2[17]     ; sigma_delta_dac:sigma_delta_dac|seed2[15]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.342      ;
; 0.255 ; sigma_delta_dac:sigma_delta_dac|seed1[15]     ; sigma_delta_dac:sigma_delta_dac|seed1[16]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.376      ;
; 0.255 ; sigma_delta_dac:sigma_delta_dac|seed2[11]     ; sigma_delta_dac:sigma_delta_dac|seed2[12]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.376      ;
; 0.257 ; sigma_delta_dac:sigma_delta_dac|seed1[5]      ; sigma_delta_dac:sigma_delta_dac|seed1[6]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.377      ;
; 0.257 ; sigma_delta_dac:sigma_delta_dac|seed1[17]     ; sigma_delta_dac:sigma_delta_dac|seed1[18]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.378      ;
; 0.258 ; sigma_delta_dac:sigma_delta_dac|seed2[6]      ; sigma_delta_dac:sigma_delta_dac|seed2[7]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.379      ;
; 0.261 ; sigma_delta_dac:sigma_delta_dac|seed1[2]      ; sigma_delta_dac:sigma_delta_dac|seed1[3]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.381      ;
; 0.266 ; sigma_delta_dac:sigma_delta_dac|seed2[10]     ; sigma_delta_dac:sigma_delta_dac|seed2[11]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.387      ;
; 0.269 ; sigma_delta_dac:sigma_delta_dac|seed2[3]      ; sigma_delta_dac:sigma_delta_dac|seed2[4]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.390      ;
; 0.271 ; sigma_delta_dac:sigma_delta_dac|seed1[20]     ; sigma_delta_dac:sigma_delta_dac|seed1[21]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.392      ;
; 0.271 ; sigma_delta_dac:sigma_delta_dac|seed2[8]      ; sigma_delta_dac:sigma_delta_dac|seed2[9]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.392      ;
; 0.273 ; sigma_delta_dac:sigma_delta_dac|seed_prev[3]  ; sigma_delta_dac:sigma_delta_dac|seed_out[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.393      ;
; 0.273 ; sigma_delta_dac:sigma_delta_dac|seed2[12]     ; sigma_delta_dac:sigma_delta_dac|seed2[13]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.394      ;
; 0.278 ; sigma_delta_dac:sigma_delta_dac|rdata_cur[14] ; sigma_delta_dac:sigma_delta_dac|rdata_prev[14] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.398      ;
; 0.280 ; sigma_delta_dac:sigma_delta_dac|rdata_cur[13] ; sigma_delta_dac:sigma_delta_dac|rdata_prev[13] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.400      ;
; 0.284 ; sigma_delta_dac:sigma_delta_dac|rdata_cur[12] ; sigma_delta_dac:sigma_delta_dac|rdata_prev[12] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.404      ;
; 0.290 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[8]   ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[8]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.411      ;
; 0.291 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[8]   ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[8]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.411      ;
; 0.291 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[4]   ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[4]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.412      ;
; 0.291 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[6]   ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.412      ;
; 0.292 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[14]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[14]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.412      ;
; 0.292 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[4]   ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[4]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.412      ;
; 0.292 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[12]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[12]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.412      ;
; 0.292 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[14]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[14]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.412      ;
; 0.292 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[2]   ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[9]   ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[9]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[10]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[10]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[15]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[15]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[2]   ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[9]   ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[9]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[10]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[10]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[15]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[15]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[16]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[16]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[5]   ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[11]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[11]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[18]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[18]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[1]   ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[1]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[5]   ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[5]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[7]   ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[7]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[17]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[17]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[3]   ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; sigma_delta_dac:sigma_delta_dac|seed_prev[2]  ; sigma_delta_dac:sigma_delta_dac|seed_out[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[13]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[13]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[13]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[13]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.415      ;
; 0.298 ; sigma_delta_dac:sigma_delta_dac|seed1[19]     ; sigma_delta_dac:sigma_delta_dac|seed1[20]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[0]   ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[0]   ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sigma_delta_dac:sigma_delta_dac|int_cnt[2]    ; sigma_delta_dac:sigma_delta_dac|int_cnt[3]     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; sigma_delta_dac:sigma_delta_dac|seed1[6]      ; sigma_delta_dac:sigma_delta_dac|seed1[7]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; sdram:sdram|reset[2]                          ; sdram:sdram|reset[2]                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.422      ;
; 0.302 ; sigma_delta_dac:sigma_delta_dac|seed1[12]     ; sigma_delta_dac:sigma_delta_dac|seed1[13]      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[8]   ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[8]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[10]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[10]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[8]   ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[8]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[10]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[10]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[2]   ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[2]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[6]   ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sigma_delta_dac:sigma_delta_dac|seed1[1]      ; sigma_delta_dac:sigma_delta_dac|seed1[2]       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[1]   ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[1]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[6]   ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[12]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[12]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[14]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[14]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[16]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[16]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; sdram:sdram|reset[3]                          ; sdram:sdram|reset[3]                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[9]   ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[9]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[14]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[14]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[16]  ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[16]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[4]   ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[4]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sigma_delta_dac:sigma_delta_dac|ldata_int[13] ; sigma_delta_dac:sigma_delta_dac|ldata_int[13]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[9]   ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[9]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[11]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[11]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[17]  ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[17]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
+-------+-----------------------------------------------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------+
; 15.413 ; 15.629       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[0]       ;
; 15.413 ; 15.629       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[10]      ;
; 15.413 ; 15.629       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[11]      ;
; 15.413 ; 15.629       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[12]      ;
; 15.413 ; 15.629       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[13]      ;
; 15.413 ; 15.629       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[14]      ;
; 15.413 ; 15.629       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[15]      ;
; 15.413 ; 15.629       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[16]      ;
; 15.413 ; 15.629       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[17]      ;
; 15.413 ; 15.629       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[18]      ;
; 15.413 ; 15.629       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[1]       ;
; 15.413 ; 15.629       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[2]       ;
; 15.413 ; 15.629       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[3]       ;
; 15.413 ; 15.629       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[4]       ;
; 15.413 ; 15.629       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[5]       ;
; 15.413 ; 15.629       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[6]       ;
; 15.413 ; 15.629       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[7]       ;
; 15.413 ; 15.629       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[8]       ;
; 15.413 ; 15.629       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac1[9]       ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; clk16m                                            ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram:sdram|q[0]                                  ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram:sdram|q[1]                                  ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram:sdram|q[2]                                  ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram:sdram|reset[0]                              ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram:sdram|reset[1]                              ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram:sdram|reset[2]                              ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram:sdram|reset[3]                              ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram:sdram|reset[4]                              ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|int_cnt[0]        ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|int_cnt[1]        ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|int_cnt[2]        ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|int_cnt[3]        ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|ldata_int[10]     ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|ldata_int[11]     ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|ldata_int[12]     ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|ldata_int[13]     ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|ldata_int[14]     ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|ldata_int[15]     ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|ldata_int[16]     ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|ldata_int[17]     ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|ldata_int[18]     ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|ldata_int[7]      ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|ldata_int[8]      ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|ldata_int[9]      ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|left              ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|rdata_cur[10]     ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|rdata_cur[11]     ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|rdata_cur[12]     ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|rdata_cur[13]     ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|rdata_cur[14]     ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|rdata_cur[7]      ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|rdata_cur[8]      ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|rdata_cur[9]      ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|rdata_prev[10]    ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|rdata_prev[11]    ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|rdata_prev[12]    ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|rdata_prev[13]    ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|rdata_prev[14]    ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|rdata_prev[7]     ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|rdata_prev[8]     ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|rdata_prev[9]     ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|right             ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[11]      ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[12]      ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[13]      ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[14]      ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[15]      ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[16]      ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[17]      ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[18]      ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[19]      ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[20]      ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_ac2[21]      ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_l_er0_prev[16] ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[0]       ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[10]      ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[11]      ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[12]      ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[13]      ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[14]      ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[15]      ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[16]      ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[17]      ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[18]      ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[1]       ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[2]       ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[3]       ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[4]       ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[5]       ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[6]       ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[7]       ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[8]       ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac1[9]       ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[11]      ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[12]      ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[13]      ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[14]      ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[15]      ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[16]      ;
; 15.414 ; 15.630       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sigma_delta_dac:sigma_delta_dac|sd_r_ac2[17]      ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_27'                                                                                          ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------+
; 17.953 ; 17.953       ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 17.953 ; 17.953       ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 17.953 ; 17.953       ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 17.953 ; 17.953       ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 17.986 ; 17.986       ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; CLOCK_27[0]~input|o                                       ;
; 17.996 ; 17.996       ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.500 ; 18.500       ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; CLOCK_27[0]~input|i                                       ;
; 18.537 ; 18.537       ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; CLOCK_27[0]~input|i                                       ;
; 19.041 ; 19.041       ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 19.051 ; 19.051       ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; CLOCK_27[0]~input|o                                       ;
; 19.082 ; 19.082       ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.082 ; 19.082       ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 19.082 ; 19.082       ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 19.082 ; 19.082       ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 33.037 ; 37.037       ; 4.000          ; Port Rate        ; clk_27 ; Rise       ; CLOCK_27[0]                                               ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------------------------------------------------------------+
; 19.596 ; 19.826       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a12~portb_address_reg0      ;
; 19.596 ; 19.826       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a3~portb_address_reg0       ;
; 19.596 ; 19.826       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a4~portb_address_reg0       ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_66d1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_66d1:auto_generated|ram_block1a4~portb_address_reg0 ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a0~portb_address_reg0       ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a10~portb_address_reg0      ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~portb_address_reg0      ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0      ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0      ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0       ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a8~portb_address_reg0       ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0       ;
; 19.598 ; 19.828       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~portb_address_reg0       ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a0~portb_address_reg0       ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a15~portb_address_reg0      ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a5~portb_address_reg0       ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a6~portb_address_reg0       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_66d1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a10~portb_address_reg0      ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a11~portb_address_reg0      ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a12~portb_address_reg0      ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a13~portb_address_reg0      ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a14~portb_address_reg0      ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a1~portb_address_reg0       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a2~portb_address_reg0       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a3~portb_address_reg0       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a4~portb_address_reg0       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a7~portb_address_reg0       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a8~portb_address_reg0       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|ram_block1a9~portb_address_reg0       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_66d1:auto_generated|ram_block1a4~portb_address_reg0 ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|h_cnt[4]                                                                                   ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|h_cnt[5]                                                                                   ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|h_cnt[6]                                                                                   ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|h_cnt[7]                                                                                   ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|h_osd_active                                                                               ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hsD                                                                                        ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hsD2                                                                                       ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_high[0]                                                                                 ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_high[1]                                                                                 ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_high[2]                                                                                 ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_high[3]                                                                                 ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_high[4]                                                                                 ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_high[5]                                                                                 ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_high[6]                                                                                 ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_high[7]                                                                                 ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_high[8]                                                                                 ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_high[9]                                                                                 ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_low[0]                                                                                  ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_low[1]                                                                                  ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_low[2]                                                                                  ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_low[3]                                                                                  ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_low[4]                                                                                  ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_low[5]                                                                                  ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_low[6]                                                                                  ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_low[7]                                                                                  ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_low[8]                                                                                  ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|hs_low[9]                                                                                  ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|v_osd_active                                                                               ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|address_reg_b[0]                      ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[0]                                                                                   ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[2]                                                                                   ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[3]                                                                                   ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[4]                                                                                   ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[5]                                                                                   ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[6]                                                                                   ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[7]                                                                                   ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[0]                                                                           ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[10]                                                                          ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[11]                                                                          ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[12]                                                                          ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[13]                                                                          ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[1]                                                                           ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[2]                                                                           ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[3]                                                                           ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[4]                                                                           ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[5]                                                                           ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[6]                                                                           ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[7]                                                                           ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[8]                                                                           ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[9]                                                                           ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|h_cnt[0]                                                                                   ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|h_cnt[1]                                                                                   ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|h_cnt[2]                                                                                   ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|h_cnt[3]                                                                                   ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|h_cnt[8]                                                                                   ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd:osd|h_cnt[9]                                                                                   ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[0]                                                                                   ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[1]                                                                                   ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[2]                                                                                   ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[3]                                                                                   ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[4]                                                                                   ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[5]                                                                                   ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[6]                                                                                   ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[7]                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+--------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+--------------+------------+--------+--------+------------+-------------------------------------------------+
; VGA_B[*]     ; clk_27     ; 6.281  ; 6.461  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; clk_27     ; 3.929  ; 4.188  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; clk_27     ; 3.918  ; 4.028  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; clk_27     ; 4.320  ; 4.634  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; clk_27     ; 4.320  ; 4.187  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]    ; clk_27     ; 6.281  ; 6.461  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]    ; clk_27     ; 6.202  ; 6.393  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; clk_27     ; 6.395  ; 6.600  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; clk_27     ; 4.184  ; 4.315  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; clk_27     ; 3.876  ; 3.996  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; clk_27     ; 4.197  ; 4.238  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; clk_27     ; 4.056  ; 4.007  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]    ; clk_27     ; 6.395  ; 6.600  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]    ; clk_27     ; 6.140  ; 6.313  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; clk_27     ; 2.374  ; 2.410  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; clk_27     ; 6.516  ; 6.742  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; clk_27     ; 4.111  ; 4.392  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; clk_27     ; 5.619  ; 5.511  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; clk_27     ; 3.980  ; 3.997  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; clk_27     ; 4.124  ; 4.401  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]    ; clk_27     ; 6.504  ; 6.736  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]    ; clk_27     ; 6.516  ; 6.742  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; clk_27     ; 2.554  ; 2.625  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; AUDIO_L      ; clk_27     ; 2.796  ; 2.904  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUDIO_R      ; clk_27     ; 3.288  ; 3.416  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_A[*]   ; clk_27     ; 7.608  ; 7.166  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[0]  ; clk_27     ; 4.566  ; 4.631  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[1]  ; clk_27     ; 4.233  ; 4.210  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[2]  ; clk_27     ; 4.553  ; 4.642  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[3]  ; clk_27     ; 4.227  ; 4.249  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[4]  ; clk_27     ; 4.427  ; 4.481  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[5]  ; clk_27     ; 7.608  ; 7.166  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[6]  ; clk_27     ; 4.078  ; 4.125  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[7]  ; clk_27     ; 4.143  ; 4.152  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[8]  ; clk_27     ; 4.080  ; 4.116  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[9]  ; clk_27     ; 4.469  ; 4.548  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[10] ; clk_27     ; 4.290  ; 4.315  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[11] ; clk_27     ; 4.205  ; 4.225  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[12] ; clk_27     ; 4.505  ; 4.605  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_nCAS   ; clk_27     ; 4.828  ; 4.185  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_nCS    ; clk_27     ; 1.895  ; 1.749  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_nRAS   ; clk_27     ; 1.858  ; 1.722  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_nWE    ; clk_27     ; 1.895  ; 1.749  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_CLK    ; clk_27     ; -0.840 ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CLK    ; clk_27     ;        ; -0.960 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+--------+--------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+--------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+--------------+------------+--------+--------+------------+-------------------------------------------------+
; VGA_B[*]     ; clk_27     ; 2.406  ; 2.486  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; clk_27     ; 2.491  ; 2.578  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; clk_27     ; 2.790  ; 2.925  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; clk_27     ; 2.905  ; 3.065  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; clk_27     ; 2.683  ; 2.793  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]    ; clk_27     ; 2.682  ; 2.772  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]    ; clk_27     ; 2.406  ; 2.486  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; clk_27     ; 2.242  ; 2.282  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; clk_27     ; 2.638  ; 2.743  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; clk_27     ; 2.827  ; 2.942  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; clk_27     ; 2.308  ; 2.365  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; clk_27     ; 2.470  ; 2.539  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]    ; clk_27     ; 2.759  ; 2.859  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]    ; clk_27     ; 2.242  ; 2.282  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; clk_27     ; 2.060  ; 2.093  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; clk_27     ; 2.339  ; 2.407  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; clk_27     ; 2.429  ; 2.515  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; clk_27     ; 4.377  ; 4.274  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; clk_27     ; 2.339  ; 2.407  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; clk_27     ; 2.442  ; 2.524  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]    ; clk_27     ; 2.798  ; 2.913  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]    ; clk_27     ; 2.660  ; 2.763  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; clk_27     ; 2.233  ; 2.299  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; AUDIO_L      ; clk_27     ; 2.465  ; 2.566  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUDIO_R      ; clk_27     ; 2.937  ; 3.058  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_A[*]   ; clk_27     ; 2.895  ; 2.851  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[0]  ; clk_27     ; 3.287  ; 3.213  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[1]  ; clk_27     ; 3.113  ; 2.982  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[2]  ; clk_27     ; 3.491  ; 3.438  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[3]  ; clk_27     ; 3.266  ; 3.142  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[4]  ; clk_27     ; 3.178  ; 3.077  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[5]  ; clk_27     ; 5.861  ; 5.337  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[6]  ; clk_27     ; 2.958  ; 2.851  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[7]  ; clk_27     ; 2.996  ; 2.908  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[8]  ; clk_27     ; 3.141  ; 3.049  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[9]  ; clk_27     ; 2.895  ; 2.940  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[10] ; clk_27     ; 3.220  ; 3.314  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[11] ; clk_27     ; 3.357  ; 3.218  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[12] ; clk_27     ; 3.656  ; 3.593  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_nCAS   ; clk_27     ; 4.586  ; 3.943  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_nCS    ; clk_27     ; 1.652  ; 1.506  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_nRAS   ; clk_27     ; 1.616  ; 1.481  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_nWE    ; clk_27     ; 1.653  ; 1.507  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_CLK    ; clk_27     ; -1.114 ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CLK    ; clk_27     ;        ; -1.235 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+--------+--------+------------+-------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; 17.158 ; 0.186 ; N/A      ; N/A     ; 15.345              ;
;  clk_27                                          ; N/A    ; N/A   ; N/A      ; N/A     ; 17.953              ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 30.703 ; 0.186 ; N/A      ; N/A     ; 19.554              ;
;  pll|altpll_component|auto_generated|pll1|clk[1] ; 17.158 ; 0.186 ; N/A      ; N/A     ; 15.345              ;
; Design-wide TNS                                  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_27                                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+--------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+--------------+------------+--------+--------+------------+-------------------------------------------------+
; VGA_B[*]     ; clk_27     ; 13.178 ; 13.004 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; clk_27     ; 7.902  ; 7.879  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; clk_27     ; 7.677  ; 7.599  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; clk_27     ; 8.679  ; 8.640  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; clk_27     ; 8.402  ; 8.116  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]    ; clk_27     ; 13.178 ; 13.004 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]    ; clk_27     ; 12.939 ; 12.801 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; clk_27     ; 13.407 ; 13.234 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; clk_27     ; 8.118  ; 8.052  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; clk_27     ; 7.520  ; 7.429  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; clk_27     ; 8.139  ; 8.012  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; clk_27     ; 7.818  ; 7.569  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]    ; clk_27     ; 13.407 ; 13.234 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]    ; clk_27     ; 12.852 ; 12.724 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; clk_27     ; 4.684  ; 4.580  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; clk_27     ; 13.538 ; 13.377 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; clk_27     ; 8.259  ; 8.263  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; clk_27     ; 10.051 ; 9.671  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; clk_27     ; 7.650  ; 7.502  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; clk_27     ; 8.292  ; 8.260  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]    ; clk_27     ; 13.535 ; 13.376 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]    ; clk_27     ; 13.538 ; 13.377 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; clk_27     ; 5.034  ; 4.962  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; AUDIO_L      ; clk_27     ; 5.458  ; 5.423  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUDIO_R      ; clk_27     ; 6.508  ; 6.325  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_A[*]   ; clk_27     ; 13.816 ; 12.529 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[0]  ; clk_27     ; 9.082  ; 8.906  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[1]  ; clk_27     ; 8.523  ; 8.103  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[2]  ; clk_27     ; 9.171  ; 8.968  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[3]  ; clk_27     ; 8.559  ; 8.232  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[4]  ; clk_27     ; 8.952  ; 8.612  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[5]  ; clk_27     ; 13.816 ; 12.529 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[6]  ; clk_27     ; 8.262  ; 8.138  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[7]  ; clk_27     ; 8.320  ; 8.135  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[8]  ; clk_27     ; 8.291  ; 8.012  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[9]  ; clk_27     ; 9.094  ; 8.780  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[10] ; clk_27     ; 8.533  ; 8.310  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[11] ; clk_27     ; 8.524  ; 8.149  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[12] ; clk_27     ; 9.060  ; 8.741  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_nCAS   ; clk_27     ; 7.927  ; 6.621  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_nCS    ; clk_27     ; 3.569  ; 3.331  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_nRAS   ; clk_27     ; 3.524  ; 3.299  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_nWE    ; clk_27     ; 3.569  ; 3.331  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_CLK    ; clk_27     ; 0.690  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CLK    ; clk_27     ;        ; 0.403  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+--------+--------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+--------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+--------------+------------+--------+--------+------------+-------------------------------------------------+
; VGA_B[*]     ; clk_27     ; 2.406  ; 2.486  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; clk_27     ; 2.491  ; 2.578  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; clk_27     ; 2.790  ; 2.925  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; clk_27     ; 2.905  ; 3.065  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; clk_27     ; 2.683  ; 2.793  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]    ; clk_27     ; 2.682  ; 2.772  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]    ; clk_27     ; 2.406  ; 2.486  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; clk_27     ; 2.242  ; 2.282  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; clk_27     ; 2.638  ; 2.743  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; clk_27     ; 2.827  ; 2.942  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; clk_27     ; 2.308  ; 2.365  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; clk_27     ; 2.470  ; 2.539  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]    ; clk_27     ; 2.759  ; 2.859  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]    ; clk_27     ; 2.242  ; 2.282  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; clk_27     ; 2.060  ; 2.093  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; clk_27     ; 2.339  ; 2.407  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; clk_27     ; 2.429  ; 2.515  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; clk_27     ; 4.377  ; 4.274  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; clk_27     ; 2.339  ; 2.407  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; clk_27     ; 2.442  ; 2.524  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]    ; clk_27     ; 2.798  ; 2.913  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]    ; clk_27     ; 2.660  ; 2.763  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; clk_27     ; 2.233  ; 2.299  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; AUDIO_L      ; clk_27     ; 2.465  ; 2.566  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; AUDIO_R      ; clk_27     ; 2.937  ; 3.058  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_A[*]   ; clk_27     ; 2.895  ; 2.851  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[0]  ; clk_27     ; 3.287  ; 3.213  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[1]  ; clk_27     ; 3.113  ; 2.982  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[2]  ; clk_27     ; 3.491  ; 3.438  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[3]  ; clk_27     ; 3.266  ; 3.142  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[4]  ; clk_27     ; 3.178  ; 3.077  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[5]  ; clk_27     ; 5.861  ; 5.337  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[6]  ; clk_27     ; 2.958  ; 2.851  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[7]  ; clk_27     ; 2.996  ; 2.908  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[8]  ; clk_27     ; 3.141  ; 3.049  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[9]  ; clk_27     ; 2.895  ; 2.940  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[10] ; clk_27     ; 3.220  ; 3.314  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[11] ; clk_27     ; 3.357  ; 3.218  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
;  SDRAM_A[12] ; clk_27     ; 3.656  ; 3.593  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_nCAS   ; clk_27     ; 4.586  ; 3.943  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_nCS    ; clk_27     ; 1.652  ; 1.506  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_nRAS   ; clk_27     ; 1.616  ; 1.481  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_nWE    ; clk_27     ; 1.653  ; 1.507  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_CLK    ; clk_27     ; -1.114 ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CLK    ; clk_27     ;        ; -1.235 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+--------+--------+------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin          ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SDRAM_A[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[8]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[9]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[10]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[11]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[12]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQML   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQMH   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_nWE    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_nCAS   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_nRAS   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_nCS    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CLK    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CKE    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI_DO       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUDIO_L      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUDIO_R      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------+
; Input Transition Times                                           ;
+---------------+--------------+-----------------+-----------------+
; Pin           ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------+--------------+-----------------+-----------------+
; CLOCK_27[1]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SPI_SS4       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[0]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[1]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[2]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[3]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[4]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[5]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[6]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[7]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[8]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[9]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[10]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[11]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[12]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[13]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[14]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[15]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SPI_SCK       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SPI_DI        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SPI_SS2       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_27[0]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SPI_SS3       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CONF_DATA0    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------+--------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_A[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.83e-08 V                   ; 3.09 V              ; -0.0287 V           ; 0.061 V                              ; 0.156 V                              ; 1.2e-09 s                   ; 8.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.83e-08 V                  ; 3.09 V             ; -0.0287 V          ; 0.061 V                             ; 0.156 V                             ; 1.2e-09 s                  ; 8.16e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-08 V                   ; 3.09 V              ; -0.0269 V           ; 0.102 V                              ; 0.255 V                              ; 1.72e-09 s                  ; 1.1e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.98e-08 V                  ; 3.09 V             ; -0.0269 V          ; 0.102 V                             ; 0.255 V                             ; 1.72e-09 s                 ; 1.1e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_A[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.83e-08 V                   ; 3.09 V              ; -0.0287 V           ; 0.061 V                              ; 0.156 V                              ; 1.2e-09 s                   ; 8.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.83e-08 V                  ; 3.09 V             ; -0.0287 V          ; 0.061 V                             ; 0.156 V                             ; 1.2e-09 s                  ; 8.16e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-08 V                   ; 3.09 V              ; -0.0269 V           ; 0.102 V                              ; 0.255 V                              ; 1.72e-09 s                  ; 1.1e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.98e-08 V                  ; 3.09 V             ; -0.0269 V          ; 0.102 V                             ; 0.255 V                             ; 1.72e-09 s                 ; 1.1e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_A[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-08 V                   ; 3.09 V              ; -0.0269 V           ; 0.102 V                              ; 0.255 V                              ; 1.72e-09 s                  ; 1.1e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.98e-08 V                  ; 3.09 V             ; -0.0269 V          ; 0.102 V                             ; 0.255 V                             ; 1.72e-09 s                 ; 1.1e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_A[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-08 V                   ; 3.08 V              ; -0.00265 V          ; 0.094 V                              ; 0.274 V                              ; 9.48e-09 s                  ; 6.28e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.98e-08 V                  ; 3.08 V             ; -0.00265 V         ; 0.094 V                             ; 0.274 V                             ; 9.48e-09 s                 ; 6.28e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-08 V                   ; 3.09 V              ; -0.0324 V           ; 0.103 V                              ; 0.143 V                              ; 1.16e-09 s                  ; 7.97e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.98e-08 V                  ; 3.09 V             ; -0.0324 V          ; 0.103 V                             ; 0.143 V                             ; 1.16e-09 s                 ; 7.97e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.83e-08 V                   ; 3.09 V              ; -0.0287 V           ; 0.061 V                              ; 0.156 V                              ; 1.2e-09 s                   ; 8.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.83e-08 V                  ; 3.09 V             ; -0.0287 V          ; 0.061 V                             ; 0.156 V                             ; 1.2e-09 s                  ; 8.16e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-08 V                   ; 3.09 V              ; -0.0324 V           ; 0.103 V                              ; 0.143 V                              ; 1.16e-09 s                  ; 7.97e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.98e-08 V                  ; 3.09 V             ; -0.0324 V          ; 0.103 V                             ; 0.143 V                             ; 1.16e-09 s                 ; 7.97e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-08 V                   ; 3.09 V              ; -0.0324 V           ; 0.103 V                              ; 0.143 V                              ; 1.16e-09 s                  ; 7.97e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.98e-08 V                  ; 3.09 V             ; -0.0324 V          ; 0.103 V                             ; 0.143 V                             ; 1.16e-09 s                 ; 7.97e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.83e-08 V                   ; 3.09 V              ; -0.0287 V           ; 0.061 V                              ; 0.156 V                              ; 1.2e-09 s                   ; 8.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.83e-08 V                  ; 3.09 V             ; -0.0287 V          ; 0.061 V                             ; 0.156 V                             ; 1.2e-09 s                  ; 8.16e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.83e-08 V                   ; 3.09 V              ; -0.0287 V           ; 0.061 V                              ; 0.156 V                              ; 1.2e-09 s                   ; 8.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.83e-08 V                  ; 3.09 V             ; -0.0287 V          ; 0.061 V                             ; 0.156 V                             ; 1.2e-09 s                  ; 8.16e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-08 V                   ; 3.09 V              ; -0.0269 V           ; 0.102 V                              ; 0.255 V                              ; 1.72e-09 s                  ; 1.1e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.98e-08 V                  ; 3.09 V             ; -0.0269 V          ; 0.102 V                             ; 0.255 V                             ; 1.72e-09 s                 ; 1.1e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_DQML   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-08 V                   ; 3.09 V              ; -0.0269 V           ; 0.102 V                              ; 0.255 V                              ; 1.72e-09 s                  ; 1.1e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.98e-08 V                  ; 3.09 V             ; -0.0269 V          ; 0.102 V                             ; 0.255 V                             ; 1.72e-09 s                 ; 1.1e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_DQMH   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.83e-08 V                   ; 3.09 V              ; -0.0287 V           ; 0.061 V                              ; 0.156 V                              ; 1.2e-09 s                   ; 8.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.83e-08 V                  ; 3.09 V             ; -0.0287 V          ; 0.061 V                             ; 0.156 V                             ; 1.2e-09 s                  ; 8.16e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_nWE    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.83e-08 V                   ; 3.09 V              ; -0.0287 V           ; 0.061 V                              ; 0.156 V                              ; 1.2e-09 s                   ; 8.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.83e-08 V                  ; 3.09 V             ; -0.0287 V          ; 0.061 V                             ; 0.156 V                             ; 1.2e-09 s                  ; 8.16e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_nCAS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.83e-08 V                   ; 3.08 V              ; -0.00274 V          ; 0.052 V                              ; 0.212 V                              ; 9.53e-09 s                  ; 6.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.83e-08 V                  ; 3.08 V             ; -0.00274 V         ; 0.052 V                             ; 0.212 V                             ; 9.53e-09 s                 ; 6.29e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_nRAS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-08 V                   ; 3.09 V              ; -0.0324 V           ; 0.103 V                              ; 0.143 V                              ; 1.16e-09 s                  ; 7.97e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.98e-08 V                  ; 3.09 V             ; -0.0324 V          ; 0.103 V                             ; 0.143 V                             ; 1.16e-09 s                 ; 7.97e-10 s                 ; Yes                       ; No                        ;
; SDRAM_nCS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.83e-08 V                   ; 3.09 V              ; -0.0287 V           ; 0.061 V                              ; 0.156 V                              ; 1.2e-09 s                   ; 8.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.83e-08 V                  ; 3.09 V             ; -0.0287 V          ; 0.061 V                             ; 0.156 V                             ; 1.2e-09 s                  ; 8.16e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.83e-08 V                   ; 3.09 V              ; -0.0287 V           ; 0.061 V                              ; 0.156 V                              ; 1.2e-09 s                   ; 8.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.83e-08 V                  ; 3.09 V             ; -0.0287 V          ; 0.061 V                             ; 0.156 V                             ; 1.2e-09 s                  ; 8.16e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.83e-08 V                   ; 3.09 V              ; -0.0287 V           ; 0.061 V                              ; 0.156 V                              ; 1.2e-09 s                   ; 8.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.83e-08 V                  ; 3.09 V             ; -0.0287 V          ; 0.061 V                             ; 0.156 V                             ; 1.2e-09 s                  ; 8.16e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.83e-08 V                   ; 3.09 V              ; -0.0287 V           ; 0.061 V                              ; 0.156 V                              ; 1.2e-09 s                   ; 8.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.83e-08 V                  ; 3.09 V             ; -0.0287 V          ; 0.061 V                             ; 0.156 V                             ; 1.2e-09 s                  ; 8.16e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CKE    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.83e-08 V                   ; 3.08 V              ; -0.00274 V          ; 0.052 V                              ; 0.212 V                              ; 9.53e-09 s                  ; 6.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.83e-08 V                  ; 3.08 V             ; -0.00274 V         ; 0.052 V                             ; 0.212 V                             ; 9.53e-09 s                 ; 6.29e-09 s                 ; Yes                       ; Yes                       ;
; SPI_DO       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUDIO_L      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUDIO_R      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; VGA_R[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-08 V                   ; 3.09 V              ; -0.0269 V           ; 0.102 V                              ; 0.255 V                              ; 1.72e-09 s                  ; 1.1e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.98e-08 V                  ; 3.09 V             ; -0.0269 V          ; 0.102 V                             ; 0.255 V                             ; 1.72e-09 s                 ; 1.1e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_DQ[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-08 V                   ; 3.09 V              ; -0.0324 V           ; 0.103 V                              ; 0.143 V                              ; 1.16e-09 s                  ; 7.97e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.98e-08 V                  ; 3.09 V             ; -0.0324 V          ; 0.103 V                             ; 0.143 V                             ; 1.16e-09 s                 ; 7.97e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-08 V                   ; 3.09 V              ; -0.0269 V           ; 0.102 V                              ; 0.255 V                              ; 1.72e-09 s                  ; 1.1e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.98e-08 V                  ; 3.09 V             ; -0.0269 V          ; 0.102 V                             ; 0.255 V                             ; 1.72e-09 s                 ; 1.1e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_DQ[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-08 V                   ; 3.09 V              ; -0.0269 V           ; 0.102 V                              ; 0.255 V                              ; 1.72e-09 s                  ; 1.1e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.98e-08 V                  ; 3.09 V             ; -0.0269 V          ; 0.102 V                             ; 0.255 V                             ; 1.72e-09 s                 ; 1.1e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_DQ[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-08 V                   ; 3.09 V              ; -0.0269 V           ; 0.102 V                              ; 0.255 V                              ; 1.72e-09 s                  ; 1.1e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.98e-08 V                  ; 3.09 V             ; -0.0269 V          ; 0.102 V                             ; 0.255 V                             ; 1.72e-09 s                 ; 1.1e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_DQ[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-08 V                   ; 3.08 V              ; -0.00265 V          ; 0.094 V                              ; 0.274 V                              ; 9.48e-09 s                  ; 6.28e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.98e-08 V                  ; 3.08 V             ; -0.00265 V         ; 0.094 V                             ; 0.274 V                             ; 9.48e-09 s                 ; 6.28e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-08 V                   ; 3.09 V              ; -0.0269 V           ; 0.102 V                              ; 0.255 V                              ; 1.72e-09 s                  ; 1.1e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.98e-08 V                  ; 3.09 V             ; -0.0269 V          ; 0.102 V                             ; 0.255 V                             ; 1.72e-09 s                 ; 1.1e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_DQ[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-08 V                   ; 3.09 V              ; -0.0269 V           ; 0.102 V                              ; 0.255 V                              ; 1.72e-09 s                  ; 1.1e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.98e-08 V                  ; 3.09 V             ; -0.0269 V          ; 0.102 V                             ; 0.255 V                             ; 1.72e-09 s                 ; 1.1e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_DQ[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-08 V                   ; 3.09 V              ; -0.0269 V           ; 0.102 V                              ; 0.255 V                              ; 1.72e-09 s                  ; 1.1e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.98e-08 V                  ; 3.09 V             ; -0.0269 V          ; 0.102 V                             ; 0.255 V                             ; 1.72e-09 s                 ; 1.1e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_DQ[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-08 V                   ; 3.09 V              ; -0.0269 V           ; 0.102 V                              ; 0.255 V                              ; 1.72e-09 s                  ; 1.1e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.98e-08 V                  ; 3.09 V             ; -0.0269 V          ; 0.102 V                             ; 0.255 V                             ; 1.72e-09 s                 ; 1.1e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_DQ[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-08 V                   ; 3.09 V              ; -0.0269 V           ; 0.102 V                              ; 0.255 V                              ; 1.72e-09 s                  ; 1.1e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.98e-08 V                  ; 3.09 V             ; -0.0269 V          ; 0.102 V                             ; 0.255 V                             ; 1.72e-09 s                 ; 1.1e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_DQ[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-08 V                   ; 3.09 V              ; -0.0269 V           ; 0.102 V                              ; 0.255 V                              ; 1.72e-09 s                  ; 1.1e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.98e-08 V                  ; 3.09 V             ; -0.0269 V          ; 0.102 V                             ; 0.255 V                             ; 1.72e-09 s                 ; 1.1e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_DQ[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-08 V                   ; 3.09 V              ; -0.0269 V           ; 0.102 V                              ; 0.255 V                              ; 1.72e-09 s                  ; 1.1e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.98e-08 V                  ; 3.09 V             ; -0.0269 V          ; 0.102 V                             ; 0.255 V                             ; 1.72e-09 s                 ; 1.1e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_DQ[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-08 V                   ; 3.09 V              ; -0.0269 V           ; 0.102 V                              ; 0.255 V                              ; 1.72e-09 s                  ; 1.1e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.98e-08 V                  ; 3.09 V             ; -0.0269 V          ; 0.102 V                             ; 0.255 V                             ; 1.72e-09 s                 ; 1.1e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_DQ[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-08 V                   ; 3.09 V              ; -0.0269 V           ; 0.102 V                              ; 0.255 V                              ; 1.72e-09 s                  ; 1.1e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.98e-08 V                  ; 3.09 V             ; -0.0269 V          ; 0.102 V                             ; 0.255 V                             ; 1.72e-09 s                 ; 1.1e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_DQ[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-08 V                   ; 3.09 V              ; -0.0269 V           ; 0.102 V                              ; 0.255 V                              ; 1.72e-09 s                  ; 1.1e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.98e-08 V                  ; 3.09 V             ; -0.0269 V          ; 0.102 V                             ; 0.255 V                             ; 1.72e-09 s                 ; 1.1e-09 s                  ; Yes                       ; Yes                       ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_A[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.4e-06 V                    ; 3.09 V              ; -0.0136 V           ; 0.022 V                              ; 0.094 V                              ; 1.47e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.4e-06 V                   ; 3.09 V             ; -0.0136 V          ; 0.022 V                             ; 0.094 V                             ; 1.47e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.28e-06 V                   ; 3.08 V              ; -0.0126 V           ; 0.038 V                              ; 0.188 V                              ; 2.06e-09 s                  ; 1.42e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.28e-06 V                  ; 3.08 V             ; -0.0126 V          ; 0.038 V                             ; 0.188 V                             ; 2.06e-09 s                 ; 1.42e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.4e-06 V                    ; 3.09 V              ; -0.0136 V           ; 0.022 V                              ; 0.094 V                              ; 1.47e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.4e-06 V                   ; 3.09 V             ; -0.0136 V          ; 0.022 V                             ; 0.094 V                             ; 1.47e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.28e-06 V                   ; 3.08 V              ; -0.0126 V           ; 0.038 V                              ; 0.188 V                              ; 2.06e-09 s                  ; 1.42e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.28e-06 V                  ; 3.08 V             ; -0.0126 V          ; 0.038 V                             ; 0.188 V                             ; 2.06e-09 s                 ; 1.42e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.28e-06 V                   ; 3.08 V              ; -0.0126 V           ; 0.038 V                              ; 0.188 V                              ; 2.06e-09 s                  ; 1.42e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.28e-06 V                  ; 3.08 V             ; -0.0126 V          ; 0.038 V                             ; 0.188 V                             ; 2.06e-09 s                 ; 1.42e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.28e-06 V                   ; 3.08 V              ; 2.28e-06 V          ; 0.123 V                              ; 0.16 V                               ; 1.15e-08 s                  ; 7.75e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.28e-06 V                  ; 3.08 V             ; 2.28e-06 V         ; 0.123 V                             ; 0.16 V                              ; 1.15e-08 s                 ; 7.75e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.28e-06 V                   ; 3.09 V              ; -0.0141 V           ; 0.029 V                              ; 0.155 V                              ; 1.41e-09 s                  ; 9.78e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.28e-06 V                  ; 3.09 V             ; -0.0141 V          ; 0.029 V                             ; 0.155 V                             ; 1.41e-09 s                 ; 9.78e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.4e-06 V                    ; 3.09 V              ; -0.0136 V           ; 0.022 V                              ; 0.094 V                              ; 1.47e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.4e-06 V                   ; 3.09 V             ; -0.0136 V          ; 0.022 V                             ; 0.094 V                             ; 1.47e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.28e-06 V                   ; 3.09 V              ; -0.0141 V           ; 0.029 V                              ; 0.155 V                              ; 1.41e-09 s                  ; 9.78e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.28e-06 V                  ; 3.09 V             ; -0.0141 V          ; 0.029 V                             ; 0.155 V                             ; 1.41e-09 s                 ; 9.78e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.28e-06 V                   ; 3.09 V              ; -0.0141 V           ; 0.029 V                              ; 0.155 V                              ; 1.41e-09 s                  ; 9.78e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.28e-06 V                  ; 3.09 V             ; -0.0141 V          ; 0.029 V                             ; 0.155 V                             ; 1.41e-09 s                 ; 9.78e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.4e-06 V                    ; 3.09 V              ; -0.0136 V           ; 0.022 V                              ; 0.094 V                              ; 1.47e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.4e-06 V                   ; 3.09 V             ; -0.0136 V          ; 0.022 V                             ; 0.094 V                             ; 1.47e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.4e-06 V                    ; 3.09 V              ; -0.0136 V           ; 0.022 V                              ; 0.094 V                              ; 1.47e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.4e-06 V                   ; 3.09 V             ; -0.0136 V          ; 0.022 V                             ; 0.094 V                             ; 1.47e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.28e-06 V                   ; 3.08 V              ; -0.0126 V           ; 0.038 V                              ; 0.188 V                              ; 2.06e-09 s                  ; 1.42e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.28e-06 V                  ; 3.08 V             ; -0.0126 V          ; 0.038 V                             ; 0.188 V                             ; 2.06e-09 s                 ; 1.42e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQML   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.28e-06 V                   ; 3.08 V              ; -0.0126 V           ; 0.038 V                              ; 0.188 V                              ; 2.06e-09 s                  ; 1.42e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.28e-06 V                  ; 3.08 V             ; -0.0126 V          ; 0.038 V                             ; 0.188 V                             ; 2.06e-09 s                 ; 1.42e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQMH   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.4e-06 V                    ; 3.09 V              ; -0.0136 V           ; 0.022 V                              ; 0.094 V                              ; 1.47e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.4e-06 V                   ; 3.09 V             ; -0.0136 V          ; 0.022 V                             ; 0.094 V                             ; 1.47e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_nWE    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.4e-06 V                    ; 3.09 V              ; -0.0136 V           ; 0.022 V                              ; 0.094 V                              ; 1.47e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.4e-06 V                   ; 3.09 V             ; -0.0136 V          ; 0.022 V                             ; 0.094 V                             ; 1.47e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_nCAS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.4e-06 V                    ; 3.08 V              ; 3.4e-06 V           ; 0.126 V                              ; 0.132 V                              ; 1.16e-08 s                  ; 7.79e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.4e-06 V                   ; 3.08 V             ; 3.4e-06 V          ; 0.126 V                             ; 0.132 V                             ; 1.16e-08 s                 ; 7.79e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_nRAS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.28e-06 V                   ; 3.09 V              ; -0.0141 V           ; 0.029 V                              ; 0.155 V                              ; 1.41e-09 s                  ; 9.78e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.28e-06 V                  ; 3.09 V             ; -0.0141 V          ; 0.029 V                             ; 0.155 V                             ; 1.41e-09 s                 ; 9.78e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_nCS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.4e-06 V                    ; 3.09 V              ; -0.0136 V           ; 0.022 V                              ; 0.094 V                              ; 1.47e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.4e-06 V                   ; 3.09 V             ; -0.0136 V          ; 0.022 V                             ; 0.094 V                             ; 1.47e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.4e-06 V                    ; 3.09 V              ; -0.0136 V           ; 0.022 V                              ; 0.094 V                              ; 1.47e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.4e-06 V                   ; 3.09 V             ; -0.0136 V          ; 0.022 V                             ; 0.094 V                             ; 1.47e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.4e-06 V                    ; 3.09 V              ; -0.0136 V           ; 0.022 V                              ; 0.094 V                              ; 1.47e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.4e-06 V                   ; 3.09 V             ; -0.0136 V          ; 0.022 V                             ; 0.094 V                             ; 1.47e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.4e-06 V                    ; 3.09 V              ; -0.0136 V           ; 0.022 V                              ; 0.094 V                              ; 1.47e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.4e-06 V                   ; 3.09 V             ; -0.0136 V          ; 0.022 V                             ; 0.094 V                             ; 1.47e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_CKE    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.4e-06 V                    ; 3.08 V              ; 3.4e-06 V           ; 0.126 V                              ; 0.132 V                              ; 1.16e-08 s                  ; 7.79e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.4e-06 V                   ; 3.08 V             ; 3.4e-06 V          ; 0.126 V                             ; 0.132 V                             ; 1.16e-08 s                 ; 7.79e-09 s                 ; Yes                       ; Yes                       ;
; SPI_DO       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUDIO_L      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUDIO_R      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.28e-06 V                   ; 3.08 V              ; -0.0126 V           ; 0.038 V                              ; 0.188 V                              ; 2.06e-09 s                  ; 1.42e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.28e-06 V                  ; 3.08 V             ; -0.0126 V          ; 0.038 V                             ; 0.188 V                             ; 2.06e-09 s                 ; 1.42e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.28e-06 V                   ; 3.09 V              ; -0.0141 V           ; 0.029 V                              ; 0.155 V                              ; 1.41e-09 s                  ; 9.78e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.28e-06 V                  ; 3.09 V             ; -0.0141 V          ; 0.029 V                             ; 0.155 V                             ; 1.41e-09 s                 ; 9.78e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.28e-06 V                   ; 3.08 V              ; -0.0126 V           ; 0.038 V                              ; 0.188 V                              ; 2.06e-09 s                  ; 1.42e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.28e-06 V                  ; 3.08 V             ; -0.0126 V          ; 0.038 V                             ; 0.188 V                             ; 2.06e-09 s                 ; 1.42e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.28e-06 V                   ; 3.08 V              ; -0.0126 V           ; 0.038 V                              ; 0.188 V                              ; 2.06e-09 s                  ; 1.42e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.28e-06 V                  ; 3.08 V             ; -0.0126 V          ; 0.038 V                             ; 0.188 V                             ; 2.06e-09 s                 ; 1.42e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.28e-06 V                   ; 3.08 V              ; -0.0126 V           ; 0.038 V                              ; 0.188 V                              ; 2.06e-09 s                  ; 1.42e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.28e-06 V                  ; 3.08 V             ; -0.0126 V          ; 0.038 V                             ; 0.188 V                             ; 2.06e-09 s                 ; 1.42e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.28e-06 V                   ; 3.08 V              ; 2.28e-06 V          ; 0.123 V                              ; 0.16 V                               ; 1.15e-08 s                  ; 7.75e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.28e-06 V                  ; 3.08 V             ; 2.28e-06 V         ; 0.123 V                             ; 0.16 V                              ; 1.15e-08 s                 ; 7.75e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.28e-06 V                   ; 3.08 V              ; -0.0126 V           ; 0.038 V                              ; 0.188 V                              ; 2.06e-09 s                  ; 1.42e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.28e-06 V                  ; 3.08 V             ; -0.0126 V          ; 0.038 V                             ; 0.188 V                             ; 2.06e-09 s                 ; 1.42e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.28e-06 V                   ; 3.08 V              ; -0.0126 V           ; 0.038 V                              ; 0.188 V                              ; 2.06e-09 s                  ; 1.42e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.28e-06 V                  ; 3.08 V             ; -0.0126 V          ; 0.038 V                             ; 0.188 V                             ; 2.06e-09 s                 ; 1.42e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.28e-06 V                   ; 3.08 V              ; -0.0126 V           ; 0.038 V                              ; 0.188 V                              ; 2.06e-09 s                  ; 1.42e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.28e-06 V                  ; 3.08 V             ; -0.0126 V          ; 0.038 V                             ; 0.188 V                             ; 2.06e-09 s                 ; 1.42e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.28e-06 V                   ; 3.08 V              ; -0.0126 V           ; 0.038 V                              ; 0.188 V                              ; 2.06e-09 s                  ; 1.42e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.28e-06 V                  ; 3.08 V             ; -0.0126 V          ; 0.038 V                             ; 0.188 V                             ; 2.06e-09 s                 ; 1.42e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.28e-06 V                   ; 3.08 V              ; -0.0126 V           ; 0.038 V                              ; 0.188 V                              ; 2.06e-09 s                  ; 1.42e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.28e-06 V                  ; 3.08 V             ; -0.0126 V          ; 0.038 V                             ; 0.188 V                             ; 2.06e-09 s                 ; 1.42e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.28e-06 V                   ; 3.08 V              ; -0.0126 V           ; 0.038 V                              ; 0.188 V                              ; 2.06e-09 s                  ; 1.42e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.28e-06 V                  ; 3.08 V             ; -0.0126 V          ; 0.038 V                             ; 0.188 V                             ; 2.06e-09 s                 ; 1.42e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.28e-06 V                   ; 3.08 V              ; -0.0126 V           ; 0.038 V                              ; 0.188 V                              ; 2.06e-09 s                  ; 1.42e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.28e-06 V                  ; 3.08 V             ; -0.0126 V          ; 0.038 V                             ; 0.188 V                             ; 2.06e-09 s                 ; 1.42e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.28e-06 V                   ; 3.08 V              ; -0.0126 V           ; 0.038 V                              ; 0.188 V                              ; 2.06e-09 s                  ; 1.42e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.28e-06 V                  ; 3.08 V             ; -0.0126 V          ; 0.038 V                             ; 0.188 V                             ; 2.06e-09 s                 ; 1.42e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.28e-06 V                   ; 3.08 V              ; -0.0126 V           ; 0.038 V                              ; 0.188 V                              ; 2.06e-09 s                  ; 1.42e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.28e-06 V                  ; 3.08 V             ; -0.0126 V          ; 0.038 V                             ; 0.188 V                             ; 2.06e-09 s                 ; 1.42e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.28e-06 V                   ; 3.08 V              ; -0.0126 V           ; 0.038 V                              ; 0.188 V                              ; 2.06e-09 s                  ; 1.42e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.28e-06 V                  ; 3.08 V             ; -0.0126 V          ; 0.038 V                             ; 0.188 V                             ; 2.06e-09 s                 ; 1.42e-09 s                 ; Yes                       ; Yes                       ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_A[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDRAM_A[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDRAM_A[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDRAM_A[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.46 V              ; -0.00649 V          ; 0.334 V                              ; 0.31 V                               ; 7.87e-09 s                  ; 5.6e-09 s                   ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.46 V             ; -0.00649 V         ; 0.334 V                             ; 0.31 V                              ; 7.87e-09 s                 ; 5.6e-09 s                  ; No                        ; No                        ;
; SDRAM_A[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDRAM_DQML   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDRAM_DQMH   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDRAM_nWE    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDRAM_nCAS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.46 V              ; -0.00608 V          ; 0.311 V                              ; 0.314 V                              ; 7.88e-09 s                  ; 5.61e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 3.31e-07 V                  ; 3.46 V             ; -0.00608 V         ; 0.311 V                             ; 0.314 V                             ; 7.88e-09 s                 ; 5.61e-09 s                 ; Yes                       ; No                        ;
; SDRAM_nRAS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_nCS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDRAM_BA[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDRAM_BA[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDRAM_CLK    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDRAM_CKE    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.46 V              ; -0.00608 V          ; 0.311 V                              ; 0.314 V                              ; 7.88e-09 s                  ; 5.61e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 3.31e-07 V                  ; 3.46 V             ; -0.00608 V         ; 0.311 V                             ; 0.314 V                             ; 7.88e-09 s                 ; 5.61e-09 s                 ; Yes                       ; No                        ;
; SPI_DO       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUDIO_L      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUDIO_R      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; VGA_R[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGA_G[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGA_B[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGA_B[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDRAM_DQ[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDRAM_DQ[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDRAM_DQ[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDRAM_DQ[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.46 V              ; -0.00649 V          ; 0.334 V                              ; 0.31 V                               ; 7.87e-09 s                  ; 5.6e-09 s                   ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.46 V             ; -0.00649 V         ; 0.334 V                             ; 0.31 V                              ; 7.87e-09 s                 ; 5.6e-09 s                  ; No                        ; No                        ;
; SDRAM_DQ[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDRAM_DQ[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDRAM_DQ[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDRAM_DQ[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDRAM_DQ[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDRAM_DQ[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDRAM_DQ[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDRAM_DQ[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDRAM_DQ[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDRAM_DQ[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 22451    ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 12352222 ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 22451    ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 12352222 ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 14    ; 14   ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 179   ; 179  ;
; Unconstrained Output Ports      ; 59    ; 59   ;
; Unconstrained Output Port Paths ; 558   ; 558  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Mon Feb 08 00:58:58 2021
Info: Command: quartus_sta soc -c soc
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches.
Info (332104): Reading SDC File: 'soc.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 15 -multiply_by 14 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[0]} {pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 65 -multiply_by 77 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[1]} {pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 65 -multiply_by 77 -phase -29.42 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[2]} {pll|altpll_component|auto_generated|pll1|clk[2]}
Warning (332174): Ignored filter at soc.sdc(48): clock|altpll_component|auto_generated|pll1|clk[2] could not be matched with a pin
Warning (332049): Ignored create_generated_clock at soc.sdc(48): Argument -source is an empty collection
    Info (332050): create_generated_clock -name sdclk_pin -source [get_pins {clock|altpll_component|auto_generated|pll1|clk[2]}] [get_ports {SDRAM_CLK}]
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at soc.sdc(65): sdclk_pin could not be matched with a clock
Warning (332049): Ignored set_input_delay at soc.sdc(65): Argument -clock is not an object ID
    Info (332050): set_input_delay -clock sdclk_pin -max 6.4 [get_ports SDRAM_DQ*]
Warning (332049): Ignored set_input_delay at soc.sdc(66): Argument -clock is not an object ID
    Info (332050): set_input_delay -clock sdclk_pin -min 3.2 [get_ports SDRAM_DQ*]
Warning (332049): Ignored set_output_delay at soc.sdc(72): Argument -clock is not an object ID
    Info (332050): set_output_delay -clock sdclk_pin -max 1.5 [get_ports SDRAM_*]
Warning (332049): Ignored set_output_delay at soc.sdc(73): Argument -clock is not an object ID
    Info (332050): set_output_delay -clock sdclk_pin -min -0.8 [get_ports SDRAM_*]
Warning (332174): Ignored filter at soc.sdc(91): clock|altpll_component|auto_generated|pll1|clk[2] could not be matched with a clock
Warning (332049): Ignored set_multicycle_path at soc.sdc(91): Argument <from> is an empty collection
    Info (332050): set_multicycle_path -from [get_clocks {sdclk_pin}] -to [get_clocks {clock|altpll_component|auto_generated|pll1|clk[2]}] -setup -end 2
Warning (332049): Ignored set_multicycle_path at soc.sdc(91): Argument <to> is an empty collection
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "user_io|spi_sck~0|combout"
    Warning (332126): Node "user_io|spi_sck~0|datad"
Warning (332060): Node: clk8m was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clk16m was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SPI_SCK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: vga:vga|hs was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clk4m was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: spi:spi|spi_sck was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: user_io:user_io|sd_ack was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: sd_card:sd_card|buffer_read_strobe was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: sd_card:sd_card|buffer_write_strobe was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: user_io:user_io|sd_dout_strobe was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clk2m was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: T80s:T80s|IORQ_n was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: sd_card:sd_card|req_io_rd was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: sd_card:sd_card|req_io_wr was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 17.158
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.158         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    30.703         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.412
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.412         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.412         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 15.347
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.347         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    18.344         0.000 clk_27 
    Info (332119):    19.556         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: clk8m was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clk16m was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SPI_SCK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: vga:vga|hs was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clk4m was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: spi:spi|spi_sck was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: user_io:user_io|sd_ack was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: sd_card:sd_card|buffer_read_strobe was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: sd_card:sd_card|buffer_write_strobe was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: user_io:user_io|sd_dout_strobe was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clk2m was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: T80s:T80s|IORQ_n was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: sd_card:sd_card|req_io_rd was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: sd_card:sd_card|req_io_wr was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 18.609
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    18.609         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    31.462         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.362
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.362         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.363         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 15.345
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.345         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    18.329         0.000 clk_27 
    Info (332119):    19.554         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: clk8m was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clk16m was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SPI_SCK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: vga:vga|hs was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clk4m was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: spi:spi|spi_sck was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: user_io:user_io|sd_ack was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: sd_card:sd_card|buffer_read_strobe was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: sd_card:sd_card|buffer_write_strobe was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: user_io:user_io|sd_dout_strobe was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clk2m was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: T80s:T80s|IORQ_n was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: sd_card:sd_card|req_io_rd was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: sd_card:sd_card|req_io_wr was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 24.066
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    24.066         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    35.089         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.186         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 15.413
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.413         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    17.953         0.000 clk_27 
    Info (332119):    19.596         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 56 warnings
    Info: Peak virtual memory: 4718 megabytes
    Info: Processing ended: Mon Feb 08 00:59:06 2021
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:04


