// Seed: 1815214023
module module_0 (
    input uwire id_0,
    input wand id_1,
    input supply0 id_2,
    input tri0 id_3,
    input tri id_4,
    input tri1 id_5,
    input tri1 id_6
);
  wire id_8;
  if (id_2) begin
    if (id_1) begin
      id_9(
          .id_0(1)
      );
    end else begin : id_10
      assign id_10 = id_1;
    end
  end
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    input wire id_2,
    output uwire id_3,
    input tri0 id_4,
    input supply1 id_5,
    output wor id_6,
    input wor id_7,
    input wire id_8,
    input supply1 id_9,
    input tri1 id_10,
    input tri1 id_11,
    input wor id_12,
    input wor id_13,
    output uwire id_14,
    output tri1 id_15,
    input supply1 id_16,
    output wor id_17,
    output tri0 id_18,
    input tri1 id_19,
    output tri id_20,
    input wor id_21,
    output tri1 id_22,
    input tri0 id_23,
    output uwire id_24,
    input tri1 id_25
);
  module_0(
      id_2, id_10, id_5, id_9, id_8, id_2, id_2
  );
  assign id_17 = 1;
endmodule
