

================================================================
== Vitis HLS Report for 'decode'
================================================================
* Date:           Fri Jun  2 20:35:45 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        fetching_decoding_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.184 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     88|    -|
|Register         |        -|    -|      39|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      39|     90|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+----+---+----+------------+------------+
    |   Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+----+---+----+------------+------------+
    |ap_condition_128  |        or|   0|  0|   2|           1|           1|
    +------------------+----------+----+---+----+------------+------------+
    |Total             |          |   0|  0|   2|           1|           1|
    +------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  14|          3|    1|          3|
    |ap_phi_mux_d_i_imm_write_assign_phi_fu_146_p12  |  37|          7|   20|        140|
    |d_i_type_write_assign_reg_92                    |  37|          7|    3|         21|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           |  88|         17|   24|        164|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   2|   0|    2|          0|
    |d_i_type_write_assign_reg_92  |   3|   0|    3|          0|
    |d_imm_inst_20_reg_353         |   1|   0|    1|          0|
    |d_imm_inst_7_reg_348          |   1|   0|    1|          0|
    |instruction_read_reg_335      |  32|   0|   32|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |  39|   0|   39|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|        decode|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|        decode|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|        decode|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|        decode|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|        decode|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|        decode|  return value|
|ap_return_0  |  out|    3|  ap_ctrl_hs|        decode|  return value|
|ap_return_1  |  out|   20|  ap_ctrl_hs|        decode|  return value|
|instruction  |   in|   32|     ap_none|   instruction|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%instruction_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %instruction" [fetching_decoding_ip/src/decode.cpp:50]   --->   Operation 3 'read' 'instruction_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%d_imm_inst_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction_read, i32 7" [fetching_decoding_ip/src/decode.cpp:17->fetching_decoding_ip/src/decode.cpp:54]   --->   Operation 4 'bitselect' 'd_imm_inst_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%d_imm_inst_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction_read, i32 20" [fetching_decoding_ip/src/decode.cpp:20->fetching_decoding_ip/src/decode.cpp:54]   --->   Operation 5 'bitselect' 'd_imm_inst_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%opch = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %instruction_read, i32 5, i32 6" [fetching_decoding_ip/src/type.cpp:69->fetching_decoding_ip/src/decode.cpp:22->fetching_decoding_ip/src/decode.cpp:54]   --->   Operation 6 'partselect' 'opch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%opcl = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %instruction_read, i32 2, i32 4" [fetching_decoding_ip/src/type.cpp:70->fetching_decoding_ip/src/decode.cpp:22->fetching_decoding_ip/src/decode.cpp:54]   --->   Operation 7 'partselect' 'opcl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (2.18ns)   --->   "%switch_ln72 = switch i2 %opch, void %sw.bb7.i.i, i2 0, void %sw.bb.i.i, i2 1, void %sw.bb3.i.i, i2 2, void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [fetching_decoding_ip/src/type.cpp:72->fetching_decoding_ip/src/decode.cpp:22->fetching_decoding_ip/src/decode.cpp:54]   --->   Operation 8 'switch' 'switch_ln72' <Predicate = true> <Delay = 2.18>
ST_1 : Operation 9 [1/1] (2.18ns)   --->   "%switch_ln21 = switch i3 %opcl, void %_ZL18decode_instructionjP21decoded_instruction_s.exit, i3 0, void %sw.bb.i40.i.i, i3 5, void %sw.bb5.i55.i.i, i3 4, void %sw.bb4.i52.i.i" [fetching_decoding_ip/src/type.cpp:21->fetching_decoding_ip/src/type.cpp:74->fetching_decoding_ip/src/decode.cpp:22->fetching_decoding_ip/src/decode.cpp:54]   --->   Operation 9 'switch' 'switch_ln21' <Predicate = (opch == 1)> <Delay = 2.18>
ST_1 : Operation 10 [1/1] (2.18ns)   --->   "%br_ln26 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [fetching_decoding_ip/src/type.cpp:26->fetching_decoding_ip/src/type.cpp:74->fetching_decoding_ip/src/decode.cpp:22->fetching_decoding_ip/src/decode.cpp:54]   --->   Operation 10 'br' 'br_ln26' <Predicate = (opch == 1 & opcl == 4)> <Delay = 2.18>
ST_1 : Operation 11 [1/1] (2.18ns)   --->   "%br_ln27 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [fetching_decoding_ip/src/type.cpp:27->fetching_decoding_ip/src/type.cpp:74->fetching_decoding_ip/src/decode.cpp:22->fetching_decoding_ip/src/decode.cpp:54]   --->   Operation 11 'br' 'br_ln27' <Predicate = (opch == 1 & opcl == 5)> <Delay = 2.18>
ST_1 : Operation 12 [1/1] (2.18ns)   --->   "%br_ln22 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [fetching_decoding_ip/src/type.cpp:22->fetching_decoding_ip/src/type.cpp:74->fetching_decoding_ip/src/decode.cpp:22->fetching_decoding_ip/src/decode.cpp:54]   --->   Operation 12 'br' 'br_ln22' <Predicate = (opch == 1 & opcl == 0)> <Delay = 2.18>
ST_1 : Operation 13 [1/1] (2.18ns)   --->   "%switch_ln6 = switch i3 %opcl, void %_ZL18decode_instructionjP21decoded_instruction_s.exit, i3 0, void %sw.bb.i71.i.i, i3 5, void %sw.bb5.i86.i.i, i3 4, void %sw.bb4.i83.i.i" [fetching_decoding_ip/src/type.cpp:6->fetching_decoding_ip/src/type.cpp:73->fetching_decoding_ip/src/decode.cpp:22->fetching_decoding_ip/src/decode.cpp:54]   --->   Operation 13 'switch' 'switch_ln6' <Predicate = (opch == 0)> <Delay = 2.18>
ST_1 : Operation 14 [1/1] (2.18ns)   --->   "%br_ln11 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [fetching_decoding_ip/src/type.cpp:11->fetching_decoding_ip/src/type.cpp:73->fetching_decoding_ip/src/decode.cpp:22->fetching_decoding_ip/src/decode.cpp:54]   --->   Operation 14 'br' 'br_ln11' <Predicate = (opch == 0 & opcl == 4)> <Delay = 2.18>
ST_1 : Operation 15 [1/1] (2.18ns)   --->   "%br_ln12 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [fetching_decoding_ip/src/type.cpp:12->fetching_decoding_ip/src/type.cpp:73->fetching_decoding_ip/src/decode.cpp:22->fetching_decoding_ip/src/decode.cpp:54]   --->   Operation 15 'br' 'br_ln12' <Predicate = (opch == 0 & opcl == 5)> <Delay = 2.18>
ST_1 : Operation 16 [1/1] (2.18ns)   --->   "%br_ln7 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [fetching_decoding_ip/src/type.cpp:7->fetching_decoding_ip/src/type.cpp:73->fetching_decoding_ip/src/decode.cpp:22->fetching_decoding_ip/src/decode.cpp:54]   --->   Operation 16 'br' 'br_ln7' <Predicate = (opch == 0 & opcl == 0)> <Delay = 2.18>
ST_1 : Operation 17 [1/1] (2.18ns)   --->   "%switch_ln51 = switch i3 %opcl, void %_ZL18decode_instructionjP21decoded_instruction_s.exit, i3 0, void %sw.bb.i.i.i, i3 1, void %sw.bb1.i.i.i, i3 3, void %sw.bb3.i.i.i" [fetching_decoding_ip/src/type.cpp:51->fetching_decoding_ip/src/type.cpp:76->fetching_decoding_ip/src/decode.cpp:22->fetching_decoding_ip/src/decode.cpp:54]   --->   Operation 17 'switch' 'switch_ln51' <Predicate = (opch == 3)> <Delay = 2.18>
ST_1 : Operation 18 [1/1] (2.18ns)   --->   "%br_ln55 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [fetching_decoding_ip/src/type.cpp:55->fetching_decoding_ip/src/type.cpp:76->fetching_decoding_ip/src/decode.cpp:22->fetching_decoding_ip/src/decode.cpp:54]   --->   Operation 18 'br' 'br_ln55' <Predicate = (opch == 3 & opcl == 3)> <Delay = 2.18>
ST_1 : Operation 19 [1/1] (2.18ns)   --->   "%br_ln53 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [fetching_decoding_ip/src/type.cpp:53->fetching_decoding_ip/src/type.cpp:76->fetching_decoding_ip/src/decode.cpp:22->fetching_decoding_ip/src/decode.cpp:54]   --->   Operation 19 'br' 'br_ln53' <Predicate = (opch == 3 & opcl == 1)> <Delay = 2.18>
ST_1 : Operation 20 [1/1] (2.18ns)   --->   "%br_ln52 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [fetching_decoding_ip/src/type.cpp:52->fetching_decoding_ip/src/type.cpp:76->fetching_decoding_ip/src/decode.cpp:22->fetching_decoding_ip/src/decode.cpp:54]   --->   Operation 20 'br' 'br_ln52' <Predicate = (opch == 3 & opcl == 0)> <Delay = 2.18>

State 2 <SV = 1> <Delay = 2.06>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%d_i_type_write_assign = phi i3 6, void %sw.bb3.i.i.i, i3 2, void %sw.bb1.i.i.i, i3 4, void %sw.bb.i.i.i, i3 5, void %sw.bb5.i55.i.i, i3 1, void %sw.bb4.i52.i.i, i3 3, void %sw.bb.i40.i.i, i3 5, void %sw.bb5.i86.i.i, i3 2, void %sw.bb4.i83.i.i, i3 2, void %sw.bb.i71.i.i, i3 7, void %entry, i3 7, void %sw.bb.i.i, i3 7, void %sw.bb3.i.i, i3 7, void %sw.bb7.i.i"   --->   Operation 21 'phi' 'd_i_type_write_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%d_imm_inst_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction_read, i32 31" [fetching_decoding_ip/src/decode.cpp:30->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 22 'bitselect' 'd_imm_inst_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%d_imm_inst_11_8 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %instruction_read, i32 8, i32 11" [fetching_decoding_ip/src/decode.cpp:35->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 23 'partselect' 'd_imm_inst_11_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.06ns)   --->   "%switch_ln37 = switch i3 %d_i_type_write_assign, void %_ZL16decode_immediatejP21decoded_instruction_s.exit, i3 6, void %sw.bb35.i, i3 5, void %sw.bb31.i, i3 2, void %sw.bb17.i, i3 3, void %sw.bb21.i, i3 4, void %sw.bb26.i" [fetching_decoding_ip/src/decode.cpp:37->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 24 'switch' 'switch_ln37' <Predicate = true> <Delay = 2.06>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %instruction_read, i32 25, i32 30" [fetching_decoding_ip/src/immediate.cpp:22->fetching_decoding_ip/src/decode.cpp:42->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 25 'partselect' 'tmp_4' <Predicate = (d_i_type_write_assign == 4)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%or_ln3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i6.i4, i1 %d_imm_inst_31, i1 %d_imm_inst_7, i6 %tmp_4, i4 %d_imm_inst_11_8" [fetching_decoding_ip/src/immediate.cpp:23->fetching_decoding_ip/src/decode.cpp:42->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 26 'bitconcatenate' 'or_ln3' <Predicate = (d_i_type_write_assign == 4)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i12 %or_ln3" [fetching_decoding_ip/src/decode.cpp:42->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 27 'sext' 'sext_ln42' <Predicate = (d_i_type_write_assign == 4)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.06ns)   --->   "%br_ln42 = br void %_ZL16decode_immediatejP21decoded_instruction_s.exit" [fetching_decoding_ip/src/decode.cpp:42->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 28 'br' 'br_ln42' <Predicate = (d_i_type_write_assign == 4)> <Delay = 2.06>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %instruction_read, i32 25, i32 31" [fetching_decoding_ip/src/immediate.cpp:15->fetching_decoding_ip/src/decode.cpp:41->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 29 'partselect' 'tmp_2' <Predicate = (d_i_type_write_assign == 3)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction_read, i32 7, i32 11" [fetching_decoding_ip/src/immediate.cpp:15->fetching_decoding_ip/src/decode.cpp:41->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 30 'partselect' 'tmp_3' <Predicate = (d_i_type_write_assign == 3)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %tmp_2, i5 %tmp_3" [fetching_decoding_ip/src/immediate.cpp:15->fetching_decoding_ip/src/decode.cpp:41->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 31 'bitconcatenate' 'or_ln2' <Predicate = (d_i_type_write_assign == 3)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i12 %or_ln2" [fetching_decoding_ip/src/decode.cpp:41->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 32 'sext' 'sext_ln41' <Predicate = (d_i_type_write_assign == 3)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (2.06ns)   --->   "%br_ln41 = br void %_ZL16decode_immediatejP21decoded_instruction_s.exit" [fetching_decoding_ip/src/decode.cpp:41->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 33 'br' 'br_ln41' <Predicate = (d_i_type_write_assign == 3)> <Delay = 2.06>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%or_ln7 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %instruction_read, i32 20, i32 31" [fetching_decoding_ip/src/immediate.cpp:7->fetching_decoding_ip/src/decode.cpp:40->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 34 'partselect' 'or_ln7' <Predicate = (d_i_type_write_assign == 2)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i12 %or_ln7" [fetching_decoding_ip/src/decode.cpp:40->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 35 'sext' 'sext_ln40' <Predicate = (d_i_type_write_assign == 2)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.06ns)   --->   "%br_ln40 = br void %_ZL16decode_immediatejP21decoded_instruction_s.exit" [fetching_decoding_ip/src/decode.cpp:40->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 36 'br' 'br_ln40' <Predicate = (d_i_type_write_assign == 2)> <Delay = 2.06>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%or_ln1 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %instruction_read, i32 12, i32 31" [fetching_decoding_ip/src/immediate.cpp:32->fetching_decoding_ip/src/decode.cpp:43->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 37 'partselect' 'or_ln1' <Predicate = (d_i_type_write_assign == 5)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.06ns)   --->   "%br_ln43 = br void %_ZL16decode_immediatejP21decoded_instruction_s.exit" [fetching_decoding_ip/src/decode.cpp:43->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 38 'br' 'br_ln43' <Predicate = (d_i_type_write_assign == 5)> <Delay = 2.06>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %instruction_read, i32 12, i32 19" [fetching_decoding_ip/src/immediate.cpp:39->fetching_decoding_ip/src/decode.cpp:44->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 39 'partselect' 'tmp' <Predicate = (d_i_type_write_assign == 6)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %instruction_read, i32 21, i32 30" [fetching_decoding_ip/src/immediate.cpp:40->fetching_decoding_ip/src/decode.cpp:44->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 40 'partselect' 'tmp_1' <Predicate = (d_i_type_write_assign == 6)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i8.i1.i10, i1 %d_imm_inst_31, i8 %tmp, i1 %d_imm_inst_20, i10 %tmp_1" [fetching_decoding_ip/src/immediate.cpp:40->fetching_decoding_ip/src/decode.cpp:44->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 41 'bitconcatenate' 'or_ln' <Predicate = (d_i_type_write_assign == 6)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.06ns)   --->   "%br_ln44 = br void %_ZL16decode_immediatejP21decoded_instruction_s.exit" [fetching_decoding_ip/src/decode.cpp:44->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 42 'br' 'br_ln44' <Predicate = (d_i_type_write_assign == 6)> <Delay = 2.06>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%d_i_imm_write_assign = phi i20 %or_ln, void %sw.bb35.i, i20 %or_ln1, void %sw.bb31.i, i20 %sext_ln42, void %sw.bb26.i, i20 %sext_ln41, void %sw.bb21.i, i20 %sext_ln40, void %sw.bb17.i, i20 0, void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [fetching_decoding_ip/src/immediate.cpp:40->fetching_decoding_ip/src/decode.cpp:44->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 43 'phi' 'd_i_imm_write_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%newret = insertvalue i23 <undef>, i3 %d_i_type_write_assign"   --->   Operation 44 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i23 %newret, i20 %d_i_imm_write_assign" [fetching_decoding_ip/src/immediate.cpp:40->fetching_decoding_ip/src/decode.cpp:44->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 45 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln40 = ret i23 %newret2" [fetching_decoding_ip/src/immediate.cpp:40->fetching_decoding_ip/src/decode.cpp:44->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 46 'ret' 'ret_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ instruction]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
instruction_read      (read          ) [ 001]
d_imm_inst_7          (bitselect     ) [ 001]
d_imm_inst_20         (bitselect     ) [ 001]
opch                  (partselect    ) [ 010]
opcl                  (partselect    ) [ 010]
switch_ln72           (switch        ) [ 011]
switch_ln21           (switch        ) [ 011]
br_ln26               (br            ) [ 011]
br_ln27               (br            ) [ 011]
br_ln22               (br            ) [ 011]
switch_ln6            (switch        ) [ 011]
br_ln11               (br            ) [ 011]
br_ln12               (br            ) [ 011]
br_ln7                (br            ) [ 011]
switch_ln51           (switch        ) [ 011]
br_ln55               (br            ) [ 011]
br_ln53               (br            ) [ 011]
br_ln52               (br            ) [ 011]
d_i_type_write_assign (phi           ) [ 001]
d_imm_inst_31         (bitselect     ) [ 000]
d_imm_inst_11_8       (partselect    ) [ 000]
switch_ln37           (switch        ) [ 000]
tmp_4                 (partselect    ) [ 000]
or_ln3                (bitconcatenate) [ 000]
sext_ln42             (sext          ) [ 000]
br_ln42               (br            ) [ 000]
tmp_2                 (partselect    ) [ 000]
tmp_3                 (partselect    ) [ 000]
or_ln2                (bitconcatenate) [ 000]
sext_ln41             (sext          ) [ 000]
br_ln41               (br            ) [ 000]
or_ln7                (partselect    ) [ 000]
sext_ln40             (sext          ) [ 000]
br_ln40               (br            ) [ 000]
or_ln1                (partselect    ) [ 000]
br_ln43               (br            ) [ 000]
tmp                   (partselect    ) [ 000]
tmp_1                 (partselect    ) [ 000]
or_ln                 (bitconcatenate) [ 000]
br_ln44               (br            ) [ 000]
d_i_imm_write_assign  (phi           ) [ 000]
newret                (insertvalue   ) [ 000]
newret2               (insertvalue   ) [ 000]
ret_ln40              (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="instruction">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="instruction"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i1.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i7.i5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i1.i8.i1.i10"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="instruction_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="instruction_read/1 "/>
</bind>
</comp>

<comp id="92" class="1005" name="d_i_type_write_assign_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="3" slack="1"/>
<pin id="94" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_i_type_write_assign (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="d_i_type_write_assign_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="2" slack="1"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="3" slack="1"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="4" bw="3" slack="1"/>
<pin id="108" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="6" bw="3" slack="1"/>
<pin id="110" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="8" bw="1" slack="1"/>
<pin id="112" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="10" bw="3" slack="1"/>
<pin id="114" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="12" bw="3" slack="1"/>
<pin id="116" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="14" bw="3" slack="1"/>
<pin id="118" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="16" bw="3" slack="1"/>
<pin id="120" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="18" bw="1" slack="1"/>
<pin id="122" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="20" bw="1" slack="1"/>
<pin id="124" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="22" bw="1" slack="1"/>
<pin id="126" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="24" bw="1" slack="1"/>
<pin id="128" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="26" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_i_type_write_assign/2 "/>
</bind>
</comp>

<comp id="143" class="1005" name="d_i_imm_write_assign_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="20" slack="2147483647"/>
<pin id="145" dir="1" index="1" bw="20" slack="2147483647"/>
</pin_list>
<bind>
<opset="d_i_imm_write_assign (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="d_i_imm_write_assign_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="20" slack="0"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="20" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="4" bw="12" slack="0"/>
<pin id="152" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="6" bw="12" slack="0"/>
<pin id="154" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="8" bw="12" slack="0"/>
<pin id="156" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="10" bw="1" slack="0"/>
<pin id="158" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="12" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_i_imm_write_assign/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="d_imm_inst_7_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="0" index="2" bw="4" slack="0"/>
<pin id="165" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="d_imm_inst_7/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="d_imm_inst_20_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="0" index="2" bw="6" slack="0"/>
<pin id="173" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="d_imm_inst_20/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="opch_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="2" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="0" index="2" bw="4" slack="0"/>
<pin id="181" dir="0" index="3" bw="4" slack="0"/>
<pin id="182" dir="1" index="4" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="opch/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="opcl_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="3" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="0" index="2" bw="3" slack="0"/>
<pin id="191" dir="0" index="3" bw="4" slack="0"/>
<pin id="192" dir="1" index="4" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="opcl/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="d_imm_inst_31_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="1"/>
<pin id="200" dir="0" index="2" bw="6" slack="0"/>
<pin id="201" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="d_imm_inst_31/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="d_imm_inst_11_8_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="1"/>
<pin id="207" dir="0" index="2" bw="5" slack="0"/>
<pin id="208" dir="0" index="3" bw="5" slack="0"/>
<pin id="209" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_imm_inst_11_8/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_4_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="6" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="1"/>
<pin id="216" dir="0" index="2" bw="6" slack="0"/>
<pin id="217" dir="0" index="3" bw="6" slack="0"/>
<pin id="218" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="or_ln3_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="12" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="1" slack="1"/>
<pin id="226" dir="0" index="3" bw="6" slack="0"/>
<pin id="227" dir="0" index="4" bw="4" slack="0"/>
<pin id="228" dir="1" index="5" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln3/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="sext_ln42_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="12" slack="0"/>
<pin id="235" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="7" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="1"/>
<pin id="241" dir="0" index="2" bw="6" slack="0"/>
<pin id="242" dir="0" index="3" bw="6" slack="0"/>
<pin id="243" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_3_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="5" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="1"/>
<pin id="250" dir="0" index="2" bw="4" slack="0"/>
<pin id="251" dir="0" index="3" bw="5" slack="0"/>
<pin id="252" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="or_ln2_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="12" slack="0"/>
<pin id="258" dir="0" index="1" bw="7" slack="0"/>
<pin id="259" dir="0" index="2" bw="5" slack="0"/>
<pin id="260" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln2/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="sext_ln41_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="12" slack="0"/>
<pin id="266" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="or_ln7_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="12" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="1"/>
<pin id="272" dir="0" index="2" bw="6" slack="0"/>
<pin id="273" dir="0" index="3" bw="6" slack="0"/>
<pin id="274" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="or_ln7/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="sext_ln40_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="12" slack="0"/>
<pin id="280" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="or_ln1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="20" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="1"/>
<pin id="286" dir="0" index="2" bw="5" slack="0"/>
<pin id="287" dir="0" index="3" bw="6" slack="0"/>
<pin id="288" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="or_ln1/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="1"/>
<pin id="296" dir="0" index="2" bw="5" slack="0"/>
<pin id="297" dir="0" index="3" bw="6" slack="0"/>
<pin id="298" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="10" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="1"/>
<pin id="305" dir="0" index="2" bw="6" slack="0"/>
<pin id="306" dir="0" index="3" bw="6" slack="0"/>
<pin id="307" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="or_ln_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="20" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="8" slack="0"/>
<pin id="315" dir="0" index="3" bw="1" slack="1"/>
<pin id="316" dir="0" index="4" bw="10" slack="0"/>
<pin id="317" dir="1" index="5" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="newret_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="23" slack="0"/>
<pin id="325" dir="0" index="1" bw="3" slack="0"/>
<pin id="326" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="newret2_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="23" slack="0"/>
<pin id="331" dir="0" index="1" bw="20" slack="0"/>
<pin id="332" dir="1" index="2" bw="23" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret2/2 "/>
</bind>
</comp>

<comp id="335" class="1005" name="instruction_read_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="instruction_read "/>
</bind>
</comp>

<comp id="348" class="1005" name="d_imm_inst_7_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="1"/>
<pin id="350" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="d_imm_inst_7 "/>
</bind>
</comp>

<comp id="353" class="1005" name="d_imm_inst_20_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="1"/>
<pin id="355" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="d_imm_inst_20 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="95"><net_src comp="38" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="40" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="32" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="30" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="34" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="36" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="42" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="130"><net_src comp="92" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="131"><net_src comp="92" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="132"><net_src comp="92" pin="1"/><net_sink comp="102" pin=4"/></net>

<net id="133"><net_src comp="92" pin="1"/><net_sink comp="102" pin=6"/></net>

<net id="134"><net_src comp="92" pin="1"/><net_sink comp="102" pin=8"/></net>

<net id="135"><net_src comp="92" pin="1"/><net_sink comp="102" pin=10"/></net>

<net id="136"><net_src comp="92" pin="1"/><net_sink comp="102" pin=12"/></net>

<net id="137"><net_src comp="92" pin="1"/><net_sink comp="102" pin=14"/></net>

<net id="138"><net_src comp="92" pin="1"/><net_sink comp="102" pin=16"/></net>

<net id="139"><net_src comp="92" pin="1"/><net_sink comp="102" pin=18"/></net>

<net id="140"><net_src comp="92" pin="1"/><net_sink comp="102" pin=20"/></net>

<net id="141"><net_src comp="92" pin="1"/><net_sink comp="102" pin=22"/></net>

<net id="142"><net_src comp="92" pin="1"/><net_sink comp="102" pin=24"/></net>

<net id="160"><net_src comp="82" pin="0"/><net_sink comp="146" pin=10"/></net>

<net id="166"><net_src comp="4" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="86" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="6" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="174"><net_src comp="4" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="86" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="8" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="183"><net_src comp="10" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="86" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="185"><net_src comp="12" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="186"><net_src comp="14" pin="0"/><net_sink comp="177" pin=3"/></net>

<net id="193"><net_src comp="16" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="86" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="196"><net_src comp="20" pin="0"/><net_sink comp="187" pin=3"/></net>

<net id="202"><net_src comp="4" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="44" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="210"><net_src comp="46" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="48" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="212"><net_src comp="50" pin="0"/><net_sink comp="204" pin=3"/></net>

<net id="219"><net_src comp="52" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="54" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="221"><net_src comp="56" pin="0"/><net_sink comp="213" pin=3"/></net>

<net id="229"><net_src comp="58" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="197" pin="3"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="213" pin="4"/><net_sink comp="222" pin=3"/></net>

<net id="232"><net_src comp="204" pin="4"/><net_sink comp="222" pin=4"/></net>

<net id="236"><net_src comp="222" pin="5"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="146" pin=4"/></net>

<net id="244"><net_src comp="60" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="54" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="246"><net_src comp="44" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="253"><net_src comp="62" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="6" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="255"><net_src comp="50" pin="0"/><net_sink comp="247" pin=3"/></net>

<net id="261"><net_src comp="64" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="238" pin="4"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="247" pin="4"/><net_sink comp="256" pin=2"/></net>

<net id="267"><net_src comp="256" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="146" pin=6"/></net>

<net id="275"><net_src comp="66" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="8" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="277"><net_src comp="44" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="281"><net_src comp="269" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="146" pin=8"/></net>

<net id="289"><net_src comp="68" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="70" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="291"><net_src comp="44" pin="0"/><net_sink comp="283" pin=3"/></net>

<net id="292"><net_src comp="283" pin="4"/><net_sink comp="146" pin=2"/></net>

<net id="299"><net_src comp="72" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="70" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="301"><net_src comp="74" pin="0"/><net_sink comp="293" pin=3"/></net>

<net id="308"><net_src comp="76" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="78" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="310"><net_src comp="56" pin="0"/><net_sink comp="302" pin=3"/></net>

<net id="318"><net_src comp="80" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="197" pin="3"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="293" pin="4"/><net_sink comp="311" pin=2"/></net>

<net id="321"><net_src comp="302" pin="4"/><net_sink comp="311" pin=4"/></net>

<net id="322"><net_src comp="311" pin="5"/><net_sink comp="146" pin=0"/></net>

<net id="327"><net_src comp="84" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="102" pin="26"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="323" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="146" pin="12"/><net_sink comp="329" pin=1"/></net>

<net id="338"><net_src comp="86" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="340"><net_src comp="335" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="341"><net_src comp="335" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="342"><net_src comp="335" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="343"><net_src comp="335" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="344"><net_src comp="335" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="345"><net_src comp="335" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="346"><net_src comp="335" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="347"><net_src comp="335" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="351"><net_src comp="161" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="356"><net_src comp="169" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="311" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: instruction | {}
 - Input state : 
	Port: decode : instruction | {1 }
  - Chain level:
	State 1
		switch_ln72 : 1
		switch_ln21 : 1
		switch_ln6 : 1
		switch_ln51 : 1
	State 2
		switch_ln37 : 1
		or_ln3 : 1
		sext_ln42 : 2
		or_ln2 : 1
		sext_ln41 : 2
		sext_ln40 : 1
		or_ln : 1
		d_i_imm_write_assign : 3
		newret : 1
		newret2 : 4
		ret_ln40 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|
| Operation|       Functional Unit       |
|----------|-----------------------------|
|   read   | instruction_read_read_fu_86 |
|----------|-----------------------------|
|          |     d_imm_inst_7_fu_161     |
| bitselect|     d_imm_inst_20_fu_169    |
|          |     d_imm_inst_31_fu_197    |
|----------|-----------------------------|
|          |         opch_fu_177         |
|          |         opcl_fu_187         |
|          |    d_imm_inst_11_8_fu_204   |
|          |         tmp_4_fu_213        |
|partselect|         tmp_2_fu_238        |
|          |         tmp_3_fu_247        |
|          |        or_ln7_fu_269        |
|          |        or_ln1_fu_283        |
|          |          tmp_fu_293         |
|          |         tmp_1_fu_302        |
|----------|-----------------------------|
|          |        or_ln3_fu_222        |
|bitconcatenate|        or_ln2_fu_256        |
|          |         or_ln_fu_311        |
|----------|-----------------------------|
|          |       sext_ln42_fu_233      |
|   sext   |       sext_ln41_fu_264      |
|          |       sext_ln40_fu_278      |
|----------|-----------------------------|
|insertvalue|        newret_fu_323        |
|          |        newret2_fu_329       |
|----------|-----------------------------|
|   Total  |                             |
|----------|-----------------------------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|d_i_imm_write_assign_reg_143|   20   |
|d_i_type_write_assign_reg_92|    3   |
|    d_imm_inst_20_reg_353   |    1   |
|    d_imm_inst_7_reg_348    |    1   |
|  instruction_read_reg_335  |   32   |
+----------------------------+--------+
|            Total           |   57   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
| d_i_type_write_assign_reg_92 |  p0  |   7  |   3  |   21   ||    14   |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |   21   ||  2.1845 ||    14   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   14   |
|  Register |    -   |   57   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   57   |   14   |
+-----------+--------+--------+--------+
