// Seed: 280997832
module module_0;
endmodule
module module_1 #(
    parameter id_3 = 32'd40
) (
    input  tri0  id_0,
    input  uwire id_1,
    output wire  id_2,
    input  tri1  _id_3,
    output uwire id_4
);
  logic [7:0][1 : (  id_3  )] id_6;
  module_0 modCall_1 ();
  assign id_4 = id_6[(1)!=-1'b0 : ""];
endmodule
module module_2 #(
    parameter id_9 = 32'd62
) (
    input supply1 id_0,
    input supply1 id_1,
    input wand id_2,
    input supply0 id_3,
    input supply1 id_4,
    output tri1 id_5,
    output tri id_6,
    input tri id_7,
    input wor id_8,
    output uwire _id_9,
    input tri0 id_10,
    input wor id_11,
    input wor id_12,
    input tri id_13,
    input tri id_14,
    input supply1 id_15,
    input supply0 id_16,
    output tri id_17,
    input wire id_18,
    output tri id_19,
    output supply0 id_20,
    input tri1 id_21,
    input wire id_22,
    output tri1 id_23,
    input tri0 id_24,
    input tri0 id_25,
    input wor id_26,
    output uwire id_27
);
  logic [1  ^  -1 : id_9] id_29;
  module_0 modCall_1 ();
endmodule
