Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/bvogelhe/Desktop/FFT_FPGA/FINAL_NEW/Main_Test_isim_beh.exe -prj C:/Users/bvogelhe/Desktop/FFT_FPGA/FINAL_NEW/Main_Test_beh.prj work.Main_Test work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/bvogelhe/Desktop/FFT_FPGA/FINAL_NEW/ipcore_dir/FPAdder.v" into library work
Analyzing Verilog file "C:/Users/bvogelhe/Desktop/FFT_FPGA/FINAL_NEW/ipcore_dir/ROM_MUL.v" into library work
WARNING:HDLCompiler:687 - "C:/Users/bvogelhe/Desktop/FFT_FPGA/FINAL_NEW/ipcore_dir/ROM_MUL.v" Line 15725: Illegal redeclaration of module <glbl>.
Analyzing Verilog file "C:/Users/bvogelhe/Desktop/FFT_FPGA/FINAL_NEW/ipcore_dir/SUB.v" into library work
WARNING:HDLCompiler:687 - "C:/Users/bvogelhe/Desktop/FFT_FPGA/FINAL_NEW/ipcore_dir/SUB.v" Line 12291: Illegal redeclaration of module <glbl>.
Analyzing Verilog file "C:/Users/bvogelhe/Desktop/FFT_FPGA/FINAL_NEW/ipcore_dir/FPDiv.v" into library work
WARNING:HDLCompiler:687 - "C:/Users/bvogelhe/Desktop/FFT_FPGA/FINAL_NEW/ipcore_dir/FPDiv.v" Line 28397: Illegal redeclaration of module <glbl>.
Analyzing Verilog file "C:/Users/bvogelhe/Desktop/FFT_FPGA/FINAL_NEW/ipcore_dir/Compare.v" into library work
WARNING:HDLCompiler:687 - "C:/Users/bvogelhe/Desktop/FFT_FPGA/FINAL_NEW/ipcore_dir/Compare.v" Line 1261: Illegal redeclaration of module <glbl>.
Analyzing Verilog file "C:/Users/bvogelhe/Desktop/FFT_FPGA/FINAL_NEW/N2_FFT.v" into library work
Analyzing Verilog file "C:/Users/bvogelhe/Desktop/FFT_FPGA/FINAL_NEW/ipcore_dir/y_coe.v" into library work
Analyzing Verilog file "C:/Users/bvogelhe/Desktop/FFT_FPGA/FINAL_NEW/ipcore_dir/W_RAM.v" into library work
Analyzing Verilog file "C:/Users/bvogelhe/Desktop/FFT_FPGA/FINAL_NEW/ipcore_dir/SIN_RAM.v" into library work
Analyzing Verilog file "C:/Users/bvogelhe/Desktop/FFT_FPGA/FINAL_NEW/ipcore_dir/ROM_SIN.v" into library work
Analyzing Verilog file "C:/Users/bvogelhe/Desktop/FFT_FPGA/FINAL_NEW/ipcore_dir/ROM_COS.v" into library work
Analyzing Verilog file "C:/Users/bvogelhe/Desktop/FFT_FPGA/FINAL_NEW/ipcore_dir/O_RAM.v" into library work
Analyzing Verilog file "C:/Users/bvogelhe/Desktop/FFT_FPGA/FINAL_NEW/ipcore_dir/I_RAM.v" into library work
Analyzing Verilog file "C:/Users/bvogelhe/Desktop/FFT_FPGA/FINAL_NEW/ipcore_dir/F_RAM.v" into library work
Analyzing Verilog file "C:/Users/bvogelhe/Desktop/FFT_FPGA/FINAL_NEW/ipcore_dir/COS_RAM.v" into library work
Analyzing Verilog file "C:/Users/bvogelhe/Desktop/FFT_FPGA/FINAL_NEW/ipcore_dir/coef_coe.v" into library work
Analyzing Verilog file "C:/Users/bvogelhe/Desktop/FFT_FPGA/FINAL_NEW/FlipBits.v" into library work
Analyzing Verilog file "C:/Users/bvogelhe/Desktop/FFT_FPGA/FINAL_NEW/Main_Module.v" into library work
Analyzing Verilog file "C:/Users/bvogelhe/Desktop/FFT_FPGA/FINAL_NEW/Main_Test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
WARNING:HDLCompiler:687 - "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" Line 5: Illegal redeclaration of module <glbl>.
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/bvogelhe/Desktop/FFT_FPGA/FINAL_NEW/Main_Module.v" Line 201: Size mismatch in connection of port <wea>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/bvogelhe/Desktop/FFT_FPGA/FINAL_NEW/Main_Module.v" Line 202: Size mismatch in connection of port <addra>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/bvogelhe/Desktop/FFT_FPGA/FINAL_NEW/Main_Module.v" Line 209: Size mismatch in connection of port <wea>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/bvogelhe/Desktop/FFT_FPGA/FINAL_NEW/Main_Module.v" Line 219: Size mismatch in connection of port <wea>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/bvogelhe/Desktop/FFT_FPGA/FINAL_NEW/Main_Module.v" Line 220: Size mismatch in connection of port <addra>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/bvogelhe/Desktop/FFT_FPGA/FINAL_NEW/Main_Module.v" Line 228: Size mismatch in connection of port <wea>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/bvogelhe/Desktop/FFT_FPGA/FINAL_NEW/Main_Module.v" Line 229: Size mismatch in connection of port <addra>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/bvogelhe/Desktop/FFT_FPGA/FINAL_NEW/Main_Module.v" Line 239: Size mismatch in connection of port <addra>. Formal port size is 6-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/bvogelhe/Desktop/FFT_FPGA/FINAL_NEW/Main_Module.v" Line 247: Size mismatch in connection of port <addra>. Formal port size is 6-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/bvogelhe/Desktop/FFT_FPGA/FINAL_NEW/Main_Module.v" Line 255: Size mismatch in connection of port <addra>. Formal port size is 6-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/bvogelhe/Desktop/FFT_FPGA/FINAL_NEW/Main_Module.v" Line 261: Size mismatch in connection of port <addra>. Formal port size is 6-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/bvogelhe/Desktop/FFT_FPGA/FINAL_NEW/Main_Module.v" Line 320: Size mismatch in connection of port <result>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module GND
Compiling module VCC
Compiling module FDRS
Compiling module MUXCY
Compiling module XORCY
Compiling module LUT3(INIT=8'b10010110)
Compiling module LUT4(INIT=16'b0100010001111000)
Compiling module MULT_AND
Compiling module LUT2(INIT=4'b01)
Compiling module LUT1(INIT=2'b10)
Compiling module INV
Compiling module MUXF5
Compiling module ROM_MUL
Compiling module MUXF7
Compiling module MUXF6
Compiling module FD
Compiling module FPAdder
Compiling module FDE
Compiling module FDR
Compiling module FDS(INIT=1'b0)
Compiling module LUT4_L(INIT=16'b1000100010000000...
Compiling module LUT3_D(INIT=8'b01011101)
Compiling module LUT3_L(INIT=8'b011011)
Compiling module LUT2_L(INIT=4'b01)
Compiling module SRL16E
Compiling module SRL16
Compiling module SUB
Compiling module N2_FFT
Compiling module FlipBits
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module F_RAM
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module O_RAM
Compiling module W_RAM
Compiling module I_RAM
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module SIN_RAM
Compiling module COS_RAM
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module ROM_SIN
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module ROM_COS
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module coef_coe
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module y_coe
Compiling module SRLC16E
Compiling module SRLC16
Compiling module FPDiv
Compiling module Compare
Compiling module Main_Module
Compiling module Main_Test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 45 sub-compilation(s) to finish...
Compiled 215 Verilog Units
Built simulation executable C:/Users/bvogelhe/Desktop/FFT_FPGA/FINAL_NEW/Main_Test_isim_beh.exe
Fuse Memory Usage: 55112 KB
Fuse CPU Usage: 1684 ms
