// Seed: 270871322
module module_0 (
    input wand id_0,
    input supply1 id_1,
    output tri1 id_2,
    input uwire id_3,
    output tri1 id_4,
    output wire id_5,
    input tri0 id_6,
    input uwire id_7,
    input supply0 id_8,
    input wand id_9,
    input supply0 id_10,
    output supply1 id_11,
    input tri1 id_12,
    output tri1 id_13,
    input tri0 id_14,
    input supply1 id_15,
    input tri id_16,
    output supply0 id_17,
    input uwire id_18,
    input tri0 id_19,
    input supply0 id_20,
    input wand id_21,
    input supply0 id_22,
    input supply1 id_23,
    input tri1 id_24
    , id_26
);
  wire id_27;
endmodule
module module_1 #(
    parameter id_4 = 32'd40
) (
    input  wand id_0,
    input  tri  id_1,
    input  wor  id_2,
    input  tri1 id_3,
    input  wire _id_4,
    output wire id_5
);
  parameter id_7 = 1'd0;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_5,
      id_1,
      id_5,
      id_5,
      id_3,
      id_3,
      id_2,
      id_1,
      id_3,
      id_5,
      id_1,
      id_5,
      id_3,
      id_0,
      id_0,
      id_5,
      id_2,
      id_3,
      id_3,
      id_3,
      id_0,
      id_1,
      id_1
  );
  wire id_8;
  ;
  logic [id_4 : -1] id_9;
  ;
  wire id_10;
endmodule
