0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/Optional Source Code/Optional src/Testbenches/Display_tb.v,1730836544,verilog,,,,SenderTestModule_tb,,,,,,,,
C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/lab2_optional/lab2_optional.sim/sim_1/impl/timing/xsim/SenderTestModule_tb_time_impl.v,1730850241,verilog,,C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/Optional Source Code/Optional src/Testbenches/Display_tb.v,,CharacterDecoder;ConstCounter;Debouncer;Debouncer_0;Debouncer_2;Debouncer_3;Debouncer_5;FourDigitLEDdriver;Hold_to_step;Hold_to_step_1;Hold_to_step_4;Listener;SSD_Transmittor_Driver;Sender;baud_controller_r;baud_controller_t;glbl;uart_receiver;uart_transmitter,,,,,,,,
