{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1599821868023 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599821868035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 11 18:57:47 2020 " "Processing started: Fri Sep 11 18:57:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599821868035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821868035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821868035 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1599821868544 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1599821868544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test2.v 1 1 " "Found 1 design units, including 1 entities, in source file test2.v" { { "Info" "ISGN_ENTITY_NAME" "1 test2 " "Found entity 1: test2" {  } { { "test2.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/test2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821882787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821882787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/test.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821882790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821882790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "symex26.v 1 1 " "Found 1 design units, including 1 entities, in source file symex26.v" { { "Info" "ISGN_ENTITY_NAME" "1 SymEx26 " "Found entity 1: SymEx26" {  } { { "SymEx26.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/SymEx26.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821882793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821882793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "symex.v 1 1 " "Found 1 design units, including 1 entities, in source file symex.v" { { "Info" "ISGN_ENTITY_NAME" "1 SymEx " "Found entity 1: SymEx" {  } { { "SymEx.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/SymEx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821882796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821882796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/RegFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821882800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821882800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcmux.v 1 1 " "Found 1 design units, including 1 entities, in source file pcmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCMUX " "Found entity 1: PCMUX" {  } { { "PCMUX.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/PCMUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821882805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821882805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_and.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_and " "Found entity 1: pc_and" {  } { { "pc_and.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/pc_and.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821882809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821882809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821882814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821882814 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MUXRst.v(10) " "Verilog HDL information at MUXRst.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "MUXRst.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/MUXRst.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1599821882817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxrst.v 1 1 " "Found 1 design units, including 1 entities, in source file muxrst.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXRst " "Found entity 1: MUXRst" {  } { { "MUXRst.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/MUXRst.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821882818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821882818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX3_1 " "Found entity 1: MUX3_1" {  } { { "MUX3_1.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/MUX3_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821882823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821882823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX3 " "Found entity 1: MUX3" {  } { { "MUX3.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/MUX3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821882826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821882826 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.v " "Entity \"MUX\" obtained from \"MUX.v\" instead of from Quartus Prime megafunction library" {  } { { "MUX.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/MUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1599821882829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821882829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821882829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpiosinal.v 1 1 " "Found 1 design units, including 1 entities, in source file gpiosinal.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPIOsinal " "Found entity 1: GPIOsinal" {  } { { "GPIOsinal.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/GPIOsinal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821882833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821882833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpioreg.v 1 1 " "Found 1 design units, including 1 entities, in source file gpioreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPIOReg " "Found entity 1: GPIOReg" {  } { { "GPIOReg.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/GPIOReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821882838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821882838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMem " "Found entity 1: DataMem" {  } { { "DataMem.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/DataMem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821882842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821882842 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CPU.v(257) " "Verilog HDL Module Instantiation warning at CPU.v(257): ignored dangling comma in List of Port Connections" {  } { { "CPU.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/CPU.v" 257 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1599821882845 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "DataMem_clken CPU.v(272) " "Verilog HDL Compiler Directive warning at CPU.v(272): text macro \"DataMem_clken\" is undefined" {  } { { "CPU.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/CPU.v" 272 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1599821882845 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MUX3_1_in_data4 CPU.v(326) " "Verilog HDL Compiler Directive warning at CPU.v(326): text macro \"MUX3_1_in_data4\" is undefined" {  } { { "CPU.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/CPU.v" 326 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1599821882845 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "MUX3_1_in_data4 CPU.v 326 CPU.v(349) " "Verilog HDL macro warning at CPU.v(349): overriding existing definition for macro \"MUX3_1_in_data4\", which was defined in \"CPU.v\", line 326" {  } { { "CPU.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/CPU.v" 349 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1599821882845 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "GPIOReg_rst_n CPU.v(351) " "Verilog HDL Compiler Directive warning at CPU.v(351): text macro \"GPIOReg_rst_n\" is undefined" {  } { { "CPU.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/CPU.v" 351 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1599821882846 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "GPIOReg_rst_n CPU.v 351 CPU.v(362) " "Verilog HDL macro warning at CPU.v(362): overriding existing definition for macro \"GPIOReg_rst_n\", which was defined in \"CPU.v\", line 351" {  } { { "CPU.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/CPU.v" 362 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1599821882846 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DataMem_clken CPU.v 272 CPU.v(363) " "Verilog HDL macro warning at CPU.v(363): overriding existing definition for macro \"DataMem_clken\", which was defined in \"CPU.v\", line 272" {  } { { "CPU.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/CPU.v" 363 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1599821882846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821882846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821882846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/Control.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821882849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821882849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockadjust.v 1 1 " "Found 1 design units, including 1 entities, in source file clockadjust.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockAdjust " "Found entity 1: ClockAdjust" {  } { { "ClockAdjust.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/ClockAdjust.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821882853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821882853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/ALUControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821882856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821882856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/ALU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821882859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821882859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addrmem.v 1 1 " "Found 1 design units, including 1 entities, in source file addrmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddrMem " "Found entity 1: AddrMem" {  } { { "AddrMem.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/AddrMem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821882866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821882866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_4.v 1 1 " "Found 1 design units, including 1 entities, in source file add_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_4 " "Found entity 1: Add_4" {  } { { "Add_4.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/Add_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821882869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821882869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add " "Found entity 1: Add" {  } { { "Add.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/Add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821882872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821882872 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1599821882967 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rst_s3 CPU.v(133) " "Verilog HDL or VHDL warning at CPU.v(133): object \"rst_s3\" assigned a value but never read" {  } { { "CPU.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/CPU.v" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599821882969 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockAdjust ClockAdjust:u_ClockAdjust " "Elaborating entity \"ClockAdjust\" for hierarchy \"ClockAdjust:u_ClockAdjust\"" {  } { { "CPU.v" "u_ClockAdjust" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/CPU.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599821882995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:u_PC " "Elaborating entity \"PC\" for hierarchy \"PC:u_PC\"" {  } { { "CPU.v" "u_PC" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/CPU.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599821883004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddrMem AddrMem:u_AddrMem " "Elaborating entity \"AddrMem\" for hierarchy \"AddrMem:u_AddrMem\"" {  } { { "CPU.v" "u_AddrMem" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/CPU.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599821883015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AddrMem:u_AddrMem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"AddrMem:u_AddrMem\|altsyncram:altsyncram_component\"" {  } { { "AddrMem.v" "altsyncram_component" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/AddrMem.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599821883710 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AddrMem:u_AddrMem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"AddrMem:u_AddrMem\|altsyncram:altsyncram_component\"" {  } { { "AddrMem.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/AddrMem.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599821883726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AddrMem:u_AddrMem\|altsyncram:altsyncram_component " "Instantiated megafunction \"AddrMem:u_AddrMem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821883726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821883726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821883726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file test.mif " "Parameter \"init_file\" = \"test.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821883726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821883726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821883726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821883726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821883726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821883726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821883726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821883726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821883726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821883726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821883726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821883726 ""}  } { { "AddrMem.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/AddrMem.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599821883726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_omd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_omd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_omd1 " "Found entity 1: altsyncram_omd1" {  } { { "db/altsyncram_omd1.tdf" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/db/altsyncram_omd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821883908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821883908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_omd1 AddrMem:u_AddrMem\|altsyncram:altsyncram_component\|altsyncram_omd1:auto_generated " "Elaborating entity \"altsyncram_omd1\" for hierarchy \"AddrMem:u_AddrMem\|altsyncram:altsyncram_component\|altsyncram_omd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599821883908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4bf2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4bf2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4bf2 " "Found entity 1: altsyncram_4bf2" {  } { { "db/altsyncram_4bf2.tdf" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/db/altsyncram_4bf2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821883978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821883978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4bf2 AddrMem:u_AddrMem\|altsyncram:altsyncram_component\|altsyncram_omd1:auto_generated\|altsyncram_4bf2:altsyncram1 " "Elaborating entity \"altsyncram_4bf2\" for hierarchy \"AddrMem:u_AddrMem\|altsyncram:altsyncram_component\|altsyncram_omd1:auto_generated\|altsyncram_4bf2:altsyncram1\"" {  } { { "db/altsyncram_omd1.tdf" "altsyncram1" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/db/altsyncram_omd1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599821883979 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/test.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/test.mif -- setting all initial values to 0" {  } { { "AddrMem.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/AddrMem.v" 81 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1599821884057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom AddrMem:u_AddrMem\|altsyncram:altsyncram_component\|altsyncram_omd1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"AddrMem:u_AddrMem\|altsyncram:altsyncram_component\|altsyncram_omd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_omd1.tdf" "mgl_prim2" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/db/altsyncram_omd1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599821885193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AddrMem:u_AddrMem\|altsyncram:altsyncram_component\|altsyncram_omd1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"AddrMem:u_AddrMem\|altsyncram:altsyncram_component\|altsyncram_omd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_omd1.tdf" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/db/altsyncram_omd1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599821885212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AddrMem:u_AddrMem\|altsyncram:altsyncram_component\|altsyncram_omd1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"AddrMem:u_AddrMem\|altsyncram:altsyncram_component\|altsyncram_omd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821885212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821885212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821885212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380928768 " "Parameter \"NODE_NAME\" = \"1380928768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821885212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821885212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821885212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821885212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821885212 ""}  } { { "db/altsyncram_omd1.tdf" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/db/altsyncram_omd1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599821885212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter AddrMem:u_AddrMem\|altsyncram:altsyncram_component\|altsyncram_omd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"AddrMem:u_AddrMem\|altsyncram:altsyncram_component\|altsyncram_omd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599821885405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl AddrMem:u_AddrMem\|altsyncram:altsyncram_component\|altsyncram_omd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"AddrMem:u_AddrMem\|altsyncram:altsyncram_component\|altsyncram_omd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599821885592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr AddrMem:u_AddrMem\|altsyncram:altsyncram_component\|altsyncram_omd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"AddrMem:u_AddrMem\|altsyncram:altsyncram_component\|altsyncram_omd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599821885758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:u_Control " "Elaborating entity \"Control\" for hierarchy \"Control:u_Control\"" {  } { { "CPU.v" "u_Control" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/CPU.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599821885809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:u_RegFile " "Elaborating entity \"RegFile\" for hierarchy \"RegFile:u_RegFile\"" {  } { { "CPU.v" "u_RegFile" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/CPU.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599821885821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX3 MUX3:u_MUX3 " "Elaborating entity \"MUX3\" for hierarchy \"MUX3:u_MUX3\"" {  } { { "CPU.v" "u_MUX3" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/CPU.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599821885946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SymEx SymEx:u_SymEx " "Elaborating entity \"SymEx\" for hierarchy \"SymEx:u_SymEx\"" {  } { { "CPU.v" "u_SymEx" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/CPU.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599821885952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:u_MUX " "Elaborating entity \"MUX\" for hierarchy \"MUX:u_MUX\"" {  } { { "CPU.v" "u_MUX" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/CPU.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599821885960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:u_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:u_ALU\"" {  } { { "CPU.v" "u_ALU" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/CPU.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599821885970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:u_ALUControl " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:u_ALUControl\"" {  } { { "CPU.v" "u_ALUControl" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/CPU.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599821885986 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outr ALUControl.v(8) " "Verilog HDL or VHDL warning at ALUControl.v(8): object \"outr\" assigned a value but never read" {  } { { "ALUControl.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/ALUControl.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599821885987 "|CPU|ALUControl:u_ALUControl"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ALUControl.v(14) " "Verilog HDL Case Statement warning at ALUControl.v(14): case item expression never matches the case expression" {  } { { "ALUControl.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/ALUControl.v" 14 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1599821885987 "|CPU|ALUControl:u_ALUControl"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ALUControl.v(15) " "Verilog HDL Case Statement warning at ALUControl.v(15): case item expression never matches the case expression" {  } { { "ALUControl.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/ALUControl.v" 15 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1599821885987 "|CPU|ALUControl:u_ALUControl"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ALUControl.v(16) " "Verilog HDL Case Statement warning at ALUControl.v(16): case item expression never matches the case expression" {  } { { "ALUControl.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/ALUControl.v" 16 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1599821885987 "|CPU|ALUControl:u_ALUControl"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ALUControl.v(17) " "Verilog HDL Case Statement warning at ALUControl.v(17): case item expression never matches the case expression" {  } { { "ALUControl.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/ALUControl.v" 17 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1599821885987 "|CPU|ALUControl:u_ALUControl"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ALUControl.v(18) " "Verilog HDL Case Statement warning at ALUControl.v(18): case item expression never matches the case expression" {  } { { "ALUControl.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/ALUControl.v" 18 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1599821885988 "|CPU|ALUControl:u_ALUControl"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ALUControl.v(19) " "Verilog HDL Case Statement warning at ALUControl.v(19): case item expression never matches the case expression" {  } { { "ALUControl.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/ALUControl.v" 19 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1599821885988 "|CPU|ALUControl:u_ALUControl"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ALUControl.v(20) " "Verilog HDL Case Statement warning at ALUControl.v(20): case item expression never matches the case expression" {  } { { "ALUControl.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/ALUControl.v" 20 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1599821885988 "|CPU|ALUControl:u_ALUControl"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ALUControl.v(21) " "Verilog HDL Case Statement warning at ALUControl.v(21): case item expression never matches the case expression" {  } { { "ALUControl.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/ALUControl.v" 21 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1599821885988 "|CPU|ALUControl:u_ALUControl"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ALUControl.v(22) " "Verilog HDL Case Statement warning at ALUControl.v(22): case item expression never matches the case expression" {  } { { "ALUControl.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/ALUControl.v" 22 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1599821885988 "|CPU|ALUControl:u_ALUControl"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ALUControl.v(23) " "Verilog HDL Case Statement warning at ALUControl.v(23): case item expression never matches the case expression" {  } { { "ALUControl.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/ALUControl.v" 23 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1599821885988 "|CPU|ALUControl:u_ALUControl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "alusinal ALUControl.v(6) " "Output port \"alusinal\" at ALUControl.v(6) has no driver" {  } { { "ALUControl.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/ALUControl.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599821885989 "|CPU|ALUControl:u_ALUControl"}
{ "Warning" "WSGN_EMPTY_SHELL" "ALUControl " "Entity \"ALUControl\" contains only dangling pins" {  } { { "CPU.v" "u_ALUControl" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/CPU.v" 266 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1599821885989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMem DataMem:u_DataMem " "Elaborating entity \"DataMem\" for hierarchy \"DataMem:u_DataMem\"" {  } { { "CPU.v" "u_DataMem" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/CPU.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599821885995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DataMem:u_DataMem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DataMem:u_DataMem\|altsyncram:altsyncram_component\"" {  } { { "DataMem.v" "altsyncram_component" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/DataMem.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599821886127 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMem:u_DataMem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DataMem:u_DataMem\|altsyncram:altsyncram_component\"" {  } { { "DataMem.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/DataMem.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599821886138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMem:u_DataMem\|altsyncram:altsyncram_component " "Instantiated megafunction \"DataMem:u_DataMem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821886138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821886138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821886138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DRAM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DRAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821886138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821886138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821886138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821886138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821886138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821886138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821886138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821886138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821886138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821886138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821886138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821886138 ""}  } { { "DataMem.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/DataMem.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599821886138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0vk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0vk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0vk1 " "Found entity 1: altsyncram_0vk1" {  } { { "db/altsyncram_0vk1.tdf" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/db/altsyncram_0vk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821886199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821886199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0vk1 DataMem:u_DataMem\|altsyncram:altsyncram_component\|altsyncram_0vk1:auto_generated " "Elaborating entity \"altsyncram_0vk1\" for hierarchy \"DataMem:u_DataMem\|altsyncram:altsyncram_component\|altsyncram_0vk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599821886200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_29b2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_29b2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_29b2 " "Found entity 1: altsyncram_29b2" {  } { { "db/altsyncram_29b2.tdf" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/db/altsyncram_29b2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821886267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821886267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_29b2 DataMem:u_DataMem\|altsyncram:altsyncram_component\|altsyncram_0vk1:auto_generated\|altsyncram_29b2:altsyncram1 " "Elaborating entity \"altsyncram_29b2\" for hierarchy \"DataMem:u_DataMem\|altsyncram:altsyncram_component\|altsyncram_0vk1:auto_generated\|altsyncram_29b2:altsyncram1\"" {  } { { "db/altsyncram_0vk1.tdf" "altsyncram1" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/db/altsyncram_0vk1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599821886268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom DataMem:u_DataMem\|altsyncram:altsyncram_component\|altsyncram_0vk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"DataMem:u_DataMem\|altsyncram:altsyncram_component\|altsyncram_0vk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_0vk1.tdf" "mgl_prim2" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/db/altsyncram_0vk1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599821886293 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMem:u_DataMem\|altsyncram:altsyncram_component\|altsyncram_0vk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"DataMem:u_DataMem\|altsyncram:altsyncram_component\|altsyncram_0vk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_0vk1.tdf" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/db/altsyncram_0vk1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599821886314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMem:u_DataMem\|altsyncram:altsyncram_component\|altsyncram_0vk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"DataMem:u_DataMem\|altsyncram:altsyncram_component\|altsyncram_0vk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821886314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821886314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821886314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1146241357 " "Parameter \"NODE_NAME\" = \"1146241357\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821886314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 2048 " "Parameter \"NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821886314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821886314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821886314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 11 " "Parameter \"WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599821886314 ""}  } { { "db/altsyncram_0vk1.tdf" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/db/altsyncram_0vk1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599821886314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_4 Add_4:u_Add_4 " "Elaborating entity \"Add_4\" for hierarchy \"Add_4:u_Add_4\"" {  } { { "CPU.v" "u_Add_4" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/CPU.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599821886329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCMUX PCMUX:u_PCMUX " "Elaborating entity \"PCMUX\" for hierarchy \"PCMUX:u_PCMUX\"" {  } { { "CPU.v" "u_PCMUX" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/CPU.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599821886338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add Add:u_Add " "Elaborating entity \"Add\" for hierarchy \"Add:u_Add\"" {  } { { "CPU.v" "u_Add" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/CPU.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599821886346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXRst MUXRst:u_MUX_2 " "Elaborating entity \"MUXRst\" for hierarchy \"MUXRst:u_MUX_2\"" {  } { { "CPU.v" "u_MUX_2" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/CPU.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599821886445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX3_1 MUX3_1:u_MUX3_1 " "Elaborating entity \"MUX3_1\" for hierarchy \"MUX3_1:u_MUX3_1\"" {  } { { "CPU.v" "u_MUX3_1" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/CPU.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599821886454 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "MUX3_1.v(18) " "Verilog HDL Case Statement warning at MUX3_1.v(18): case item expression never matches the case expression" {  } { { "MUX3_1.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/MUX3_1.v" 18 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1599821886455 "|CPU|MUX3_1:u_MUX3_1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "MUX3_1.v(19) " "Verilog HDL Case Statement warning at MUX3_1.v(19): case item expression never matches the case expression" {  } { { "MUX3_1.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/MUX3_1.v" 19 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1599821886455 "|CPU|MUX3_1:u_MUX3_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SymEx26 SymEx26:u_SymEx26 " "Elaborating entity \"SymEx26\" for hierarchy \"SymEx26:u_SymEx26\"" {  } { { "CPU.v" "u_SymEx26" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/CPU.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599821886473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_and pc_and:u_pc_and " "Elaborating entity \"pc_and\" for hierarchy \"pc_and:u_pc_and\"" {  } { { "CPU.v" "u_pc_and" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/CPU.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599821886481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPIOReg GPIOReg:u_GPIOReg " "Elaborating entity \"GPIOReg\" for hierarchy \"GPIOReg:u_GPIOReg\"" {  } { { "CPU.v" "u_GPIOReg" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/CPU.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599821886487 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "GPIOReg.v(16) " "Verilog HDL Case Statement warning at GPIOReg.v(16): can't check case statement for completeness because the case expression has too many possible states" {  } { { "GPIOReg.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/GPIOReg.v" 16 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1599821886488 "|CPU|GPIOReg:u_GPIOReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPIOsinal GPIOsinal:u_GPIOsinal " "Elaborating entity \"GPIOsinal\" for hierarchy \"GPIOsinal:u_GPIOsinal\"" {  } { { "CPU.v" "u_GPIOsinal" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/CPU.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599821886497 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1599821886853 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.09.11.18:58:13 Progress: Loading sldd5822a23/alt_sld_fab_wrapper_hw.tcl " "2020.09.11.18:58:13 Progress: Loading sldd5822a23/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821893879 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821899299 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821899537 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821906930 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821907039 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821907160 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821907296 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821907412 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821907414 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1599821908136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5822a23/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd5822a23/alt_sld_fab.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/db/ip/sldd5822a23/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821908414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821908414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821908520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821908520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821908523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821908523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821908597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821908597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821908684 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821908684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821908684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821908767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821908767 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1599821911550 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599821912404 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "60 " "60 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599821919580 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1599821919675 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1599821919675 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599821919851 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/output_files/CPU.map.smsg " "Generated suppressed messages file F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821920507 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1599821921673 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599821921673 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3230 " "Implemented 3230 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1599821922631 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1599821922631 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3128 " "Implemented 3128 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1599821922631 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1599821922631 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1599821922631 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599821922665 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 11 18:58:42 2020 " "Processing ended: Fri Sep 11 18:58:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599821922665 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599821922665 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599821922665 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821922665 ""}
