// Seed: 2483348417
module module_0;
  assign id_1 = id_1;
  assign id_2 = 1;
  tri0 id_3;
  id_4 :
  assert property (@(posedge id_3.id_2) id_4) begin : LABEL_0
    id_1 <= {1 == 1};
  end
  tri1 id_5 = 1'b0;
  assign module_1.id_1 = 0;
  wire id_6, id_7, id_8;
endmodule
program module_1;
  always
    if (id_1)
      if (id_1) id_2 <= id_2;
      else $display(-1);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_8 = id_11;
  module_0 modCall_1 ();
endmodule
