{
    "nl": "/home/thanh/NCO/runs/RUN_2025-03-03_16-37-26/31-openroad-repairdesignpostgpl/counter.nl.v",
    "pnl": "/home/thanh/NCO/runs/RUN_2025-03-03_16-37-26/31-openroad-repairdesignpostgpl/counter.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/thanh/NCO/runs/RUN_2025-03-03_16-37-26/31-openroad-repairdesignpostgpl/counter.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/home/thanh/NCO/runs/RUN_2025-03-03_16-37-26/31-openroad-repairdesignpostgpl/counter.odb",
    "sdc": "/home/thanh/NCO/runs/RUN_2025-03-03_16-37-26/31-openroad-repairdesignpostgpl/counter.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/thanh/NCO/runs/RUN_2025-03-03_16-37-26/12-openroad-staprepnr/nom_tt_025C_1v80/counter__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/thanh/NCO/runs/RUN_2025-03-03_16-37-26/12-openroad-staprepnr/nom_ss_100C_1v60/counter__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/thanh/NCO/runs/RUN_2025-03-03_16-37-26/12-openroad-staprepnr/nom_ff_n40C_1v95/counter__nom_ff_n40C_1v95.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/home/thanh/NCO/runs/RUN_2025-03-03_16-37-26/05-yosys-jsonheader/counter.h.json",
    "vh": "/home/thanh/NCO/runs/RUN_2025-03-03_16-37-26/28-odb-writeverilogheader/counter.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 14,
        "design__inferred_latch__count": 0,
        "design__instance__count": 824,
        "design__instance__area": 125350,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 2,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.000103049,
        "power__switching__total": 1.1392e-05,
        "power__leakage__total": 1.95499e-09,
        "power__total": 0.000114443,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.25,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.258262,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.280808,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 6.69665,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.280809,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 8.37931,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 25,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 1,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.7063768658825014,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 6.756654538219928,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.706377,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 7.065185,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 1,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.05546313565404739,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 7.4247707861234105,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.055463,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 8.948248,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 2,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.25,
        "clock__skew__worst_setup": 0.258262,
        "timing__hold__ws": 0.280808,
        "timing__setup__ws": 6.69665,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.280809,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 8.37931,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 560.0 370.0",
        "design__core__bbox": "5.52 10.88 554.3 359.04",
        "design__io": 45,
        "design__die__area": 207200,
        "design__core__area": 191063,
        "design__instance__count__stdcell": 823,
        "design__instance__area__stdcell": 1834.26,
        "design__instance__count__macros": 1,
        "design__instance__area__macros": 123515,
        "design__instance__utilization": 0.656063,
        "design__instance__utilization__stdcell": 0.0271549,
        "design__instance__count__class:macro": 1,
        "design__instance__count__class:inverter": 25,
        "design__instance__count__class:sequential_cell": 24,
        "design__instance__count__class:multi_input_combinational_cell": 15,
        "flow__warnings__count": 0,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 470,
        "design__instance__count__class:tap_cell": 739,
        "design__power_grid_violation__count__net:vssd1": 0,
        "design__power_grid_violation__count__net:vccd1": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 43,
        "design__io__hpwl": 3174856,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 645.821,
        "design__instance__displacement__mean": 0.499,
        "design__instance__displacement__max": 55.641,
        "route__wirelength__estimated": 5628.6,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 20
    }
}