Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul 13 15:53:12 2022
| Host         : 608-17 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rib_timing_summary_routed.rpt -pb rib_timing_summary_routed.pb -rpx rib_timing_summary_routed.rpx -warn_on_violation
| Design       : rib
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: u_mycpu/u_IFplus/u_pc/pc_o_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: u_mycpu/u_IFplus/u_pc/pc_o_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: u_mycpu/u_IFplus/u_pc/pc_o_reg[12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: u_mycpu/u_IFplus/u_pc/pc_o_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: u_mycpu/u_IFplus/u_pc/pc_o_reg[14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: u_mycpu/u_IFplus/u_pc/pc_o_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: u_mycpu/u_IFplus/u_pc/pc_o_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: u_mycpu/u_IFplus/u_pc/pc_o_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: u_mycpu/u_IFplus/u_pc/pc_o_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: u_mycpu/u_IFplus/u_pc/pc_o_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: u_mycpu/u_IFplus/u_pc/pc_o_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: u_mycpu/u_IFplus/u_pc/pc_o_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: u_mycpu/u_IFplus/u_pc/pc_o_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: u_mycpu/u_IFplus/u_pc/pc_o_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.746        0.000                      0                82785        0.055        0.000                      0                82785        3.000        0.000                       0                  8457  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
clk_i              {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {0.000 20.000}     40.000          25.000          
  clkfbout_cpuclk  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_cpuclk       12.746        0.000                      0                82785        0.055        0.000                      0                82785       18.750        0.000                       0                  8453  
  clkfbout_cpuclk                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       12.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.746ns  (required time - arrival time)
  Source:                 u_mycpu/u_IFplus/u_pc/pc_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        26.609ns  (logic 3.935ns (14.788%)  route 22.674ns (85.212%))
  Logic Levels:           19  (LUT5=4 LUT6=7 MUXF7=4 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.990ns = ( 38.010 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8451, routed)        1.614    -2.377    u_mycpu/u_IFplus/u_pc/clk_out1
    SLICE_X71Y114        FDCE                                         r  u_mycpu/u_IFplus/u_pc/pc_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDCE (Prop_fdce_C_Q)         0.456    -1.921 r  u_mycpu/u_IFplus/u_pc/pc_o_reg[2]/Q
                         net (fo=37, routed)          1.204    -0.717    u_mycpu/u_IFplus/u_irom/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X64Y111        LUT6 (Prop_lut6_I3_O)        0.124    -0.593 r  u_mycpu/u_IFplus/u_irom/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     0.076    u_mycpu/u_IFplus/u_irom/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0_i_1_n_0
    SLICE_X64Y111        LUT5 (Prop_lut5_I3_O)        0.124     0.200 r  u_mycpu/u_IFplus/u_irom/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0/O
                         net (fo=70, routed)          2.273     2.473    u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_24_29/ADDRC1
    SLICE_X70Y125        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     2.626 r  u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_24_29/RAMC/O
                         net (fo=5, routed)           1.267     3.893    u_mycpu/u_IFplus/u_irom/rD1_o0[28]
    SLICE_X72Y124        LUT6 (Prop_lut6_I0_O)        0.331     4.224 r  u_mycpu/u_IFplus/u_irom/i__carry__6_i_3/O
                         net (fo=2, routed)           0.394     4.617    u_mycpu/u_IFplus/u_irom/rD1[28]
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124     4.741 r  u_mycpu/u_IFplus/u_irom/sub_result_carry__6_i_3/O
                         net (fo=18, routed)          1.677     6.418    u_mycpu/u_IFplus/u_irom/pc_o_reg[28]
    SLICE_X82Y121        LUT6 (Prop_lut6_I0_O)        0.124     6.542 r  u_mycpu/u_IFplus/u_irom/u_dram_i_205/O
                         net (fo=5, routed)           0.723     7.265    u_mycpu/u_IFplus/u_irom/u_dram_i_205_n_0
    SLICE_X82Y117        LUT5 (Prop_lut5_I0_O)        0.124     7.389 r  u_mycpu/u_IFplus/u_irom/u_dram_i_162/O
                         net (fo=1, routed)           0.280     7.669    u_mycpu/u_IFplus/u_irom/u_dram_i_162_n_0
    SLICE_X82Y117        LUT5 (Prop_lut5_I4_O)        0.124     7.793 r  u_mycpu/u_IFplus/u_irom/u_dram_i_116/O
                         net (fo=1, routed)           0.731     8.524    u_mycpu/u_IFplus/u_irom/u_EX/data6[0]
    SLICE_X77Y115        LUT5 (Prop_lut5_I0_O)        0.124     8.648 r  u_mycpu/u_IFplus/u_irom/u_dram_i_74/O
                         net (fo=1, routed)           0.000     8.648    u_mycpu/u_controler/u_dram_9
    SLICE_X77Y115        MUXF7 (Prop_muxf7_I0_O)      0.212     8.860 r  u_mycpu/u_controler/u_dram_i_14/O
                         net (fo=8195, routed)        7.113    15.972    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_11_11/A0
    SLICE_X56Y28         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.299    16.271 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_11_11/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.271    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_11_11/OD
    SLICE_X56Y28         MUXF7 (Prop_muxf7_I0_O)      0.241    16.512 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_11_11/F7.B/O
                         net (fo=1, routed)           0.000    16.512    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_11_11/O0
    SLICE_X56Y28         MUXF8 (Prop_muxf8_I0_O)      0.098    16.610 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_11_11/F8/O
                         net (fo=1, routed)           1.054    17.665    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_11_11_n_0
    SLICE_X55Y41         LUT6 (Prop_lut6_I1_O)        0.319    17.984 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    17.984    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_19_n_0
    SLICE_X55Y41         MUXF7 (Prop_muxf7_I0_O)      0.212    18.196 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    18.196    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_8_n_0
    SLICE_X55Y41         MUXF8 (Prop_muxf8_I1_O)      0.094    18.290 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_2/O
                         net (fo=1, routed)           1.988    20.278    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_2_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I1_O)        0.316    20.594 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0/O
                         net (fo=1, routed)           2.741    23.335    u_mycpu/u_controler/spo[11]
    SLICE_X67Y109        LUT6 (Prop_lut6_I0_O)        0.124    23.459 r  u_mycpu/u_controler/reg_array_reg_r1_0_31_6_11_i_15/O
                         net (fo=1, routed)           0.000    23.459    u_mycpu/u_IFplus/u_irom/reg_array_reg_r2_0_31_6_11
    SLICE_X67Y109        MUXF7 (Prop_muxf7_I0_O)      0.212    23.671 r  u_mycpu/u_IFplus/u_irom/reg_array_reg_r1_0_31_6_11_i_5/O
                         net (fo=2, routed)           0.561    24.231    u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_6_11/DIC1
    SLICE_X66Y114        RAMD32                                       r  u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8451, routed)        1.494    38.010    u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_6_11/WCLK
    SLICE_X66Y114        RAMD32                                       r  u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_6_11/RAMC_D1/CLK
                         clock pessimism             -0.429    37.581    
                         clock uncertainty           -0.180    37.401    
    SLICE_X66Y114        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.424    36.977    u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         36.977    
                         arrival time                         -24.231    
  -------------------------------------------------------------------
                         slack                                 12.746    

Slack (MET) :             12.956ns  (required time - arrival time)
  Source:                 u_mycpu/u_IFplus/u_pc/pc_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mycpu/u_ID/u_regfile/reg_array_reg_r2_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        26.401ns  (logic 3.935ns (14.905%)  route 22.466ns (85.095%))
  Logic Levels:           19  (LUT5=4 LUT6=7 MUXF7=4 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns = ( 38.013 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8451, routed)        1.614    -2.377    u_mycpu/u_IFplus/u_pc/clk_out1
    SLICE_X71Y114        FDCE                                         r  u_mycpu/u_IFplus/u_pc/pc_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDCE (Prop_fdce_C_Q)         0.456    -1.921 r  u_mycpu/u_IFplus/u_pc/pc_o_reg[2]/Q
                         net (fo=37, routed)          1.204    -0.717    u_mycpu/u_IFplus/u_irom/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X64Y111        LUT6 (Prop_lut6_I3_O)        0.124    -0.593 r  u_mycpu/u_IFplus/u_irom/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     0.076    u_mycpu/u_IFplus/u_irom/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0_i_1_n_0
    SLICE_X64Y111        LUT5 (Prop_lut5_I3_O)        0.124     0.200 r  u_mycpu/u_IFplus/u_irom/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0/O
                         net (fo=70, routed)          2.273     2.473    u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_24_29/ADDRC1
    SLICE_X70Y125        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     2.626 r  u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_24_29/RAMC/O
                         net (fo=5, routed)           1.267     3.893    u_mycpu/u_IFplus/u_irom/rD1_o0[28]
    SLICE_X72Y124        LUT6 (Prop_lut6_I0_O)        0.331     4.224 r  u_mycpu/u_IFplus/u_irom/i__carry__6_i_3/O
                         net (fo=2, routed)           0.394     4.617    u_mycpu/u_IFplus/u_irom/rD1[28]
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124     4.741 r  u_mycpu/u_IFplus/u_irom/sub_result_carry__6_i_3/O
                         net (fo=18, routed)          1.677     6.418    u_mycpu/u_IFplus/u_irom/pc_o_reg[28]
    SLICE_X82Y121        LUT6 (Prop_lut6_I0_O)        0.124     6.542 r  u_mycpu/u_IFplus/u_irom/u_dram_i_205/O
                         net (fo=5, routed)           0.723     7.265    u_mycpu/u_IFplus/u_irom/u_dram_i_205_n_0
    SLICE_X82Y117        LUT5 (Prop_lut5_I0_O)        0.124     7.389 r  u_mycpu/u_IFplus/u_irom/u_dram_i_162/O
                         net (fo=1, routed)           0.280     7.669    u_mycpu/u_IFplus/u_irom/u_dram_i_162_n_0
    SLICE_X82Y117        LUT5 (Prop_lut5_I4_O)        0.124     7.793 r  u_mycpu/u_IFplus/u_irom/u_dram_i_116/O
                         net (fo=1, routed)           0.731     8.524    u_mycpu/u_IFplus/u_irom/u_EX/data6[0]
    SLICE_X77Y115        LUT5 (Prop_lut5_I0_O)        0.124     8.648 r  u_mycpu/u_IFplus/u_irom/u_dram_i_74/O
                         net (fo=1, routed)           0.000     8.648    u_mycpu/u_controler/u_dram_9
    SLICE_X77Y115        MUXF7 (Prop_muxf7_I0_O)      0.212     8.860 r  u_mycpu/u_controler/u_dram_i_14/O
                         net (fo=8195, routed)        7.113    15.972    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_11_11/A0
    SLICE_X56Y28         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.299    16.271 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_11_11/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.271    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_11_11/OD
    SLICE_X56Y28         MUXF7 (Prop_muxf7_I0_O)      0.241    16.512 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_11_11/F7.B/O
                         net (fo=1, routed)           0.000    16.512    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_11_11/O0
    SLICE_X56Y28         MUXF8 (Prop_muxf8_I0_O)      0.098    16.610 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_11_11/F8/O
                         net (fo=1, routed)           1.054    17.665    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_11_11_n_0
    SLICE_X55Y41         LUT6 (Prop_lut6_I1_O)        0.319    17.984 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    17.984    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_19_n_0
    SLICE_X55Y41         MUXF7 (Prop_muxf7_I0_O)      0.212    18.196 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    18.196    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_8_n_0
    SLICE_X55Y41         MUXF8 (Prop_muxf8_I1_O)      0.094    18.290 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_2/O
                         net (fo=1, routed)           1.988    20.278    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_2_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I1_O)        0.316    20.594 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0/O
                         net (fo=1, routed)           2.741    23.335    u_mycpu/u_controler/spo[11]
    SLICE_X67Y109        LUT6 (Prop_lut6_I0_O)        0.124    23.459 r  u_mycpu/u_controler/reg_array_reg_r1_0_31_6_11_i_15/O
                         net (fo=1, routed)           0.000    23.459    u_mycpu/u_IFplus/u_irom/reg_array_reg_r2_0_31_6_11
    SLICE_X67Y109        MUXF7 (Prop_muxf7_I0_O)      0.212    23.671 r  u_mycpu/u_IFplus/u_irom/reg_array_reg_r1_0_31_6_11_i_5/O
                         net (fo=2, routed)           0.353    24.024    u_mycpu/u_ID/u_regfile/reg_array_reg_r2_0_31_6_11/DIC1
    SLICE_X66Y110        RAMD32                                       r  u_mycpu/u_ID/u_regfile/reg_array_reg_r2_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8451, routed)        1.497    38.013    u_mycpu/u_ID/u_regfile/reg_array_reg_r2_0_31_6_11/WCLK
    SLICE_X66Y110        RAMD32                                       r  u_mycpu/u_ID/u_regfile/reg_array_reg_r2_0_31_6_11/RAMC_D1/CLK
                         clock pessimism             -0.429    37.584    
                         clock uncertainty           -0.180    37.404    
    SLICE_X66Y110        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.424    36.980    u_mycpu/u_ID/u_regfile/reg_array_reg_r2_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         36.980    
                         arrival time                         -24.024    
  -------------------------------------------------------------------
                         slack                                 12.956    

Slack (MET) :             12.963ns  (required time - arrival time)
  Source:                 u_mycpu/u_IFplus/u_pc/pc_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mycpu/u_ID/u_regfile/reg_array_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        26.499ns  (logic 3.971ns (14.985%)  route 22.528ns (85.015%))
  Logic Levels:           19  (LUT5=2 LUT6=9 MUXF7=4 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns = ( 38.013 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8451, routed)        1.614    -2.377    u_mycpu/u_IFplus/u_pc/clk_out1
    SLICE_X71Y114        FDCE                                         r  u_mycpu/u_IFplus/u_pc/pc_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDCE (Prop_fdce_C_Q)         0.456    -1.921 r  u_mycpu/u_IFplus/u_pc/pc_o_reg[2]/Q
                         net (fo=37, routed)          1.204    -0.717    u_mycpu/u_IFplus/u_irom/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X64Y111        LUT6 (Prop_lut6_I3_O)        0.124    -0.593 r  u_mycpu/u_IFplus/u_irom/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     0.076    u_mycpu/u_IFplus/u_irom/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0_i_1_n_0
    SLICE_X64Y111        LUT5 (Prop_lut5_I3_O)        0.124     0.200 r  u_mycpu/u_IFplus/u_irom/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0/O
                         net (fo=70, routed)          2.273     2.473    u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_24_29/ADDRC1
    SLICE_X70Y125        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     2.626 r  u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_24_29/RAMC/O
                         net (fo=5, routed)           1.267     3.893    u_mycpu/u_IFplus/u_irom/rD1_o0[28]
    SLICE_X72Y124        LUT6 (Prop_lut6_I0_O)        0.331     4.224 r  u_mycpu/u_IFplus/u_irom/i__carry__6_i_3/O
                         net (fo=2, routed)           0.394     4.617    u_mycpu/u_IFplus/u_irom/rD1[28]
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124     4.741 r  u_mycpu/u_IFplus/u_irom/sub_result_carry__6_i_3/O
                         net (fo=18, routed)          1.677     6.418    u_mycpu/u_IFplus/u_irom/pc_o_reg[28]
    SLICE_X82Y121        LUT6 (Prop_lut6_I0_O)        0.124     6.542 r  u_mycpu/u_IFplus/u_irom/u_dram_i_205/O
                         net (fo=5, routed)           0.824     7.366    u_mycpu/u_IFplus/u_irom/u_dram_i_205_n_0
    SLICE_X84Y120        LUT6 (Prop_lut6_I5_O)        0.124     7.490 r  u_mycpu/u_IFplus/u_irom/u_dram_i_149/O
                         net (fo=2, routed)           0.670     8.160    u_mycpu/u_IFplus/u_irom/u_dram_i_149_n_0
    SLICE_X84Y120        LUT6 (Prop_lut6_I0_O)        0.124     8.284 r  u_mycpu/u_IFplus/u_irom/u_dram_i_107/O
                         net (fo=1, routed)           0.646     8.930    u_mycpu/u_IFplus/u_irom/u_dram_i_107_n_0
    SLICE_X82Y115        LUT5 (Prop_lut5_I0_O)        0.124     9.054 r  u_mycpu/u_IFplus/u_irom/u_dram_i_68/O
                         net (fo=1, routed)           0.000     9.054    u_mycpu/u_controler/u_dram_7
    SLICE_X82Y115        MUXF7 (Prop_muxf7_I0_O)      0.212     9.266 r  u_mycpu/u_controler/u_dram_i_11/O
                         net (fo=8195, routed)        7.050    16.317    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_0_0/A3
    SLICE_X38Y38         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.299    16.616 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.616    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_0_0/OD
    SLICE_X38Y38         MUXF7 (Prop_muxf7_I0_O)      0.241    16.857 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_0_0/F7.B/O
                         net (fo=1, routed)           0.000    16.857    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_0_0/O0
    SLICE_X38Y38         MUXF8 (Prop_muxf8_I0_O)      0.098    16.955 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_0_0/F8/O
                         net (fo=1, routed)           0.949    17.903    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_0_0_n_0
    SLICE_X39Y44         LUT6 (Prop_lut6_I1_O)        0.319    18.222 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    18.222    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_17_n_0
    SLICE_X39Y44         MUXF7 (Prop_muxf7_I0_O)      0.238    18.460 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    18.460    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_7_n_0
    SLICE_X39Y44         MUXF8 (Prop_muxf8_I0_O)      0.104    18.564 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_2/O
                         net (fo=1, routed)           1.264    19.828    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_2_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I1_O)        0.316    20.144 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0/O
                         net (fo=1, routed)           3.026    23.170    u_mycpu/u_controler/spo[0]
    SLICE_X71Y109        LUT6 (Prop_lut6_I0_O)        0.124    23.294 r  u_mycpu/u_controler/reg_array_reg_r1_0_31_0_5_i_17/O
                         net (fo=1, routed)           0.000    23.294    u_mycpu/u_controler/reg_array_reg_r1_0_31_0_5_i_17_n_0
    SLICE_X71Y109        MUXF7 (Prop_muxf7_I0_O)      0.212    23.506 r  u_mycpu/u_controler/reg_array_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.616    24.122    u_mycpu/u_ID/u_regfile/reg_array_reg_r2_0_31_0_5/DIA0
    SLICE_X70Y110        RAMD32                                       r  u_mycpu/u_ID/u_regfile/reg_array_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8451, routed)        1.497    38.013    u_mycpu/u_ID/u_regfile/reg_array_reg_r2_0_31_0_5/WCLK
    SLICE_X70Y110        RAMD32                                       r  u_mycpu/u_ID/u_regfile/reg_array_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.412    37.601    
                         clock uncertainty           -0.180    37.421    
    SLICE_X70Y110        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.336    37.085    u_mycpu/u_ID/u_regfile/reg_array_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         37.085    
                         arrival time                         -24.122    
  -------------------------------------------------------------------
                         slack                                 12.963    

Slack (MET) :             13.089ns  (required time - arrival time)
  Source:                 u_mycpu/u_IFplus/u_pc/pc_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        26.372ns  (logic 3.971ns (15.058%)  route 22.401ns (84.942%))
  Logic Levels:           19  (LUT5=2 LUT6=9 MUXF7=4 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 38.012 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8451, routed)        1.614    -2.377    u_mycpu/u_IFplus/u_pc/clk_out1
    SLICE_X71Y114        FDCE                                         r  u_mycpu/u_IFplus/u_pc/pc_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDCE (Prop_fdce_C_Q)         0.456    -1.921 r  u_mycpu/u_IFplus/u_pc/pc_o_reg[2]/Q
                         net (fo=37, routed)          1.204    -0.717    u_mycpu/u_IFplus/u_irom/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X64Y111        LUT6 (Prop_lut6_I3_O)        0.124    -0.593 r  u_mycpu/u_IFplus/u_irom/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     0.076    u_mycpu/u_IFplus/u_irom/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0_i_1_n_0
    SLICE_X64Y111        LUT5 (Prop_lut5_I3_O)        0.124     0.200 r  u_mycpu/u_IFplus/u_irom/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0/O
                         net (fo=70, routed)          2.273     2.473    u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_24_29/ADDRC1
    SLICE_X70Y125        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     2.626 r  u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_24_29/RAMC/O
                         net (fo=5, routed)           1.267     3.893    u_mycpu/u_IFplus/u_irom/rD1_o0[28]
    SLICE_X72Y124        LUT6 (Prop_lut6_I0_O)        0.331     4.224 r  u_mycpu/u_IFplus/u_irom/i__carry__6_i_3/O
                         net (fo=2, routed)           0.394     4.617    u_mycpu/u_IFplus/u_irom/rD1[28]
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124     4.741 r  u_mycpu/u_IFplus/u_irom/sub_result_carry__6_i_3/O
                         net (fo=18, routed)          1.677     6.418    u_mycpu/u_IFplus/u_irom/pc_o_reg[28]
    SLICE_X82Y121        LUT6 (Prop_lut6_I0_O)        0.124     6.542 r  u_mycpu/u_IFplus/u_irom/u_dram_i_205/O
                         net (fo=5, routed)           0.824     7.366    u_mycpu/u_IFplus/u_irom/u_dram_i_205_n_0
    SLICE_X84Y120        LUT6 (Prop_lut6_I5_O)        0.124     7.490 r  u_mycpu/u_IFplus/u_irom/u_dram_i_149/O
                         net (fo=2, routed)           0.670     8.160    u_mycpu/u_IFplus/u_irom/u_dram_i_149_n_0
    SLICE_X84Y120        LUT6 (Prop_lut6_I0_O)        0.124     8.284 r  u_mycpu/u_IFplus/u_irom/u_dram_i_107/O
                         net (fo=1, routed)           0.646     8.930    u_mycpu/u_IFplus/u_irom/u_dram_i_107_n_0
    SLICE_X82Y115        LUT5 (Prop_lut5_I0_O)        0.124     9.054 r  u_mycpu/u_IFplus/u_irom/u_dram_i_68/O
                         net (fo=1, routed)           0.000     9.054    u_mycpu/u_controler/u_dram_7
    SLICE_X82Y115        MUXF7 (Prop_muxf7_I0_O)      0.212     9.266 r  u_mycpu/u_controler/u_dram_i_11/O
                         net (fo=8195, routed)        7.050    16.317    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_0_0/A3
    SLICE_X38Y38         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.299    16.616 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.616    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_0_0/OD
    SLICE_X38Y38         MUXF7 (Prop_muxf7_I0_O)      0.241    16.857 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_0_0/F7.B/O
                         net (fo=1, routed)           0.000    16.857    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_0_0/O0
    SLICE_X38Y38         MUXF8 (Prop_muxf8_I0_O)      0.098    16.955 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_0_0/F8/O
                         net (fo=1, routed)           0.949    17.903    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_0_0_n_0
    SLICE_X39Y44         LUT6 (Prop_lut6_I1_O)        0.319    18.222 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    18.222    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_17_n_0
    SLICE_X39Y44         MUXF7 (Prop_muxf7_I0_O)      0.238    18.460 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    18.460    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_7_n_0
    SLICE_X39Y44         MUXF8 (Prop_muxf8_I0_O)      0.104    18.564 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_2/O
                         net (fo=1, routed)           1.264    19.828    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_2_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I1_O)        0.316    20.144 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0/O
                         net (fo=1, routed)           3.026    23.170    u_mycpu/u_controler/spo[0]
    SLICE_X71Y109        LUT6 (Prop_lut6_I0_O)        0.124    23.294 r  u_mycpu/u_controler/reg_array_reg_r1_0_31_0_5_i_17/O
                         net (fo=1, routed)           0.000    23.294    u_mycpu/u_controler/reg_array_reg_r1_0_31_0_5_i_17_n_0
    SLICE_X71Y109        MUXF7 (Prop_muxf7_I0_O)      0.212    23.506 r  u_mycpu/u_controler/reg_array_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.489    23.995    u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_0_5/DIA0
    SLICE_X70Y111        RAMD32                                       r  u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8451, routed)        1.496    38.012    u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_0_5/WCLK
    SLICE_X70Y111        RAMD32                                       r  u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.412    37.600    
                         clock uncertainty           -0.180    37.420    
    SLICE_X70Y111        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.336    37.084    u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         37.084    
                         arrival time                         -23.995    
  -------------------------------------------------------------------
                         slack                                 13.089    

Slack (MET) :             13.438ns  (required time - arrival time)
  Source:                 u_mycpu/u_IFplus/u_pc/pc_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        25.995ns  (logic 5.318ns (20.458%)  route 20.677ns (79.542%))
  Logic Levels:           19  (LUT5=2 LUT6=9 MUXF7=4 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 38.007 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8451, routed)        1.614    -2.377    u_mycpu/u_IFplus/u_pc/clk_out1
    SLICE_X71Y114        FDCE                                         r  u_mycpu/u_IFplus/u_pc/pc_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDCE (Prop_fdce_C_Q)         0.456    -1.921 r  u_mycpu/u_IFplus/u_pc/pc_o_reg[2]/Q
                         net (fo=37, routed)          1.204    -0.717    u_mycpu/u_IFplus/u_irom/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X64Y111        LUT6 (Prop_lut6_I3_O)        0.124    -0.593 r  u_mycpu/u_IFplus/u_irom/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     0.076    u_mycpu/u_IFplus/u_irom/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0_i_1_n_0
    SLICE_X64Y111        LUT5 (Prop_lut5_I3_O)        0.124     0.200 r  u_mycpu/u_IFplus/u_irom/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0/O
                         net (fo=70, routed)          2.273     2.473    u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_24_29/ADDRC1
    SLICE_X70Y125        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     2.626 r  u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_24_29/RAMC/O
                         net (fo=5, routed)           1.267     3.893    u_mycpu/u_IFplus/u_irom/rD1_o0[28]
    SLICE_X72Y124        LUT6 (Prop_lut6_I0_O)        0.331     4.224 r  u_mycpu/u_IFplus/u_irom/i__carry__6_i_3/O
                         net (fo=2, routed)           0.394     4.617    u_mycpu/u_IFplus/u_irom/rD1[28]
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124     4.741 r  u_mycpu/u_IFplus/u_irom/sub_result_carry__6_i_3/O
                         net (fo=18, routed)          1.677     6.418    u_mycpu/u_IFplus/u_irom/pc_o_reg[28]
    SLICE_X82Y121        LUT6 (Prop_lut6_I0_O)        0.124     6.542 r  u_mycpu/u_IFplus/u_irom/u_dram_i_205/O
                         net (fo=5, routed)           0.824     7.366    u_mycpu/u_IFplus/u_irom/u_dram_i_205_n_0
    SLICE_X84Y120        LUT6 (Prop_lut6_I5_O)        0.124     7.490 r  u_mycpu/u_IFplus/u_irom/u_dram_i_149/O
                         net (fo=2, routed)           0.670     8.160    u_mycpu/u_IFplus/u_irom/u_dram_i_149_n_0
    SLICE_X84Y120        LUT6 (Prop_lut6_I0_O)        0.124     8.284 r  u_mycpu/u_IFplus/u_irom/u_dram_i_107/O
                         net (fo=1, routed)           0.646     8.930    u_mycpu/u_IFplus/u_irom/u_dram_i_107_n_0
    SLICE_X82Y115        LUT5 (Prop_lut5_I0_O)        0.124     9.054 r  u_mycpu/u_IFplus/u_irom/u_dram_i_68/O
                         net (fo=1, routed)           0.000     9.054    u_mycpu/u_controler/u_dram_7
    SLICE_X82Y115        MUXF7 (Prop_muxf7_I0_O)      0.212     9.266 r  u_mycpu/u_controler/u_dram_i_11/O
                         net (fo=8195, routed)        4.596    13.863    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_14_14/A3
    SLICE_X56Y50         RAMS64E (Prop_rams64e_ADR3_O)
                                                      1.676    15.539 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_14_14/RAMS64E_A/O
                         net (fo=1, routed)           0.000    15.539    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_14_14/OA
    SLICE_X56Y50         MUXF7 (Prop_muxf7_I1_O)      0.214    15.753 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_14_14/F7.A/O
                         net (fo=1, routed)           0.000    15.753    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_14_14/O1
    SLICE_X56Y50         MUXF8 (Prop_muxf8_I1_O)      0.088    15.841 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_14_14/F8/O
                         net (fo=1, routed)           1.673    17.514    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_14_14_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I5_O)        0.319    17.833 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    17.833    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_18_n_0
    SLICE_X57Y76         MUXF7 (Prop_muxf7_I1_O)      0.245    18.078 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    18.078    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_7_n_0
    SLICE_X57Y76         MUXF8 (Prop_muxf8_I0_O)      0.104    18.182 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_2/O
                         net (fo=1, routed)           1.359    19.541    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_2_n_0
    SLICE_X57Y59         LUT6 (Prop_lut6_I1_O)        0.316    19.857 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0/O
                         net (fo=1, routed)           2.784    22.641    u_mycpu/u_controler/spo[14]
    SLICE_X67Y115        LUT6 (Prop_lut6_I0_O)        0.124    22.765 r  u_mycpu/u_controler/reg_array_reg_r1_0_31_12_17_i_13/O
                         net (fo=1, routed)           0.000    22.765    u_mycpu/u_controler/reg_array_reg_r1_0_31_12_17_i_13_n_0
    SLICE_X67Y115        MUXF7 (Prop_muxf7_I0_O)      0.212    22.977 r  u_mycpu/u_controler/reg_array_reg_r1_0_31_12_17_i_4/O
                         net (fo=2, routed)           0.640    23.617    u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_12_17/DIB0
    SLICE_X70Y117        RAMD32                                       r  u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8451, routed)        1.491    38.007    u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_12_17/WCLK
    SLICE_X70Y117        RAMD32                                       r  u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_12_17/RAMB/CLK
                         clock pessimism             -0.412    37.595    
                         clock uncertainty           -0.180    37.415    
    SLICE_X70Y117        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.360    37.055    u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         37.055    
                         arrival time                         -23.617    
  -------------------------------------------------------------------
                         slack                                 13.438    

Slack (MET) :             13.562ns  (required time - arrival time)
  Source:                 u_mycpu/u_IFplus/u_pc/pc_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        25.813ns  (logic 4.645ns (17.996%)  route 21.168ns (82.004%))
  Logic Levels:           19  (LUT5=2 LUT6=9 MUXF7=4 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.990ns = ( 38.010 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8451, routed)        1.614    -2.377    u_mycpu/u_IFplus/u_pc/clk_out1
    SLICE_X71Y114        FDCE                                         r  u_mycpu/u_IFplus/u_pc/pc_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDCE (Prop_fdce_C_Q)         0.456    -1.921 r  u_mycpu/u_IFplus/u_pc/pc_o_reg[2]/Q
                         net (fo=37, routed)          1.204    -0.717    u_mycpu/u_IFplus/u_irom/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X64Y111        LUT6 (Prop_lut6_I3_O)        0.124    -0.593 r  u_mycpu/u_IFplus/u_irom/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     0.076    u_mycpu/u_IFplus/u_irom/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0_i_1_n_0
    SLICE_X64Y111        LUT5 (Prop_lut5_I3_O)        0.124     0.200 r  u_mycpu/u_IFplus/u_irom/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0/O
                         net (fo=70, routed)          2.273     2.473    u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_24_29/ADDRC1
    SLICE_X70Y125        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     2.626 r  u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_24_29/RAMC/O
                         net (fo=5, routed)           1.267     3.893    u_mycpu/u_IFplus/u_irom/rD1_o0[28]
    SLICE_X72Y124        LUT6 (Prop_lut6_I0_O)        0.331     4.224 r  u_mycpu/u_IFplus/u_irom/i__carry__6_i_3/O
                         net (fo=2, routed)           0.394     4.617    u_mycpu/u_IFplus/u_irom/rD1[28]
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124     4.741 r  u_mycpu/u_IFplus/u_irom/sub_result_carry__6_i_3/O
                         net (fo=18, routed)          1.677     6.418    u_mycpu/u_IFplus/u_irom/pc_o_reg[28]
    SLICE_X82Y121        LUT6 (Prop_lut6_I0_O)        0.124     6.542 r  u_mycpu/u_IFplus/u_irom/u_dram_i_205/O
                         net (fo=5, routed)           0.824     7.366    u_mycpu/u_IFplus/u_irom/u_dram_i_205_n_0
    SLICE_X84Y120        LUT6 (Prop_lut6_I5_O)        0.124     7.490 r  u_mycpu/u_IFplus/u_irom/u_dram_i_149/O
                         net (fo=2, routed)           0.670     8.160    u_mycpu/u_IFplus/u_irom/u_dram_i_149_n_0
    SLICE_X84Y120        LUT6 (Prop_lut6_I0_O)        0.124     8.284 r  u_mycpu/u_IFplus/u_irom/u_dram_i_107/O
                         net (fo=1, routed)           0.646     8.930    u_mycpu/u_IFplus/u_irom/u_dram_i_107_n_0
    SLICE_X82Y115        LUT5 (Prop_lut5_I0_O)        0.124     9.054 r  u_mycpu/u_IFplus/u_irom/u_dram_i_68/O
                         net (fo=1, routed)           0.000     9.054    u_mycpu/u_controler/u_dram_7
    SLICE_X82Y115        MUXF7 (Prop_muxf7_I0_O)      0.212     9.266 r  u_mycpu/u_controler/u_dram_i_11/O
                         net (fo=8195, routed)        5.954    15.221    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_9_9/A3
    SLICE_X30Y48         RAMS64E (Prop_rams64e_ADR3_O)
                                                      1.046    16.267 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_9_9/RAMS64E_A/O
                         net (fo=1, routed)           0.000    16.267    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_9_9/OA
    SLICE_X30Y48         MUXF7 (Prop_muxf7_I1_O)      0.214    16.481 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_9_9/F7.A/O
                         net (fo=1, routed)           0.000    16.481    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_9_9/O1
    SLICE_X30Y48         MUXF8 (Prop_muxf8_I1_O)      0.088    16.569 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_9_9/F8/O
                         net (fo=1, routed)           1.186    17.755    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_9_9_n_0
    SLICE_X35Y61         LUT6 (Prop_lut6_I3_O)        0.319    18.074 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    18.074    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_23_n_0
    SLICE_X35Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    18.286 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    18.286    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_10_n_0
    SLICE_X35Y61         MUXF8 (Prop_muxf8_I1_O)      0.094    18.380 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_3/O
                         net (fo=1, routed)           0.795    19.175    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_3_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I3_O)        0.316    19.491 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0/O
                         net (fo=1, routed)           2.929    22.420    u_mycpu/u_controler/spo[9]
    SLICE_X68Y109        LUT6 (Prop_lut6_I0_O)        0.124    22.544 r  u_mycpu/u_controler/reg_array_reg_r1_0_31_6_11_i_11/O
                         net (fo=1, routed)           0.000    22.544    u_mycpu/u_controler/reg_array_reg_r1_0_31_6_11_i_11_n_0
    SLICE_X68Y109        MUXF7 (Prop_muxf7_I0_O)      0.212    22.756 r  u_mycpu/u_controler/reg_array_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           0.680    23.436    u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_6_11/DIB1
    SLICE_X66Y114        RAMD32                                       r  u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8451, routed)        1.494    38.010    u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_6_11/WCLK
    SLICE_X66Y114        RAMD32                                       r  u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_6_11/RAMB_D1/CLK
                         clock pessimism             -0.429    37.581    
                         clock uncertainty           -0.180    37.401    
    SLICE_X66Y114        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.403    36.998    u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         36.998    
                         arrival time                         -23.436    
  -------------------------------------------------------------------
                         slack                                 13.562    

Slack (MET) :             13.589ns  (required time - arrival time)
  Source:                 u_mycpu/u_IFplus/u_pc/pc_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mycpu/u_ID/u_regfile/reg_array_reg_r2_0_31_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        25.844ns  (logic 5.318ns (20.577%)  route 20.526ns (79.423%))
  Logic Levels:           19  (LUT5=2 LUT6=9 MUXF7=4 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.992ns = ( 38.008 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8451, routed)        1.614    -2.377    u_mycpu/u_IFplus/u_pc/clk_out1
    SLICE_X71Y114        FDCE                                         r  u_mycpu/u_IFplus/u_pc/pc_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDCE (Prop_fdce_C_Q)         0.456    -1.921 r  u_mycpu/u_IFplus/u_pc/pc_o_reg[2]/Q
                         net (fo=37, routed)          1.204    -0.717    u_mycpu/u_IFplus/u_irom/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X64Y111        LUT6 (Prop_lut6_I3_O)        0.124    -0.593 r  u_mycpu/u_IFplus/u_irom/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     0.076    u_mycpu/u_IFplus/u_irom/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0_i_1_n_0
    SLICE_X64Y111        LUT5 (Prop_lut5_I3_O)        0.124     0.200 r  u_mycpu/u_IFplus/u_irom/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0/O
                         net (fo=70, routed)          2.273     2.473    u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_24_29/ADDRC1
    SLICE_X70Y125        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     2.626 r  u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_24_29/RAMC/O
                         net (fo=5, routed)           1.267     3.893    u_mycpu/u_IFplus/u_irom/rD1_o0[28]
    SLICE_X72Y124        LUT6 (Prop_lut6_I0_O)        0.331     4.224 r  u_mycpu/u_IFplus/u_irom/i__carry__6_i_3/O
                         net (fo=2, routed)           0.394     4.617    u_mycpu/u_IFplus/u_irom/rD1[28]
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124     4.741 r  u_mycpu/u_IFplus/u_irom/sub_result_carry__6_i_3/O
                         net (fo=18, routed)          1.677     6.418    u_mycpu/u_IFplus/u_irom/pc_o_reg[28]
    SLICE_X82Y121        LUT6 (Prop_lut6_I0_O)        0.124     6.542 r  u_mycpu/u_IFplus/u_irom/u_dram_i_205/O
                         net (fo=5, routed)           0.824     7.366    u_mycpu/u_IFplus/u_irom/u_dram_i_205_n_0
    SLICE_X84Y120        LUT6 (Prop_lut6_I5_O)        0.124     7.490 r  u_mycpu/u_IFplus/u_irom/u_dram_i_149/O
                         net (fo=2, routed)           0.670     8.160    u_mycpu/u_IFplus/u_irom/u_dram_i_149_n_0
    SLICE_X84Y120        LUT6 (Prop_lut6_I0_O)        0.124     8.284 r  u_mycpu/u_IFplus/u_irom/u_dram_i_107/O
                         net (fo=1, routed)           0.646     8.930    u_mycpu/u_IFplus/u_irom/u_dram_i_107_n_0
    SLICE_X82Y115        LUT5 (Prop_lut5_I0_O)        0.124     9.054 r  u_mycpu/u_IFplus/u_irom/u_dram_i_68/O
                         net (fo=1, routed)           0.000     9.054    u_mycpu/u_controler/u_dram_7
    SLICE_X82Y115        MUXF7 (Prop_muxf7_I0_O)      0.212     9.266 r  u_mycpu/u_controler/u_dram_i_11/O
                         net (fo=8195, routed)        4.596    13.863    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_14_14/A3
    SLICE_X56Y50         RAMS64E (Prop_rams64e_ADR3_O)
                                                      1.676    15.539 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_14_14/RAMS64E_A/O
                         net (fo=1, routed)           0.000    15.539    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_14_14/OA
    SLICE_X56Y50         MUXF7 (Prop_muxf7_I1_O)      0.214    15.753 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_14_14/F7.A/O
                         net (fo=1, routed)           0.000    15.753    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_14_14/O1
    SLICE_X56Y50         MUXF8 (Prop_muxf8_I1_O)      0.088    15.841 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_14_14/F8/O
                         net (fo=1, routed)           1.673    17.514    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_14_14_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I5_O)        0.319    17.833 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    17.833    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_18_n_0
    SLICE_X57Y76         MUXF7 (Prop_muxf7_I1_O)      0.245    18.078 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    18.078    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_7_n_0
    SLICE_X57Y76         MUXF8 (Prop_muxf8_I0_O)      0.104    18.182 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_2/O
                         net (fo=1, routed)           1.359    19.541    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_2_n_0
    SLICE_X57Y59         LUT6 (Prop_lut6_I1_O)        0.316    19.857 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0/O
                         net (fo=1, routed)           2.784    22.641    u_mycpu/u_controler/spo[14]
    SLICE_X67Y115        LUT6 (Prop_lut6_I0_O)        0.124    22.765 r  u_mycpu/u_controler/reg_array_reg_r1_0_31_12_17_i_13/O
                         net (fo=1, routed)           0.000    22.765    u_mycpu/u_controler/reg_array_reg_r1_0_31_12_17_i_13_n_0
    SLICE_X67Y115        MUXF7 (Prop_muxf7_I0_O)      0.212    22.977 r  u_mycpu/u_controler/reg_array_reg_r1_0_31_12_17_i_4/O
                         net (fo=2, routed)           0.490    23.467    u_mycpu/u_ID/u_regfile/reg_array_reg_r2_0_31_12_17/DIB0
    SLICE_X70Y116        RAMD32                                       r  u_mycpu/u_ID/u_regfile/reg_array_reg_r2_0_31_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8451, routed)        1.492    38.008    u_mycpu/u_ID/u_regfile/reg_array_reg_r2_0_31_12_17/WCLK
    SLICE_X70Y116        RAMD32                                       r  u_mycpu/u_ID/u_regfile/reg_array_reg_r2_0_31_12_17/RAMB/CLK
                         clock pessimism             -0.412    37.596    
                         clock uncertainty           -0.180    37.416    
    SLICE_X70Y116        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.360    37.056    u_mycpu/u_ID/u_regfile/reg_array_reg_r2_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         37.056    
                         arrival time                         -23.467    
  -------------------------------------------------------------------
                         slack                                 13.589    

Slack (MET) :             13.744ns  (required time - arrival time)
  Source:                 u_mycpu/u_IFplus/u_pc/pc_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mycpu/u_ID/u_regfile/reg_array_reg_r2_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        25.634ns  (logic 4.645ns (18.121%)  route 20.989ns (81.879%))
  Logic Levels:           19  (LUT5=2 LUT6=9 MUXF7=4 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns = ( 38.013 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8451, routed)        1.614    -2.377    u_mycpu/u_IFplus/u_pc/clk_out1
    SLICE_X71Y114        FDCE                                         r  u_mycpu/u_IFplus/u_pc/pc_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDCE (Prop_fdce_C_Q)         0.456    -1.921 r  u_mycpu/u_IFplus/u_pc/pc_o_reg[2]/Q
                         net (fo=37, routed)          1.204    -0.717    u_mycpu/u_IFplus/u_irom/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X64Y111        LUT6 (Prop_lut6_I3_O)        0.124    -0.593 r  u_mycpu/u_IFplus/u_irom/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     0.076    u_mycpu/u_IFplus/u_irom/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0_i_1_n_0
    SLICE_X64Y111        LUT5 (Prop_lut5_I3_O)        0.124     0.200 r  u_mycpu/u_IFplus/u_irom/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0/O
                         net (fo=70, routed)          2.273     2.473    u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_24_29/ADDRC1
    SLICE_X70Y125        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     2.626 r  u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_24_29/RAMC/O
                         net (fo=5, routed)           1.267     3.893    u_mycpu/u_IFplus/u_irom/rD1_o0[28]
    SLICE_X72Y124        LUT6 (Prop_lut6_I0_O)        0.331     4.224 r  u_mycpu/u_IFplus/u_irom/i__carry__6_i_3/O
                         net (fo=2, routed)           0.394     4.617    u_mycpu/u_IFplus/u_irom/rD1[28]
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124     4.741 r  u_mycpu/u_IFplus/u_irom/sub_result_carry__6_i_3/O
                         net (fo=18, routed)          1.677     6.418    u_mycpu/u_IFplus/u_irom/pc_o_reg[28]
    SLICE_X82Y121        LUT6 (Prop_lut6_I0_O)        0.124     6.542 r  u_mycpu/u_IFplus/u_irom/u_dram_i_205/O
                         net (fo=5, routed)           0.824     7.366    u_mycpu/u_IFplus/u_irom/u_dram_i_205_n_0
    SLICE_X84Y120        LUT6 (Prop_lut6_I5_O)        0.124     7.490 r  u_mycpu/u_IFplus/u_irom/u_dram_i_149/O
                         net (fo=2, routed)           0.670     8.160    u_mycpu/u_IFplus/u_irom/u_dram_i_149_n_0
    SLICE_X84Y120        LUT6 (Prop_lut6_I0_O)        0.124     8.284 r  u_mycpu/u_IFplus/u_irom/u_dram_i_107/O
                         net (fo=1, routed)           0.646     8.930    u_mycpu/u_IFplus/u_irom/u_dram_i_107_n_0
    SLICE_X82Y115        LUT5 (Prop_lut5_I0_O)        0.124     9.054 r  u_mycpu/u_IFplus/u_irom/u_dram_i_68/O
                         net (fo=1, routed)           0.000     9.054    u_mycpu/u_controler/u_dram_7
    SLICE_X82Y115        MUXF7 (Prop_muxf7_I0_O)      0.212     9.266 r  u_mycpu/u_controler/u_dram_i_11/O
                         net (fo=8195, routed)        5.954    15.221    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_9_9/A3
    SLICE_X30Y48         RAMS64E (Prop_rams64e_ADR3_O)
                                                      1.046    16.267 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_9_9/RAMS64E_A/O
                         net (fo=1, routed)           0.000    16.267    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_9_9/OA
    SLICE_X30Y48         MUXF7 (Prop_muxf7_I1_O)      0.214    16.481 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_9_9/F7.A/O
                         net (fo=1, routed)           0.000    16.481    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_9_9/O1
    SLICE_X30Y48         MUXF8 (Prop_muxf8_I1_O)      0.088    16.569 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_9_9/F8/O
                         net (fo=1, routed)           1.186    17.755    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_9_9_n_0
    SLICE_X35Y61         LUT6 (Prop_lut6_I3_O)        0.319    18.074 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    18.074    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_23_n_0
    SLICE_X35Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    18.286 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    18.286    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_10_n_0
    SLICE_X35Y61         MUXF8 (Prop_muxf8_I1_O)      0.094    18.380 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_3/O
                         net (fo=1, routed)           0.795    19.175    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_3_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I3_O)        0.316    19.491 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0/O
                         net (fo=1, routed)           2.929    22.420    u_mycpu/u_controler/spo[9]
    SLICE_X68Y109        LUT6 (Prop_lut6_I0_O)        0.124    22.544 r  u_mycpu/u_controler/reg_array_reg_r1_0_31_6_11_i_11/O
                         net (fo=1, routed)           0.000    22.544    u_mycpu/u_controler/reg_array_reg_r1_0_31_6_11_i_11_n_0
    SLICE_X68Y109        MUXF7 (Prop_muxf7_I0_O)      0.212    22.756 r  u_mycpu/u_controler/reg_array_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           0.501    23.257    u_mycpu/u_ID/u_regfile/reg_array_reg_r2_0_31_6_11/DIB1
    SLICE_X66Y110        RAMD32                                       r  u_mycpu/u_ID/u_regfile/reg_array_reg_r2_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8451, routed)        1.497    38.013    u_mycpu/u_ID/u_regfile/reg_array_reg_r2_0_31_6_11/WCLK
    SLICE_X66Y110        RAMD32                                       r  u_mycpu/u_ID/u_regfile/reg_array_reg_r2_0_31_6_11/RAMB_D1/CLK
                         clock pessimism             -0.429    37.584    
                         clock uncertainty           -0.180    37.404    
    SLICE_X66Y110        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.403    37.001    u_mycpu/u_ID/u_regfile/reg_array_reg_r2_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         37.001    
                         arrival time                         -23.257    
  -------------------------------------------------------------------
                         slack                                 13.744    

Slack (MET) :             13.846ns  (required time - arrival time)
  Source:                 u_mycpu/u_IFplus/u_pc/pc_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        25.583ns  (logic 3.978ns (15.550%)  route 21.605ns (84.450%))
  Logic Levels:           19  (LUT5=2 LUT6=9 MUXF7=4 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.990ns = ( 38.010 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8451, routed)        1.614    -2.377    u_mycpu/u_IFplus/u_pc/clk_out1
    SLICE_X71Y114        FDCE                                         r  u_mycpu/u_IFplus/u_pc/pc_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDCE (Prop_fdce_C_Q)         0.456    -1.921 r  u_mycpu/u_IFplus/u_pc/pc_o_reg[2]/Q
                         net (fo=37, routed)          1.204    -0.717    u_mycpu/u_IFplus/u_irom/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X64Y111        LUT6 (Prop_lut6_I3_O)        0.124    -0.593 r  u_mycpu/u_IFplus/u_irom/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     0.076    u_mycpu/u_IFplus/u_irom/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0_i_1_n_0
    SLICE_X64Y111        LUT5 (Prop_lut5_I3_O)        0.124     0.200 r  u_mycpu/u_IFplus/u_irom/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0/O
                         net (fo=70, routed)          2.273     2.473    u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_24_29/ADDRC1
    SLICE_X70Y125        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     2.626 r  u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_24_29/RAMC/O
                         net (fo=5, routed)           1.267     3.893    u_mycpu/u_IFplus/u_irom/rD1_o0[28]
    SLICE_X72Y124        LUT6 (Prop_lut6_I0_O)        0.331     4.224 r  u_mycpu/u_IFplus/u_irom/i__carry__6_i_3/O
                         net (fo=2, routed)           0.394     4.617    u_mycpu/u_IFplus/u_irom/rD1[28]
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124     4.741 r  u_mycpu/u_IFplus/u_irom/sub_result_carry__6_i_3/O
                         net (fo=18, routed)          1.677     6.418    u_mycpu/u_IFplus/u_irom/pc_o_reg[28]
    SLICE_X82Y121        LUT6 (Prop_lut6_I0_O)        0.124     6.542 r  u_mycpu/u_IFplus/u_irom/u_dram_i_205/O
                         net (fo=5, routed)           0.824     7.366    u_mycpu/u_IFplus/u_irom/u_dram_i_205_n_0
    SLICE_X84Y120        LUT6 (Prop_lut6_I5_O)        0.124     7.490 r  u_mycpu/u_IFplus/u_irom/u_dram_i_149/O
                         net (fo=2, routed)           0.670     8.160    u_mycpu/u_IFplus/u_irom/u_dram_i_149_n_0
    SLICE_X84Y120        LUT6 (Prop_lut6_I0_O)        0.124     8.284 r  u_mycpu/u_IFplus/u_irom/u_dram_i_107/O
                         net (fo=1, routed)           0.646     8.930    u_mycpu/u_IFplus/u_irom/u_dram_i_107_n_0
    SLICE_X82Y115        LUT5 (Prop_lut5_I0_O)        0.124     9.054 r  u_mycpu/u_IFplus/u_irom/u_dram_i_68/O
                         net (fo=1, routed)           0.000     9.054    u_mycpu/u_controler/u_dram_7
    SLICE_X82Y115        MUXF7 (Prop_muxf7_I0_O)      0.212     9.266 r  u_mycpu/u_controler/u_dram_i_11/O
                         net (fo=8195, routed)        5.945    15.212    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_10_10/A3
    SLICE_X58Y41         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.299    15.511 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_10_10/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.511    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_10_10/OD
    SLICE_X58Y41         MUXF7 (Prop_muxf7_I0_O)      0.241    15.752 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_10_10/F7.B/O
                         net (fo=1, routed)           0.000    15.752    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_10_10/O0
    SLICE_X58Y41         MUXF8 (Prop_muxf8_I0_O)      0.098    15.850 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_10_10/F8/O
                         net (fo=1, routed)           2.282    18.132    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_10_10_n_0
    SLICE_X61Y69         LUT6 (Prop_lut6_I5_O)        0.319    18.451 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[10]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    18.451    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[10]_INST_0_i_18_n_0
    SLICE_X61Y69         MUXF7 (Prop_muxf7_I1_O)      0.245    18.696 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[10]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    18.696    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[10]_INST_0_i_7_n_0
    SLICE_X61Y69         MUXF8 (Prop_muxf8_I0_O)      0.104    18.800 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.150    19.950    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[10]_INST_0_i_2_n_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I1_O)        0.316    20.266 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[10]_INST_0/O
                         net (fo=1, routed)           2.109    22.375    u_mycpu/u_controler/spo[10]
    SLICE_X67Y110        LUT6 (Prop_lut6_I0_O)        0.124    22.499 r  u_mycpu/u_controler/reg_array_reg_r1_0_31_6_11_i_17/O
                         net (fo=1, routed)           0.000    22.499    u_mycpu/u_controler/reg_array_reg_r1_0_31_6_11_i_17_n_0
    SLICE_X67Y110        MUXF7 (Prop_muxf7_I0_O)      0.212    22.711 r  u_mycpu/u_controler/reg_array_reg_r1_0_31_6_11_i_6/O
                         net (fo=2, routed)           0.494    23.205    u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_6_11/DIC0
    SLICE_X66Y114        RAMD32                                       r  u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8451, routed)        1.494    38.010    u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_6_11/WCLK
    SLICE_X66Y114        RAMD32                                       r  u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_6_11/RAMC/CLK
                         clock pessimism             -0.429    37.581    
                         clock uncertainty           -0.180    37.401    
    SLICE_X66Y114        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.350    37.051    u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         37.051    
                         arrival time                         -23.205    
  -------------------------------------------------------------------
                         slack                                 13.846    

Slack (MET) :             13.927ns  (required time - arrival time)
  Source:                 u_mycpu/u_IFplus/u_pc/pc_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mycpu/u_ID/u_regfile/reg_array_reg_r2_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        25.531ns  (logic 3.935ns (15.413%)  route 21.596ns (84.587%))
  Logic Levels:           19  (LUT5=2 LUT6=9 MUXF7=4 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.992ns = ( 38.008 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8451, routed)        1.614    -2.377    u_mycpu/u_IFplus/u_pc/clk_out1
    SLICE_X71Y114        FDCE                                         r  u_mycpu/u_IFplus/u_pc/pc_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDCE (Prop_fdce_C_Q)         0.456    -1.921 r  u_mycpu/u_IFplus/u_pc/pc_o_reg[2]/Q
                         net (fo=37, routed)          1.204    -0.717    u_mycpu/u_IFplus/u_irom/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X64Y111        LUT6 (Prop_lut6_I3_O)        0.124    -0.593 r  u_mycpu/u_IFplus/u_irom/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     0.076    u_mycpu/u_IFplus/u_irom/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0_i_1_n_0
    SLICE_X64Y111        LUT5 (Prop_lut5_I3_O)        0.124     0.200 r  u_mycpu/u_IFplus/u_irom/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0/O
                         net (fo=70, routed)          2.273     2.473    u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_24_29/ADDRC1
    SLICE_X70Y125        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     2.626 r  u_mycpu/u_ID/u_regfile/reg_array_reg_r1_0_31_24_29/RAMC/O
                         net (fo=5, routed)           1.267     3.893    u_mycpu/u_IFplus/u_irom/rD1_o0[28]
    SLICE_X72Y124        LUT6 (Prop_lut6_I0_O)        0.331     4.224 r  u_mycpu/u_IFplus/u_irom/i__carry__6_i_3/O
                         net (fo=2, routed)           0.394     4.617    u_mycpu/u_IFplus/u_irom/rD1[28]
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124     4.741 r  u_mycpu/u_IFplus/u_irom/sub_result_carry__6_i_3/O
                         net (fo=18, routed)          1.677     6.418    u_mycpu/u_IFplus/u_irom/pc_o_reg[28]
    SLICE_X82Y121        LUT6 (Prop_lut6_I0_O)        0.124     6.542 r  u_mycpu/u_IFplus/u_irom/u_dram_i_205/O
                         net (fo=5, routed)           0.824     7.366    u_mycpu/u_IFplus/u_irom/u_dram_i_205_n_0
    SLICE_X84Y120        LUT6 (Prop_lut6_I5_O)        0.124     7.490 r  u_mycpu/u_IFplus/u_irom/u_dram_i_149/O
                         net (fo=2, routed)           0.670     8.160    u_mycpu/u_IFplus/u_irom/u_dram_i_149_n_0
    SLICE_X84Y120        LUT6 (Prop_lut6_I0_O)        0.124     8.284 r  u_mycpu/u_IFplus/u_irom/u_dram_i_107/O
                         net (fo=1, routed)           0.646     8.930    u_mycpu/u_IFplus/u_irom/u_dram_i_107_n_0
    SLICE_X82Y115        LUT5 (Prop_lut5_I0_O)        0.124     9.054 r  u_mycpu/u_IFplus/u_irom/u_dram_i_68/O
                         net (fo=1, routed)           0.000     9.054    u_mycpu/u_controler/u_dram_7
    SLICE_X82Y115        MUXF7 (Prop_muxf7_I0_O)      0.212     9.266 r  u_mycpu/u_controler/u_dram_i_11/O
                         net (fo=8195, routed)        6.439    15.705    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_12_12/A3
    SLICE_X56Y45         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.299    16.004 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_12_12/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.004    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_12_12/OD
    SLICE_X56Y45         MUXF7 (Prop_muxf7_I0_O)      0.241    16.245 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_12_12/F7.B/O
                         net (fo=1, routed)           0.000    16.245    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_12_12/O0
    SLICE_X56Y45         MUXF8 (Prop_muxf8_I0_O)      0.098    16.343 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_12_12/F8/O
                         net (fo=1, routed)           0.974    17.318    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_12_12_n_0
    SLICE_X59Y47         LUT6 (Prop_lut6_I1_O)        0.319    17.637 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[12]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    17.637    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[12]_INST_0_i_23_n_0
    SLICE_X59Y47         MUXF7 (Prop_muxf7_I0_O)      0.212    17.849 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[12]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    17.849    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[12]_INST_0_i_10_n_0
    SLICE_X59Y47         MUXF8 (Prop_muxf8_I1_O)      0.094    17.943 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[12]_INST_0_i_3/O
                         net (fo=1, routed)           1.706    19.649    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[12]_INST_0_i_3_n_0
    SLICE_X73Y72         LUT6 (Prop_lut6_I3_O)        0.316    19.965 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[12]_INST_0/O
                         net (fo=1, routed)           1.934    21.899    u_mycpu/u_controler/spo[12]
    SLICE_X72Y108        LUT6 (Prop_lut6_I0_O)        0.124    22.023 r  u_mycpu/u_controler/reg_array_reg_r1_0_31_12_17_i_9/O
                         net (fo=1, routed)           0.000    22.023    u_mycpu/u_controler/reg_array_reg_r1_0_31_12_17_i_9_n_0
    SLICE_X72Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    22.235 r  u_mycpu/u_controler/reg_array_reg_r1_0_31_12_17_i_2/O
                         net (fo=2, routed)           0.919    23.153    u_mycpu/u_ID/u_regfile/reg_array_reg_r2_0_31_12_17/DIA0
    SLICE_X70Y116        RAMD32                                       r  u_mycpu/u_ID/u_regfile/reg_array_reg_r2_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8451, routed)        1.492    38.008    u_mycpu/u_ID/u_regfile/reg_array_reg_r2_0_31_12_17/WCLK
    SLICE_X70Y116        RAMD32                                       r  u_mycpu/u_ID/u_regfile/reg_array_reg_r2_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.412    37.596    
                         clock uncertainty           -0.180    37.416    
    SLICE_X70Y116        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.336    37.080    u_mycpu/u_ID/u_regfile/reg_array_reg_r2_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         37.080    
                         arrival time                         -23.153    
  -------------------------------------------------------------------
                         slack                                 13.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 cal_result_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_display/char1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.187ns (43.877%)  route 0.239ns (56.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8451, routed)        0.561    -0.490    clk
    SLICE_X51Y105        FDCE                                         r  cal_result_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.349 r  cal_result_reg[7]/Q
                         net (fo=7, routed)           0.239    -0.109    u_display/Q[7]
    SLICE_X52Y105        LUT4 (Prop_lut4_I0_O)        0.046    -0.063 r  u_display/char1[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.063    u_display/char1[2]
    SLICE_X52Y105        FDRE                                         r  u_display/char1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8451, routed)        0.829    -0.261    u_display/clk_out1
    SLICE_X52Y105        FDRE                                         r  u_display/char1_reg[2]/C
                         clock pessimism              0.036    -0.226    
    SLICE_X52Y105        FDRE (Hold_fdre_C_D)         0.107    -0.119    u_display/char1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_display/char2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_display/led_cx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.248ns (58.533%)  route 0.176ns (41.467%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8451, routed)        0.561    -0.490    u_display/clk_out1
    SLICE_X49Y107        FDRE                                         r  u_display/char2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  u_display/char2_reg[1]/Q
                         net (fo=1, routed)           0.176    -0.173    u_display/char2_reg_n_0_[1]
    SLICE_X52Y107        LUT6 (Prop_lut6_I1_O)        0.045    -0.128 r  u_display/led_cx[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.128    u_display/led_cx[1]_i_2_n_0
    SLICE_X52Y107        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.066 r  u_display/led_cx_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    u_display/led_cx[1]
    SLICE_X52Y107        FDRE                                         r  u_display/led_cx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8451, routed)        0.828    -0.262    u_display/clk_out1
    SLICE_X52Y107        FDRE                                         r  u_display/led_cx_reg[1]/C
                         clock pessimism              0.036    -0.227    
    SLICE_X52Y107        FDRE (Hold_fdre_C_D)         0.105    -0.122    u_display/led_cx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cal_result_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_display/char1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.745%)  route 0.239ns (56.255%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8451, routed)        0.561    -0.490    clk
    SLICE_X51Y105        FDCE                                         r  cal_result_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.349 r  cal_result_reg[7]/Q
                         net (fo=7, routed)           0.239    -0.109    u_display/Q[7]
    SLICE_X52Y105        LUT4 (Prop_lut4_I0_O)        0.045    -0.064 r  u_display/char1[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.064    u_display/char1[1]
    SLICE_X52Y105        FDRE                                         r  u_display/char1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8451, routed)        0.829    -0.261    u_display/clk_out1
    SLICE_X52Y105        FDRE                                         r  u_display/char1_reg[1]/C
                         clock pessimism              0.036    -0.226    
    SLICE_X52Y105        FDRE (Hold_fdre_C_D)         0.091    -0.135    u_display/char1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_display/char2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_display/led_cx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.297ns (62.484%)  route 0.178ns (37.516%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8451, routed)        0.561    -0.490    u_display/clk_out1
    SLICE_X49Y107        FDRE                                         r  u_display/char2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDRE (Prop_fdre_C_Q)         0.128    -0.362 r  u_display/char2_reg[2]/Q
                         net (fo=1, routed)           0.178    -0.183    u_display/char2_reg_n_0_[2]
    SLICE_X52Y107        LUT6 (Prop_lut6_I1_O)        0.098    -0.085 r  u_display/led_cx[2]_i_2/O
                         net (fo=1, routed)           0.000    -0.085    u_display/led_cx[2]_i_2_n_0
    SLICE_X52Y107        MUXF7 (Prop_muxf7_I0_O)      0.071    -0.014 r  u_display/led_cx_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.014    u_display/led_cx[2]
    SLICE_X52Y107        FDRE                                         r  u_display/led_cx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8451, routed)        0.828    -0.262    u_display/clk_out1
    SLICE_X52Y107        FDRE                                         r  u_display/led_cx_reg[2]/C
                         clock pessimism              0.036    -0.227    
    SLICE_X52Y107        FDRE (Hold_fdre_C_D)         0.105    -0.122    u_display/led_cx_reg[2]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 u_display/char2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_display/led_cx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.248ns (50.435%)  route 0.244ns (49.565%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8451, routed)        0.561    -0.490    u_display/clk_out1
    SLICE_X49Y107        FDRE                                         r  u_display/char2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  u_display/char2_reg[3]/Q
                         net (fo=1, routed)           0.244    -0.105    u_display/char2_reg_n_0_[3]
    SLICE_X53Y107        LUT6 (Prop_lut6_I1_O)        0.045    -0.060 r  u_display/led_cx[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.060    u_display/led_cx[3]_i_2_n_0
    SLICE_X53Y107        MUXF7 (Prop_muxf7_I0_O)      0.062     0.002 r  u_display/led_cx_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.002    u_display/led_cx[3]
    SLICE_X53Y107        FDRE                                         r  u_display/led_cx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8451, routed)        0.828    -0.262    u_display/clk_out1
    SLICE_X53Y107        FDRE                                         r  u_display/led_cx_reg[3]/C
                         clock pessimism              0.036    -0.227    
    SLICE_X53Y107        FDRE (Hold_fdre_C_D)         0.105    -0.122    u_display/led_cx_reg[3]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 cal_result_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_display/char1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.184ns (37.088%)  route 0.312ns (62.912%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8451, routed)        0.561    -0.490    clk
    SLICE_X51Y105        FDCE                                         r  cal_result_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.349 f  cal_result_reg[7]/Q
                         net (fo=7, routed)           0.312    -0.036    u_display/Q[7]
    SLICE_X53Y105        LUT4 (Prop_lut4_I0_O)        0.043     0.007 r  u_display/char1[4]_i_1/O
                         net (fo=1, routed)           0.000     0.007    u_display/char1[4]
    SLICE_X53Y105        FDRE                                         r  u_display/char1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8451, routed)        0.829    -0.261    u_display/clk_out1
    SLICE_X53Y105        FDRE                                         r  u_display/char1_reg[4]/C
                         clock pessimism              0.036    -0.226    
    SLICE_X53Y105        FDRE (Hold_fdre_C_D)         0.107    -0.119    u_display/char1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 cal_result_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_display/char1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.185ns (37.214%)  route 0.312ns (62.786%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8451, routed)        0.561    -0.490    clk
    SLICE_X51Y105        FDCE                                         r  cal_result_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.349 f  cal_result_reg[7]/Q
                         net (fo=7, routed)           0.312    -0.036    u_display/Q[7]
    SLICE_X53Y105        LUT4 (Prop_lut4_I3_O)        0.044     0.008 r  u_display/char1[6]_i_1/O
                         net (fo=1, routed)           0.000     0.008    u_display/char1[6]_i_1_n_0
    SLICE_X53Y105        FDRE                                         r  u_display/char1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8451, routed)        0.829    -0.261    u_display/clk_out1
    SLICE_X53Y105        FDRE                                         r  u_display/char1_reg[6]/C
                         clock pessimism              0.036    -0.226    
    SLICE_X53Y105        FDRE (Hold_fdre_C_D)         0.107    -0.119    u_display/char1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_display/FSM_sequential_led_en_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_display/led_cx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.251ns (49.462%)  route 0.256ns (50.538%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8451, routed)        0.561    -0.490    u_display/clk_out1
    SLICE_X47Y108        FDRE                                         r  u_display/FSM_sequential_led_en_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  u_display/FSM_sequential_led_en_x_reg[0]/Q
                         net (fo=25, routed)          0.256    -0.092    u_display/led_en_x__0[0]
    SLICE_X53Y108        LUT6 (Prop_lut6_I4_O)        0.045    -0.047 r  u_display/led_cx[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.047    u_display/led_cx[5]_i_3_n_0
    SLICE_X53Y108        MUXF7 (Prop_muxf7_I1_O)      0.065     0.018 r  u_display/led_cx_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.018    u_display/led_cx[5]
    SLICE_X53Y108        FDRE                                         r  u_display/led_cx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8451, routed)        0.828    -0.262    u_display/clk_out1
    SLICE_X53Y108        FDRE                                         r  u_display/led_cx_reg[5]/C
                         clock pessimism              0.036    -0.227    
    SLICE_X53Y108        FDRE (Hold_fdre_C_D)         0.105    -0.122    u_display/led_cx_reg[5]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 cal_result_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_display/char1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.341%)  route 0.312ns (62.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8451, routed)        0.561    -0.490    clk
    SLICE_X51Y105        FDCE                                         r  cal_result_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.349 r  cal_result_reg[7]/Q
                         net (fo=7, routed)           0.312    -0.036    u_display/Q[7]
    SLICE_X53Y105        LUT4 (Prop_lut4_I0_O)        0.045     0.009 r  u_display/char1[3]_i_1/O
                         net (fo=1, routed)           0.000     0.009    u_display/char1[3]
    SLICE_X53Y105        FDRE                                         r  u_display/char1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8451, routed)        0.829    -0.261    u_display/clk_out1
    SLICE_X53Y105        FDRE                                         r  u_display/char1_reg[3]/C
                         clock pessimism              0.036    -0.226    
    SLICE_X53Y105        FDRE (Hold_fdre_C_D)         0.092    -0.134    u_display/char1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_display/FSM_sequential_led_en_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_display/led_cx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.248ns (48.452%)  route 0.264ns (51.548%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8451, routed)        0.561    -0.490    u_display/clk_out1
    SLICE_X47Y107        FDRE                                         r  u_display/FSM_sequential_led_en_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  u_display/FSM_sequential_led_en_x_reg[1]/Q
                         net (fo=24, routed)          0.264    -0.085    u_display/led_en_x__0[1]
    SLICE_X53Y106        LUT6 (Prop_lut6_I2_O)        0.045    -0.040 r  u_display/led_cx[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.040    u_display/led_cx[0]_i_2_n_0
    SLICE_X53Y106        MUXF7 (Prop_muxf7_I0_O)      0.062     0.022 r  u_display/led_cx_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.022    u_display/led_cx[0]
    SLICE_X53Y106        FDRE                                         r  u_display/led_cx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8451, routed)        0.829    -0.261    u_display/clk_out1
    SLICE_X53Y106        FDRE                                         r  u_display/led_cx_reg[0]/C
                         clock pessimism              0.036    -0.226    
    SLICE_X53Y106        FDRE (Hold_fdre_C_D)         0.105    -0.121    u_display/led_cx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_cpuclk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   u_cpuclk/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X52Y103   cal_result_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X48Y107   cal_result_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X48Y107   cal_result_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X55Y106   cal_result_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X55Y106   cal_result_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X51Y105   cal_result_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X55Y106   cal_result_reg[15]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X61Y106   cal_result_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y153   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_28_28/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y153   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_28_28/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y153   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_28_28/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y153   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_28_28/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y125   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_30_30/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y125   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_30_30/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y125   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_30_30/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y125   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_30_30/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y154   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_27_27/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y154   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_27_27/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X84Y103   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_31_31/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X84Y103   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_31_31/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X84Y103   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_31_31/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X84Y103   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_31_31/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X84Y103   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_31_31/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X84Y103   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_31_31/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X84Y103   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_31_31/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X84Y103   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_31_31/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y79    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_3_3/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y79    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_3_3/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_cpuclk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1   u_cpuclk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKFBOUT



