# RTL

SystemVerilog RTL for the Booth multiplier.

## Files

- `multipli.sv`  
  Main signed Booth multiplier used in the FPGA implementation.

- `multipli_pipelined.sv`  
  Pipelined version of the Booth multiplier, used for simulation and analysis.

