///100 Days of RTL///

///Abilash P///

///Mod 50 down counter (Synchronous Reset)///

module counter (CLK, RST, out);
  input  CLK, RST;
  output reg [5:0]out;
  
  always @ (posedge CLK)
    begin
      if(RST)
        out<=6'b110010;
      else
        if(out == 6'b000000)
            out<=6'b110001;
        else
          out<=out - 1'b1;
    end
endmodule
        
        
