
control-ECU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002674  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000014  00800060  00002674  00002708  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000005  00800074  00800074  0000271c  2**0
                  ALLOC
  3 .stab         000026a0  00000000  00000000  0000271c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000012ab  00000000  00000000  00004dbc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00006067  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  000061a7  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00006317  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00007f60  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  00008e4b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  00009bf8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  00009d58  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  00009fe5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000a7b3  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 12 10 	jmp	0x2024	; 0x2024 <__vector_9>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 45 10 	jmp	0x208a	; 0x208a <__vector_19>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e4 e7       	ldi	r30, 0x74	; 116
      68:	f6 e2       	ldi	r31, 0x26	; 38
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a4 37       	cpi	r26, 0x74	; 116
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a4 e7       	ldi	r26, 0x74	; 116
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a9 37       	cpi	r26, 0x79	; 121
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 a3 05 	call	0xb46	; 0xb46 <main>
      8a:	0c 94 38 13 	jmp	0x2670	; 0x2670 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 01 13 	jmp	0x2602	; 0x2602 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 1d 13 	jmp	0x263a	; 0x263a <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 0d 13 	jmp	0x261a	; 0x261a <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 29 13 	jmp	0x2652	; 0x2652 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 0d 13 	jmp	0x261a	; 0x261a <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 29 13 	jmp	0x2652	; 0x2652 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 01 13 	jmp	0x2602	; 0x2602 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__stack+0x3f>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__stack+0x55>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__stack+0x2d>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__stack+0x3f>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__stack+0x35>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__stack+0x3b>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__stack+0x55>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__stack+0x1c7>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__stack+0x51>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__stack+0x1c7>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__stack+0x67>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__stack+0x1c7>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__stack+0xd3>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__stack+0xc7>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__stack+0xef>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__stack+0x109>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__stack+0x8f>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__stack+0x14d>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__stack+0x141>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__stack+0x11f>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__stack+0x16b>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__stack+0x153>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__stack+0x1ad>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__stack+0x1ad>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__stack+0x1ad>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__stack+0x1b7>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 1d 13 	jmp	0x263a	; 0x263a <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 0d 13 	jmp	0x261a	; 0x261a <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 29 13 	jmp	0x2652	; 0x2652 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 0d 13 	jmp	0x261a	; 0x261a <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 29 13 	jmp	0x2652	; 0x2652 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 0d 13 	jmp	0x261a	; 0x261a <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 29 13 	jmp	0x2652	; 0x2652 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 11 13 	jmp	0x2622	; 0x2622 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 2d 13 	jmp	0x265a	; 0x265a <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__pack_f+0x178>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__pack_f+0x172>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__pack_f+0x17c>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__pack_f+0x114>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__pack_f+0x76>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__pack_f+0xca>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__pack_f+0x86>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__pack_f+0x7e>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__pack_f+0x9c>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__pack_f+0x94>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__pack_f+0xbe>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__pack_f+0xee>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__pack_f+0xf6>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__pack_f+0xf6>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__pack_f+0x10e>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__pack_f+0x162>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__pack_f+0x172>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__pack_f+0x144>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__pack_f+0x154>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__pack_f+0x14c>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__pack_f+0x162>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__pack_f+0x164>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__pack_f+0x17c>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <main>:



void motor_ACW_15sec(void);

int main(void){
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
     b4e:	66 97       	sbiw	r28, 0x16	; 22
     b50:	0f b6       	in	r0, 0x3f	; 63
     b52:	f8 94       	cli
     b54:	de bf       	out	0x3e, r29	; 62
     b56:	0f be       	out	0x3f, r0	; 63
     b58:	cd bf       	out	0x3d, r28	; 61

	SREG  |= (1<<7);    //Enable global interrupts in MC by setting the I-Bit.
     b5a:	af e5       	ldi	r26, 0x5F	; 95
     b5c:	b0 e0       	ldi	r27, 0x00	; 0
     b5e:	ef e5       	ldi	r30, 0x5F	; 95
     b60:	f0 e0       	ldi	r31, 0x00	; 0
     b62:	80 81       	ld	r24, Z
     b64:	80 68       	ori	r24, 0x80	; 128
     b66:	8c 93       	st	X, r24
	/*Configuration of UART and initialization*/
	Usart_ConfigType USART_Config = {NO_PARITY, ONE_BIT, BIT_8, 9600};
     b68:	ce 01       	movw	r24, r28
     b6a:	01 96       	adiw	r24, 0x01	; 1
     b6c:	9e 87       	std	Y+14, r25	; 0x0e
     b6e:	8d 87       	std	Y+13, r24	; 0x0d
     b70:	ed e6       	ldi	r30, 0x6D	; 109
     b72:	f0 e0       	ldi	r31, 0x00	; 0
     b74:	f8 8b       	std	Y+16, r31	; 0x10
     b76:	ef 87       	std	Y+15, r30	; 0x0f
     b78:	f7 e0       	ldi	r31, 0x07	; 7
     b7a:	f9 8b       	std	Y+17, r31	; 0x11
     b7c:	ef 85       	ldd	r30, Y+15	; 0x0f
     b7e:	f8 89       	ldd	r31, Y+16	; 0x10
     b80:	00 80       	ld	r0, Z
     b82:	8f 85       	ldd	r24, Y+15	; 0x0f
     b84:	98 89       	ldd	r25, Y+16	; 0x10
     b86:	01 96       	adiw	r24, 0x01	; 1
     b88:	98 8b       	std	Y+16, r25	; 0x10
     b8a:	8f 87       	std	Y+15, r24	; 0x0f
     b8c:	ed 85       	ldd	r30, Y+13	; 0x0d
     b8e:	fe 85       	ldd	r31, Y+14	; 0x0e
     b90:	00 82       	st	Z, r0
     b92:	8d 85       	ldd	r24, Y+13	; 0x0d
     b94:	9e 85       	ldd	r25, Y+14	; 0x0e
     b96:	01 96       	adiw	r24, 0x01	; 1
     b98:	9e 87       	std	Y+14, r25	; 0x0e
     b9a:	8d 87       	std	Y+13, r24	; 0x0d
     b9c:	99 89       	ldd	r25, Y+17	; 0x11
     b9e:	91 50       	subi	r25, 0x01	; 1
     ba0:	99 8b       	std	Y+17, r25	; 0x11
     ba2:	e9 89       	ldd	r30, Y+17	; 0x11
     ba4:	ee 23       	and	r30, r30
     ba6:	51 f7       	brne	.-44     	; 0xb7c <main+0x36>
	UART_init(&USART_Config);
     ba8:	ce 01       	movw	r24, r28
     baa:	01 96       	adiw	r24, 0x01	; 1
     bac:	0e 94 cc 11 	call	0x2398	; 0x2398 <UART_init>

	/* Configuration of TWI/I2C Driver and initialization*/
	TWI_ConfigType Twi_Config = {FAST_MODE,0x01};
     bb0:	ce 01       	movw	r24, r28
     bb2:	08 96       	adiw	r24, 0x08	; 8
     bb4:	9b 8b       	std	Y+19, r25	; 0x13
     bb6:	8a 8b       	std	Y+18, r24	; 0x12
     bb8:	e8 e6       	ldi	r30, 0x68	; 104
     bba:	f0 e0       	ldi	r31, 0x00	; 0
     bbc:	fd 8b       	std	Y+21, r31	; 0x15
     bbe:	ec 8b       	std	Y+20, r30	; 0x14
     bc0:	f5 e0       	ldi	r31, 0x05	; 5
     bc2:	fe 8b       	std	Y+22, r31	; 0x16
     bc4:	ec 89       	ldd	r30, Y+20	; 0x14
     bc6:	fd 89       	ldd	r31, Y+21	; 0x15
     bc8:	00 80       	ld	r0, Z
     bca:	8c 89       	ldd	r24, Y+20	; 0x14
     bcc:	9d 89       	ldd	r25, Y+21	; 0x15
     bce:	01 96       	adiw	r24, 0x01	; 1
     bd0:	9d 8b       	std	Y+21, r25	; 0x15
     bd2:	8c 8b       	std	Y+20, r24	; 0x14
     bd4:	ea 89       	ldd	r30, Y+18	; 0x12
     bd6:	fb 89       	ldd	r31, Y+19	; 0x13
     bd8:	00 82       	st	Z, r0
     bda:	8a 89       	ldd	r24, Y+18	; 0x12
     bdc:	9b 89       	ldd	r25, Y+19	; 0x13
     bde:	01 96       	adiw	r24, 0x01	; 1
     be0:	9b 8b       	std	Y+19, r25	; 0x13
     be2:	8a 8b       	std	Y+18, r24	; 0x12
     be4:	9e 89       	ldd	r25, Y+22	; 0x16
     be6:	91 50       	subi	r25, 0x01	; 1
     be8:	9e 8b       	std	Y+22, r25	; 0x16
     bea:	ee 89       	ldd	r30, Y+22	; 0x16
     bec:	ee 23       	and	r30, r30
     bee:	51 f7       	brne	.-44     	; 0xbc4 <main+0x7e>
	TWI_init(&Twi_Config);
     bf0:	ce 01       	movw	r24, r28
     bf2:	08 96       	adiw	r24, 0x08	; 8
     bf4:	0e 94 e3 10 	call	0x21c6	; 0x21c6 <TWI_init>

	/* Send to MC1 that MC2 is ready to receive the string */
	//UART_sendByte(MC2_READY);

	Buzzer_init();
     bf8:	0e 94 b3 0b 	call	0x1766	; 0x1766 <Buzzer_init>
	DcMotor_Init();
     bfc:	0e 94 b1 0f 	call	0x1f62	; 0x1f62 <DcMotor_Init>
	/*GPIO_setupPinDirection(PORTC_ID, PIN5_ID, PIN_OUTPUT);
	GPIO_setupPinDirection(PORTA_ID, PIN5_ID, PIN_OUTPUT);
	GPIO_setupPinDirection(PORTB_ID, PIN5_ID, PIN_OUTPUT);
	GPIO_setupPinDirection(PORTB_ID, PIN7_ID, PIN_OUTPUT);*/
	while(1){
		while(UART_recieveByte() != CHANGE_PASS){}
     c00:	0e 94 64 12 	call	0x24c8	; 0x24c8 <UART_recieveByte>
     c04:	80 39       	cpi	r24, 0x90	; 144
     c06:	e1 f7       	brne	.-8      	; 0xc00 <main+0xba>
		store_password();
     c08:	0e 94 0d 06 	call	0xc1a	; 0xc1a <store_password>
		GPIO_writePin(PORTA_ID, PIN5_ID, LOGIC_HIGH);
		_delay_ms(2000);
		GPIO_writePin(PORTA_ID, PIN5_ID, LOGIC_LOW);

		UART_sendByte(MC2_READY);*/
		while(UART_recieveByte() != SEND_PASSWORD ){}
     c0c:	0e 94 64 12 	call	0x24c8	; 0x24c8 <UART_recieveByte>
     c10:	80 32       	cpi	r24, 0x20	; 32
     c12:	e1 f7       	brne	.-8      	; 0xc0c <main+0xc6>
		check_password();
     c14:	0e 94 45 07 	call	0xe8a	; 0xe8a <check_password>
     c18:	f3 cf       	rjmp	.-26     	; 0xc00 <main+0xba>

00000c1a <store_password>:
 *******************************************************************************/
/*
 * Description:
 * Store the correct password in EEPROM
 */
void store_password(void){
     c1a:	0f 93       	push	r16
     c1c:	1f 93       	push	r17
     c1e:	df 93       	push	r29
     c20:	cf 93       	push	r28
     c22:	cd b7       	in	r28, 0x3d	; 61
     c24:	de b7       	in	r29, 0x3e	; 62
     c26:	a4 97       	sbiw	r28, 0x24	; 36
     c28:	0f b6       	in	r0, 0x3f	; 63
     c2a:	f8 94       	cli
     c2c:	de bf       	out	0x3e, r29	; 62
     c2e:	0f be       	out	0x3f, r0	; 63
     c30:	cd bf       	out	0x3d, r28	; 61

	uint8 password[PASSWORD_SIZE]; /* array of the correct password saved in the EEPROM*/
	uint8 i=0;
     c32:	1f 8e       	std	Y+31, r1	; 0x1f

	uint16 address = ADDRESS_CORRECT_PASSWORD;
     c34:	80 e0       	ldi	r24, 0x00	; 0
     c36:	93 e0       	ldi	r25, 0x03	; 3
     c38:	9e 8f       	std	Y+30, r25	; 0x1e
     c3a:	8d 8f       	std	Y+29, r24	; 0x1d
	//UART_sendByte(MC2_READY);
	while(UART_recieveByte() != MC1_READY){}
     c3c:	0e 94 64 12 	call	0x24c8	; 0x24c8 <UART_recieveByte>
     c40:	80 33       	cpi	r24, 0x30	; 48
     c42:	e1 f7       	brne	.-8      	; 0xc3c <store_password+0x22>
	UART_sendByte(MC2_READY);
     c44:	80 e1       	ldi	r24, 0x10	; 16
     c46:	0e 94 4d 12 	call	0x249a	; 0x249a <UART_sendByte>
	//_delay_ms(2000);
	/*GPIO_writePin(PORTB_ID, PIN5_ID, LOGIC_HIGH);
	_delay_ms(2000);
	GPIO_writePin(PORTB_ID, PIN5_ID, LOGIC_LOW);
	_delay_ms(2000);*/
	for(i=0; i<PASSWORD_SIZE; i++){
     c4a:	1f 8e       	std	Y+31, r1	; 0x1f
     c4c:	81 c0       	rjmp	.+258    	; 0xd50 <store_password+0x136>
		password[i] = UART_recieveByte();
     c4e:	8f 8d       	ldd	r24, Y+31	; 0x1f
     c50:	08 2f       	mov	r16, r24
     c52:	10 e0       	ldi	r17, 0x00	; 0
     c54:	0e 94 64 12 	call	0x24c8	; 0x24c8 <UART_recieveByte>
     c58:	28 2f       	mov	r18, r24
     c5a:	ce 01       	movw	r24, r28
     c5c:	80 96       	adiw	r24, 0x20	; 32
     c5e:	fc 01       	movw	r30, r24
     c60:	e0 0f       	add	r30, r16
     c62:	f1 1f       	adc	r31, r17
     c64:	20 83       	st	Z, r18
     c66:	80 e0       	ldi	r24, 0x00	; 0
     c68:	90 e8       	ldi	r25, 0x80	; 128
     c6a:	ab e3       	ldi	r26, 0x3B	; 59
     c6c:	b5 e4       	ldi	r27, 0x45	; 69
     c6e:	89 8f       	std	Y+25, r24	; 0x19
     c70:	9a 8f       	std	Y+26, r25	; 0x1a
     c72:	ab 8f       	std	Y+27, r26	; 0x1b
     c74:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     c76:	69 8d       	ldd	r22, Y+25	; 0x19
     c78:	7a 8d       	ldd	r23, Y+26	; 0x1a
     c7a:	8b 8d       	ldd	r24, Y+27	; 0x1b
     c7c:	9c 8d       	ldd	r25, Y+28	; 0x1c
     c7e:	20 e0       	ldi	r18, 0x00	; 0
     c80:	30 e0       	ldi	r19, 0x00	; 0
     c82:	4a e7       	ldi	r20, 0x7A	; 122
     c84:	53 e4       	ldi	r21, 0x43	; 67
     c86:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     c8a:	dc 01       	movw	r26, r24
     c8c:	cb 01       	movw	r24, r22
     c8e:	8d 8b       	std	Y+21, r24	; 0x15
     c90:	9e 8b       	std	Y+22, r25	; 0x16
     c92:	af 8b       	std	Y+23, r26	; 0x17
     c94:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
     c96:	6d 89       	ldd	r22, Y+21	; 0x15
     c98:	7e 89       	ldd	r23, Y+22	; 0x16
     c9a:	8f 89       	ldd	r24, Y+23	; 0x17
     c9c:	98 8d       	ldd	r25, Y+24	; 0x18
     c9e:	20 e0       	ldi	r18, 0x00	; 0
     ca0:	30 e0       	ldi	r19, 0x00	; 0
     ca2:	40 e8       	ldi	r20, 0x80	; 128
     ca4:	5f e3       	ldi	r21, 0x3F	; 63
     ca6:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     caa:	88 23       	and	r24, r24
     cac:	2c f4       	brge	.+10     	; 0xcb8 <store_password+0x9e>
		__ticks = 1;
     cae:	81 e0       	ldi	r24, 0x01	; 1
     cb0:	90 e0       	ldi	r25, 0x00	; 0
     cb2:	9c 8b       	std	Y+20, r25	; 0x14
     cb4:	8b 8b       	std	Y+19, r24	; 0x13
     cb6:	3f c0       	rjmp	.+126    	; 0xd36 <store_password+0x11c>
	else if (__tmp > 65535)
     cb8:	6d 89       	ldd	r22, Y+21	; 0x15
     cba:	7e 89       	ldd	r23, Y+22	; 0x16
     cbc:	8f 89       	ldd	r24, Y+23	; 0x17
     cbe:	98 8d       	ldd	r25, Y+24	; 0x18
     cc0:	20 e0       	ldi	r18, 0x00	; 0
     cc2:	3f ef       	ldi	r19, 0xFF	; 255
     cc4:	4f e7       	ldi	r20, 0x7F	; 127
     cc6:	57 e4       	ldi	r21, 0x47	; 71
     cc8:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     ccc:	18 16       	cp	r1, r24
     cce:	4c f5       	brge	.+82     	; 0xd22 <store_password+0x108>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     cd0:	69 8d       	ldd	r22, Y+25	; 0x19
     cd2:	7a 8d       	ldd	r23, Y+26	; 0x1a
     cd4:	8b 8d       	ldd	r24, Y+27	; 0x1b
     cd6:	9c 8d       	ldd	r25, Y+28	; 0x1c
     cd8:	20 e0       	ldi	r18, 0x00	; 0
     cda:	30 e0       	ldi	r19, 0x00	; 0
     cdc:	40 e2       	ldi	r20, 0x20	; 32
     cde:	51 e4       	ldi	r21, 0x41	; 65
     ce0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     ce4:	dc 01       	movw	r26, r24
     ce6:	cb 01       	movw	r24, r22
     ce8:	bc 01       	movw	r22, r24
     cea:	cd 01       	movw	r24, r26
     cec:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     cf0:	dc 01       	movw	r26, r24
     cf2:	cb 01       	movw	r24, r22
     cf4:	9c 8b       	std	Y+20, r25	; 0x14
     cf6:	8b 8b       	std	Y+19, r24	; 0x13
     cf8:	0f c0       	rjmp	.+30     	; 0xd18 <store_password+0xfe>
     cfa:	89 e1       	ldi	r24, 0x19	; 25
     cfc:	90 e0       	ldi	r25, 0x00	; 0
     cfe:	9a 8b       	std	Y+18, r25	; 0x12
     d00:	89 8b       	std	Y+17, r24	; 0x11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     d02:	89 89       	ldd	r24, Y+17	; 0x11
     d04:	9a 89       	ldd	r25, Y+18	; 0x12
     d06:	01 97       	sbiw	r24, 0x01	; 1
     d08:	f1 f7       	brne	.-4      	; 0xd06 <store_password+0xec>
     d0a:	9a 8b       	std	Y+18, r25	; 0x12
     d0c:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     d0e:	8b 89       	ldd	r24, Y+19	; 0x13
     d10:	9c 89       	ldd	r25, Y+20	; 0x14
     d12:	01 97       	sbiw	r24, 0x01	; 1
     d14:	9c 8b       	std	Y+20, r25	; 0x14
     d16:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     d18:	8b 89       	ldd	r24, Y+19	; 0x13
     d1a:	9c 89       	ldd	r25, Y+20	; 0x14
     d1c:	00 97       	sbiw	r24, 0x00	; 0
     d1e:	69 f7       	brne	.-38     	; 0xcfa <store_password+0xe0>
     d20:	14 c0       	rjmp	.+40     	; 0xd4a <store_password+0x130>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     d22:	6d 89       	ldd	r22, Y+21	; 0x15
     d24:	7e 89       	ldd	r23, Y+22	; 0x16
     d26:	8f 89       	ldd	r24, Y+23	; 0x17
     d28:	98 8d       	ldd	r25, Y+24	; 0x18
     d2a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     d2e:	dc 01       	movw	r26, r24
     d30:	cb 01       	movw	r24, r22
     d32:	9c 8b       	std	Y+20, r25	; 0x14
     d34:	8b 8b       	std	Y+19, r24	; 0x13
     d36:	8b 89       	ldd	r24, Y+19	; 0x13
     d38:	9c 89       	ldd	r25, Y+20	; 0x14
     d3a:	98 8b       	std	Y+16, r25	; 0x10
     d3c:	8f 87       	std	Y+15, r24	; 0x0f
     d3e:	8f 85       	ldd	r24, Y+15	; 0x0f
     d40:	98 89       	ldd	r25, Y+16	; 0x10
     d42:	01 97       	sbiw	r24, 0x01	; 1
     d44:	f1 f7       	brne	.-4      	; 0xd42 <store_password+0x128>
     d46:	98 8b       	std	Y+16, r25	; 0x10
     d48:	8f 87       	std	Y+15, r24	; 0x0f
	//_delay_ms(2000);
	/*GPIO_writePin(PORTB_ID, PIN5_ID, LOGIC_HIGH);
	_delay_ms(2000);
	GPIO_writePin(PORTB_ID, PIN5_ID, LOGIC_LOW);
	_delay_ms(2000);*/
	for(i=0; i<PASSWORD_SIZE; i++){
     d4a:	8f 8d       	ldd	r24, Y+31	; 0x1f
     d4c:	8f 5f       	subi	r24, 0xFF	; 255
     d4e:	8f 8f       	std	Y+31, r24	; 0x1f
     d50:	8f 8d       	ldd	r24, Y+31	; 0x1f
     d52:	85 30       	cpi	r24, 0x05	; 5
     d54:	08 f4       	brcc	.+2      	; 0xd58 <store_password+0x13e>
     d56:	7b cf       	rjmp	.-266    	; 0xc4e <store_password+0x34>
			_delay_ms(2000);
			GPIO_writePin(PORTC_ID, PIN5_ID, LOGIC_LOW);
			_delay_ms(2000);
		}*/
	}
	for(i=0; i<PASSWORD_SIZE; i++){
     d58:	1f 8e       	std	Y+31, r1	; 0x1f
     d5a:	88 c0       	rjmp	.+272    	; 0xe6c <store_password+0x252>
		EEPROM_writeByte(address, password[i]);/* save the password into the memory*/
     d5c:	8f 8d       	ldd	r24, Y+31	; 0x1f
     d5e:	28 2f       	mov	r18, r24
     d60:	30 e0       	ldi	r19, 0x00	; 0
     d62:	ce 01       	movw	r24, r28
     d64:	80 96       	adiw	r24, 0x20	; 32
     d66:	fc 01       	movw	r30, r24
     d68:	e2 0f       	add	r30, r18
     d6a:	f3 1f       	adc	r31, r19
     d6c:	20 81       	ld	r18, Z
     d6e:	8d 8d       	ldd	r24, Y+29	; 0x1d
     d70:	9e 8d       	ldd	r25, Y+30	; 0x1e
     d72:	62 2f       	mov	r22, r18
     d74:	0e 94 d2 0b 	call	0x17a4	; 0x17a4 <EEPROM_writeByte>
     d78:	80 e0       	ldi	r24, 0x00	; 0
     d7a:	90 e0       	ldi	r25, 0x00	; 0
     d7c:	a8 ec       	ldi	r26, 0xC8	; 200
     d7e:	b2 e4       	ldi	r27, 0x42	; 66
     d80:	8b 87       	std	Y+11, r24	; 0x0b
     d82:	9c 87       	std	Y+12, r25	; 0x0c
     d84:	ad 87       	std	Y+13, r26	; 0x0d
     d86:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     d88:	6b 85       	ldd	r22, Y+11	; 0x0b
     d8a:	7c 85       	ldd	r23, Y+12	; 0x0c
     d8c:	8d 85       	ldd	r24, Y+13	; 0x0d
     d8e:	9e 85       	ldd	r25, Y+14	; 0x0e
     d90:	20 e0       	ldi	r18, 0x00	; 0
     d92:	30 e0       	ldi	r19, 0x00	; 0
     d94:	4a e7       	ldi	r20, 0x7A	; 122
     d96:	53 e4       	ldi	r21, 0x43	; 67
     d98:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     d9c:	dc 01       	movw	r26, r24
     d9e:	cb 01       	movw	r24, r22
     da0:	8f 83       	std	Y+7, r24	; 0x07
     da2:	98 87       	std	Y+8, r25	; 0x08
     da4:	a9 87       	std	Y+9, r26	; 0x09
     da6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     da8:	6f 81       	ldd	r22, Y+7	; 0x07
     daa:	78 85       	ldd	r23, Y+8	; 0x08
     dac:	89 85       	ldd	r24, Y+9	; 0x09
     dae:	9a 85       	ldd	r25, Y+10	; 0x0a
     db0:	20 e0       	ldi	r18, 0x00	; 0
     db2:	30 e0       	ldi	r19, 0x00	; 0
     db4:	40 e8       	ldi	r20, 0x80	; 128
     db6:	5f e3       	ldi	r21, 0x3F	; 63
     db8:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     dbc:	88 23       	and	r24, r24
     dbe:	2c f4       	brge	.+10     	; 0xdca <store_password+0x1b0>
		__ticks = 1;
     dc0:	81 e0       	ldi	r24, 0x01	; 1
     dc2:	90 e0       	ldi	r25, 0x00	; 0
     dc4:	9e 83       	std	Y+6, r25	; 0x06
     dc6:	8d 83       	std	Y+5, r24	; 0x05
     dc8:	3f c0       	rjmp	.+126    	; 0xe48 <store_password+0x22e>
	else if (__tmp > 65535)
     dca:	6f 81       	ldd	r22, Y+7	; 0x07
     dcc:	78 85       	ldd	r23, Y+8	; 0x08
     dce:	89 85       	ldd	r24, Y+9	; 0x09
     dd0:	9a 85       	ldd	r25, Y+10	; 0x0a
     dd2:	20 e0       	ldi	r18, 0x00	; 0
     dd4:	3f ef       	ldi	r19, 0xFF	; 255
     dd6:	4f e7       	ldi	r20, 0x7F	; 127
     dd8:	57 e4       	ldi	r21, 0x47	; 71
     dda:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     dde:	18 16       	cp	r1, r24
     de0:	4c f5       	brge	.+82     	; 0xe34 <store_password+0x21a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     de2:	6b 85       	ldd	r22, Y+11	; 0x0b
     de4:	7c 85       	ldd	r23, Y+12	; 0x0c
     de6:	8d 85       	ldd	r24, Y+13	; 0x0d
     de8:	9e 85       	ldd	r25, Y+14	; 0x0e
     dea:	20 e0       	ldi	r18, 0x00	; 0
     dec:	30 e0       	ldi	r19, 0x00	; 0
     dee:	40 e2       	ldi	r20, 0x20	; 32
     df0:	51 e4       	ldi	r21, 0x41	; 65
     df2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     df6:	dc 01       	movw	r26, r24
     df8:	cb 01       	movw	r24, r22
     dfa:	bc 01       	movw	r22, r24
     dfc:	cd 01       	movw	r24, r26
     dfe:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     e02:	dc 01       	movw	r26, r24
     e04:	cb 01       	movw	r24, r22
     e06:	9e 83       	std	Y+6, r25	; 0x06
     e08:	8d 83       	std	Y+5, r24	; 0x05
     e0a:	0f c0       	rjmp	.+30     	; 0xe2a <store_password+0x210>
     e0c:	89 e1       	ldi	r24, 0x19	; 25
     e0e:	90 e0       	ldi	r25, 0x00	; 0
     e10:	9c 83       	std	Y+4, r25	; 0x04
     e12:	8b 83       	std	Y+3, r24	; 0x03
     e14:	8b 81       	ldd	r24, Y+3	; 0x03
     e16:	9c 81       	ldd	r25, Y+4	; 0x04
     e18:	01 97       	sbiw	r24, 0x01	; 1
     e1a:	f1 f7       	brne	.-4      	; 0xe18 <store_password+0x1fe>
     e1c:	9c 83       	std	Y+4, r25	; 0x04
     e1e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     e20:	8d 81       	ldd	r24, Y+5	; 0x05
     e22:	9e 81       	ldd	r25, Y+6	; 0x06
     e24:	01 97       	sbiw	r24, 0x01	; 1
     e26:	9e 83       	std	Y+6, r25	; 0x06
     e28:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     e2a:	8d 81       	ldd	r24, Y+5	; 0x05
     e2c:	9e 81       	ldd	r25, Y+6	; 0x06
     e2e:	00 97       	sbiw	r24, 0x00	; 0
     e30:	69 f7       	brne	.-38     	; 0xe0c <store_password+0x1f2>
     e32:	14 c0       	rjmp	.+40     	; 0xe5c <store_password+0x242>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     e34:	6f 81       	ldd	r22, Y+7	; 0x07
     e36:	78 85       	ldd	r23, Y+8	; 0x08
     e38:	89 85       	ldd	r24, Y+9	; 0x09
     e3a:	9a 85       	ldd	r25, Y+10	; 0x0a
     e3c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     e40:	dc 01       	movw	r26, r24
     e42:	cb 01       	movw	r24, r22
     e44:	9e 83       	std	Y+6, r25	; 0x06
     e46:	8d 83       	std	Y+5, r24	; 0x05
     e48:	8d 81       	ldd	r24, Y+5	; 0x05
     e4a:	9e 81       	ldd	r25, Y+6	; 0x06
     e4c:	9a 83       	std	Y+2, r25	; 0x02
     e4e:	89 83       	std	Y+1, r24	; 0x01
     e50:	89 81       	ldd	r24, Y+1	; 0x01
     e52:	9a 81       	ldd	r25, Y+2	; 0x02
     e54:	01 97       	sbiw	r24, 0x01	; 1
     e56:	f1 f7       	brne	.-4      	; 0xe54 <store_password+0x23a>
     e58:	9a 83       	std	Y+2, r25	; 0x02
     e5a:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(100);
		address ++;
     e5c:	8d 8d       	ldd	r24, Y+29	; 0x1d
     e5e:	9e 8d       	ldd	r25, Y+30	; 0x1e
     e60:	01 96       	adiw	r24, 0x01	; 1
     e62:	9e 8f       	std	Y+30, r25	; 0x1e
     e64:	8d 8f       	std	Y+29, r24	; 0x1d
			_delay_ms(2000);
			GPIO_writePin(PORTC_ID, PIN5_ID, LOGIC_LOW);
			_delay_ms(2000);
		}*/
	}
	for(i=0; i<PASSWORD_SIZE; i++){
     e66:	8f 8d       	ldd	r24, Y+31	; 0x1f
     e68:	8f 5f       	subi	r24, 0xFF	; 255
     e6a:	8f 8f       	std	Y+31, r24	; 0x1f
     e6c:	8f 8d       	ldd	r24, Y+31	; 0x1f
     e6e:	85 30       	cpi	r24, 0x05	; 5
     e70:	08 f4       	brcc	.+2      	; 0xe74 <store_password+0x25a>
     e72:	74 cf       	rjmp	.-280    	; 0xd5c <store_password+0x142>
	/*GPIO_writePin(PORTB_ID, PIN5_ID, LOGIC_HIGH);
	_delay_ms(2000);
	GPIO_writePin(PORTB_ID, PIN5_ID, LOGIC_LOW);*/


}
     e74:	a4 96       	adiw	r28, 0x24	; 36
     e76:	0f b6       	in	r0, 0x3f	; 63
     e78:	f8 94       	cli
     e7a:	de bf       	out	0x3e, r29	; 62
     e7c:	0f be       	out	0x3f, r0	; 63
     e7e:	cd bf       	out	0x3d, r28	; 61
     e80:	cf 91       	pop	r28
     e82:	df 91       	pop	r29
     e84:	1f 91       	pop	r17
     e86:	0f 91       	pop	r16
     e88:	08 95       	ret

00000e8a <check_password>:
/*
 * Description:
 * Get the stored password and receive entered password from MC1 and
 */
void check_password(void){
     e8a:	0f 93       	push	r16
     e8c:	1f 93       	push	r17
     e8e:	df 93       	push	r29
     e90:	cf 93       	push	r28
     e92:	cd b7       	in	r28, 0x3d	; 61
     e94:	de b7       	in	r29, 0x3e	; 62
     e96:	c6 56       	subi	r28, 0x66	; 102
     e98:	d0 40       	sbci	r29, 0x00	; 0
     e9a:	0f b6       	in	r0, 0x3f	; 63
     e9c:	f8 94       	cli
     e9e:	de bf       	out	0x3e, r29	; 62
     ea0:	0f be       	out	0x3f, r0	; 63
     ea2:	cd bf       	out	0x3d, r28	; 61

	/*GPIO_writePin(PORTA_ID, PIN5_ID, LOGIC_HIGH);
	_delay_ms(2000);
	GPIO_writePin(PORTA_ID, PIN5_ID, LOGIC_LOW);*/

	UART_sendByte(MC2_READY);
     ea4:	80 e1       	ldi	r24, 0x10	; 16
     ea6:	0e 94 4d 12 	call	0x249a	; 0x249a <UART_sendByte>
     eaa:	fe 01       	movw	r30, r28
     eac:	ef 5a       	subi	r30, 0xAF	; 175
     eae:	ff 4f       	sbci	r31, 0xFF	; 255
     eb0:	80 e0       	ldi	r24, 0x00	; 0
     eb2:	90 e0       	ldi	r25, 0x00	; 0
     eb4:	aa ef       	ldi	r26, 0xFA	; 250
     eb6:	b4 e4       	ldi	r27, 0x44	; 68
     eb8:	80 83       	st	Z, r24
     eba:	91 83       	std	Z+1, r25	; 0x01
     ebc:	a2 83       	std	Z+2, r26	; 0x02
     ebe:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     ec0:	8e 01       	movw	r16, r28
     ec2:	03 5b       	subi	r16, 0xB3	; 179
     ec4:	1f 4f       	sbci	r17, 0xFF	; 255
     ec6:	fe 01       	movw	r30, r28
     ec8:	ef 5a       	subi	r30, 0xAF	; 175
     eca:	ff 4f       	sbci	r31, 0xFF	; 255
     ecc:	60 81       	ld	r22, Z
     ece:	71 81       	ldd	r23, Z+1	; 0x01
     ed0:	82 81       	ldd	r24, Z+2	; 0x02
     ed2:	93 81       	ldd	r25, Z+3	; 0x03
     ed4:	20 e0       	ldi	r18, 0x00	; 0
     ed6:	30 e0       	ldi	r19, 0x00	; 0
     ed8:	4a e7       	ldi	r20, 0x7A	; 122
     eda:	53 e4       	ldi	r21, 0x43	; 67
     edc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     ee0:	dc 01       	movw	r26, r24
     ee2:	cb 01       	movw	r24, r22
     ee4:	f8 01       	movw	r30, r16
     ee6:	80 83       	st	Z, r24
     ee8:	91 83       	std	Z+1, r25	; 0x01
     eea:	a2 83       	std	Z+2, r26	; 0x02
     eec:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
     eee:	fe 01       	movw	r30, r28
     ef0:	e3 5b       	subi	r30, 0xB3	; 179
     ef2:	ff 4f       	sbci	r31, 0xFF	; 255
     ef4:	60 81       	ld	r22, Z
     ef6:	71 81       	ldd	r23, Z+1	; 0x01
     ef8:	82 81       	ldd	r24, Z+2	; 0x02
     efa:	93 81       	ldd	r25, Z+3	; 0x03
     efc:	20 e0       	ldi	r18, 0x00	; 0
     efe:	30 e0       	ldi	r19, 0x00	; 0
     f00:	40 e8       	ldi	r20, 0x80	; 128
     f02:	5f e3       	ldi	r21, 0x3F	; 63
     f04:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     f08:	88 23       	and	r24, r24
     f0a:	44 f4       	brge	.+16     	; 0xf1c <check_password+0x92>
		__ticks = 1;
     f0c:	fe 01       	movw	r30, r28
     f0e:	e5 5b       	subi	r30, 0xB5	; 181
     f10:	ff 4f       	sbci	r31, 0xFF	; 255
     f12:	81 e0       	ldi	r24, 0x01	; 1
     f14:	90 e0       	ldi	r25, 0x00	; 0
     f16:	91 83       	std	Z+1, r25	; 0x01
     f18:	80 83       	st	Z, r24
     f1a:	64 c0       	rjmp	.+200    	; 0xfe4 <check_password+0x15a>
	else if (__tmp > 65535)
     f1c:	fe 01       	movw	r30, r28
     f1e:	e3 5b       	subi	r30, 0xB3	; 179
     f20:	ff 4f       	sbci	r31, 0xFF	; 255
     f22:	60 81       	ld	r22, Z
     f24:	71 81       	ldd	r23, Z+1	; 0x01
     f26:	82 81       	ldd	r24, Z+2	; 0x02
     f28:	93 81       	ldd	r25, Z+3	; 0x03
     f2a:	20 e0       	ldi	r18, 0x00	; 0
     f2c:	3f ef       	ldi	r19, 0xFF	; 255
     f2e:	4f e7       	ldi	r20, 0x7F	; 127
     f30:	57 e4       	ldi	r21, 0x47	; 71
     f32:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     f36:	18 16       	cp	r1, r24
     f38:	0c f0       	brlt	.+2      	; 0xf3c <check_password+0xb2>
     f3a:	43 c0       	rjmp	.+134    	; 0xfc2 <check_password+0x138>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     f3c:	fe 01       	movw	r30, r28
     f3e:	ef 5a       	subi	r30, 0xAF	; 175
     f40:	ff 4f       	sbci	r31, 0xFF	; 255
     f42:	60 81       	ld	r22, Z
     f44:	71 81       	ldd	r23, Z+1	; 0x01
     f46:	82 81       	ldd	r24, Z+2	; 0x02
     f48:	93 81       	ldd	r25, Z+3	; 0x03
     f4a:	20 e0       	ldi	r18, 0x00	; 0
     f4c:	30 e0       	ldi	r19, 0x00	; 0
     f4e:	40 e2       	ldi	r20, 0x20	; 32
     f50:	51 e4       	ldi	r21, 0x41	; 65
     f52:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     f56:	dc 01       	movw	r26, r24
     f58:	cb 01       	movw	r24, r22
     f5a:	8e 01       	movw	r16, r28
     f5c:	05 5b       	subi	r16, 0xB5	; 181
     f5e:	1f 4f       	sbci	r17, 0xFF	; 255
     f60:	bc 01       	movw	r22, r24
     f62:	cd 01       	movw	r24, r26
     f64:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     f68:	dc 01       	movw	r26, r24
     f6a:	cb 01       	movw	r24, r22
     f6c:	f8 01       	movw	r30, r16
     f6e:	91 83       	std	Z+1, r25	; 0x01
     f70:	80 83       	st	Z, r24
     f72:	1f c0       	rjmp	.+62     	; 0xfb2 <check_password+0x128>
     f74:	fe 01       	movw	r30, r28
     f76:	e7 5b       	subi	r30, 0xB7	; 183
     f78:	ff 4f       	sbci	r31, 0xFF	; 255
     f7a:	89 e1       	ldi	r24, 0x19	; 25
     f7c:	90 e0       	ldi	r25, 0x00	; 0
     f7e:	91 83       	std	Z+1, r25	; 0x01
     f80:	80 83       	st	Z, r24
     f82:	fe 01       	movw	r30, r28
     f84:	e7 5b       	subi	r30, 0xB7	; 183
     f86:	ff 4f       	sbci	r31, 0xFF	; 255
     f88:	80 81       	ld	r24, Z
     f8a:	91 81       	ldd	r25, Z+1	; 0x01
     f8c:	01 97       	sbiw	r24, 0x01	; 1
     f8e:	f1 f7       	brne	.-4      	; 0xf8c <check_password+0x102>
     f90:	fe 01       	movw	r30, r28
     f92:	e7 5b       	subi	r30, 0xB7	; 183
     f94:	ff 4f       	sbci	r31, 0xFF	; 255
     f96:	91 83       	std	Z+1, r25	; 0x01
     f98:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     f9a:	de 01       	movw	r26, r28
     f9c:	a5 5b       	subi	r26, 0xB5	; 181
     f9e:	bf 4f       	sbci	r27, 0xFF	; 255
     fa0:	fe 01       	movw	r30, r28
     fa2:	e5 5b       	subi	r30, 0xB5	; 181
     fa4:	ff 4f       	sbci	r31, 0xFF	; 255
     fa6:	80 81       	ld	r24, Z
     fa8:	91 81       	ldd	r25, Z+1	; 0x01
     faa:	01 97       	sbiw	r24, 0x01	; 1
     fac:	11 96       	adiw	r26, 0x01	; 1
     fae:	9c 93       	st	X, r25
     fb0:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     fb2:	fe 01       	movw	r30, r28
     fb4:	e5 5b       	subi	r30, 0xB5	; 181
     fb6:	ff 4f       	sbci	r31, 0xFF	; 255
     fb8:	80 81       	ld	r24, Z
     fba:	91 81       	ldd	r25, Z+1	; 0x01
     fbc:	00 97       	sbiw	r24, 0x00	; 0
     fbe:	d1 f6       	brne	.-76     	; 0xf74 <check_password+0xea>
     fc0:	28 c0       	rjmp	.+80     	; 0x1012 <check_password+0x188>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     fc2:	8e 01       	movw	r16, r28
     fc4:	05 5b       	subi	r16, 0xB5	; 181
     fc6:	1f 4f       	sbci	r17, 0xFF	; 255
     fc8:	fe 01       	movw	r30, r28
     fca:	e3 5b       	subi	r30, 0xB3	; 179
     fcc:	ff 4f       	sbci	r31, 0xFF	; 255
     fce:	60 81       	ld	r22, Z
     fd0:	71 81       	ldd	r23, Z+1	; 0x01
     fd2:	82 81       	ldd	r24, Z+2	; 0x02
     fd4:	93 81       	ldd	r25, Z+3	; 0x03
     fd6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     fda:	dc 01       	movw	r26, r24
     fdc:	cb 01       	movw	r24, r22
     fde:	f8 01       	movw	r30, r16
     fe0:	91 83       	std	Z+1, r25	; 0x01
     fe2:	80 83       	st	Z, r24
     fe4:	de 01       	movw	r26, r28
     fe6:	a9 5b       	subi	r26, 0xB9	; 185
     fe8:	bf 4f       	sbci	r27, 0xFF	; 255
     fea:	fe 01       	movw	r30, r28
     fec:	e5 5b       	subi	r30, 0xB5	; 181
     fee:	ff 4f       	sbci	r31, 0xFF	; 255
     ff0:	80 81       	ld	r24, Z
     ff2:	91 81       	ldd	r25, Z+1	; 0x01
     ff4:	11 96       	adiw	r26, 0x01	; 1
     ff6:	9c 93       	st	X, r25
     ff8:	8e 93       	st	-X, r24
     ffa:	fe 01       	movw	r30, r28
     ffc:	e9 5b       	subi	r30, 0xB9	; 185
     ffe:	ff 4f       	sbci	r31, 0xFF	; 255
    1000:	80 81       	ld	r24, Z
    1002:	91 81       	ldd	r25, Z+1	; 0x01
    1004:	01 97       	sbiw	r24, 0x01	; 1
    1006:	f1 f7       	brne	.-4      	; 0x1004 <check_password+0x17a>
    1008:	fe 01       	movw	r30, r28
    100a:	e9 5b       	subi	r30, 0xB9	; 185
    100c:	ff 4f       	sbci	r31, 0xFF	; 255
    100e:	91 83       	std	Z+1, r25	; 0x01
    1010:	80 83       	st	Z, r24
	_delay_ms(2000);
	uint8 received[PASSWORD_SIZE]; /* array to store any received password that need to be checked*/
	uint8 pass_out_eeprom[PASSWORD_SIZE];
	uint8 i=0;
    1012:	fe 01       	movw	r30, r28
    1014:	e8 5a       	subi	r30, 0xA8	; 168
    1016:	ff 4f       	sbci	r31, 0xFF	; 255
    1018:	10 82       	st	Z, r1
	uint16 address = ADDRESS_CORRECT_PASSWORD;
    101a:	fe 01       	movw	r30, r28
    101c:	ea 5a       	subi	r30, 0xAA	; 170
    101e:	ff 4f       	sbci	r31, 0xFF	; 255
    1020:	80 e0       	ldi	r24, 0x00	; 0
    1022:	93 e0       	ldi	r25, 0x03	; 3
    1024:	91 83       	std	Z+1, r25	; 0x01
    1026:	80 83       	st	Z, r24
	uint8 error=0;
    1028:	fe 01       	movw	r30, r28
    102a:	eb 5a       	subi	r30, 0xAB	; 171
    102c:	ff 4f       	sbci	r31, 0xFF	; 255
    102e:	10 82       	st	Z, r1

	/*receive the entered password*/
	for(i=0; i<PASSWORD_SIZE; i++){
    1030:	fe 01       	movw	r30, r28
    1032:	e8 5a       	subi	r30, 0xA8	; 168
    1034:	ff 4f       	sbci	r31, 0xFF	; 255
    1036:	10 82       	st	Z, r1
    1038:	9e c0       	rjmp	.+316    	; 0x1176 <check_password+0x2ec>
		received[i] = UART_recieveByte();
    103a:	fe 01       	movw	r30, r28
    103c:	e8 5a       	subi	r30, 0xA8	; 168
    103e:	ff 4f       	sbci	r31, 0xFF	; 255
    1040:	80 81       	ld	r24, Z
    1042:	08 2f       	mov	r16, r24
    1044:	10 e0       	ldi	r17, 0x00	; 0
    1046:	0e 94 64 12 	call	0x24c8	; 0x24c8 <UART_recieveByte>
    104a:	28 2f       	mov	r18, r24
    104c:	ce 01       	movw	r24, r28
    104e:	87 5a       	subi	r24, 0xA7	; 167
    1050:	9f 4f       	sbci	r25, 0xFF	; 255
    1052:	fc 01       	movw	r30, r24
    1054:	e0 0f       	add	r30, r16
    1056:	f1 1f       	adc	r31, r17
    1058:	20 83       	st	Z, r18
    105a:	fe 01       	movw	r30, r28
    105c:	ed 5b       	subi	r30, 0xBD	; 189
    105e:	ff 4f       	sbci	r31, 0xFF	; 255
    1060:	80 e0       	ldi	r24, 0x00	; 0
    1062:	90 e8       	ldi	r25, 0x80	; 128
    1064:	ab e3       	ldi	r26, 0x3B	; 59
    1066:	b5 e4       	ldi	r27, 0x45	; 69
    1068:	80 83       	st	Z, r24
    106a:	91 83       	std	Z+1, r25	; 0x01
    106c:	a2 83       	std	Z+2, r26	; 0x02
    106e:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1070:	8e 01       	movw	r16, r28
    1072:	01 5c       	subi	r16, 0xC1	; 193
    1074:	1f 4f       	sbci	r17, 0xFF	; 255
    1076:	fe 01       	movw	r30, r28
    1078:	ed 5b       	subi	r30, 0xBD	; 189
    107a:	ff 4f       	sbci	r31, 0xFF	; 255
    107c:	60 81       	ld	r22, Z
    107e:	71 81       	ldd	r23, Z+1	; 0x01
    1080:	82 81       	ldd	r24, Z+2	; 0x02
    1082:	93 81       	ldd	r25, Z+3	; 0x03
    1084:	20 e0       	ldi	r18, 0x00	; 0
    1086:	30 e0       	ldi	r19, 0x00	; 0
    1088:	4a e7       	ldi	r20, 0x7A	; 122
    108a:	53 e4       	ldi	r21, 0x43	; 67
    108c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1090:	dc 01       	movw	r26, r24
    1092:	cb 01       	movw	r24, r22
    1094:	f8 01       	movw	r30, r16
    1096:	80 83       	st	Z, r24
    1098:	91 83       	std	Z+1, r25	; 0x01
    109a:	a2 83       	std	Z+2, r26	; 0x02
    109c:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    109e:	fe 01       	movw	r30, r28
    10a0:	ff 96       	adiw	r30, 0x3f	; 63
    10a2:	60 81       	ld	r22, Z
    10a4:	71 81       	ldd	r23, Z+1	; 0x01
    10a6:	82 81       	ldd	r24, Z+2	; 0x02
    10a8:	93 81       	ldd	r25, Z+3	; 0x03
    10aa:	20 e0       	ldi	r18, 0x00	; 0
    10ac:	30 e0       	ldi	r19, 0x00	; 0
    10ae:	40 e8       	ldi	r20, 0x80	; 128
    10b0:	5f e3       	ldi	r21, 0x3F	; 63
    10b2:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    10b6:	88 23       	and	r24, r24
    10b8:	2c f4       	brge	.+10     	; 0x10c4 <check_password+0x23a>
		__ticks = 1;
    10ba:	81 e0       	ldi	r24, 0x01	; 1
    10bc:	90 e0       	ldi	r25, 0x00	; 0
    10be:	9e af       	std	Y+62, r25	; 0x3e
    10c0:	8d af       	std	Y+61, r24	; 0x3d
    10c2:	46 c0       	rjmp	.+140    	; 0x1150 <check_password+0x2c6>
	else if (__tmp > 65535)
    10c4:	fe 01       	movw	r30, r28
    10c6:	ff 96       	adiw	r30, 0x3f	; 63
    10c8:	60 81       	ld	r22, Z
    10ca:	71 81       	ldd	r23, Z+1	; 0x01
    10cc:	82 81       	ldd	r24, Z+2	; 0x02
    10ce:	93 81       	ldd	r25, Z+3	; 0x03
    10d0:	20 e0       	ldi	r18, 0x00	; 0
    10d2:	3f ef       	ldi	r19, 0xFF	; 255
    10d4:	4f e7       	ldi	r20, 0x7F	; 127
    10d6:	57 e4       	ldi	r21, 0x47	; 71
    10d8:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    10dc:	18 16       	cp	r1, r24
    10de:	64 f5       	brge	.+88     	; 0x1138 <check_password+0x2ae>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    10e0:	fe 01       	movw	r30, r28
    10e2:	ed 5b       	subi	r30, 0xBD	; 189
    10e4:	ff 4f       	sbci	r31, 0xFF	; 255
    10e6:	60 81       	ld	r22, Z
    10e8:	71 81       	ldd	r23, Z+1	; 0x01
    10ea:	82 81       	ldd	r24, Z+2	; 0x02
    10ec:	93 81       	ldd	r25, Z+3	; 0x03
    10ee:	20 e0       	ldi	r18, 0x00	; 0
    10f0:	30 e0       	ldi	r19, 0x00	; 0
    10f2:	40 e2       	ldi	r20, 0x20	; 32
    10f4:	51 e4       	ldi	r21, 0x41	; 65
    10f6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    10fa:	dc 01       	movw	r26, r24
    10fc:	cb 01       	movw	r24, r22
    10fe:	bc 01       	movw	r22, r24
    1100:	cd 01       	movw	r24, r26
    1102:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1106:	dc 01       	movw	r26, r24
    1108:	cb 01       	movw	r24, r22
    110a:	9e af       	std	Y+62, r25	; 0x3e
    110c:	8d af       	std	Y+61, r24	; 0x3d
    110e:	0f c0       	rjmp	.+30     	; 0x112e <check_password+0x2a4>
    1110:	89 e1       	ldi	r24, 0x19	; 25
    1112:	90 e0       	ldi	r25, 0x00	; 0
    1114:	9c af       	std	Y+60, r25	; 0x3c
    1116:	8b af       	std	Y+59, r24	; 0x3b
    1118:	8b ad       	ldd	r24, Y+59	; 0x3b
    111a:	9c ad       	ldd	r25, Y+60	; 0x3c
    111c:	01 97       	sbiw	r24, 0x01	; 1
    111e:	f1 f7       	brne	.-4      	; 0x111c <check_password+0x292>
    1120:	9c af       	std	Y+60, r25	; 0x3c
    1122:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1124:	8d ad       	ldd	r24, Y+61	; 0x3d
    1126:	9e ad       	ldd	r25, Y+62	; 0x3e
    1128:	01 97       	sbiw	r24, 0x01	; 1
    112a:	9e af       	std	Y+62, r25	; 0x3e
    112c:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    112e:	8d ad       	ldd	r24, Y+61	; 0x3d
    1130:	9e ad       	ldd	r25, Y+62	; 0x3e
    1132:	00 97       	sbiw	r24, 0x00	; 0
    1134:	69 f7       	brne	.-38     	; 0x1110 <check_password+0x286>
    1136:	16 c0       	rjmp	.+44     	; 0x1164 <check_password+0x2da>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1138:	fe 01       	movw	r30, r28
    113a:	ff 96       	adiw	r30, 0x3f	; 63
    113c:	60 81       	ld	r22, Z
    113e:	71 81       	ldd	r23, Z+1	; 0x01
    1140:	82 81       	ldd	r24, Z+2	; 0x02
    1142:	93 81       	ldd	r25, Z+3	; 0x03
    1144:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1148:	dc 01       	movw	r26, r24
    114a:	cb 01       	movw	r24, r22
    114c:	9e af       	std	Y+62, r25	; 0x3e
    114e:	8d af       	std	Y+61, r24	; 0x3d
    1150:	8d ad       	ldd	r24, Y+61	; 0x3d
    1152:	9e ad       	ldd	r25, Y+62	; 0x3e
    1154:	9a af       	std	Y+58, r25	; 0x3a
    1156:	89 af       	std	Y+57, r24	; 0x39
    1158:	89 ad       	ldd	r24, Y+57	; 0x39
    115a:	9a ad       	ldd	r25, Y+58	; 0x3a
    115c:	01 97       	sbiw	r24, 0x01	; 1
    115e:	f1 f7       	brne	.-4      	; 0x115c <check_password+0x2d2>
    1160:	9a af       	std	Y+58, r25	; 0x3a
    1162:	89 af       	std	Y+57, r24	; 0x39
	uint8 i=0;
	uint16 address = ADDRESS_CORRECT_PASSWORD;
	uint8 error=0;

	/*receive the entered password*/
	for(i=0; i<PASSWORD_SIZE; i++){
    1164:	de 01       	movw	r26, r28
    1166:	a8 5a       	subi	r26, 0xA8	; 168
    1168:	bf 4f       	sbci	r27, 0xFF	; 255
    116a:	fe 01       	movw	r30, r28
    116c:	e8 5a       	subi	r30, 0xA8	; 168
    116e:	ff 4f       	sbci	r31, 0xFF	; 255
    1170:	80 81       	ld	r24, Z
    1172:	8f 5f       	subi	r24, 0xFF	; 255
    1174:	8c 93       	st	X, r24
    1176:	fe 01       	movw	r30, r28
    1178:	e8 5a       	subi	r30, 0xA8	; 168
    117a:	ff 4f       	sbci	r31, 0xFF	; 255
    117c:	80 81       	ld	r24, Z
    117e:	85 30       	cpi	r24, 0x05	; 5
    1180:	08 f4       	brcc	.+2      	; 0x1184 <check_password+0x2fa>
    1182:	5b cf       	rjmp	.-330    	; 0x103a <check_password+0x1b0>
			GPIO_writePin(PORTC_ID, PIN5_ID, LOGIC_LOW);
			_delay_ms(2000);
		}*/
	}

	for(i=0; i<PASSWORD_SIZE; i++){
    1184:	fe 01       	movw	r30, r28
    1186:	e8 5a       	subi	r30, 0xA8	; 168
    1188:	ff 4f       	sbci	r31, 0xFF	; 255
    118a:	10 82       	st	Z, r1
    118c:	99 c0       	rjmp	.+306    	; 0x12c0 <check_password+0x436>
		EEPROM_readByte(address,pass_out_eeprom+i);
    118e:	fe 01       	movw	r30, r28
    1190:	e8 5a       	subi	r30, 0xA8	; 168
    1192:	ff 4f       	sbci	r31, 0xFF	; 255
    1194:	80 81       	ld	r24, Z
    1196:	88 2f       	mov	r24, r24
    1198:	90 e0       	ldi	r25, 0x00	; 0
    119a:	9e 01       	movw	r18, r28
    119c:	22 5a       	subi	r18, 0xA2	; 162
    119e:	3f 4f       	sbci	r19, 0xFF	; 255
    11a0:	28 0f       	add	r18, r24
    11a2:	39 1f       	adc	r19, r25
    11a4:	fe 01       	movw	r30, r28
    11a6:	ea 5a       	subi	r30, 0xAA	; 170
    11a8:	ff 4f       	sbci	r31, 0xFF	; 255
    11aa:	80 81       	ld	r24, Z
    11ac:	91 81       	ldd	r25, Z+1	; 0x01
    11ae:	b9 01       	movw	r22, r18
    11b0:	0e 94 13 0c 	call	0x1826	; 0x1826 <EEPROM_readByte>
    11b4:	80 e0       	ldi	r24, 0x00	; 0
    11b6:	90 e0       	ldi	r25, 0x00	; 0
    11b8:	a8 ec       	ldi	r26, 0xC8	; 200
    11ba:	b2 e4       	ldi	r27, 0x42	; 66
    11bc:	8d ab       	std	Y+53, r24	; 0x35
    11be:	9e ab       	std	Y+54, r25	; 0x36
    11c0:	af ab       	std	Y+55, r26	; 0x37
    11c2:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    11c4:	6d a9       	ldd	r22, Y+53	; 0x35
    11c6:	7e a9       	ldd	r23, Y+54	; 0x36
    11c8:	8f a9       	ldd	r24, Y+55	; 0x37
    11ca:	98 ad       	ldd	r25, Y+56	; 0x38
    11cc:	20 e0       	ldi	r18, 0x00	; 0
    11ce:	30 e0       	ldi	r19, 0x00	; 0
    11d0:	4a e7       	ldi	r20, 0x7A	; 122
    11d2:	53 e4       	ldi	r21, 0x43	; 67
    11d4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    11d8:	dc 01       	movw	r26, r24
    11da:	cb 01       	movw	r24, r22
    11dc:	89 ab       	std	Y+49, r24	; 0x31
    11de:	9a ab       	std	Y+50, r25	; 0x32
    11e0:	ab ab       	std	Y+51, r26	; 0x33
    11e2:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    11e4:	69 a9       	ldd	r22, Y+49	; 0x31
    11e6:	7a a9       	ldd	r23, Y+50	; 0x32
    11e8:	8b a9       	ldd	r24, Y+51	; 0x33
    11ea:	9c a9       	ldd	r25, Y+52	; 0x34
    11ec:	20 e0       	ldi	r18, 0x00	; 0
    11ee:	30 e0       	ldi	r19, 0x00	; 0
    11f0:	40 e8       	ldi	r20, 0x80	; 128
    11f2:	5f e3       	ldi	r21, 0x3F	; 63
    11f4:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    11f8:	88 23       	and	r24, r24
    11fa:	2c f4       	brge	.+10     	; 0x1206 <check_password+0x37c>
		__ticks = 1;
    11fc:	81 e0       	ldi	r24, 0x01	; 1
    11fe:	90 e0       	ldi	r25, 0x00	; 0
    1200:	98 ab       	std	Y+48, r25	; 0x30
    1202:	8f a7       	std	Y+47, r24	; 0x2f
    1204:	3f c0       	rjmp	.+126    	; 0x1284 <check_password+0x3fa>
	else if (__tmp > 65535)
    1206:	69 a9       	ldd	r22, Y+49	; 0x31
    1208:	7a a9       	ldd	r23, Y+50	; 0x32
    120a:	8b a9       	ldd	r24, Y+51	; 0x33
    120c:	9c a9       	ldd	r25, Y+52	; 0x34
    120e:	20 e0       	ldi	r18, 0x00	; 0
    1210:	3f ef       	ldi	r19, 0xFF	; 255
    1212:	4f e7       	ldi	r20, 0x7F	; 127
    1214:	57 e4       	ldi	r21, 0x47	; 71
    1216:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    121a:	18 16       	cp	r1, r24
    121c:	4c f5       	brge	.+82     	; 0x1270 <check_password+0x3e6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    121e:	6d a9       	ldd	r22, Y+53	; 0x35
    1220:	7e a9       	ldd	r23, Y+54	; 0x36
    1222:	8f a9       	ldd	r24, Y+55	; 0x37
    1224:	98 ad       	ldd	r25, Y+56	; 0x38
    1226:	20 e0       	ldi	r18, 0x00	; 0
    1228:	30 e0       	ldi	r19, 0x00	; 0
    122a:	40 e2       	ldi	r20, 0x20	; 32
    122c:	51 e4       	ldi	r21, 0x41	; 65
    122e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1232:	dc 01       	movw	r26, r24
    1234:	cb 01       	movw	r24, r22
    1236:	bc 01       	movw	r22, r24
    1238:	cd 01       	movw	r24, r26
    123a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    123e:	dc 01       	movw	r26, r24
    1240:	cb 01       	movw	r24, r22
    1242:	98 ab       	std	Y+48, r25	; 0x30
    1244:	8f a7       	std	Y+47, r24	; 0x2f
    1246:	0f c0       	rjmp	.+30     	; 0x1266 <check_password+0x3dc>
    1248:	89 e1       	ldi	r24, 0x19	; 25
    124a:	90 e0       	ldi	r25, 0x00	; 0
    124c:	9e a7       	std	Y+46, r25	; 0x2e
    124e:	8d a7       	std	Y+45, r24	; 0x2d
    1250:	8d a5       	ldd	r24, Y+45	; 0x2d
    1252:	9e a5       	ldd	r25, Y+46	; 0x2e
    1254:	01 97       	sbiw	r24, 0x01	; 1
    1256:	f1 f7       	brne	.-4      	; 0x1254 <check_password+0x3ca>
    1258:	9e a7       	std	Y+46, r25	; 0x2e
    125a:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    125c:	8f a5       	ldd	r24, Y+47	; 0x2f
    125e:	98 a9       	ldd	r25, Y+48	; 0x30
    1260:	01 97       	sbiw	r24, 0x01	; 1
    1262:	98 ab       	std	Y+48, r25	; 0x30
    1264:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1266:	8f a5       	ldd	r24, Y+47	; 0x2f
    1268:	98 a9       	ldd	r25, Y+48	; 0x30
    126a:	00 97       	sbiw	r24, 0x00	; 0
    126c:	69 f7       	brne	.-38     	; 0x1248 <check_password+0x3be>
    126e:	14 c0       	rjmp	.+40     	; 0x1298 <check_password+0x40e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1270:	69 a9       	ldd	r22, Y+49	; 0x31
    1272:	7a a9       	ldd	r23, Y+50	; 0x32
    1274:	8b a9       	ldd	r24, Y+51	; 0x33
    1276:	9c a9       	ldd	r25, Y+52	; 0x34
    1278:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    127c:	dc 01       	movw	r26, r24
    127e:	cb 01       	movw	r24, r22
    1280:	98 ab       	std	Y+48, r25	; 0x30
    1282:	8f a7       	std	Y+47, r24	; 0x2f
    1284:	8f a5       	ldd	r24, Y+47	; 0x2f
    1286:	98 a9       	ldd	r25, Y+48	; 0x30
    1288:	9c a7       	std	Y+44, r25	; 0x2c
    128a:	8b a7       	std	Y+43, r24	; 0x2b
    128c:	8b a5       	ldd	r24, Y+43	; 0x2b
    128e:	9c a5       	ldd	r25, Y+44	; 0x2c
    1290:	01 97       	sbiw	r24, 0x01	; 1
    1292:	f1 f7       	brne	.-4      	; 0x1290 <check_password+0x406>
    1294:	9c a7       	std	Y+44, r25	; 0x2c
    1296:	8b a7       	std	Y+43, r24	; 0x2b
		_delay_ms(100);
		address ++;
    1298:	de 01       	movw	r26, r28
    129a:	aa 5a       	subi	r26, 0xAA	; 170
    129c:	bf 4f       	sbci	r27, 0xFF	; 255
    129e:	fe 01       	movw	r30, r28
    12a0:	ea 5a       	subi	r30, 0xAA	; 170
    12a2:	ff 4f       	sbci	r31, 0xFF	; 255
    12a4:	80 81       	ld	r24, Z
    12a6:	91 81       	ldd	r25, Z+1	; 0x01
    12a8:	01 96       	adiw	r24, 0x01	; 1
    12aa:	8d 93       	st	X+, r24
    12ac:	9c 93       	st	X, r25
			GPIO_writePin(PORTC_ID, PIN5_ID, LOGIC_LOW);
			_delay_ms(2000);
		}*/
	}

	for(i=0; i<PASSWORD_SIZE; i++){
    12ae:	de 01       	movw	r26, r28
    12b0:	a8 5a       	subi	r26, 0xA8	; 168
    12b2:	bf 4f       	sbci	r27, 0xFF	; 255
    12b4:	fe 01       	movw	r30, r28
    12b6:	e8 5a       	subi	r30, 0xA8	; 168
    12b8:	ff 4f       	sbci	r31, 0xFF	; 255
    12ba:	80 81       	ld	r24, Z
    12bc:	8f 5f       	subi	r24, 0xFF	; 255
    12be:	8c 93       	st	X, r24
    12c0:	fe 01       	movw	r30, r28
    12c2:	e8 5a       	subi	r30, 0xA8	; 168
    12c4:	ff 4f       	sbci	r31, 0xFF	; 255
    12c6:	80 81       	ld	r24, Z
    12c8:	85 30       	cpi	r24, 0x05	; 5
    12ca:	08 f4       	brcc	.+2      	; 0x12ce <check_password+0x444>
    12cc:	60 cf       	rjmp	.-320    	; 0x118e <check_password+0x304>
			_delay_ms(2000);
			GPIO_writePin(PORTB_ID, PIN7_ID, LOGIC_LOW);
		}*/
	}

	for(i=0; i<PASSWORD_SIZE; i++){
    12ce:	fe 01       	movw	r30, r28
    12d0:	e8 5a       	subi	r30, 0xA8	; 168
    12d2:	ff 4f       	sbci	r31, 0xFF	; 255
    12d4:	10 82       	st	Z, r1
    12d6:	1e c1       	rjmp	.+572    	; 0x1514 <check_password+0x68a>
		if(received[i] == pass_out_eeprom[i]){
    12d8:	fe 01       	movw	r30, r28
    12da:	e8 5a       	subi	r30, 0xA8	; 168
    12dc:	ff 4f       	sbci	r31, 0xFF	; 255
    12de:	80 81       	ld	r24, Z
    12e0:	28 2f       	mov	r18, r24
    12e2:	30 e0       	ldi	r19, 0x00	; 0
    12e4:	ce 01       	movw	r24, r28
    12e6:	87 5a       	subi	r24, 0xA7	; 167
    12e8:	9f 4f       	sbci	r25, 0xFF	; 255
    12ea:	fc 01       	movw	r30, r24
    12ec:	e2 0f       	add	r30, r18
    12ee:	f3 1f       	adc	r31, r19
    12f0:	40 81       	ld	r20, Z
    12f2:	fe 01       	movw	r30, r28
    12f4:	e8 5a       	subi	r30, 0xA8	; 168
    12f6:	ff 4f       	sbci	r31, 0xFF	; 255
    12f8:	80 81       	ld	r24, Z
    12fa:	28 2f       	mov	r18, r24
    12fc:	30 e0       	ldi	r19, 0x00	; 0
    12fe:	ce 01       	movw	r24, r28
    1300:	82 5a       	subi	r24, 0xA2	; 162
    1302:	9f 4f       	sbci	r25, 0xFF	; 255
    1304:	fc 01       	movw	r30, r24
    1306:	e2 0f       	add	r30, r18
    1308:	f3 1f       	adc	r31, r19
    130a:	80 81       	ld	r24, Z
    130c:	48 17       	cp	r20, r24
    130e:	09 f0       	breq	.+2      	; 0x1312 <check_password+0x488>
    1310:	ef c0       	rjmp	.+478    	; 0x14f0 <check_password+0x666>
			GPIO_writePin(PORTB_ID, PIN5_ID, LOGIC_HIGH);
    1312:	81 e0       	ldi	r24, 0x01	; 1
    1314:	65 e0       	ldi	r22, 0x05	; 5
    1316:	41 e0       	ldi	r20, 0x01	; 1
    1318:	0e 94 5e 0d 	call	0x1abc	; 0x1abc <GPIO_writePin>
    131c:	80 e0       	ldi	r24, 0x00	; 0
    131e:	90 e0       	ldi	r25, 0x00	; 0
    1320:	aa ef       	ldi	r26, 0xFA	; 250
    1322:	b4 e4       	ldi	r27, 0x44	; 68
    1324:	8f a3       	std	Y+39, r24	; 0x27
    1326:	98 a7       	std	Y+40, r25	; 0x28
    1328:	a9 a7       	std	Y+41, r26	; 0x29
    132a:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    132c:	6f a1       	ldd	r22, Y+39	; 0x27
    132e:	78 a5       	ldd	r23, Y+40	; 0x28
    1330:	89 a5       	ldd	r24, Y+41	; 0x29
    1332:	9a a5       	ldd	r25, Y+42	; 0x2a
    1334:	20 e0       	ldi	r18, 0x00	; 0
    1336:	30 e0       	ldi	r19, 0x00	; 0
    1338:	4a e7       	ldi	r20, 0x7A	; 122
    133a:	53 e4       	ldi	r21, 0x43	; 67
    133c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1340:	dc 01       	movw	r26, r24
    1342:	cb 01       	movw	r24, r22
    1344:	8b a3       	std	Y+35, r24	; 0x23
    1346:	9c a3       	std	Y+36, r25	; 0x24
    1348:	ad a3       	std	Y+37, r26	; 0x25
    134a:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    134c:	6b a1       	ldd	r22, Y+35	; 0x23
    134e:	7c a1       	ldd	r23, Y+36	; 0x24
    1350:	8d a1       	ldd	r24, Y+37	; 0x25
    1352:	9e a1       	ldd	r25, Y+38	; 0x26
    1354:	20 e0       	ldi	r18, 0x00	; 0
    1356:	30 e0       	ldi	r19, 0x00	; 0
    1358:	40 e8       	ldi	r20, 0x80	; 128
    135a:	5f e3       	ldi	r21, 0x3F	; 63
    135c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1360:	88 23       	and	r24, r24
    1362:	2c f4       	brge	.+10     	; 0x136e <check_password+0x4e4>
		__ticks = 1;
    1364:	81 e0       	ldi	r24, 0x01	; 1
    1366:	90 e0       	ldi	r25, 0x00	; 0
    1368:	9a a3       	std	Y+34, r25	; 0x22
    136a:	89 a3       	std	Y+33, r24	; 0x21
    136c:	3f c0       	rjmp	.+126    	; 0x13ec <check_password+0x562>
	else if (__tmp > 65535)
    136e:	6b a1       	ldd	r22, Y+35	; 0x23
    1370:	7c a1       	ldd	r23, Y+36	; 0x24
    1372:	8d a1       	ldd	r24, Y+37	; 0x25
    1374:	9e a1       	ldd	r25, Y+38	; 0x26
    1376:	20 e0       	ldi	r18, 0x00	; 0
    1378:	3f ef       	ldi	r19, 0xFF	; 255
    137a:	4f e7       	ldi	r20, 0x7F	; 127
    137c:	57 e4       	ldi	r21, 0x47	; 71
    137e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1382:	18 16       	cp	r1, r24
    1384:	4c f5       	brge	.+82     	; 0x13d8 <check_password+0x54e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1386:	6f a1       	ldd	r22, Y+39	; 0x27
    1388:	78 a5       	ldd	r23, Y+40	; 0x28
    138a:	89 a5       	ldd	r24, Y+41	; 0x29
    138c:	9a a5       	ldd	r25, Y+42	; 0x2a
    138e:	20 e0       	ldi	r18, 0x00	; 0
    1390:	30 e0       	ldi	r19, 0x00	; 0
    1392:	40 e2       	ldi	r20, 0x20	; 32
    1394:	51 e4       	ldi	r21, 0x41	; 65
    1396:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    139a:	dc 01       	movw	r26, r24
    139c:	cb 01       	movw	r24, r22
    139e:	bc 01       	movw	r22, r24
    13a0:	cd 01       	movw	r24, r26
    13a2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    13a6:	dc 01       	movw	r26, r24
    13a8:	cb 01       	movw	r24, r22
    13aa:	9a a3       	std	Y+34, r25	; 0x22
    13ac:	89 a3       	std	Y+33, r24	; 0x21
    13ae:	0f c0       	rjmp	.+30     	; 0x13ce <check_password+0x544>
    13b0:	89 e1       	ldi	r24, 0x19	; 25
    13b2:	90 e0       	ldi	r25, 0x00	; 0
    13b4:	98 a3       	std	Y+32, r25	; 0x20
    13b6:	8f 8f       	std	Y+31, r24	; 0x1f
    13b8:	8f 8d       	ldd	r24, Y+31	; 0x1f
    13ba:	98 a1       	ldd	r25, Y+32	; 0x20
    13bc:	01 97       	sbiw	r24, 0x01	; 1
    13be:	f1 f7       	brne	.-4      	; 0x13bc <check_password+0x532>
    13c0:	98 a3       	std	Y+32, r25	; 0x20
    13c2:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    13c4:	89 a1       	ldd	r24, Y+33	; 0x21
    13c6:	9a a1       	ldd	r25, Y+34	; 0x22
    13c8:	01 97       	sbiw	r24, 0x01	; 1
    13ca:	9a a3       	std	Y+34, r25	; 0x22
    13cc:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    13ce:	89 a1       	ldd	r24, Y+33	; 0x21
    13d0:	9a a1       	ldd	r25, Y+34	; 0x22
    13d2:	00 97       	sbiw	r24, 0x00	; 0
    13d4:	69 f7       	brne	.-38     	; 0x13b0 <check_password+0x526>
    13d6:	14 c0       	rjmp	.+40     	; 0x1400 <check_password+0x576>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    13d8:	6b a1       	ldd	r22, Y+35	; 0x23
    13da:	7c a1       	ldd	r23, Y+36	; 0x24
    13dc:	8d a1       	ldd	r24, Y+37	; 0x25
    13de:	9e a1       	ldd	r25, Y+38	; 0x26
    13e0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    13e4:	dc 01       	movw	r26, r24
    13e6:	cb 01       	movw	r24, r22
    13e8:	9a a3       	std	Y+34, r25	; 0x22
    13ea:	89 a3       	std	Y+33, r24	; 0x21
    13ec:	89 a1       	ldd	r24, Y+33	; 0x21
    13ee:	9a a1       	ldd	r25, Y+34	; 0x22
    13f0:	9e 8f       	std	Y+30, r25	; 0x1e
    13f2:	8d 8f       	std	Y+29, r24	; 0x1d
    13f4:	8d 8d       	ldd	r24, Y+29	; 0x1d
    13f6:	9e 8d       	ldd	r25, Y+30	; 0x1e
    13f8:	01 97       	sbiw	r24, 0x01	; 1
    13fa:	f1 f7       	brne	.-4      	; 0x13f8 <check_password+0x56e>
    13fc:	9e 8f       	std	Y+30, r25	; 0x1e
    13fe:	8d 8f       	std	Y+29, r24	; 0x1d
			_delay_ms(2000);
			GPIO_writePin(PORTB_ID, PIN5_ID, LOGIC_LOW);
    1400:	81 e0       	ldi	r24, 0x01	; 1
    1402:	65 e0       	ldi	r22, 0x05	; 5
    1404:	40 e0       	ldi	r20, 0x00	; 0
    1406:	0e 94 5e 0d 	call	0x1abc	; 0x1abc <GPIO_writePin>
    140a:	80 e0       	ldi	r24, 0x00	; 0
    140c:	90 e0       	ldi	r25, 0x00	; 0
    140e:	aa ef       	ldi	r26, 0xFA	; 250
    1410:	b4 e4       	ldi	r27, 0x44	; 68
    1412:	89 8f       	std	Y+25, r24	; 0x19
    1414:	9a 8f       	std	Y+26, r25	; 0x1a
    1416:	ab 8f       	std	Y+27, r26	; 0x1b
    1418:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    141a:	69 8d       	ldd	r22, Y+25	; 0x19
    141c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    141e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1420:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1422:	20 e0       	ldi	r18, 0x00	; 0
    1424:	30 e0       	ldi	r19, 0x00	; 0
    1426:	4a e7       	ldi	r20, 0x7A	; 122
    1428:	53 e4       	ldi	r21, 0x43	; 67
    142a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    142e:	dc 01       	movw	r26, r24
    1430:	cb 01       	movw	r24, r22
    1432:	8d 8b       	std	Y+21, r24	; 0x15
    1434:	9e 8b       	std	Y+22, r25	; 0x16
    1436:	af 8b       	std	Y+23, r26	; 0x17
    1438:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    143a:	6d 89       	ldd	r22, Y+21	; 0x15
    143c:	7e 89       	ldd	r23, Y+22	; 0x16
    143e:	8f 89       	ldd	r24, Y+23	; 0x17
    1440:	98 8d       	ldd	r25, Y+24	; 0x18
    1442:	20 e0       	ldi	r18, 0x00	; 0
    1444:	30 e0       	ldi	r19, 0x00	; 0
    1446:	40 e8       	ldi	r20, 0x80	; 128
    1448:	5f e3       	ldi	r21, 0x3F	; 63
    144a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    144e:	88 23       	and	r24, r24
    1450:	2c f4       	brge	.+10     	; 0x145c <check_password+0x5d2>
		__ticks = 1;
    1452:	81 e0       	ldi	r24, 0x01	; 1
    1454:	90 e0       	ldi	r25, 0x00	; 0
    1456:	9c 8b       	std	Y+20, r25	; 0x14
    1458:	8b 8b       	std	Y+19, r24	; 0x13
    145a:	3f c0       	rjmp	.+126    	; 0x14da <check_password+0x650>
	else if (__tmp > 65535)
    145c:	6d 89       	ldd	r22, Y+21	; 0x15
    145e:	7e 89       	ldd	r23, Y+22	; 0x16
    1460:	8f 89       	ldd	r24, Y+23	; 0x17
    1462:	98 8d       	ldd	r25, Y+24	; 0x18
    1464:	20 e0       	ldi	r18, 0x00	; 0
    1466:	3f ef       	ldi	r19, 0xFF	; 255
    1468:	4f e7       	ldi	r20, 0x7F	; 127
    146a:	57 e4       	ldi	r21, 0x47	; 71
    146c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1470:	18 16       	cp	r1, r24
    1472:	4c f5       	brge	.+82     	; 0x14c6 <check_password+0x63c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1474:	69 8d       	ldd	r22, Y+25	; 0x19
    1476:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1478:	8b 8d       	ldd	r24, Y+27	; 0x1b
    147a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    147c:	20 e0       	ldi	r18, 0x00	; 0
    147e:	30 e0       	ldi	r19, 0x00	; 0
    1480:	40 e2       	ldi	r20, 0x20	; 32
    1482:	51 e4       	ldi	r21, 0x41	; 65
    1484:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1488:	dc 01       	movw	r26, r24
    148a:	cb 01       	movw	r24, r22
    148c:	bc 01       	movw	r22, r24
    148e:	cd 01       	movw	r24, r26
    1490:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1494:	dc 01       	movw	r26, r24
    1496:	cb 01       	movw	r24, r22
    1498:	9c 8b       	std	Y+20, r25	; 0x14
    149a:	8b 8b       	std	Y+19, r24	; 0x13
    149c:	0f c0       	rjmp	.+30     	; 0x14bc <check_password+0x632>
    149e:	89 e1       	ldi	r24, 0x19	; 25
    14a0:	90 e0       	ldi	r25, 0x00	; 0
    14a2:	9a 8b       	std	Y+18, r25	; 0x12
    14a4:	89 8b       	std	Y+17, r24	; 0x11
    14a6:	89 89       	ldd	r24, Y+17	; 0x11
    14a8:	9a 89       	ldd	r25, Y+18	; 0x12
    14aa:	01 97       	sbiw	r24, 0x01	; 1
    14ac:	f1 f7       	brne	.-4      	; 0x14aa <check_password+0x620>
    14ae:	9a 8b       	std	Y+18, r25	; 0x12
    14b0:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    14b2:	8b 89       	ldd	r24, Y+19	; 0x13
    14b4:	9c 89       	ldd	r25, Y+20	; 0x14
    14b6:	01 97       	sbiw	r24, 0x01	; 1
    14b8:	9c 8b       	std	Y+20, r25	; 0x14
    14ba:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    14bc:	8b 89       	ldd	r24, Y+19	; 0x13
    14be:	9c 89       	ldd	r25, Y+20	; 0x14
    14c0:	00 97       	sbiw	r24, 0x00	; 0
    14c2:	69 f7       	brne	.-38     	; 0x149e <check_password+0x614>
    14c4:	1e c0       	rjmp	.+60     	; 0x1502 <check_password+0x678>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    14c6:	6d 89       	ldd	r22, Y+21	; 0x15
    14c8:	7e 89       	ldd	r23, Y+22	; 0x16
    14ca:	8f 89       	ldd	r24, Y+23	; 0x17
    14cc:	98 8d       	ldd	r25, Y+24	; 0x18
    14ce:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    14d2:	dc 01       	movw	r26, r24
    14d4:	cb 01       	movw	r24, r22
    14d6:	9c 8b       	std	Y+20, r25	; 0x14
    14d8:	8b 8b       	std	Y+19, r24	; 0x13
    14da:	8b 89       	ldd	r24, Y+19	; 0x13
    14dc:	9c 89       	ldd	r25, Y+20	; 0x14
    14de:	98 8b       	std	Y+16, r25	; 0x10
    14e0:	8f 87       	std	Y+15, r24	; 0x0f
    14e2:	8f 85       	ldd	r24, Y+15	; 0x0f
    14e4:	98 89       	ldd	r25, Y+16	; 0x10
    14e6:	01 97       	sbiw	r24, 0x01	; 1
    14e8:	f1 f7       	brne	.-4      	; 0x14e6 <check_password+0x65c>
    14ea:	98 8b       	std	Y+16, r25	; 0x10
    14ec:	8f 87       	std	Y+15, r24	; 0x0f
    14ee:	09 c0       	rjmp	.+18     	; 0x1502 <check_password+0x678>
			_delay_ms(2000);
		}
		else{
			error++;
    14f0:	de 01       	movw	r26, r28
    14f2:	ab 5a       	subi	r26, 0xAB	; 171
    14f4:	bf 4f       	sbci	r27, 0xFF	; 255
    14f6:	fe 01       	movw	r30, r28
    14f8:	eb 5a       	subi	r30, 0xAB	; 171
    14fa:	ff 4f       	sbci	r31, 0xFF	; 255
    14fc:	80 81       	ld	r24, Z
    14fe:	8f 5f       	subi	r24, 0xFF	; 255
    1500:	8c 93       	st	X, r24
			_delay_ms(2000);
			GPIO_writePin(PORTB_ID, PIN7_ID, LOGIC_LOW);
		}*/
	}

	for(i=0; i<PASSWORD_SIZE; i++){
    1502:	de 01       	movw	r26, r28
    1504:	a8 5a       	subi	r26, 0xA8	; 168
    1506:	bf 4f       	sbci	r27, 0xFF	; 255
    1508:	fe 01       	movw	r30, r28
    150a:	e8 5a       	subi	r30, 0xA8	; 168
    150c:	ff 4f       	sbci	r31, 0xFF	; 255
    150e:	80 81       	ld	r24, Z
    1510:	8f 5f       	subi	r24, 0xFF	; 255
    1512:	8c 93       	st	X, r24
    1514:	fe 01       	movw	r30, r28
    1516:	e8 5a       	subi	r30, 0xA8	; 168
    1518:	ff 4f       	sbci	r31, 0xFF	; 255
    151a:	80 81       	ld	r24, Z
    151c:	85 30       	cpi	r24, 0x05	; 5
    151e:	08 f4       	brcc	.+2      	; 0x1522 <check_password+0x698>
    1520:	db ce       	rjmp	.-586    	; 0x12d8 <check_password+0x44e>
			error++;

		}
	}

	UART_sendByte(PASSWORD_STATUS);
    1522:	80 e6       	ldi	r24, 0x60	; 96
    1524:	0e 94 4d 12 	call	0x249a	; 0x249a <UART_sendByte>

	if(error == 0){
    1528:	fe 01       	movw	r30, r28
    152a:	eb 5a       	subi	r30, 0xAB	; 171
    152c:	ff 4f       	sbci	r31, 0xFF	; 255
    152e:	80 81       	ld	r24, Z
    1530:	88 23       	and	r24, r24
    1532:	19 f5       	brne	.+70     	; 0x157a <check_password+0x6f0>
		if(UART_recieveByte() == USE_MOTOR){
    1534:	0e 94 64 12 	call	0x24c8	; 0x24c8 <UART_recieveByte>
    1538:	80 37       	cpi	r24, 0x70	; 112
    153a:	09 f0       	breq	.+2      	; 0x153e <check_password+0x6b4>
    153c:	9c c0       	rjmp	.+312    	; 0x1676 <check_password+0x7ec>
			/* Send to MC1 that MC2 is ready to receive the string */
			TIMER0_ConfigType Timer_Config = {OVF_MODE,CLK_1024, 0, 0};
    153e:	fe 01       	movw	r30, r28
    1540:	ed 59       	subi	r30, 0x9D	; 157
    1542:	ff 4f       	sbci	r31, 0xFF	; 255
    1544:	10 82       	st	Z, r1
    1546:	fe 01       	movw	r30, r28
    1548:	ed 59       	subi	r30, 0x9D	; 157
    154a:	ff 4f       	sbci	r31, 0xFF	; 255
    154c:	85 e0       	ldi	r24, 0x05	; 5
    154e:	81 83       	std	Z+1, r24	; 0x01
    1550:	fe 01       	movw	r30, r28
    1552:	ed 59       	subi	r30, 0x9D	; 157
    1554:	ff 4f       	sbci	r31, 0xFF	; 255
    1556:	12 82       	std	Z+2, r1	; 0x02
    1558:	fe 01       	movw	r30, r28
    155a:	ed 59       	subi	r30, 0x9D	; 157
    155c:	ff 4f       	sbci	r31, 0xFF	; 255
    155e:	13 82       	std	Z+3, r1	; 0x03
			Timer0_setCallBack(motor_CW_15sec);
    1560:	87 e4       	ldi	r24, 0x47	; 71
    1562:	9b e0       	ldi	r25, 0x0B	; 11
    1564:	0e 94 d1 10 	call	0x21a2	; 0x21a2 <Timer0_setCallBack>
			DcMotor_Rotate(CLK_WISE);
    1568:	81 e0       	ldi	r24, 0x01	; 1
    156a:	0e 94 cc 0f 	call	0x1f98	; 0x1f98 <DcMotor_Rotate>
			Timer0_Init(&Timer_Config);
    156e:	ce 01       	movw	r24, r28
    1570:	8d 59       	subi	r24, 0x9D	; 157
    1572:	9f 4f       	sbci	r25, 0xFF	; 255
    1574:	0e 94 78 10 	call	0x20f0	; 0x20f0 <Timer0_Init>
    1578:	7e c0       	rjmp	.+252    	; 0x1676 <check_password+0x7ec>

			store_password();
		}*/
	}
	else{
		UART_sendByte(PASSWORD_WRONG);
    157a:	80 e5       	ldi	r24, 0x50	; 80
    157c:	0e 94 4d 12 	call	0x249a	; 0x249a <UART_sendByte>
		if(UART_recieveByte() == USE_BUZZER ){
    1580:	0e 94 64 12 	call	0x24c8	; 0x24c8 <UART_recieveByte>
    1584:	80 38       	cpi	r24, 0x80	; 128
    1586:	09 f0       	breq	.+2      	; 0x158a <check_password+0x700>
    1588:	76 c0       	rjmp	.+236    	; 0x1676 <check_password+0x7ec>
			Buzzer_on();
    158a:	0e 94 bf 0b 	call	0x177e	; 0x177e <Buzzer_on>
    158e:	80 e0       	ldi	r24, 0x00	; 0
    1590:	90 e4       	ldi	r25, 0x40	; 64
    1592:	ac e9       	ldi	r26, 0x9C	; 156
    1594:	b5 e4       	ldi	r27, 0x45	; 69
    1596:	8b 87       	std	Y+11, r24	; 0x0b
    1598:	9c 87       	std	Y+12, r25	; 0x0c
    159a:	ad 87       	std	Y+13, r26	; 0x0d
    159c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    159e:	6b 85       	ldd	r22, Y+11	; 0x0b
    15a0:	7c 85       	ldd	r23, Y+12	; 0x0c
    15a2:	8d 85       	ldd	r24, Y+13	; 0x0d
    15a4:	9e 85       	ldd	r25, Y+14	; 0x0e
    15a6:	20 e0       	ldi	r18, 0x00	; 0
    15a8:	30 e0       	ldi	r19, 0x00	; 0
    15aa:	4a e7       	ldi	r20, 0x7A	; 122
    15ac:	53 e4       	ldi	r21, 0x43	; 67
    15ae:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    15b2:	dc 01       	movw	r26, r24
    15b4:	cb 01       	movw	r24, r22
    15b6:	8f 83       	std	Y+7, r24	; 0x07
    15b8:	98 87       	std	Y+8, r25	; 0x08
    15ba:	a9 87       	std	Y+9, r26	; 0x09
    15bc:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    15be:	6f 81       	ldd	r22, Y+7	; 0x07
    15c0:	78 85       	ldd	r23, Y+8	; 0x08
    15c2:	89 85       	ldd	r24, Y+9	; 0x09
    15c4:	9a 85       	ldd	r25, Y+10	; 0x0a
    15c6:	20 e0       	ldi	r18, 0x00	; 0
    15c8:	30 e0       	ldi	r19, 0x00	; 0
    15ca:	40 e8       	ldi	r20, 0x80	; 128
    15cc:	5f e3       	ldi	r21, 0x3F	; 63
    15ce:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    15d2:	88 23       	and	r24, r24
    15d4:	2c f4       	brge	.+10     	; 0x15e0 <check_password+0x756>
		__ticks = 1;
    15d6:	81 e0       	ldi	r24, 0x01	; 1
    15d8:	90 e0       	ldi	r25, 0x00	; 0
    15da:	9e 83       	std	Y+6, r25	; 0x06
    15dc:	8d 83       	std	Y+5, r24	; 0x05
    15de:	3f c0       	rjmp	.+126    	; 0x165e <check_password+0x7d4>
	else if (__tmp > 65535)
    15e0:	6f 81       	ldd	r22, Y+7	; 0x07
    15e2:	78 85       	ldd	r23, Y+8	; 0x08
    15e4:	89 85       	ldd	r24, Y+9	; 0x09
    15e6:	9a 85       	ldd	r25, Y+10	; 0x0a
    15e8:	20 e0       	ldi	r18, 0x00	; 0
    15ea:	3f ef       	ldi	r19, 0xFF	; 255
    15ec:	4f e7       	ldi	r20, 0x7F	; 127
    15ee:	57 e4       	ldi	r21, 0x47	; 71
    15f0:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    15f4:	18 16       	cp	r1, r24
    15f6:	4c f5       	brge	.+82     	; 0x164a <check_password+0x7c0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    15f8:	6b 85       	ldd	r22, Y+11	; 0x0b
    15fa:	7c 85       	ldd	r23, Y+12	; 0x0c
    15fc:	8d 85       	ldd	r24, Y+13	; 0x0d
    15fe:	9e 85       	ldd	r25, Y+14	; 0x0e
    1600:	20 e0       	ldi	r18, 0x00	; 0
    1602:	30 e0       	ldi	r19, 0x00	; 0
    1604:	40 e2       	ldi	r20, 0x20	; 32
    1606:	51 e4       	ldi	r21, 0x41	; 65
    1608:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    160c:	dc 01       	movw	r26, r24
    160e:	cb 01       	movw	r24, r22
    1610:	bc 01       	movw	r22, r24
    1612:	cd 01       	movw	r24, r26
    1614:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1618:	dc 01       	movw	r26, r24
    161a:	cb 01       	movw	r24, r22
    161c:	9e 83       	std	Y+6, r25	; 0x06
    161e:	8d 83       	std	Y+5, r24	; 0x05
    1620:	0f c0       	rjmp	.+30     	; 0x1640 <check_password+0x7b6>
    1622:	89 e1       	ldi	r24, 0x19	; 25
    1624:	90 e0       	ldi	r25, 0x00	; 0
    1626:	9c 83       	std	Y+4, r25	; 0x04
    1628:	8b 83       	std	Y+3, r24	; 0x03
    162a:	8b 81       	ldd	r24, Y+3	; 0x03
    162c:	9c 81       	ldd	r25, Y+4	; 0x04
    162e:	01 97       	sbiw	r24, 0x01	; 1
    1630:	f1 f7       	brne	.-4      	; 0x162e <check_password+0x7a4>
    1632:	9c 83       	std	Y+4, r25	; 0x04
    1634:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1636:	8d 81       	ldd	r24, Y+5	; 0x05
    1638:	9e 81       	ldd	r25, Y+6	; 0x06
    163a:	01 97       	sbiw	r24, 0x01	; 1
    163c:	9e 83       	std	Y+6, r25	; 0x06
    163e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1640:	8d 81       	ldd	r24, Y+5	; 0x05
    1642:	9e 81       	ldd	r25, Y+6	; 0x06
    1644:	00 97       	sbiw	r24, 0x00	; 0
    1646:	69 f7       	brne	.-38     	; 0x1622 <check_password+0x798>
    1648:	14 c0       	rjmp	.+40     	; 0x1672 <check_password+0x7e8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    164a:	6f 81       	ldd	r22, Y+7	; 0x07
    164c:	78 85       	ldd	r23, Y+8	; 0x08
    164e:	89 85       	ldd	r24, Y+9	; 0x09
    1650:	9a 85       	ldd	r25, Y+10	; 0x0a
    1652:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1656:	dc 01       	movw	r26, r24
    1658:	cb 01       	movw	r24, r22
    165a:	9e 83       	std	Y+6, r25	; 0x06
    165c:	8d 83       	std	Y+5, r24	; 0x05
    165e:	8d 81       	ldd	r24, Y+5	; 0x05
    1660:	9e 81       	ldd	r25, Y+6	; 0x06
    1662:	9a 83       	std	Y+2, r25	; 0x02
    1664:	89 83       	std	Y+1, r24	; 0x01
    1666:	89 81       	ldd	r24, Y+1	; 0x01
    1668:	9a 81       	ldd	r25, Y+2	; 0x02
    166a:	01 97       	sbiw	r24, 0x01	; 1
    166c:	f1 f7       	brne	.-4      	; 0x166a <check_password+0x7e0>
    166e:	9a 83       	std	Y+2, r25	; 0x02
    1670:	89 83       	std	Y+1, r24	; 0x01
			_delay_ms(5000);
			Buzzer_off();
    1672:	0e 94 c6 0b 	call	0x178c	; 0x178c <Buzzer_off>
		}

	}
}
    1676:	ca 59       	subi	r28, 0x9A	; 154
    1678:	df 4f       	sbci	r29, 0xFF	; 255
    167a:	0f b6       	in	r0, 0x3f	; 63
    167c:	f8 94       	cli
    167e:	de bf       	out	0x3e, r29	; 62
    1680:	0f be       	out	0x3f, r0	; 63
    1682:	cd bf       	out	0x3d, r28	; 61
    1684:	cf 91       	pop	r28
    1686:	df 91       	pop	r29
    1688:	1f 91       	pop	r17
    168a:	0f 91       	pop	r16
    168c:	08 95       	ret

0000168e <motor_CW_15sec>:

void motor_CW_15sec(void){
    168e:	df 93       	push	r29
    1690:	cf 93       	push	r28
    1692:	cd b7       	in	r28, 0x3d	; 61
    1694:	de b7       	in	r29, 0x3e	; 62
	/*TIMER0_ConfigType Timer_Config = {OVF_MODE,CLK_1024, 0, 0};
	Timer0_Init(&Timer_Config);*/

	g_tick_motor++;
    1696:	80 91 75 00 	lds	r24, 0x0075
    169a:	8f 5f       	subi	r24, 0xFF	; 255
    169c:	80 93 75 00 	sts	0x0075, r24
		if(g_tick_motor == NUMBER_OF_OVERFLOWS_PER_SECOND)
    16a0:	80 91 75 00 	lds	r24, 0x0075
    16a4:	80 32       	cpi	r24, 0x20	; 32
    16a6:	39 f4       	brne	.+14     	; 0x16b6 <motor_CW_15sec+0x28>
		{
			/*GPIO_writePin(PORTA_ID, PIN5_ID, LOGIC_HIGH);
			_delay_ms(2000);
			GPIO_writePin(PORTA_ID, PIN5_ID, LOGIC_LOW);*/
			g_tick_motor = 0;
    16a8:	10 92 75 00 	sts	0x0075, r1
			g_seconds_motor++;
    16ac:	80 91 76 00 	lds	r24, 0x0076
    16b0:	8f 5f       	subi	r24, 0xFF	; 255
    16b2:	80 93 76 00 	sts	0x0076, r24
		}

		if(g_seconds_motor == MOVING_MOTOR_SEC){
    16b6:	80 91 76 00 	lds	r24, 0x0076
    16ba:	8f 30       	cpi	r24, 0x0F	; 15
    16bc:	49 f4       	brne	.+18     	; 0x16d0 <motor_CW_15sec+0x42>

			g_seconds_motor=0;
    16be:	10 92 76 00 	sts	0x0076, r1
			Timer0_setCallBack(motor_holding_3sec);
    16c2:	8b e6       	ldi	r24, 0x6B	; 107
    16c4:	9b e0       	ldi	r25, 0x0B	; 11
    16c6:	0e 94 d1 10 	call	0x21a2	; 0x21a2 <Timer0_setCallBack>
			DcMotor_Rotate(STOP);
    16ca:	80 e0       	ldi	r24, 0x00	; 0
    16cc:	0e 94 cc 0f 	call	0x1f98	; 0x1f98 <DcMotor_Rotate>

		}
}
    16d0:	cf 91       	pop	r28
    16d2:	df 91       	pop	r29
    16d4:	08 95       	ret

000016d6 <motor_holding_3sec>:

void motor_holding_3sec(void){
    16d6:	df 93       	push	r29
    16d8:	cf 93       	push	r28
    16da:	cd b7       	in	r28, 0x3d	; 61
    16dc:	de b7       	in	r29, 0x3e	; 62

	g_tick_motor++;
    16de:	80 91 75 00 	lds	r24, 0x0075
    16e2:	8f 5f       	subi	r24, 0xFF	; 255
    16e4:	80 93 75 00 	sts	0x0075, r24
	if(g_tick_motor == NUMBER_OF_OVERFLOWS_PER_SECOND)
    16e8:	80 91 75 00 	lds	r24, 0x0075
    16ec:	80 32       	cpi	r24, 0x20	; 32
    16ee:	39 f4       	brne	.+14     	; 0x16fe <motor_holding_3sec+0x28>
	{
		/*GPIO_writePin(PORTA_ID, PIN5_ID, LOGIC_HIGH);
		_delay_ms(2000);
		GPIO_writePin(PORTA_ID, PIN5_ID, LOGIC_LOW);*/
		g_tick_motor = 0;
    16f0:	10 92 75 00 	sts	0x0075, r1
		g_seconds_motor++;
    16f4:	80 91 76 00 	lds	r24, 0x0076
    16f8:	8f 5f       	subi	r24, 0xFF	; 255
    16fa:	80 93 76 00 	sts	0x0076, r24
	}

	if(g_seconds_motor == HOLDING_MOTOR_SEC){
    16fe:	80 91 76 00 	lds	r24, 0x0076
    1702:	83 30       	cpi	r24, 0x03	; 3
    1704:	49 f4       	brne	.+18     	; 0x1718 <motor_holding_3sec+0x42>

		g_seconds_motor=0;
    1706:	10 92 76 00 	sts	0x0076, r1
		Timer0_setCallBack(motor_ACW_15sec);
    170a:	8f e8       	ldi	r24, 0x8F	; 143
    170c:	9b e0       	ldi	r25, 0x0B	; 11
    170e:	0e 94 d1 10 	call	0x21a2	; 0x21a2 <Timer0_setCallBack>
		DcMotor_Rotate(A_CLK_WISE);
    1712:	82 e0       	ldi	r24, 0x02	; 2
    1714:	0e 94 cc 0f 	call	0x1f98	; 0x1f98 <DcMotor_Rotate>

		//DcMotor_Rotate(STOP);
	}
}
    1718:	cf 91       	pop	r28
    171a:	df 91       	pop	r29
    171c:	08 95       	ret

0000171e <motor_ACW_15sec>:
void motor_ACW_15sec(void){
    171e:	df 93       	push	r29
    1720:	cf 93       	push	r28
    1722:	cd b7       	in	r28, 0x3d	; 61
    1724:	de b7       	in	r29, 0x3e	; 62
	/*TIMER0_ConfigType Timer_Config = {OVF_MODE,CLK_1024, 0, 0};
	Timer0_Init(&Timer_Config);*/

	g_tick_motor++;
    1726:	80 91 75 00 	lds	r24, 0x0075
    172a:	8f 5f       	subi	r24, 0xFF	; 255
    172c:	80 93 75 00 	sts	0x0075, r24
		if(g_tick_motor == NUMBER_OF_OVERFLOWS_PER_SECOND)
    1730:	80 91 75 00 	lds	r24, 0x0075
    1734:	80 32       	cpi	r24, 0x20	; 32
    1736:	39 f4       	brne	.+14     	; 0x1746 <motor_ACW_15sec+0x28>
		{
			/*GPIO_writePin(PORTA_ID, PIN5_ID, LOGIC_HIGH);
			_delay_ms(2000);
			GPIO_writePin(PORTA_ID, PIN5_ID, LOGIC_LOW);*/
			g_tick_motor = 0;
    1738:	10 92 75 00 	sts	0x0075, r1
			g_seconds_motor++;
    173c:	80 91 76 00 	lds	r24, 0x0076
    1740:	8f 5f       	subi	r24, 0xFF	; 255
    1742:	80 93 76 00 	sts	0x0076, r24
		}

		if(g_seconds_motor == MOVING_MOTOR_SEC){
    1746:	80 91 76 00 	lds	r24, 0x0076
    174a:	8f 30       	cpi	r24, 0x0F	; 15
    174c:	49 f4       	brne	.+18     	; 0x1760 <motor_ACW_15sec+0x42>

			g_seconds_motor=0;
    174e:	10 92 76 00 	sts	0x0076, r1
			DcMotor_Rotate(STOP);
    1752:	80 e0       	ldi	r24, 0x00	; 0
    1754:	0e 94 cc 0f 	call	0x1f98	; 0x1f98 <DcMotor_Rotate>
			Timer0_DeInit();
    1758:	0e 94 be 10 	call	0x217c	; 0x217c <Timer0_DeInit>
			check_password();
    175c:	0e 94 45 07 	call	0xe8a	; 0xe8a <check_password>

		}
}
    1760:	cf 91       	pop	r28
    1762:	df 91       	pop	r29
    1764:	08 95       	ret

00001766 <Buzzer_init>:
#include "buzzer.h"
/*
 * Description :
 * Set the direction of pin of the buzzer connected to the MC
 */
void Buzzer_init(void){
    1766:	df 93       	push	r29
    1768:	cf 93       	push	r28
    176a:	cd b7       	in	r28, 0x3d	; 61
    176c:	de b7       	in	r29, 0x3e	; 62
	GPIO_setupPinDirection(BUZZER_PORT_ID, BUZZER_PIN_ID, PIN_OUTPUT);
    176e:	82 e0       	ldi	r24, 0x02	; 2
    1770:	62 e0       	ldi	r22, 0x02	; 2
    1772:	41 e0       	ldi	r20, 0x01	; 1
    1774:	0e 94 73 0c 	call	0x18e6	; 0x18e6 <GPIO_setupPinDirection>
}
    1778:	cf 91       	pop	r28
    177a:	df 91       	pop	r29
    177c:	08 95       	ret

0000177e <Buzzer_on>:

/*
 * Description :
 * Set the pin to be on
 */
void Buzzer_on(void){
    177e:	df 93       	push	r29
    1780:	cf 93       	push	r28
    1782:	cd b7       	in	r28, 0x3d	; 61
    1784:	de b7       	in	r29, 0x3e	; 62

}
    1786:	cf 91       	pop	r28
    1788:	df 91       	pop	r29
    178a:	08 95       	ret

0000178c <Buzzer_off>:
/*
 * Description :
 * Clear the pin to be on
 */
void Buzzer_off(void){
    178c:	df 93       	push	r29
    178e:	cf 93       	push	r28
    1790:	cd b7       	in	r28, 0x3d	; 61
    1792:	de b7       	in	r29, 0x3e	; 62
	GPIO_writePin(BUZZER_PORT_ID, BUZZER_PIN_ID, LOGIC_LOW);
    1794:	82 e0       	ldi	r24, 0x02	; 2
    1796:	62 e0       	ldi	r22, 0x02	; 2
    1798:	40 e0       	ldi	r20, 0x00	; 0
    179a:	0e 94 5e 0d 	call	0x1abc	; 0x1abc <GPIO_writePin>

}
    179e:	cf 91       	pop	r28
    17a0:	df 91       	pop	r29
    17a2:	08 95       	ret

000017a4 <EEPROM_writeByte>:
#include "external_eeprom.h"

#include "twi.h"

uint8 EEPROM_writeByte(uint16 u16addr, uint8 u8data)
{
    17a4:	df 93       	push	r29
    17a6:	cf 93       	push	r28
    17a8:	00 d0       	rcall	.+0      	; 0x17aa <EEPROM_writeByte+0x6>
    17aa:	00 d0       	rcall	.+0      	; 0x17ac <EEPROM_writeByte+0x8>
    17ac:	cd b7       	in	r28, 0x3d	; 61
    17ae:	de b7       	in	r29, 0x3e	; 62
    17b0:	9a 83       	std	Y+2, r25	; 0x02
    17b2:	89 83       	std	Y+1, r24	; 0x01
    17b4:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    17b6:	0e 94 65 11 	call	0x22ca	; 0x22ca <TWI_start>
    if (TWI_getStatus() != TWI_START)
    17ba:	0e 94 bd 11 	call	0x237a	; 0x237a <TWI_getStatus>
    17be:	88 30       	cpi	r24, 0x08	; 8
    17c0:	11 f0       	breq	.+4      	; 0x17c6 <EEPROM_writeByte+0x22>
        return ERROR;
    17c2:	1c 82       	std	Y+4, r1	; 0x04
    17c4:	28 c0       	rjmp	.+80     	; 0x1816 <EEPROM_writeByte+0x72>

    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)(0xA0 | ((u16addr & 0x0700)>>7)));
    17c6:	89 81       	ldd	r24, Y+1	; 0x01
    17c8:	9a 81       	ldd	r25, Y+2	; 0x02
    17ca:	80 70       	andi	r24, 0x00	; 0
    17cc:	97 70       	andi	r25, 0x07	; 7
    17ce:	88 0f       	add	r24, r24
    17d0:	89 2f       	mov	r24, r25
    17d2:	88 1f       	adc	r24, r24
    17d4:	99 0b       	sbc	r25, r25
    17d6:	91 95       	neg	r25
    17d8:	80 6a       	ori	r24, 0xA0	; 160
    17da:	0e 94 80 11 	call	0x2300	; 0x2300 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    17de:	0e 94 bd 11 	call	0x237a	; 0x237a <TWI_getStatus>
    17e2:	88 31       	cpi	r24, 0x18	; 24
    17e4:	11 f0       	breq	.+4      	; 0x17ea <EEPROM_writeByte+0x46>
        return ERROR;
    17e6:	1c 82       	std	Y+4, r1	; 0x04
    17e8:	16 c0       	rjmp	.+44     	; 0x1816 <EEPROM_writeByte+0x72>

    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    17ea:	89 81       	ldd	r24, Y+1	; 0x01
    17ec:	0e 94 80 11 	call	0x2300	; 0x2300 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    17f0:	0e 94 bd 11 	call	0x237a	; 0x237a <TWI_getStatus>
    17f4:	88 32       	cpi	r24, 0x28	; 40
    17f6:	11 f0       	breq	.+4      	; 0x17fc <EEPROM_writeByte+0x58>
        return ERROR;
    17f8:	1c 82       	std	Y+4, r1	; 0x04
    17fa:	0d c0       	rjmp	.+26     	; 0x1816 <EEPROM_writeByte+0x72>

    /* write byte to eeprom */
    TWI_writeByte(u8data);
    17fc:	8b 81       	ldd	r24, Y+3	; 0x03
    17fe:	0e 94 80 11 	call	0x2300	; 0x2300 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    1802:	0e 94 bd 11 	call	0x237a	; 0x237a <TWI_getStatus>
    1806:	88 32       	cpi	r24, 0x28	; 40
    1808:	11 f0       	breq	.+4      	; 0x180e <EEPROM_writeByte+0x6a>
        return ERROR;
    180a:	1c 82       	std	Y+4, r1	; 0x04
    180c:	04 c0       	rjmp	.+8      	; 0x1816 <EEPROM_writeByte+0x72>

    /* Send the Stop Bit */
    TWI_stop();
    180e:	0e 94 75 11 	call	0x22ea	; 0x22ea <TWI_stop>

    return SUCCESS;
    1812:	81 e0       	ldi	r24, 0x01	; 1
    1814:	8c 83       	std	Y+4, r24	; 0x04
    1816:	8c 81       	ldd	r24, Y+4	; 0x04
}
    1818:	0f 90       	pop	r0
    181a:	0f 90       	pop	r0
    181c:	0f 90       	pop	r0
    181e:	0f 90       	pop	r0
    1820:	cf 91       	pop	r28
    1822:	df 91       	pop	r29
    1824:	08 95       	ret

00001826 <EEPROM_readByte>:

uint8 EEPROM_readByte(uint16 u16addr, uint8 *u8data)
{
    1826:	df 93       	push	r29
    1828:	cf 93       	push	r28
    182a:	00 d0       	rcall	.+0      	; 0x182c <EEPROM_readByte+0x6>
    182c:	00 d0       	rcall	.+0      	; 0x182e <EEPROM_readByte+0x8>
    182e:	0f 92       	push	r0
    1830:	cd b7       	in	r28, 0x3d	; 61
    1832:	de b7       	in	r29, 0x3e	; 62
    1834:	9a 83       	std	Y+2, r25	; 0x02
    1836:	89 83       	std	Y+1, r24	; 0x01
    1838:	7c 83       	std	Y+4, r23	; 0x04
    183a:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    183c:	0e 94 65 11 	call	0x22ca	; 0x22ca <TWI_start>
    if (TWI_getStatus() != TWI_START)
    1840:	0e 94 bd 11 	call	0x237a	; 0x237a <TWI_getStatus>
    1844:	88 30       	cpi	r24, 0x08	; 8
    1846:	11 f0       	breq	.+4      	; 0x184c <EEPROM_readByte+0x26>
        return ERROR;
    1848:	1d 82       	std	Y+5, r1	; 0x05
    184a:	44 c0       	rjmp	.+136    	; 0x18d4 <EEPROM_readByte+0xae>

    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7)));
    184c:	89 81       	ldd	r24, Y+1	; 0x01
    184e:	9a 81       	ldd	r25, Y+2	; 0x02
    1850:	80 70       	andi	r24, 0x00	; 0
    1852:	97 70       	andi	r25, 0x07	; 7
    1854:	88 0f       	add	r24, r24
    1856:	89 2f       	mov	r24, r25
    1858:	88 1f       	adc	r24, r24
    185a:	99 0b       	sbc	r25, r25
    185c:	91 95       	neg	r25
    185e:	80 6a       	ori	r24, 0xA0	; 160
    1860:	0e 94 80 11 	call	0x2300	; 0x2300 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    1864:	0e 94 bd 11 	call	0x237a	; 0x237a <TWI_getStatus>
    1868:	88 31       	cpi	r24, 0x18	; 24
    186a:	11 f0       	breq	.+4      	; 0x1870 <EEPROM_readByte+0x4a>
        return ERROR;
    186c:	1d 82       	std	Y+5, r1	; 0x05
    186e:	32 c0       	rjmp	.+100    	; 0x18d4 <EEPROM_readByte+0xae>

    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    1870:	89 81       	ldd	r24, Y+1	; 0x01
    1872:	0e 94 80 11 	call	0x2300	; 0x2300 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    1876:	0e 94 bd 11 	call	0x237a	; 0x237a <TWI_getStatus>
    187a:	88 32       	cpi	r24, 0x28	; 40
    187c:	11 f0       	breq	.+4      	; 0x1882 <EEPROM_readByte+0x5c>
        return ERROR;
    187e:	1d 82       	std	Y+5, r1	; 0x05
    1880:	29 c0       	rjmp	.+82     	; 0x18d4 <EEPROM_readByte+0xae>

    /* Send the Repeated Start Bit */
    TWI_start();
    1882:	0e 94 65 11 	call	0x22ca	; 0x22ca <TWI_start>
    if (TWI_getStatus() != TWI_REP_START)
    1886:	0e 94 bd 11 	call	0x237a	; 0x237a <TWI_getStatus>
    188a:	80 31       	cpi	r24, 0x10	; 16
    188c:	11 f0       	breq	.+4      	; 0x1892 <EEPROM_readByte+0x6c>
        return ERROR;
    188e:	1d 82       	std	Y+5, r1	; 0x05
    1890:	21 c0       	rjmp	.+66     	; 0x18d4 <EEPROM_readByte+0xae>

    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=1 (Read) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7) | 1));
    1892:	89 81       	ldd	r24, Y+1	; 0x01
    1894:	9a 81       	ldd	r25, Y+2	; 0x02
    1896:	80 70       	andi	r24, 0x00	; 0
    1898:	97 70       	andi	r25, 0x07	; 7
    189a:	88 0f       	add	r24, r24
    189c:	89 2f       	mov	r24, r25
    189e:	88 1f       	adc	r24, r24
    18a0:	99 0b       	sbc	r25, r25
    18a2:	91 95       	neg	r25
    18a4:	81 6a       	ori	r24, 0xA1	; 161
    18a6:	0e 94 80 11 	call	0x2300	; 0x2300 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_R_ACK)
    18aa:	0e 94 bd 11 	call	0x237a	; 0x237a <TWI_getStatus>
    18ae:	80 34       	cpi	r24, 0x40	; 64
    18b0:	11 f0       	breq	.+4      	; 0x18b6 <EEPROM_readByte+0x90>
        return ERROR;
    18b2:	1d 82       	std	Y+5, r1	; 0x05
    18b4:	0f c0       	rjmp	.+30     	; 0x18d4 <EEPROM_readByte+0xae>

    /* Read Byte from Memory without send ACK */
    *u8data = TWI_readByteWithNACK();
    18b6:	0e 94 aa 11 	call	0x2354	; 0x2354 <TWI_readByteWithNACK>
    18ba:	eb 81       	ldd	r30, Y+3	; 0x03
    18bc:	fc 81       	ldd	r31, Y+4	; 0x04
    18be:	80 83       	st	Z, r24
    if (TWI_getStatus() != TWI_MR_DATA_NACK)
    18c0:	0e 94 bd 11 	call	0x237a	; 0x237a <TWI_getStatus>
    18c4:	88 35       	cpi	r24, 0x58	; 88
    18c6:	11 f0       	breq	.+4      	; 0x18cc <EEPROM_readByte+0xa6>
        return ERROR;
    18c8:	1d 82       	std	Y+5, r1	; 0x05
    18ca:	04 c0       	rjmp	.+8      	; 0x18d4 <EEPROM_readByte+0xae>

    /* Send the Stop Bit */
    TWI_stop();
    18cc:	0e 94 75 11 	call	0x22ea	; 0x22ea <TWI_stop>

    return SUCCESS;
    18d0:	81 e0       	ldi	r24, 0x01	; 1
    18d2:	8d 83       	std	Y+5, r24	; 0x05
    18d4:	8d 81       	ldd	r24, Y+5	; 0x05
}
    18d6:	0f 90       	pop	r0
    18d8:	0f 90       	pop	r0
    18da:	0f 90       	pop	r0
    18dc:	0f 90       	pop	r0
    18de:	0f 90       	pop	r0
    18e0:	cf 91       	pop	r28
    18e2:	df 91       	pop	r29
    18e4:	08 95       	ret

000018e6 <GPIO_setupPinDirection>:
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
void GPIO_setupPinDirection(uint8 port_num, uint8 pin_num, GPIO_PinDirectionType direction)
{
    18e6:	df 93       	push	r29
    18e8:	cf 93       	push	r28
    18ea:	00 d0       	rcall	.+0      	; 0x18ec <GPIO_setupPinDirection+0x6>
    18ec:	00 d0       	rcall	.+0      	; 0x18ee <GPIO_setupPinDirection+0x8>
    18ee:	0f 92       	push	r0
    18f0:	cd b7       	in	r28, 0x3d	; 61
    18f2:	de b7       	in	r29, 0x3e	; 62
    18f4:	89 83       	std	Y+1, r24	; 0x01
    18f6:	6a 83       	std	Y+2, r22	; 0x02
    18f8:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    18fa:	8a 81       	ldd	r24, Y+2	; 0x02
    18fc:	88 30       	cpi	r24, 0x08	; 8
    18fe:	08 f0       	brcs	.+2      	; 0x1902 <GPIO_setupPinDirection+0x1c>
    1900:	d5 c0       	rjmp	.+426    	; 0x1aac <GPIO_setupPinDirection+0x1c6>
    1902:	89 81       	ldd	r24, Y+1	; 0x01
    1904:	84 30       	cpi	r24, 0x04	; 4
    1906:	08 f0       	brcs	.+2      	; 0x190a <GPIO_setupPinDirection+0x24>
    1908:	d1 c0       	rjmp	.+418    	; 0x1aac <GPIO_setupPinDirection+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Setup the pin direction as required */
		switch(port_num)
    190a:	89 81       	ldd	r24, Y+1	; 0x01
    190c:	28 2f       	mov	r18, r24
    190e:	30 e0       	ldi	r19, 0x00	; 0
    1910:	3d 83       	std	Y+5, r19	; 0x05
    1912:	2c 83       	std	Y+4, r18	; 0x04
    1914:	8c 81       	ldd	r24, Y+4	; 0x04
    1916:	9d 81       	ldd	r25, Y+5	; 0x05
    1918:	81 30       	cpi	r24, 0x01	; 1
    191a:	91 05       	cpc	r25, r1
    191c:	09 f4       	brne	.+2      	; 0x1920 <GPIO_setupPinDirection+0x3a>
    191e:	43 c0       	rjmp	.+134    	; 0x19a6 <GPIO_setupPinDirection+0xc0>
    1920:	2c 81       	ldd	r18, Y+4	; 0x04
    1922:	3d 81       	ldd	r19, Y+5	; 0x05
    1924:	22 30       	cpi	r18, 0x02	; 2
    1926:	31 05       	cpc	r19, r1
    1928:	2c f4       	brge	.+10     	; 0x1934 <GPIO_setupPinDirection+0x4e>
    192a:	8c 81       	ldd	r24, Y+4	; 0x04
    192c:	9d 81       	ldd	r25, Y+5	; 0x05
    192e:	00 97       	sbiw	r24, 0x00	; 0
    1930:	71 f0       	breq	.+28     	; 0x194e <GPIO_setupPinDirection+0x68>
    1932:	bc c0       	rjmp	.+376    	; 0x1aac <GPIO_setupPinDirection+0x1c6>
    1934:	2c 81       	ldd	r18, Y+4	; 0x04
    1936:	3d 81       	ldd	r19, Y+5	; 0x05
    1938:	22 30       	cpi	r18, 0x02	; 2
    193a:	31 05       	cpc	r19, r1
    193c:	09 f4       	brne	.+2      	; 0x1940 <GPIO_setupPinDirection+0x5a>
    193e:	5f c0       	rjmp	.+190    	; 0x19fe <GPIO_setupPinDirection+0x118>
    1940:	8c 81       	ldd	r24, Y+4	; 0x04
    1942:	9d 81       	ldd	r25, Y+5	; 0x05
    1944:	83 30       	cpi	r24, 0x03	; 3
    1946:	91 05       	cpc	r25, r1
    1948:	09 f4       	brne	.+2      	; 0x194c <GPIO_setupPinDirection+0x66>
    194a:	85 c0       	rjmp	.+266    	; 0x1a56 <GPIO_setupPinDirection+0x170>
    194c:	af c0       	rjmp	.+350    	; 0x1aac <GPIO_setupPinDirection+0x1c6>
		{
		case PORTA_ID:
			if(direction == PIN_OUTPUT)
    194e:	8b 81       	ldd	r24, Y+3	; 0x03
    1950:	81 30       	cpi	r24, 0x01	; 1
    1952:	a1 f4       	brne	.+40     	; 0x197c <GPIO_setupPinDirection+0x96>
			{
				SET_BIT(DDRA,pin_num);
    1954:	aa e3       	ldi	r26, 0x3A	; 58
    1956:	b0 e0       	ldi	r27, 0x00	; 0
    1958:	ea e3       	ldi	r30, 0x3A	; 58
    195a:	f0 e0       	ldi	r31, 0x00	; 0
    195c:	80 81       	ld	r24, Z
    195e:	48 2f       	mov	r20, r24
    1960:	8a 81       	ldd	r24, Y+2	; 0x02
    1962:	28 2f       	mov	r18, r24
    1964:	30 e0       	ldi	r19, 0x00	; 0
    1966:	81 e0       	ldi	r24, 0x01	; 1
    1968:	90 e0       	ldi	r25, 0x00	; 0
    196a:	02 2e       	mov	r0, r18
    196c:	02 c0       	rjmp	.+4      	; 0x1972 <GPIO_setupPinDirection+0x8c>
    196e:	88 0f       	add	r24, r24
    1970:	99 1f       	adc	r25, r25
    1972:	0a 94       	dec	r0
    1974:	e2 f7       	brpl	.-8      	; 0x196e <GPIO_setupPinDirection+0x88>
    1976:	84 2b       	or	r24, r20
    1978:	8c 93       	st	X, r24
    197a:	98 c0       	rjmp	.+304    	; 0x1aac <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRA,pin_num);
    197c:	aa e3       	ldi	r26, 0x3A	; 58
    197e:	b0 e0       	ldi	r27, 0x00	; 0
    1980:	ea e3       	ldi	r30, 0x3A	; 58
    1982:	f0 e0       	ldi	r31, 0x00	; 0
    1984:	80 81       	ld	r24, Z
    1986:	48 2f       	mov	r20, r24
    1988:	8a 81       	ldd	r24, Y+2	; 0x02
    198a:	28 2f       	mov	r18, r24
    198c:	30 e0       	ldi	r19, 0x00	; 0
    198e:	81 e0       	ldi	r24, 0x01	; 1
    1990:	90 e0       	ldi	r25, 0x00	; 0
    1992:	02 2e       	mov	r0, r18
    1994:	02 c0       	rjmp	.+4      	; 0x199a <GPIO_setupPinDirection+0xb4>
    1996:	88 0f       	add	r24, r24
    1998:	99 1f       	adc	r25, r25
    199a:	0a 94       	dec	r0
    199c:	e2 f7       	brpl	.-8      	; 0x1996 <GPIO_setupPinDirection+0xb0>
    199e:	80 95       	com	r24
    19a0:	84 23       	and	r24, r20
    19a2:	8c 93       	st	X, r24
    19a4:	83 c0       	rjmp	.+262    	; 0x1aac <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTB_ID:
			if(direction == PIN_OUTPUT)
    19a6:	8b 81       	ldd	r24, Y+3	; 0x03
    19a8:	81 30       	cpi	r24, 0x01	; 1
    19aa:	a1 f4       	brne	.+40     	; 0x19d4 <GPIO_setupPinDirection+0xee>
			{
				SET_BIT(DDRB,pin_num);
    19ac:	a7 e3       	ldi	r26, 0x37	; 55
    19ae:	b0 e0       	ldi	r27, 0x00	; 0
    19b0:	e7 e3       	ldi	r30, 0x37	; 55
    19b2:	f0 e0       	ldi	r31, 0x00	; 0
    19b4:	80 81       	ld	r24, Z
    19b6:	48 2f       	mov	r20, r24
    19b8:	8a 81       	ldd	r24, Y+2	; 0x02
    19ba:	28 2f       	mov	r18, r24
    19bc:	30 e0       	ldi	r19, 0x00	; 0
    19be:	81 e0       	ldi	r24, 0x01	; 1
    19c0:	90 e0       	ldi	r25, 0x00	; 0
    19c2:	02 2e       	mov	r0, r18
    19c4:	02 c0       	rjmp	.+4      	; 0x19ca <GPIO_setupPinDirection+0xe4>
    19c6:	88 0f       	add	r24, r24
    19c8:	99 1f       	adc	r25, r25
    19ca:	0a 94       	dec	r0
    19cc:	e2 f7       	brpl	.-8      	; 0x19c6 <GPIO_setupPinDirection+0xe0>
    19ce:	84 2b       	or	r24, r20
    19d0:	8c 93       	st	X, r24
    19d2:	6c c0       	rjmp	.+216    	; 0x1aac <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRB,pin_num);
    19d4:	a7 e3       	ldi	r26, 0x37	; 55
    19d6:	b0 e0       	ldi	r27, 0x00	; 0
    19d8:	e7 e3       	ldi	r30, 0x37	; 55
    19da:	f0 e0       	ldi	r31, 0x00	; 0
    19dc:	80 81       	ld	r24, Z
    19de:	48 2f       	mov	r20, r24
    19e0:	8a 81       	ldd	r24, Y+2	; 0x02
    19e2:	28 2f       	mov	r18, r24
    19e4:	30 e0       	ldi	r19, 0x00	; 0
    19e6:	81 e0       	ldi	r24, 0x01	; 1
    19e8:	90 e0       	ldi	r25, 0x00	; 0
    19ea:	02 2e       	mov	r0, r18
    19ec:	02 c0       	rjmp	.+4      	; 0x19f2 <GPIO_setupPinDirection+0x10c>
    19ee:	88 0f       	add	r24, r24
    19f0:	99 1f       	adc	r25, r25
    19f2:	0a 94       	dec	r0
    19f4:	e2 f7       	brpl	.-8      	; 0x19ee <GPIO_setupPinDirection+0x108>
    19f6:	80 95       	com	r24
    19f8:	84 23       	and	r24, r20
    19fa:	8c 93       	st	X, r24
    19fc:	57 c0       	rjmp	.+174    	; 0x1aac <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTC_ID:
			if(direction == PIN_OUTPUT)
    19fe:	8b 81       	ldd	r24, Y+3	; 0x03
    1a00:	81 30       	cpi	r24, 0x01	; 1
    1a02:	a1 f4       	brne	.+40     	; 0x1a2c <GPIO_setupPinDirection+0x146>
			{
				SET_BIT(DDRC,pin_num);
    1a04:	a4 e3       	ldi	r26, 0x34	; 52
    1a06:	b0 e0       	ldi	r27, 0x00	; 0
    1a08:	e4 e3       	ldi	r30, 0x34	; 52
    1a0a:	f0 e0       	ldi	r31, 0x00	; 0
    1a0c:	80 81       	ld	r24, Z
    1a0e:	48 2f       	mov	r20, r24
    1a10:	8a 81       	ldd	r24, Y+2	; 0x02
    1a12:	28 2f       	mov	r18, r24
    1a14:	30 e0       	ldi	r19, 0x00	; 0
    1a16:	81 e0       	ldi	r24, 0x01	; 1
    1a18:	90 e0       	ldi	r25, 0x00	; 0
    1a1a:	02 2e       	mov	r0, r18
    1a1c:	02 c0       	rjmp	.+4      	; 0x1a22 <GPIO_setupPinDirection+0x13c>
    1a1e:	88 0f       	add	r24, r24
    1a20:	99 1f       	adc	r25, r25
    1a22:	0a 94       	dec	r0
    1a24:	e2 f7       	brpl	.-8      	; 0x1a1e <GPIO_setupPinDirection+0x138>
    1a26:	84 2b       	or	r24, r20
    1a28:	8c 93       	st	X, r24
    1a2a:	40 c0       	rjmp	.+128    	; 0x1aac <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRC,pin_num);
    1a2c:	a4 e3       	ldi	r26, 0x34	; 52
    1a2e:	b0 e0       	ldi	r27, 0x00	; 0
    1a30:	e4 e3       	ldi	r30, 0x34	; 52
    1a32:	f0 e0       	ldi	r31, 0x00	; 0
    1a34:	80 81       	ld	r24, Z
    1a36:	48 2f       	mov	r20, r24
    1a38:	8a 81       	ldd	r24, Y+2	; 0x02
    1a3a:	28 2f       	mov	r18, r24
    1a3c:	30 e0       	ldi	r19, 0x00	; 0
    1a3e:	81 e0       	ldi	r24, 0x01	; 1
    1a40:	90 e0       	ldi	r25, 0x00	; 0
    1a42:	02 2e       	mov	r0, r18
    1a44:	02 c0       	rjmp	.+4      	; 0x1a4a <GPIO_setupPinDirection+0x164>
    1a46:	88 0f       	add	r24, r24
    1a48:	99 1f       	adc	r25, r25
    1a4a:	0a 94       	dec	r0
    1a4c:	e2 f7       	brpl	.-8      	; 0x1a46 <GPIO_setupPinDirection+0x160>
    1a4e:	80 95       	com	r24
    1a50:	84 23       	and	r24, r20
    1a52:	8c 93       	st	X, r24
    1a54:	2b c0       	rjmp	.+86     	; 0x1aac <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTD_ID:
			if(direction == PIN_OUTPUT)
    1a56:	8b 81       	ldd	r24, Y+3	; 0x03
    1a58:	81 30       	cpi	r24, 0x01	; 1
    1a5a:	a1 f4       	brne	.+40     	; 0x1a84 <GPIO_setupPinDirection+0x19e>
			{
				SET_BIT(DDRD,pin_num);
    1a5c:	a1 e3       	ldi	r26, 0x31	; 49
    1a5e:	b0 e0       	ldi	r27, 0x00	; 0
    1a60:	e1 e3       	ldi	r30, 0x31	; 49
    1a62:	f0 e0       	ldi	r31, 0x00	; 0
    1a64:	80 81       	ld	r24, Z
    1a66:	48 2f       	mov	r20, r24
    1a68:	8a 81       	ldd	r24, Y+2	; 0x02
    1a6a:	28 2f       	mov	r18, r24
    1a6c:	30 e0       	ldi	r19, 0x00	; 0
    1a6e:	81 e0       	ldi	r24, 0x01	; 1
    1a70:	90 e0       	ldi	r25, 0x00	; 0
    1a72:	02 2e       	mov	r0, r18
    1a74:	02 c0       	rjmp	.+4      	; 0x1a7a <GPIO_setupPinDirection+0x194>
    1a76:	88 0f       	add	r24, r24
    1a78:	99 1f       	adc	r25, r25
    1a7a:	0a 94       	dec	r0
    1a7c:	e2 f7       	brpl	.-8      	; 0x1a76 <GPIO_setupPinDirection+0x190>
    1a7e:	84 2b       	or	r24, r20
    1a80:	8c 93       	st	X, r24
    1a82:	14 c0       	rjmp	.+40     	; 0x1aac <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRD,pin_num);
    1a84:	a1 e3       	ldi	r26, 0x31	; 49
    1a86:	b0 e0       	ldi	r27, 0x00	; 0
    1a88:	e1 e3       	ldi	r30, 0x31	; 49
    1a8a:	f0 e0       	ldi	r31, 0x00	; 0
    1a8c:	80 81       	ld	r24, Z
    1a8e:	48 2f       	mov	r20, r24
    1a90:	8a 81       	ldd	r24, Y+2	; 0x02
    1a92:	28 2f       	mov	r18, r24
    1a94:	30 e0       	ldi	r19, 0x00	; 0
    1a96:	81 e0       	ldi	r24, 0x01	; 1
    1a98:	90 e0       	ldi	r25, 0x00	; 0
    1a9a:	02 2e       	mov	r0, r18
    1a9c:	02 c0       	rjmp	.+4      	; 0x1aa2 <GPIO_setupPinDirection+0x1bc>
    1a9e:	88 0f       	add	r24, r24
    1aa0:	99 1f       	adc	r25, r25
    1aa2:	0a 94       	dec	r0
    1aa4:	e2 f7       	brpl	.-8      	; 0x1a9e <GPIO_setupPinDirection+0x1b8>
    1aa6:	80 95       	com	r24
    1aa8:	84 23       	and	r24, r20
    1aaa:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    1aac:	0f 90       	pop	r0
    1aae:	0f 90       	pop	r0
    1ab0:	0f 90       	pop	r0
    1ab2:	0f 90       	pop	r0
    1ab4:	0f 90       	pop	r0
    1ab6:	cf 91       	pop	r28
    1ab8:	df 91       	pop	r29
    1aba:	08 95       	ret

00001abc <GPIO_writePin>:
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
void GPIO_writePin(uint8 port_num, uint8 pin_num, uint8 value)
{
    1abc:	df 93       	push	r29
    1abe:	cf 93       	push	r28
    1ac0:	00 d0       	rcall	.+0      	; 0x1ac2 <GPIO_writePin+0x6>
    1ac2:	00 d0       	rcall	.+0      	; 0x1ac4 <GPIO_writePin+0x8>
    1ac4:	0f 92       	push	r0
    1ac6:	cd b7       	in	r28, 0x3d	; 61
    1ac8:	de b7       	in	r29, 0x3e	; 62
    1aca:	89 83       	std	Y+1, r24	; 0x01
    1acc:	6a 83       	std	Y+2, r22	; 0x02
    1ace:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1ad0:	8a 81       	ldd	r24, Y+2	; 0x02
    1ad2:	88 30       	cpi	r24, 0x08	; 8
    1ad4:	08 f0       	brcs	.+2      	; 0x1ad8 <GPIO_writePin+0x1c>
    1ad6:	d5 c0       	rjmp	.+426    	; 0x1c82 <GPIO_writePin+0x1c6>
    1ad8:	89 81       	ldd	r24, Y+1	; 0x01
    1ada:	84 30       	cpi	r24, 0x04	; 4
    1adc:	08 f0       	brcs	.+2      	; 0x1ae0 <GPIO_writePin+0x24>
    1ade:	d1 c0       	rjmp	.+418    	; 0x1c82 <GPIO_writePin+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Write the pin value as required */
		switch(port_num)
    1ae0:	89 81       	ldd	r24, Y+1	; 0x01
    1ae2:	28 2f       	mov	r18, r24
    1ae4:	30 e0       	ldi	r19, 0x00	; 0
    1ae6:	3d 83       	std	Y+5, r19	; 0x05
    1ae8:	2c 83       	std	Y+4, r18	; 0x04
    1aea:	8c 81       	ldd	r24, Y+4	; 0x04
    1aec:	9d 81       	ldd	r25, Y+5	; 0x05
    1aee:	81 30       	cpi	r24, 0x01	; 1
    1af0:	91 05       	cpc	r25, r1
    1af2:	09 f4       	brne	.+2      	; 0x1af6 <GPIO_writePin+0x3a>
    1af4:	43 c0       	rjmp	.+134    	; 0x1b7c <GPIO_writePin+0xc0>
    1af6:	2c 81       	ldd	r18, Y+4	; 0x04
    1af8:	3d 81       	ldd	r19, Y+5	; 0x05
    1afa:	22 30       	cpi	r18, 0x02	; 2
    1afc:	31 05       	cpc	r19, r1
    1afe:	2c f4       	brge	.+10     	; 0x1b0a <GPIO_writePin+0x4e>
    1b00:	8c 81       	ldd	r24, Y+4	; 0x04
    1b02:	9d 81       	ldd	r25, Y+5	; 0x05
    1b04:	00 97       	sbiw	r24, 0x00	; 0
    1b06:	71 f0       	breq	.+28     	; 0x1b24 <GPIO_writePin+0x68>
    1b08:	bc c0       	rjmp	.+376    	; 0x1c82 <GPIO_writePin+0x1c6>
    1b0a:	2c 81       	ldd	r18, Y+4	; 0x04
    1b0c:	3d 81       	ldd	r19, Y+5	; 0x05
    1b0e:	22 30       	cpi	r18, 0x02	; 2
    1b10:	31 05       	cpc	r19, r1
    1b12:	09 f4       	brne	.+2      	; 0x1b16 <GPIO_writePin+0x5a>
    1b14:	5f c0       	rjmp	.+190    	; 0x1bd4 <GPIO_writePin+0x118>
    1b16:	8c 81       	ldd	r24, Y+4	; 0x04
    1b18:	9d 81       	ldd	r25, Y+5	; 0x05
    1b1a:	83 30       	cpi	r24, 0x03	; 3
    1b1c:	91 05       	cpc	r25, r1
    1b1e:	09 f4       	brne	.+2      	; 0x1b22 <GPIO_writePin+0x66>
    1b20:	85 c0       	rjmp	.+266    	; 0x1c2c <GPIO_writePin+0x170>
    1b22:	af c0       	rjmp	.+350    	; 0x1c82 <GPIO_writePin+0x1c6>
		{
		case PORTA_ID:
			if(value == LOGIC_HIGH)
    1b24:	8b 81       	ldd	r24, Y+3	; 0x03
    1b26:	81 30       	cpi	r24, 0x01	; 1
    1b28:	a1 f4       	brne	.+40     	; 0x1b52 <GPIO_writePin+0x96>
			{
				SET_BIT(PORTA,pin_num);
    1b2a:	ab e3       	ldi	r26, 0x3B	; 59
    1b2c:	b0 e0       	ldi	r27, 0x00	; 0
    1b2e:	eb e3       	ldi	r30, 0x3B	; 59
    1b30:	f0 e0       	ldi	r31, 0x00	; 0
    1b32:	80 81       	ld	r24, Z
    1b34:	48 2f       	mov	r20, r24
    1b36:	8a 81       	ldd	r24, Y+2	; 0x02
    1b38:	28 2f       	mov	r18, r24
    1b3a:	30 e0       	ldi	r19, 0x00	; 0
    1b3c:	81 e0       	ldi	r24, 0x01	; 1
    1b3e:	90 e0       	ldi	r25, 0x00	; 0
    1b40:	02 2e       	mov	r0, r18
    1b42:	02 c0       	rjmp	.+4      	; 0x1b48 <GPIO_writePin+0x8c>
    1b44:	88 0f       	add	r24, r24
    1b46:	99 1f       	adc	r25, r25
    1b48:	0a 94       	dec	r0
    1b4a:	e2 f7       	brpl	.-8      	; 0x1b44 <GPIO_writePin+0x88>
    1b4c:	84 2b       	or	r24, r20
    1b4e:	8c 93       	st	X, r24
    1b50:	98 c0       	rjmp	.+304    	; 0x1c82 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTA,pin_num);
    1b52:	ab e3       	ldi	r26, 0x3B	; 59
    1b54:	b0 e0       	ldi	r27, 0x00	; 0
    1b56:	eb e3       	ldi	r30, 0x3B	; 59
    1b58:	f0 e0       	ldi	r31, 0x00	; 0
    1b5a:	80 81       	ld	r24, Z
    1b5c:	48 2f       	mov	r20, r24
    1b5e:	8a 81       	ldd	r24, Y+2	; 0x02
    1b60:	28 2f       	mov	r18, r24
    1b62:	30 e0       	ldi	r19, 0x00	; 0
    1b64:	81 e0       	ldi	r24, 0x01	; 1
    1b66:	90 e0       	ldi	r25, 0x00	; 0
    1b68:	02 2e       	mov	r0, r18
    1b6a:	02 c0       	rjmp	.+4      	; 0x1b70 <GPIO_writePin+0xb4>
    1b6c:	88 0f       	add	r24, r24
    1b6e:	99 1f       	adc	r25, r25
    1b70:	0a 94       	dec	r0
    1b72:	e2 f7       	brpl	.-8      	; 0x1b6c <GPIO_writePin+0xb0>
    1b74:	80 95       	com	r24
    1b76:	84 23       	and	r24, r20
    1b78:	8c 93       	st	X, r24
    1b7a:	83 c0       	rjmp	.+262    	; 0x1c82 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTB_ID:
			if(value == LOGIC_HIGH)
    1b7c:	8b 81       	ldd	r24, Y+3	; 0x03
    1b7e:	81 30       	cpi	r24, 0x01	; 1
    1b80:	a1 f4       	brne	.+40     	; 0x1baa <GPIO_writePin+0xee>
			{
				SET_BIT(PORTB,pin_num);
    1b82:	a8 e3       	ldi	r26, 0x38	; 56
    1b84:	b0 e0       	ldi	r27, 0x00	; 0
    1b86:	e8 e3       	ldi	r30, 0x38	; 56
    1b88:	f0 e0       	ldi	r31, 0x00	; 0
    1b8a:	80 81       	ld	r24, Z
    1b8c:	48 2f       	mov	r20, r24
    1b8e:	8a 81       	ldd	r24, Y+2	; 0x02
    1b90:	28 2f       	mov	r18, r24
    1b92:	30 e0       	ldi	r19, 0x00	; 0
    1b94:	81 e0       	ldi	r24, 0x01	; 1
    1b96:	90 e0       	ldi	r25, 0x00	; 0
    1b98:	02 2e       	mov	r0, r18
    1b9a:	02 c0       	rjmp	.+4      	; 0x1ba0 <GPIO_writePin+0xe4>
    1b9c:	88 0f       	add	r24, r24
    1b9e:	99 1f       	adc	r25, r25
    1ba0:	0a 94       	dec	r0
    1ba2:	e2 f7       	brpl	.-8      	; 0x1b9c <GPIO_writePin+0xe0>
    1ba4:	84 2b       	or	r24, r20
    1ba6:	8c 93       	st	X, r24
    1ba8:	6c c0       	rjmp	.+216    	; 0x1c82 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTB,pin_num);
    1baa:	a8 e3       	ldi	r26, 0x38	; 56
    1bac:	b0 e0       	ldi	r27, 0x00	; 0
    1bae:	e8 e3       	ldi	r30, 0x38	; 56
    1bb0:	f0 e0       	ldi	r31, 0x00	; 0
    1bb2:	80 81       	ld	r24, Z
    1bb4:	48 2f       	mov	r20, r24
    1bb6:	8a 81       	ldd	r24, Y+2	; 0x02
    1bb8:	28 2f       	mov	r18, r24
    1bba:	30 e0       	ldi	r19, 0x00	; 0
    1bbc:	81 e0       	ldi	r24, 0x01	; 1
    1bbe:	90 e0       	ldi	r25, 0x00	; 0
    1bc0:	02 2e       	mov	r0, r18
    1bc2:	02 c0       	rjmp	.+4      	; 0x1bc8 <GPIO_writePin+0x10c>
    1bc4:	88 0f       	add	r24, r24
    1bc6:	99 1f       	adc	r25, r25
    1bc8:	0a 94       	dec	r0
    1bca:	e2 f7       	brpl	.-8      	; 0x1bc4 <GPIO_writePin+0x108>
    1bcc:	80 95       	com	r24
    1bce:	84 23       	and	r24, r20
    1bd0:	8c 93       	st	X, r24
    1bd2:	57 c0       	rjmp	.+174    	; 0x1c82 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTC_ID:
			if(value == LOGIC_HIGH)
    1bd4:	8b 81       	ldd	r24, Y+3	; 0x03
    1bd6:	81 30       	cpi	r24, 0x01	; 1
    1bd8:	a1 f4       	brne	.+40     	; 0x1c02 <GPIO_writePin+0x146>
			{
				SET_BIT(PORTC,pin_num);
    1bda:	a5 e3       	ldi	r26, 0x35	; 53
    1bdc:	b0 e0       	ldi	r27, 0x00	; 0
    1bde:	e5 e3       	ldi	r30, 0x35	; 53
    1be0:	f0 e0       	ldi	r31, 0x00	; 0
    1be2:	80 81       	ld	r24, Z
    1be4:	48 2f       	mov	r20, r24
    1be6:	8a 81       	ldd	r24, Y+2	; 0x02
    1be8:	28 2f       	mov	r18, r24
    1bea:	30 e0       	ldi	r19, 0x00	; 0
    1bec:	81 e0       	ldi	r24, 0x01	; 1
    1bee:	90 e0       	ldi	r25, 0x00	; 0
    1bf0:	02 2e       	mov	r0, r18
    1bf2:	02 c0       	rjmp	.+4      	; 0x1bf8 <GPIO_writePin+0x13c>
    1bf4:	88 0f       	add	r24, r24
    1bf6:	99 1f       	adc	r25, r25
    1bf8:	0a 94       	dec	r0
    1bfa:	e2 f7       	brpl	.-8      	; 0x1bf4 <GPIO_writePin+0x138>
    1bfc:	84 2b       	or	r24, r20
    1bfe:	8c 93       	st	X, r24
    1c00:	40 c0       	rjmp	.+128    	; 0x1c82 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTC,pin_num);
    1c02:	a5 e3       	ldi	r26, 0x35	; 53
    1c04:	b0 e0       	ldi	r27, 0x00	; 0
    1c06:	e5 e3       	ldi	r30, 0x35	; 53
    1c08:	f0 e0       	ldi	r31, 0x00	; 0
    1c0a:	80 81       	ld	r24, Z
    1c0c:	48 2f       	mov	r20, r24
    1c0e:	8a 81       	ldd	r24, Y+2	; 0x02
    1c10:	28 2f       	mov	r18, r24
    1c12:	30 e0       	ldi	r19, 0x00	; 0
    1c14:	81 e0       	ldi	r24, 0x01	; 1
    1c16:	90 e0       	ldi	r25, 0x00	; 0
    1c18:	02 2e       	mov	r0, r18
    1c1a:	02 c0       	rjmp	.+4      	; 0x1c20 <GPIO_writePin+0x164>
    1c1c:	88 0f       	add	r24, r24
    1c1e:	99 1f       	adc	r25, r25
    1c20:	0a 94       	dec	r0
    1c22:	e2 f7       	brpl	.-8      	; 0x1c1c <GPIO_writePin+0x160>
    1c24:	80 95       	com	r24
    1c26:	84 23       	and	r24, r20
    1c28:	8c 93       	st	X, r24
    1c2a:	2b c0       	rjmp	.+86     	; 0x1c82 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTD_ID:
			if(value == LOGIC_HIGH)
    1c2c:	8b 81       	ldd	r24, Y+3	; 0x03
    1c2e:	81 30       	cpi	r24, 0x01	; 1
    1c30:	a1 f4       	brne	.+40     	; 0x1c5a <GPIO_writePin+0x19e>
			{
				SET_BIT(PORTD,pin_num);
    1c32:	a2 e3       	ldi	r26, 0x32	; 50
    1c34:	b0 e0       	ldi	r27, 0x00	; 0
    1c36:	e2 e3       	ldi	r30, 0x32	; 50
    1c38:	f0 e0       	ldi	r31, 0x00	; 0
    1c3a:	80 81       	ld	r24, Z
    1c3c:	48 2f       	mov	r20, r24
    1c3e:	8a 81       	ldd	r24, Y+2	; 0x02
    1c40:	28 2f       	mov	r18, r24
    1c42:	30 e0       	ldi	r19, 0x00	; 0
    1c44:	81 e0       	ldi	r24, 0x01	; 1
    1c46:	90 e0       	ldi	r25, 0x00	; 0
    1c48:	02 2e       	mov	r0, r18
    1c4a:	02 c0       	rjmp	.+4      	; 0x1c50 <GPIO_writePin+0x194>
    1c4c:	88 0f       	add	r24, r24
    1c4e:	99 1f       	adc	r25, r25
    1c50:	0a 94       	dec	r0
    1c52:	e2 f7       	brpl	.-8      	; 0x1c4c <GPIO_writePin+0x190>
    1c54:	84 2b       	or	r24, r20
    1c56:	8c 93       	st	X, r24
    1c58:	14 c0       	rjmp	.+40     	; 0x1c82 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTD,pin_num);
    1c5a:	a2 e3       	ldi	r26, 0x32	; 50
    1c5c:	b0 e0       	ldi	r27, 0x00	; 0
    1c5e:	e2 e3       	ldi	r30, 0x32	; 50
    1c60:	f0 e0       	ldi	r31, 0x00	; 0
    1c62:	80 81       	ld	r24, Z
    1c64:	48 2f       	mov	r20, r24
    1c66:	8a 81       	ldd	r24, Y+2	; 0x02
    1c68:	28 2f       	mov	r18, r24
    1c6a:	30 e0       	ldi	r19, 0x00	; 0
    1c6c:	81 e0       	ldi	r24, 0x01	; 1
    1c6e:	90 e0       	ldi	r25, 0x00	; 0
    1c70:	02 2e       	mov	r0, r18
    1c72:	02 c0       	rjmp	.+4      	; 0x1c78 <GPIO_writePin+0x1bc>
    1c74:	88 0f       	add	r24, r24
    1c76:	99 1f       	adc	r25, r25
    1c78:	0a 94       	dec	r0
    1c7a:	e2 f7       	brpl	.-8      	; 0x1c74 <GPIO_writePin+0x1b8>
    1c7c:	80 95       	com	r24
    1c7e:	84 23       	and	r24, r20
    1c80:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    1c82:	0f 90       	pop	r0
    1c84:	0f 90       	pop	r0
    1c86:	0f 90       	pop	r0
    1c88:	0f 90       	pop	r0
    1c8a:	0f 90       	pop	r0
    1c8c:	cf 91       	pop	r28
    1c8e:	df 91       	pop	r29
    1c90:	08 95       	ret

00001c92 <GPIO_readPin>:
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return Logic Low.
 */
uint8 GPIO_readPin(uint8 port_num, uint8 pin_num)
{
    1c92:	df 93       	push	r29
    1c94:	cf 93       	push	r28
    1c96:	00 d0       	rcall	.+0      	; 0x1c98 <GPIO_readPin+0x6>
    1c98:	00 d0       	rcall	.+0      	; 0x1c9a <GPIO_readPin+0x8>
    1c9a:	0f 92       	push	r0
    1c9c:	cd b7       	in	r28, 0x3d	; 61
    1c9e:	de b7       	in	r29, 0x3e	; 62
    1ca0:	8a 83       	std	Y+2, r24	; 0x02
    1ca2:	6b 83       	std	Y+3, r22	; 0x03
	uint8 pin_value = LOGIC_LOW;
    1ca4:	19 82       	std	Y+1, r1	; 0x01
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1ca6:	8b 81       	ldd	r24, Y+3	; 0x03
    1ca8:	88 30       	cpi	r24, 0x08	; 8
    1caa:	08 f0       	brcs	.+2      	; 0x1cae <GPIO_readPin+0x1c>
    1cac:	84 c0       	rjmp	.+264    	; 0x1db6 <GPIO_readPin+0x124>
    1cae:	8a 81       	ldd	r24, Y+2	; 0x02
    1cb0:	84 30       	cpi	r24, 0x04	; 4
    1cb2:	08 f0       	brcs	.+2      	; 0x1cb6 <GPIO_readPin+0x24>
    1cb4:	80 c0       	rjmp	.+256    	; 0x1db6 <GPIO_readPin+0x124>
		/* Do Nothing */
	}
	else
	{
		/* Read the pin value as required */
		switch(port_num)
    1cb6:	8a 81       	ldd	r24, Y+2	; 0x02
    1cb8:	28 2f       	mov	r18, r24
    1cba:	30 e0       	ldi	r19, 0x00	; 0
    1cbc:	3d 83       	std	Y+5, r19	; 0x05
    1cbe:	2c 83       	std	Y+4, r18	; 0x04
    1cc0:	4c 81       	ldd	r20, Y+4	; 0x04
    1cc2:	5d 81       	ldd	r21, Y+5	; 0x05
    1cc4:	41 30       	cpi	r20, 0x01	; 1
    1cc6:	51 05       	cpc	r21, r1
    1cc8:	79 f1       	breq	.+94     	; 0x1d28 <GPIO_readPin+0x96>
    1cca:	8c 81       	ldd	r24, Y+4	; 0x04
    1ccc:	9d 81       	ldd	r25, Y+5	; 0x05
    1cce:	82 30       	cpi	r24, 0x02	; 2
    1cd0:	91 05       	cpc	r25, r1
    1cd2:	34 f4       	brge	.+12     	; 0x1ce0 <GPIO_readPin+0x4e>
    1cd4:	2c 81       	ldd	r18, Y+4	; 0x04
    1cd6:	3d 81       	ldd	r19, Y+5	; 0x05
    1cd8:	21 15       	cp	r18, r1
    1cda:	31 05       	cpc	r19, r1
    1cdc:	69 f0       	breq	.+26     	; 0x1cf8 <GPIO_readPin+0x66>
    1cde:	6b c0       	rjmp	.+214    	; 0x1db6 <GPIO_readPin+0x124>
    1ce0:	4c 81       	ldd	r20, Y+4	; 0x04
    1ce2:	5d 81       	ldd	r21, Y+5	; 0x05
    1ce4:	42 30       	cpi	r20, 0x02	; 2
    1ce6:	51 05       	cpc	r21, r1
    1ce8:	b9 f1       	breq	.+110    	; 0x1d58 <GPIO_readPin+0xc6>
    1cea:	8c 81       	ldd	r24, Y+4	; 0x04
    1cec:	9d 81       	ldd	r25, Y+5	; 0x05
    1cee:	83 30       	cpi	r24, 0x03	; 3
    1cf0:	91 05       	cpc	r25, r1
    1cf2:	09 f4       	brne	.+2      	; 0x1cf6 <GPIO_readPin+0x64>
    1cf4:	49 c0       	rjmp	.+146    	; 0x1d88 <GPIO_readPin+0xf6>
    1cf6:	5f c0       	rjmp	.+190    	; 0x1db6 <GPIO_readPin+0x124>
		{
		case PORTA_ID:
			if(BIT_IS_SET(PINA,pin_num))
    1cf8:	e9 e3       	ldi	r30, 0x39	; 57
    1cfa:	f0 e0       	ldi	r31, 0x00	; 0
    1cfc:	80 81       	ld	r24, Z
    1cfe:	28 2f       	mov	r18, r24
    1d00:	30 e0       	ldi	r19, 0x00	; 0
    1d02:	8b 81       	ldd	r24, Y+3	; 0x03
    1d04:	88 2f       	mov	r24, r24
    1d06:	90 e0       	ldi	r25, 0x00	; 0
    1d08:	a9 01       	movw	r20, r18
    1d0a:	02 c0       	rjmp	.+4      	; 0x1d10 <GPIO_readPin+0x7e>
    1d0c:	55 95       	asr	r21
    1d0e:	47 95       	ror	r20
    1d10:	8a 95       	dec	r24
    1d12:	e2 f7       	brpl	.-8      	; 0x1d0c <GPIO_readPin+0x7a>
    1d14:	ca 01       	movw	r24, r20
    1d16:	81 70       	andi	r24, 0x01	; 1
    1d18:	90 70       	andi	r25, 0x00	; 0
    1d1a:	88 23       	and	r24, r24
    1d1c:	19 f0       	breq	.+6      	; 0x1d24 <GPIO_readPin+0x92>
			{
				pin_value = LOGIC_HIGH;
    1d1e:	81 e0       	ldi	r24, 0x01	; 1
    1d20:	89 83       	std	Y+1, r24	; 0x01
    1d22:	49 c0       	rjmp	.+146    	; 0x1db6 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1d24:	19 82       	std	Y+1, r1	; 0x01
    1d26:	47 c0       	rjmp	.+142    	; 0x1db6 <GPIO_readPin+0x124>
			}
			break;
		case PORTB_ID:
			if(BIT_IS_SET(PINB,pin_num))
    1d28:	e6 e3       	ldi	r30, 0x36	; 54
    1d2a:	f0 e0       	ldi	r31, 0x00	; 0
    1d2c:	80 81       	ld	r24, Z
    1d2e:	28 2f       	mov	r18, r24
    1d30:	30 e0       	ldi	r19, 0x00	; 0
    1d32:	8b 81       	ldd	r24, Y+3	; 0x03
    1d34:	88 2f       	mov	r24, r24
    1d36:	90 e0       	ldi	r25, 0x00	; 0
    1d38:	a9 01       	movw	r20, r18
    1d3a:	02 c0       	rjmp	.+4      	; 0x1d40 <GPIO_readPin+0xae>
    1d3c:	55 95       	asr	r21
    1d3e:	47 95       	ror	r20
    1d40:	8a 95       	dec	r24
    1d42:	e2 f7       	brpl	.-8      	; 0x1d3c <GPIO_readPin+0xaa>
    1d44:	ca 01       	movw	r24, r20
    1d46:	81 70       	andi	r24, 0x01	; 1
    1d48:	90 70       	andi	r25, 0x00	; 0
    1d4a:	88 23       	and	r24, r24
    1d4c:	19 f0       	breq	.+6      	; 0x1d54 <GPIO_readPin+0xc2>
			{
				pin_value = LOGIC_HIGH;
    1d4e:	81 e0       	ldi	r24, 0x01	; 1
    1d50:	89 83       	std	Y+1, r24	; 0x01
    1d52:	31 c0       	rjmp	.+98     	; 0x1db6 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1d54:	19 82       	std	Y+1, r1	; 0x01
    1d56:	2f c0       	rjmp	.+94     	; 0x1db6 <GPIO_readPin+0x124>
			}
			break;
		case PORTC_ID:
			if(BIT_IS_SET(PINC,pin_num))
    1d58:	e3 e3       	ldi	r30, 0x33	; 51
    1d5a:	f0 e0       	ldi	r31, 0x00	; 0
    1d5c:	80 81       	ld	r24, Z
    1d5e:	28 2f       	mov	r18, r24
    1d60:	30 e0       	ldi	r19, 0x00	; 0
    1d62:	8b 81       	ldd	r24, Y+3	; 0x03
    1d64:	88 2f       	mov	r24, r24
    1d66:	90 e0       	ldi	r25, 0x00	; 0
    1d68:	a9 01       	movw	r20, r18
    1d6a:	02 c0       	rjmp	.+4      	; 0x1d70 <GPIO_readPin+0xde>
    1d6c:	55 95       	asr	r21
    1d6e:	47 95       	ror	r20
    1d70:	8a 95       	dec	r24
    1d72:	e2 f7       	brpl	.-8      	; 0x1d6c <GPIO_readPin+0xda>
    1d74:	ca 01       	movw	r24, r20
    1d76:	81 70       	andi	r24, 0x01	; 1
    1d78:	90 70       	andi	r25, 0x00	; 0
    1d7a:	88 23       	and	r24, r24
    1d7c:	19 f0       	breq	.+6      	; 0x1d84 <GPIO_readPin+0xf2>
			{
				pin_value = LOGIC_HIGH;
    1d7e:	81 e0       	ldi	r24, 0x01	; 1
    1d80:	89 83       	std	Y+1, r24	; 0x01
    1d82:	19 c0       	rjmp	.+50     	; 0x1db6 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1d84:	19 82       	std	Y+1, r1	; 0x01
    1d86:	17 c0       	rjmp	.+46     	; 0x1db6 <GPIO_readPin+0x124>
			}
			break;
		case PORTD_ID:
			if(BIT_IS_SET(PIND,pin_num))
    1d88:	e0 e3       	ldi	r30, 0x30	; 48
    1d8a:	f0 e0       	ldi	r31, 0x00	; 0
    1d8c:	80 81       	ld	r24, Z
    1d8e:	28 2f       	mov	r18, r24
    1d90:	30 e0       	ldi	r19, 0x00	; 0
    1d92:	8b 81       	ldd	r24, Y+3	; 0x03
    1d94:	88 2f       	mov	r24, r24
    1d96:	90 e0       	ldi	r25, 0x00	; 0
    1d98:	a9 01       	movw	r20, r18
    1d9a:	02 c0       	rjmp	.+4      	; 0x1da0 <GPIO_readPin+0x10e>
    1d9c:	55 95       	asr	r21
    1d9e:	47 95       	ror	r20
    1da0:	8a 95       	dec	r24
    1da2:	e2 f7       	brpl	.-8      	; 0x1d9c <GPIO_readPin+0x10a>
    1da4:	ca 01       	movw	r24, r20
    1da6:	81 70       	andi	r24, 0x01	; 1
    1da8:	90 70       	andi	r25, 0x00	; 0
    1daa:	88 23       	and	r24, r24
    1dac:	19 f0       	breq	.+6      	; 0x1db4 <GPIO_readPin+0x122>
			{
				pin_value = LOGIC_HIGH;
    1dae:	81 e0       	ldi	r24, 0x01	; 1
    1db0:	89 83       	std	Y+1, r24	; 0x01
    1db2:	01 c0       	rjmp	.+2      	; 0x1db6 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1db4:	19 82       	std	Y+1, r1	; 0x01
			}
			break;
		}
	}

	return pin_value;
    1db6:	89 81       	ldd	r24, Y+1	; 0x01
}
    1db8:	0f 90       	pop	r0
    1dba:	0f 90       	pop	r0
    1dbc:	0f 90       	pop	r0
    1dbe:	0f 90       	pop	r0
    1dc0:	0f 90       	pop	r0
    1dc2:	cf 91       	pop	r28
    1dc4:	df 91       	pop	r29
    1dc6:	08 95       	ret

00001dc8 <GPIO_setupPortDirection>:
 * If the direction value is PORT_INPUT all pins in this port should be input pins.
 * If the direction value is PORT_OUTPUT all pins in this port should be output pins.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_setupPortDirection(uint8 port_num, GPIO_PortDirectionType direction)
{
    1dc8:	df 93       	push	r29
    1dca:	cf 93       	push	r28
    1dcc:	00 d0       	rcall	.+0      	; 0x1dce <GPIO_setupPortDirection+0x6>
    1dce:	00 d0       	rcall	.+0      	; 0x1dd0 <GPIO_setupPortDirection+0x8>
    1dd0:	cd b7       	in	r28, 0x3d	; 61
    1dd2:	de b7       	in	r29, 0x3e	; 62
    1dd4:	89 83       	std	Y+1, r24	; 0x01
    1dd6:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1dd8:	89 81       	ldd	r24, Y+1	; 0x01
    1dda:	84 30       	cpi	r24, 0x04	; 4
    1ddc:	90 f5       	brcc	.+100    	; 0x1e42 <GPIO_setupPortDirection+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Setup the port direction as required */
		switch(port_num)
    1dde:	89 81       	ldd	r24, Y+1	; 0x01
    1de0:	28 2f       	mov	r18, r24
    1de2:	30 e0       	ldi	r19, 0x00	; 0
    1de4:	3c 83       	std	Y+4, r19	; 0x04
    1de6:	2b 83       	std	Y+3, r18	; 0x03
    1de8:	8b 81       	ldd	r24, Y+3	; 0x03
    1dea:	9c 81       	ldd	r25, Y+4	; 0x04
    1dec:	81 30       	cpi	r24, 0x01	; 1
    1dee:	91 05       	cpc	r25, r1
    1df0:	d1 f0       	breq	.+52     	; 0x1e26 <GPIO_setupPortDirection+0x5e>
    1df2:	2b 81       	ldd	r18, Y+3	; 0x03
    1df4:	3c 81       	ldd	r19, Y+4	; 0x04
    1df6:	22 30       	cpi	r18, 0x02	; 2
    1df8:	31 05       	cpc	r19, r1
    1dfa:	2c f4       	brge	.+10     	; 0x1e06 <GPIO_setupPortDirection+0x3e>
    1dfc:	8b 81       	ldd	r24, Y+3	; 0x03
    1dfe:	9c 81       	ldd	r25, Y+4	; 0x04
    1e00:	00 97       	sbiw	r24, 0x00	; 0
    1e02:	61 f0       	breq	.+24     	; 0x1e1c <GPIO_setupPortDirection+0x54>
    1e04:	1e c0       	rjmp	.+60     	; 0x1e42 <GPIO_setupPortDirection+0x7a>
    1e06:	2b 81       	ldd	r18, Y+3	; 0x03
    1e08:	3c 81       	ldd	r19, Y+4	; 0x04
    1e0a:	22 30       	cpi	r18, 0x02	; 2
    1e0c:	31 05       	cpc	r19, r1
    1e0e:	81 f0       	breq	.+32     	; 0x1e30 <GPIO_setupPortDirection+0x68>
    1e10:	8b 81       	ldd	r24, Y+3	; 0x03
    1e12:	9c 81       	ldd	r25, Y+4	; 0x04
    1e14:	83 30       	cpi	r24, 0x03	; 3
    1e16:	91 05       	cpc	r25, r1
    1e18:	81 f0       	breq	.+32     	; 0x1e3a <GPIO_setupPortDirection+0x72>
    1e1a:	13 c0       	rjmp	.+38     	; 0x1e42 <GPIO_setupPortDirection+0x7a>
		{
		case PORTA_ID:
			DDRA = direction;
    1e1c:	ea e3       	ldi	r30, 0x3A	; 58
    1e1e:	f0 e0       	ldi	r31, 0x00	; 0
    1e20:	8a 81       	ldd	r24, Y+2	; 0x02
    1e22:	80 83       	st	Z, r24
    1e24:	0e c0       	rjmp	.+28     	; 0x1e42 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTB_ID:
			DDRB = direction;
    1e26:	e7 e3       	ldi	r30, 0x37	; 55
    1e28:	f0 e0       	ldi	r31, 0x00	; 0
    1e2a:	8a 81       	ldd	r24, Y+2	; 0x02
    1e2c:	80 83       	st	Z, r24
    1e2e:	09 c0       	rjmp	.+18     	; 0x1e42 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTC_ID:
			DDRC = direction;
    1e30:	e4 e3       	ldi	r30, 0x34	; 52
    1e32:	f0 e0       	ldi	r31, 0x00	; 0
    1e34:	8a 81       	ldd	r24, Y+2	; 0x02
    1e36:	80 83       	st	Z, r24
    1e38:	04 c0       	rjmp	.+8      	; 0x1e42 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTD_ID:
			DDRD = direction;
    1e3a:	e1 e3       	ldi	r30, 0x31	; 49
    1e3c:	f0 e0       	ldi	r31, 0x00	; 0
    1e3e:	8a 81       	ldd	r24, Y+2	; 0x02
    1e40:	80 83       	st	Z, r24
			break;
		}
	}
}
    1e42:	0f 90       	pop	r0
    1e44:	0f 90       	pop	r0
    1e46:	0f 90       	pop	r0
    1e48:	0f 90       	pop	r0
    1e4a:	cf 91       	pop	r28
    1e4c:	df 91       	pop	r29
    1e4e:	08 95       	ret

00001e50 <GPIO_writePort>:
 * If any pin in the port is output pin the value will be written.
 * If any pin in the port is input pin this will activate/deactivate the internal pull-up resistor.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_writePort(uint8 port_num, uint8 value)
{
    1e50:	df 93       	push	r29
    1e52:	cf 93       	push	r28
    1e54:	00 d0       	rcall	.+0      	; 0x1e56 <GPIO_writePort+0x6>
    1e56:	00 d0       	rcall	.+0      	; 0x1e58 <GPIO_writePort+0x8>
    1e58:	cd b7       	in	r28, 0x3d	; 61
    1e5a:	de b7       	in	r29, 0x3e	; 62
    1e5c:	89 83       	std	Y+1, r24	; 0x01
    1e5e:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1e60:	89 81       	ldd	r24, Y+1	; 0x01
    1e62:	84 30       	cpi	r24, 0x04	; 4
    1e64:	90 f5       	brcc	.+100    	; 0x1eca <GPIO_writePort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Write the port value as required */
		switch(port_num)
    1e66:	89 81       	ldd	r24, Y+1	; 0x01
    1e68:	28 2f       	mov	r18, r24
    1e6a:	30 e0       	ldi	r19, 0x00	; 0
    1e6c:	3c 83       	std	Y+4, r19	; 0x04
    1e6e:	2b 83       	std	Y+3, r18	; 0x03
    1e70:	8b 81       	ldd	r24, Y+3	; 0x03
    1e72:	9c 81       	ldd	r25, Y+4	; 0x04
    1e74:	81 30       	cpi	r24, 0x01	; 1
    1e76:	91 05       	cpc	r25, r1
    1e78:	d1 f0       	breq	.+52     	; 0x1eae <GPIO_writePort+0x5e>
    1e7a:	2b 81       	ldd	r18, Y+3	; 0x03
    1e7c:	3c 81       	ldd	r19, Y+4	; 0x04
    1e7e:	22 30       	cpi	r18, 0x02	; 2
    1e80:	31 05       	cpc	r19, r1
    1e82:	2c f4       	brge	.+10     	; 0x1e8e <GPIO_writePort+0x3e>
    1e84:	8b 81       	ldd	r24, Y+3	; 0x03
    1e86:	9c 81       	ldd	r25, Y+4	; 0x04
    1e88:	00 97       	sbiw	r24, 0x00	; 0
    1e8a:	61 f0       	breq	.+24     	; 0x1ea4 <GPIO_writePort+0x54>
    1e8c:	1e c0       	rjmp	.+60     	; 0x1eca <GPIO_writePort+0x7a>
    1e8e:	2b 81       	ldd	r18, Y+3	; 0x03
    1e90:	3c 81       	ldd	r19, Y+4	; 0x04
    1e92:	22 30       	cpi	r18, 0x02	; 2
    1e94:	31 05       	cpc	r19, r1
    1e96:	81 f0       	breq	.+32     	; 0x1eb8 <GPIO_writePort+0x68>
    1e98:	8b 81       	ldd	r24, Y+3	; 0x03
    1e9a:	9c 81       	ldd	r25, Y+4	; 0x04
    1e9c:	83 30       	cpi	r24, 0x03	; 3
    1e9e:	91 05       	cpc	r25, r1
    1ea0:	81 f0       	breq	.+32     	; 0x1ec2 <GPIO_writePort+0x72>
    1ea2:	13 c0       	rjmp	.+38     	; 0x1eca <GPIO_writePort+0x7a>
		{
		case PORTA_ID:
			PORTA = value;
    1ea4:	eb e3       	ldi	r30, 0x3B	; 59
    1ea6:	f0 e0       	ldi	r31, 0x00	; 0
    1ea8:	8a 81       	ldd	r24, Y+2	; 0x02
    1eaa:	80 83       	st	Z, r24
    1eac:	0e c0       	rjmp	.+28     	; 0x1eca <GPIO_writePort+0x7a>
			break;
		case PORTB_ID:
			PORTB = value;
    1eae:	e8 e3       	ldi	r30, 0x38	; 56
    1eb0:	f0 e0       	ldi	r31, 0x00	; 0
    1eb2:	8a 81       	ldd	r24, Y+2	; 0x02
    1eb4:	80 83       	st	Z, r24
    1eb6:	09 c0       	rjmp	.+18     	; 0x1eca <GPIO_writePort+0x7a>
			break;
		case PORTC_ID:
			PORTC = value;
    1eb8:	e5 e3       	ldi	r30, 0x35	; 53
    1eba:	f0 e0       	ldi	r31, 0x00	; 0
    1ebc:	8a 81       	ldd	r24, Y+2	; 0x02
    1ebe:	80 83       	st	Z, r24
    1ec0:	04 c0       	rjmp	.+8      	; 0x1eca <GPIO_writePort+0x7a>
			break;
		case PORTD_ID:
			PORTD = value;
    1ec2:	e2 e3       	ldi	r30, 0x32	; 50
    1ec4:	f0 e0       	ldi	r31, 0x00	; 0
    1ec6:	8a 81       	ldd	r24, Y+2	; 0x02
    1ec8:	80 83       	st	Z, r24
			break;
		}
	}
}
    1eca:	0f 90       	pop	r0
    1ecc:	0f 90       	pop	r0
    1ece:	0f 90       	pop	r0
    1ed0:	0f 90       	pop	r0
    1ed2:	cf 91       	pop	r28
    1ed4:	df 91       	pop	r29
    1ed6:	08 95       	ret

00001ed8 <GPIO_readPort>:
 * Description :
 * Read and return the value of the required port.
 * If the input port number is not correct, The function will return ZERO value.
 */
uint8 GPIO_readPort(uint8 port_num)
{
    1ed8:	df 93       	push	r29
    1eda:	cf 93       	push	r28
    1edc:	00 d0       	rcall	.+0      	; 0x1ede <GPIO_readPort+0x6>
    1ede:	00 d0       	rcall	.+0      	; 0x1ee0 <GPIO_readPort+0x8>
    1ee0:	cd b7       	in	r28, 0x3d	; 61
    1ee2:	de b7       	in	r29, 0x3e	; 62
    1ee4:	8a 83       	std	Y+2, r24	; 0x02
	uint8 value = LOGIC_LOW;
    1ee6:	19 82       	std	Y+1, r1	; 0x01

	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1ee8:	8a 81       	ldd	r24, Y+2	; 0x02
    1eea:	84 30       	cpi	r24, 0x04	; 4
    1eec:	90 f5       	brcc	.+100    	; 0x1f52 <GPIO_readPort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Read the port value as required */
		switch(port_num)
    1eee:	8a 81       	ldd	r24, Y+2	; 0x02
    1ef0:	28 2f       	mov	r18, r24
    1ef2:	30 e0       	ldi	r19, 0x00	; 0
    1ef4:	3c 83       	std	Y+4, r19	; 0x04
    1ef6:	2b 83       	std	Y+3, r18	; 0x03
    1ef8:	8b 81       	ldd	r24, Y+3	; 0x03
    1efa:	9c 81       	ldd	r25, Y+4	; 0x04
    1efc:	81 30       	cpi	r24, 0x01	; 1
    1efe:	91 05       	cpc	r25, r1
    1f00:	d1 f0       	breq	.+52     	; 0x1f36 <GPIO_readPort+0x5e>
    1f02:	2b 81       	ldd	r18, Y+3	; 0x03
    1f04:	3c 81       	ldd	r19, Y+4	; 0x04
    1f06:	22 30       	cpi	r18, 0x02	; 2
    1f08:	31 05       	cpc	r19, r1
    1f0a:	2c f4       	brge	.+10     	; 0x1f16 <GPIO_readPort+0x3e>
    1f0c:	8b 81       	ldd	r24, Y+3	; 0x03
    1f0e:	9c 81       	ldd	r25, Y+4	; 0x04
    1f10:	00 97       	sbiw	r24, 0x00	; 0
    1f12:	61 f0       	breq	.+24     	; 0x1f2c <GPIO_readPort+0x54>
    1f14:	1e c0       	rjmp	.+60     	; 0x1f52 <GPIO_readPort+0x7a>
    1f16:	2b 81       	ldd	r18, Y+3	; 0x03
    1f18:	3c 81       	ldd	r19, Y+4	; 0x04
    1f1a:	22 30       	cpi	r18, 0x02	; 2
    1f1c:	31 05       	cpc	r19, r1
    1f1e:	81 f0       	breq	.+32     	; 0x1f40 <GPIO_readPort+0x68>
    1f20:	8b 81       	ldd	r24, Y+3	; 0x03
    1f22:	9c 81       	ldd	r25, Y+4	; 0x04
    1f24:	83 30       	cpi	r24, 0x03	; 3
    1f26:	91 05       	cpc	r25, r1
    1f28:	81 f0       	breq	.+32     	; 0x1f4a <GPIO_readPort+0x72>
    1f2a:	13 c0       	rjmp	.+38     	; 0x1f52 <GPIO_readPort+0x7a>
		{
		case PORTA_ID:
			value = PINA;
    1f2c:	e9 e3       	ldi	r30, 0x39	; 57
    1f2e:	f0 e0       	ldi	r31, 0x00	; 0
    1f30:	80 81       	ld	r24, Z
    1f32:	89 83       	std	Y+1, r24	; 0x01
    1f34:	0e c0       	rjmp	.+28     	; 0x1f52 <GPIO_readPort+0x7a>
			break;
		case PORTB_ID:
			value = PINB;
    1f36:	e6 e3       	ldi	r30, 0x36	; 54
    1f38:	f0 e0       	ldi	r31, 0x00	; 0
    1f3a:	80 81       	ld	r24, Z
    1f3c:	89 83       	std	Y+1, r24	; 0x01
    1f3e:	09 c0       	rjmp	.+18     	; 0x1f52 <GPIO_readPort+0x7a>
			break;
		case PORTC_ID:
			value = PINC;
    1f40:	e3 e3       	ldi	r30, 0x33	; 51
    1f42:	f0 e0       	ldi	r31, 0x00	; 0
    1f44:	80 81       	ld	r24, Z
    1f46:	89 83       	std	Y+1, r24	; 0x01
    1f48:	04 c0       	rjmp	.+8      	; 0x1f52 <GPIO_readPort+0x7a>
			break;
		case PORTD_ID:
			value = PIND;
    1f4a:	e0 e3       	ldi	r30, 0x30	; 48
    1f4c:	f0 e0       	ldi	r31, 0x00	; 0
    1f4e:	80 81       	ld	r24, Z
    1f50:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
	}

	return value;
    1f52:	89 81       	ldd	r24, Y+1	; 0x01
}
    1f54:	0f 90       	pop	r0
    1f56:	0f 90       	pop	r0
    1f58:	0f 90       	pop	r0
    1f5a:	0f 90       	pop	r0
    1f5c:	cf 91       	pop	r28
    1f5e:	df 91       	pop	r29
    1f60:	08 95       	ret

00001f62 <DcMotor_Init>:

/*
 * Description :
 * Function responsible for DC motor initialization.
 */
void DcMotor_Init(void){
    1f62:	df 93       	push	r29
    1f64:	cf 93       	push	r28
    1f66:	cd b7       	in	r28, 0x3d	; 61
    1f68:	de b7       	in	r29, 0x3e	; 62
	GPIO_setupPinDirection(H_BRIDGE_PIN1_PORT_ID, H_BRIDGE_PIN1_PIN_ID, PIN_OUTPUT); /*H-bridge input pin1*/
    1f6a:	83 e0       	ldi	r24, 0x03	; 3
    1f6c:	65 e0       	ldi	r22, 0x05	; 5
    1f6e:	41 e0       	ldi	r20, 0x01	; 1
    1f70:	0e 94 73 0c 	call	0x18e6	; 0x18e6 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(H_BRIDGE_PIN2_PORT_ID, H_BRIDGE_PIN2_PIN_ID, PIN_OUTPUT);/*H-bridge input pin2*/
    1f74:	83 e0       	ldi	r24, 0x03	; 3
    1f76:	66 e0       	ldi	r22, 0x06	; 6
    1f78:	41 e0       	ldi	r20, 0x01	; 1
    1f7a:	0e 94 73 0c 	call	0x18e6	; 0x18e6 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(H_BRIDGE_EN_PORT_ID, H_BRIDGE_EN_PIN_ID, PIN_OUTPUT);/*H-bridge enable pin*/
    1f7e:	83 e0       	ldi	r24, 0x03	; 3
    1f80:	67 e0       	ldi	r22, 0x07	; 7
    1f82:	41 e0       	ldi	r20, 0x01	; 1
    1f84:	0e 94 73 0c 	call	0x18e6	; 0x18e6 <GPIO_setupPinDirection>

	GPIO_writePin(H_BRIDGE_EN_PORT_ID, H_BRIDGE_EN_PIN_ID, LOGIC_LOW);
    1f88:	83 e0       	ldi	r24, 0x03	; 3
    1f8a:	67 e0       	ldi	r22, 0x07	; 7
    1f8c:	40 e0       	ldi	r20, 0x00	; 0
    1f8e:	0e 94 5e 0d 	call	0x1abc	; 0x1abc <GPIO_writePin>

}
    1f92:	cf 91       	pop	r28
    1f94:	df 91       	pop	r29
    1f96:	08 95       	ret

00001f98 <DcMotor_Rotate>:

/*
 * Description :
 * Function responsible for DC motor rotation direction and speed.
 */
void DcMotor_Rotate(DcMotor_State state) {
    1f98:	df 93       	push	r29
    1f9a:	cf 93       	push	r28
    1f9c:	00 d0       	rcall	.+0      	; 0x1f9e <DcMotor_Rotate+0x6>
    1f9e:	0f 92       	push	r0
    1fa0:	cd b7       	in	r28, 0x3d	; 61
    1fa2:	de b7       	in	r29, 0x3e	; 62
    1fa4:	89 83       	std	Y+1, r24	; 0x01

	GPIO_writePin(H_BRIDGE_EN_PORT_ID, H_BRIDGE_EN_PIN_ID, LOGIC_HIGH);
    1fa6:	83 e0       	ldi	r24, 0x03	; 3
    1fa8:	67 e0       	ldi	r22, 0x07	; 7
    1faa:	41 e0       	ldi	r20, 0x01	; 1
    1fac:	0e 94 5e 0d 	call	0x1abc	; 0x1abc <GPIO_writePin>

	switch(state){
    1fb0:	89 81       	ldd	r24, Y+1	; 0x01
    1fb2:	28 2f       	mov	r18, r24
    1fb4:	30 e0       	ldi	r19, 0x00	; 0
    1fb6:	3b 83       	std	Y+3, r19	; 0x03
    1fb8:	2a 83       	std	Y+2, r18	; 0x02
    1fba:	8a 81       	ldd	r24, Y+2	; 0x02
    1fbc:	9b 81       	ldd	r25, Y+3	; 0x03
    1fbe:	81 30       	cpi	r24, 0x01	; 1
    1fc0:	91 05       	cpc	r25, r1
    1fc2:	51 f0       	breq	.+20     	; 0x1fd8 <DcMotor_Rotate+0x40>
    1fc4:	2a 81       	ldd	r18, Y+2	; 0x02
    1fc6:	3b 81       	ldd	r19, Y+3	; 0x03
    1fc8:	22 30       	cpi	r18, 0x02	; 2
    1fca:	31 05       	cpc	r19, r1
    1fcc:	81 f0       	breq	.+32     	; 0x1fee <DcMotor_Rotate+0x56>
    1fce:	8a 81       	ldd	r24, Y+2	; 0x02
    1fd0:	9b 81       	ldd	r25, Y+3	; 0x03
    1fd2:	00 97       	sbiw	r24, 0x00	; 0
    1fd4:	b9 f0       	breq	.+46     	; 0x2004 <DcMotor_Rotate+0x6c>
    1fd6:	20 c0       	rjmp	.+64     	; 0x2018 <DcMotor_Rotate+0x80>
	case CLK_WISE:
		GPIO_writePin(H_BRIDGE_PIN1_PORT_ID, H_BRIDGE_PIN1_PIN_ID, LOGIC_HIGH);
    1fd8:	83 e0       	ldi	r24, 0x03	; 3
    1fda:	65 e0       	ldi	r22, 0x05	; 5
    1fdc:	41 e0       	ldi	r20, 0x01	; 1
    1fde:	0e 94 5e 0d 	call	0x1abc	; 0x1abc <GPIO_writePin>
		GPIO_writePin(H_BRIDGE_PIN2_PORT_ID, H_BRIDGE_PIN2_PIN_ID, LOGIC_LOW);
    1fe2:	83 e0       	ldi	r24, 0x03	; 3
    1fe4:	66 e0       	ldi	r22, 0x06	; 6
    1fe6:	40 e0       	ldi	r20, 0x00	; 0
    1fe8:	0e 94 5e 0d 	call	0x1abc	; 0x1abc <GPIO_writePin>
    1fec:	15 c0       	rjmp	.+42     	; 0x2018 <DcMotor_Rotate+0x80>
		break;
	case A_CLK_WISE:
		GPIO_writePin(H_BRIDGE_PIN1_PORT_ID, H_BRIDGE_PIN1_PIN_ID, LOGIC_LOW);
    1fee:	83 e0       	ldi	r24, 0x03	; 3
    1ff0:	65 e0       	ldi	r22, 0x05	; 5
    1ff2:	40 e0       	ldi	r20, 0x00	; 0
    1ff4:	0e 94 5e 0d 	call	0x1abc	; 0x1abc <GPIO_writePin>
		GPIO_writePin(H_BRIDGE_PIN2_PORT_ID, H_BRIDGE_PIN2_PIN_ID, LOGIC_HIGH);
    1ff8:	83 e0       	ldi	r24, 0x03	; 3
    1ffa:	66 e0       	ldi	r22, 0x06	; 6
    1ffc:	41 e0       	ldi	r20, 0x01	; 1
    1ffe:	0e 94 5e 0d 	call	0x1abc	; 0x1abc <GPIO_writePin>
    2002:	0a c0       	rjmp	.+20     	; 0x2018 <DcMotor_Rotate+0x80>
		break;
	case STOP:
		GPIO_writePin(H_BRIDGE_PIN1_PORT_ID, H_BRIDGE_PIN1_PIN_ID, LOGIC_LOW);
    2004:	83 e0       	ldi	r24, 0x03	; 3
    2006:	65 e0       	ldi	r22, 0x05	; 5
    2008:	40 e0       	ldi	r20, 0x00	; 0
    200a:	0e 94 5e 0d 	call	0x1abc	; 0x1abc <GPIO_writePin>
		GPIO_writePin(H_BRIDGE_PIN2_PORT_ID, H_BRIDGE_PIN2_PIN_ID, LOGIC_LOW);
    200e:	83 e0       	ldi	r24, 0x03	; 3
    2010:	66 e0       	ldi	r22, 0x06	; 6
    2012:	40 e0       	ldi	r20, 0x00	; 0
    2014:	0e 94 5e 0d 	call	0x1abc	; 0x1abc <GPIO_writePin>
		break;
	}

}
    2018:	0f 90       	pop	r0
    201a:	0f 90       	pop	r0
    201c:	0f 90       	pop	r0
    201e:	cf 91       	pop	r28
    2020:	df 91       	pop	r29
    2022:	08 95       	ret

00002024 <__vector_9>:
/*******************************************************************************
 *                       Interrupt Service Routines                            *
 *******************************************************************************/

ISR(TIMER0_OVF_vect)
{
    2024:	1f 92       	push	r1
    2026:	0f 92       	push	r0
    2028:	0f b6       	in	r0, 0x3f	; 63
    202a:	0f 92       	push	r0
    202c:	11 24       	eor	r1, r1
    202e:	2f 93       	push	r18
    2030:	3f 93       	push	r19
    2032:	4f 93       	push	r20
    2034:	5f 93       	push	r21
    2036:	6f 93       	push	r22
    2038:	7f 93       	push	r23
    203a:	8f 93       	push	r24
    203c:	9f 93       	push	r25
    203e:	af 93       	push	r26
    2040:	bf 93       	push	r27
    2042:	ef 93       	push	r30
    2044:	ff 93       	push	r31
    2046:	df 93       	push	r29
    2048:	cf 93       	push	r28
    204a:	cd b7       	in	r28, 0x3d	; 61
    204c:	de b7       	in	r29, 0x3e	; 62
	if(g_callBackPtr != NULL_PTR)
    204e:	80 91 77 00 	lds	r24, 0x0077
    2052:	90 91 78 00 	lds	r25, 0x0078
    2056:	00 97       	sbiw	r24, 0x00	; 0
    2058:	29 f0       	breq	.+10     	; 0x2064 <__vector_9+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_callBackPtr)();
    205a:	e0 91 77 00 	lds	r30, 0x0077
    205e:	f0 91 78 00 	lds	r31, 0x0078
    2062:	09 95       	icall
	}
}
    2064:	cf 91       	pop	r28
    2066:	df 91       	pop	r29
    2068:	ff 91       	pop	r31
    206a:	ef 91       	pop	r30
    206c:	bf 91       	pop	r27
    206e:	af 91       	pop	r26
    2070:	9f 91       	pop	r25
    2072:	8f 91       	pop	r24
    2074:	7f 91       	pop	r23
    2076:	6f 91       	pop	r22
    2078:	5f 91       	pop	r21
    207a:	4f 91       	pop	r20
    207c:	3f 91       	pop	r19
    207e:	2f 91       	pop	r18
    2080:	0f 90       	pop	r0
    2082:	0f be       	out	0x3f, r0	; 63
    2084:	0f 90       	pop	r0
    2086:	1f 90       	pop	r1
    2088:	18 95       	reti

0000208a <__vector_19>:

ISR(TIMER0_COMP_vect)
{
    208a:	1f 92       	push	r1
    208c:	0f 92       	push	r0
    208e:	0f b6       	in	r0, 0x3f	; 63
    2090:	0f 92       	push	r0
    2092:	11 24       	eor	r1, r1
    2094:	2f 93       	push	r18
    2096:	3f 93       	push	r19
    2098:	4f 93       	push	r20
    209a:	5f 93       	push	r21
    209c:	6f 93       	push	r22
    209e:	7f 93       	push	r23
    20a0:	8f 93       	push	r24
    20a2:	9f 93       	push	r25
    20a4:	af 93       	push	r26
    20a6:	bf 93       	push	r27
    20a8:	ef 93       	push	r30
    20aa:	ff 93       	push	r31
    20ac:	df 93       	push	r29
    20ae:	cf 93       	push	r28
    20b0:	cd b7       	in	r28, 0x3d	; 61
    20b2:	de b7       	in	r29, 0x3e	; 62
	if(g_callBackPtr != NULL_PTR)
    20b4:	80 91 77 00 	lds	r24, 0x0077
    20b8:	90 91 78 00 	lds	r25, 0x0078
    20bc:	00 97       	sbiw	r24, 0x00	; 0
    20be:	29 f0       	breq	.+10     	; 0x20ca <__vector_19+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_callBackPtr)();
    20c0:	e0 91 77 00 	lds	r30, 0x0077
    20c4:	f0 91 78 00 	lds	r31, 0x0078
    20c8:	09 95       	icall
	}
}
    20ca:	cf 91       	pop	r28
    20cc:	df 91       	pop	r29
    20ce:	ff 91       	pop	r31
    20d0:	ef 91       	pop	r30
    20d2:	bf 91       	pop	r27
    20d4:	af 91       	pop	r26
    20d6:	9f 91       	pop	r25
    20d8:	8f 91       	pop	r24
    20da:	7f 91       	pop	r23
    20dc:	6f 91       	pop	r22
    20de:	5f 91       	pop	r21
    20e0:	4f 91       	pop	r20
    20e2:	3f 91       	pop	r19
    20e4:	2f 91       	pop	r18
    20e6:	0f 90       	pop	r0
    20e8:	0f be       	out	0x3f, r0	; 63
    20ea:	0f 90       	pop	r0
    20ec:	1f 90       	pop	r1
    20ee:	18 95       	reti

000020f0 <Timer0_Init>:
 * 6. Set the compare value of the timer if working in compare mode
 * 7. Enable Timer0 Compare Interrupt if in compare mode
 * 8. Enable Timer0 Overflow Interrupt if in normal mode
 */

void Timer0_Init(const TIMER0_ConfigType * Config_Ptr){
    20f0:	df 93       	push	r29
    20f2:	cf 93       	push	r28
    20f4:	00 d0       	rcall	.+0      	; 0x20f6 <Timer0_Init+0x6>
    20f6:	cd b7       	in	r28, 0x3d	; 61
    20f8:	de b7       	in	r29, 0x3e	; 62
    20fa:	9a 83       	std	Y+2, r25	; 0x02
    20fc:	89 83       	std	Y+1, r24	; 0x01
	TCNT0 = Config_Ptr->initial_value;
    20fe:	a2 e5       	ldi	r26, 0x52	; 82
    2100:	b0 e0       	ldi	r27, 0x00	; 0
    2102:	e9 81       	ldd	r30, Y+1	; 0x01
    2104:	fa 81       	ldd	r31, Y+2	; 0x02
    2106:	82 81       	ldd	r24, Z+2	; 0x02
    2108:	8c 93       	st	X, r24

	SET_BIT(TCCR0,FOC0);//this bit is for either normal or compare mode
    210a:	a3 e5       	ldi	r26, 0x53	; 83
    210c:	b0 e0       	ldi	r27, 0x00	; 0
    210e:	e3 e5       	ldi	r30, 0x53	; 83
    2110:	f0 e0       	ldi	r31, 0x00	; 0
    2112:	80 81       	ld	r24, Z
    2114:	80 68       	ori	r24, 0x80	; 128
    2116:	8c 93       	st	X, r24

	TCCR0 = (TCCR0 & 0xF8) | (Config_Ptr->prescaler); //set and clear prescaler bits as desired
    2118:	a3 e5       	ldi	r26, 0x53	; 83
    211a:	b0 e0       	ldi	r27, 0x00	; 0
    211c:	e3 e5       	ldi	r30, 0x53	; 83
    211e:	f0 e0       	ldi	r31, 0x00	; 0
    2120:	80 81       	ld	r24, Z
    2122:	98 2f       	mov	r25, r24
    2124:	98 7f       	andi	r25, 0xF8	; 248
    2126:	e9 81       	ldd	r30, Y+1	; 0x01
    2128:	fa 81       	ldd	r31, Y+2	; 0x02
    212a:	81 81       	ldd	r24, Z+1	; 0x01
    212c:	89 2b       	or	r24, r25
    212e:	8c 93       	st	X, r24

	if(Config_Ptr->mode == COMPARE_MODE){
    2130:	e9 81       	ldd	r30, Y+1	; 0x01
    2132:	fa 81       	ldd	r31, Y+2	; 0x02
    2134:	80 81       	ld	r24, Z
    2136:	81 30       	cpi	r24, 0x01	; 1
    2138:	a9 f4       	brne	.+42     	; 0x2164 <Timer0_Init+0x74>

		SET_BIT(TCCR0,WGM01);
    213a:	a3 e5       	ldi	r26, 0x53	; 83
    213c:	b0 e0       	ldi	r27, 0x00	; 0
    213e:	e3 e5       	ldi	r30, 0x53	; 83
    2140:	f0 e0       	ldi	r31, 0x00	; 0
    2142:	80 81       	ld	r24, Z
    2144:	88 60       	ori	r24, 0x08	; 8
    2146:	8c 93       	st	X, r24
		OCR0 = Config_Ptr->compare_value;
    2148:	ac e5       	ldi	r26, 0x5C	; 92
    214a:	b0 e0       	ldi	r27, 0x00	; 0
    214c:	e9 81       	ldd	r30, Y+1	; 0x01
    214e:	fa 81       	ldd	r31, Y+2	; 0x02
    2150:	83 81       	ldd	r24, Z+3	; 0x03
    2152:	8c 93       	st	X, r24
		SET_BIT(TIMSK,OCIE0);
    2154:	a9 e5       	ldi	r26, 0x59	; 89
    2156:	b0 e0       	ldi	r27, 0x00	; 0
    2158:	e9 e5       	ldi	r30, 0x59	; 89
    215a:	f0 e0       	ldi	r31, 0x00	; 0
    215c:	80 81       	ld	r24, Z
    215e:	82 60       	ori	r24, 0x02	; 2
    2160:	8c 93       	st	X, r24
    2162:	07 c0       	rjmp	.+14     	; 0x2172 <Timer0_Init+0x82>
	}
	else{
		SET_BIT(TIMSK,TOIE0);
    2164:	a9 e5       	ldi	r26, 0x59	; 89
    2166:	b0 e0       	ldi	r27, 0x00	; 0
    2168:	e9 e5       	ldi	r30, 0x59	; 89
    216a:	f0 e0       	ldi	r31, 0x00	; 0
    216c:	80 81       	ld	r24, Z
    216e:	81 60       	ori	r24, 0x01	; 1
    2170:	8c 93       	st	X, r24
	}
}
    2172:	0f 90       	pop	r0
    2174:	0f 90       	pop	r0
    2176:	cf 91       	pop	r28
    2178:	df 91       	pop	r29
    217a:	08 95       	ret

0000217c <Timer0_DeInit>:

/*
 * Description: Function to disable the Timer0 to stop the TIMER Driver
 */
void Timer0_DeInit(void){
    217c:	df 93       	push	r29
    217e:	cf 93       	push	r28
    2180:	cd b7       	in	r28, 0x3d	; 61
    2182:	de b7       	in	r29, 0x3e	; 62

	/*Clear all Timer0 registers*/
	TCCR0=0;
    2184:	e3 e5       	ldi	r30, 0x53	; 83
    2186:	f0 e0       	ldi	r31, 0x00	; 0
    2188:	10 82       	st	Z, r1
	TCNT0=0;
    218a:	e2 e5       	ldi	r30, 0x52	; 82
    218c:	f0 e0       	ldi	r31, 0x00	; 0
    218e:	10 82       	st	Z, r1
	OCR0=0;
    2190:	ec e5       	ldi	r30, 0x5C	; 92
    2192:	f0 e0       	ldi	r31, 0x00	; 0
    2194:	10 82       	st	Z, r1
	TIMSK=0;
    2196:	e9 e5       	ldi	r30, 0x59	; 89
    2198:	f0 e0       	ldi	r31, 0x00	; 0
    219a:	10 82       	st	Z, r1
}
    219c:	cf 91       	pop	r28
    219e:	df 91       	pop	r29
    21a0:	08 95       	ret

000021a2 <Timer0_setCallBack>:

/*
 * Description: Function to set the Call Back function address.
 */
void Timer0_setCallBack(void(*a_ptr)(void))
{
    21a2:	df 93       	push	r29
    21a4:	cf 93       	push	r28
    21a6:	00 d0       	rcall	.+0      	; 0x21a8 <Timer0_setCallBack+0x6>
    21a8:	cd b7       	in	r28, 0x3d	; 61
    21aa:	de b7       	in	r29, 0x3e	; 62
    21ac:	9a 83       	std	Y+2, r25	; 0x02
    21ae:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_callBackPtr = a_ptr;
    21b0:	89 81       	ldd	r24, Y+1	; 0x01
    21b2:	9a 81       	ldd	r25, Y+2	; 0x02
    21b4:	90 93 78 00 	sts	0x0078, r25
    21b8:	80 93 77 00 	sts	0x0077, r24
}
    21bc:	0f 90       	pop	r0
    21be:	0f 90       	pop	r0
    21c0:	cf 91       	pop	r28
    21c2:	df 91       	pop	r29
    21c4:	08 95       	ret

000021c6 <TWI_init>:
#include "common_macros.h"
#include <avr/io.h>
#include "twi.h"

void TWI_init(const TWI_ConfigType * Config_Ptr)
{
    21c6:	ef 92       	push	r14
    21c8:	ff 92       	push	r15
    21ca:	0f 93       	push	r16
    21cc:	1f 93       	push	r17
    21ce:	df 93       	push	r29
    21d0:	cf 93       	push	r28
    21d2:	00 d0       	rcall	.+0      	; 0x21d4 <TWI_init+0xe>
    21d4:	00 d0       	rcall	.+0      	; 0x21d6 <TWI_init+0x10>
    21d6:	00 d0       	rcall	.+0      	; 0x21d8 <TWI_init+0x12>
    21d8:	cd b7       	in	r28, 0x3d	; 61
    21da:	de b7       	in	r29, 0x3e	; 62
    21dc:	9e 83       	std	Y+6, r25	; 0x06
    21de:	8d 83       	std	Y+5, r24	; 0x05

	uint8 i,j;
	uint8 bit_reg=0;
    21e0:	1a 82       	std	Y+2, r1	; 0x02
	uint8 power=0;
    21e2:	19 82       	std	Y+1, r1	; 0x01
	for(i=0; i<4; i++){
    21e4:	1c 82       	std	Y+4, r1	; 0x04
    21e6:	55 c0       	rjmp	.+170    	; 0x2292 <TWI_init+0xcc>
		if(i==0){
    21e8:	8c 81       	ldd	r24, Y+4	; 0x04
    21ea:	88 23       	and	r24, r24
    21ec:	11 f4       	brne	.+4      	; 0x21f2 <TWI_init+0x2c>
			power =1;
    21ee:	81 e0       	ldi	r24, 0x01	; 1
    21f0:	89 83       	std	Y+1, r24	; 0x01
		}
		for(j=1; j<i; j++){
    21f2:	81 e0       	ldi	r24, 0x01	; 1
    21f4:	8b 83       	std	Y+3, r24	; 0x03
    21f6:	0b c0       	rjmp	.+22     	; 0x220e <TWI_init+0x48>
			power *=4;
    21f8:	89 81       	ldd	r24, Y+1	; 0x01
    21fa:	88 2f       	mov	r24, r24
    21fc:	90 e0       	ldi	r25, 0x00	; 0
    21fe:	88 0f       	add	r24, r24
    2200:	99 1f       	adc	r25, r25
    2202:	88 0f       	add	r24, r24
    2204:	99 1f       	adc	r25, r25
    2206:	89 83       	std	Y+1, r24	; 0x01
	uint8 power=0;
	for(i=0; i<4; i++){
		if(i==0){
			power =1;
		}
		for(j=1; j<i; j++){
    2208:	8b 81       	ldd	r24, Y+3	; 0x03
    220a:	8f 5f       	subi	r24, 0xFF	; 255
    220c:	8b 83       	std	Y+3, r24	; 0x03
    220e:	9b 81       	ldd	r25, Y+3	; 0x03
    2210:	8c 81       	ldd	r24, Y+4	; 0x04
    2212:	98 17       	cp	r25, r24
    2214:	88 f3       	brcs	.-30     	; 0x21f8 <TWI_init+0x32>
			power *=4;
		}
		bit_reg = (uint8)(((F_CPU/Config_Ptr->bit_rate)-16)/(2*power));
    2216:	ed 81       	ldd	r30, Y+5	; 0x05
    2218:	fe 81       	ldd	r31, Y+6	; 0x06
    221a:	20 81       	ld	r18, Z
    221c:	31 81       	ldd	r19, Z+1	; 0x01
    221e:	42 81       	ldd	r20, Z+2	; 0x02
    2220:	53 81       	ldd	r21, Z+3	; 0x03
    2222:	80 e4       	ldi	r24, 0x40	; 64
    2224:	92 e4       	ldi	r25, 0x42	; 66
    2226:	af e0       	ldi	r26, 0x0F	; 15
    2228:	b0 e0       	ldi	r27, 0x00	; 0
    222a:	bc 01       	movw	r22, r24
    222c:	cd 01       	movw	r24, r26
    222e:	0e 94 df 12 	call	0x25be	; 0x25be <__udivmodsi4>
    2232:	da 01       	movw	r26, r20
    2234:	c9 01       	movw	r24, r18
    2236:	0f 2e       	mov	r0, r31
    2238:	f0 ef       	ldi	r31, 0xF0	; 240
    223a:	ef 2e       	mov	r14, r31
    223c:	ff ef       	ldi	r31, 0xFF	; 255
    223e:	ff 2e       	mov	r15, r31
    2240:	ff ef       	ldi	r31, 0xFF	; 255
    2242:	0f 2f       	mov	r16, r31
    2244:	ff ef       	ldi	r31, 0xFF	; 255
    2246:	1f 2f       	mov	r17, r31
    2248:	f0 2d       	mov	r31, r0
    224a:	e8 0e       	add	r14, r24
    224c:	f9 1e       	adc	r15, r25
    224e:	0a 1f       	adc	r16, r26
    2250:	1b 1f       	adc	r17, r27
    2252:	89 81       	ldd	r24, Y+1	; 0x01
    2254:	88 2f       	mov	r24, r24
    2256:	90 e0       	ldi	r25, 0x00	; 0
    2258:	88 0f       	add	r24, r24
    225a:	99 1f       	adc	r25, r25
    225c:	9c 01       	movw	r18, r24
    225e:	44 27       	eor	r20, r20
    2260:	37 fd       	sbrc	r19, 7
    2262:	40 95       	com	r20
    2264:	54 2f       	mov	r21, r20
    2266:	c8 01       	movw	r24, r16
    2268:	b7 01       	movw	r22, r14
    226a:	0e 94 df 12 	call	0x25be	; 0x25be <__udivmodsi4>
    226e:	da 01       	movw	r26, r20
    2270:	c9 01       	movw	r24, r18
    2272:	8a 83       	std	Y+2, r24	; 0x02
		if (bit_reg>0){
    2274:	8a 81       	ldd	r24, Y+2	; 0x02
    2276:	88 23       	and	r24, r24
    2278:	49 f0       	breq	.+18     	; 0x228c <TWI_init+0xc6>
			TWBR = bit_reg;
    227a:	e0 e2       	ldi	r30, 0x20	; 32
    227c:	f0 e0       	ldi	r31, 0x00	; 0
    227e:	8a 81       	ldd	r24, Y+2	; 0x02
    2280:	80 83       	st	Z, r24
			TWSR = i;
    2282:	e1 e2       	ldi	r30, 0x21	; 33
    2284:	f0 e0       	ldi	r31, 0x00	; 0
    2286:	8c 81       	ldd	r24, Y+4	; 0x04
    2288:	80 83       	st	Z, r24
    228a:	07 c0       	rjmp	.+14     	; 0x229a <TWI_init+0xd4>
{

	uint8 i,j;
	uint8 bit_reg=0;
	uint8 power=0;
	for(i=0; i<4; i++){
    228c:	8c 81       	ldd	r24, Y+4	; 0x04
    228e:	8f 5f       	subi	r24, 0xFF	; 255
    2290:	8c 83       	std	Y+4, r24	; 0x04
    2292:	8c 81       	ldd	r24, Y+4	; 0x04
    2294:	84 30       	cpi	r24, 0x04	; 4
    2296:	08 f4       	brcc	.+2      	; 0x229a <TWI_init+0xd4>
    2298:	a7 cf       	rjmp	.-178    	; 0x21e8 <TWI_init+0x22>
	}


    /* Two Wire Bus address my address if any master device want to call me (used in case this MC is a slave device)
       General Call Recognition: Off */
	TWAR = ((Config_Ptr->master_address)<<1); // my address
    229a:	a2 e2       	ldi	r26, 0x22	; 34
    229c:	b0 e0       	ldi	r27, 0x00	; 0
    229e:	ed 81       	ldd	r30, Y+5	; 0x05
    22a0:	fe 81       	ldd	r31, Y+6	; 0x06
    22a2:	84 81       	ldd	r24, Z+4	; 0x04
    22a4:	88 0f       	add	r24, r24
    22a6:	8c 93       	st	X, r24

	TWCR = (1<<TWEN); /* enable TWI */
    22a8:	e6 e5       	ldi	r30, 0x56	; 86
    22aa:	f0 e0       	ldi	r31, 0x00	; 0
    22ac:	84 e0       	ldi	r24, 0x04	; 4
    22ae:	80 83       	st	Z, r24
}
    22b0:	26 96       	adiw	r28, 0x06	; 6
    22b2:	0f b6       	in	r0, 0x3f	; 63
    22b4:	f8 94       	cli
    22b6:	de bf       	out	0x3e, r29	; 62
    22b8:	0f be       	out	0x3f, r0	; 63
    22ba:	cd bf       	out	0x3d, r28	; 61
    22bc:	cf 91       	pop	r28
    22be:	df 91       	pop	r29
    22c0:	1f 91       	pop	r17
    22c2:	0f 91       	pop	r16
    22c4:	ff 90       	pop	r15
    22c6:	ef 90       	pop	r14
    22c8:	08 95       	ret

000022ca <TWI_start>:

void TWI_start(void)
{
    22ca:	df 93       	push	r29
    22cc:	cf 93       	push	r28
    22ce:	cd b7       	in	r28, 0x3d	; 61
    22d0:	de b7       	in	r29, 0x3e	; 62
    /*
	 * Clear the TWINT flag before sending the start bit TWINT=1
	 * send the start bit by TWSTA=1
	 * Enable TWI Module TWEN=1
	 */
    TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
    22d2:	e6 e5       	ldi	r30, 0x56	; 86
    22d4:	f0 e0       	ldi	r31, 0x00	; 0
    22d6:	84 ea       	ldi	r24, 0xA4	; 164
    22d8:	80 83       	st	Z, r24

    /* Wait for TWINT flag set in TWCR Register (start bit is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    22da:	e6 e5       	ldi	r30, 0x56	; 86
    22dc:	f0 e0       	ldi	r31, 0x00	; 0
    22de:	80 81       	ld	r24, Z
    22e0:	88 23       	and	r24, r24
    22e2:	dc f7       	brge	.-10     	; 0x22da <TWI_start+0x10>
}
    22e4:	cf 91       	pop	r28
    22e6:	df 91       	pop	r29
    22e8:	08 95       	ret

000022ea <TWI_stop>:

void TWI_stop(void)
{
    22ea:	df 93       	push	r29
    22ec:	cf 93       	push	r28
    22ee:	cd b7       	in	r28, 0x3d	; 61
    22f0:	de b7       	in	r29, 0x3e	; 62
    /*
	 * Clear the TWINT flag before sending the stop bit TWINT=1
	 * send the stop bit by TWSTO=1
	 * Enable TWI Module TWEN=1
	 */
    TWCR = (1 << TWINT) | (1 << TWSTO) | (1 << TWEN);
    22f2:	e6 e5       	ldi	r30, 0x56	; 86
    22f4:	f0 e0       	ldi	r31, 0x00	; 0
    22f6:	84 e9       	ldi	r24, 0x94	; 148
    22f8:	80 83       	st	Z, r24
}
    22fa:	cf 91       	pop	r28
    22fc:	df 91       	pop	r29
    22fe:	08 95       	ret

00002300 <TWI_writeByte>:

void TWI_writeByte(uint8 data)
{
    2300:	df 93       	push	r29
    2302:	cf 93       	push	r28
    2304:	0f 92       	push	r0
    2306:	cd b7       	in	r28, 0x3d	; 61
    2308:	de b7       	in	r29, 0x3e	; 62
    230a:	89 83       	std	Y+1, r24	; 0x01
    /* Put data On TWI data Register */
    TWDR = data;
    230c:	e3 e2       	ldi	r30, 0x23	; 35
    230e:	f0 e0       	ldi	r31, 0x00	; 0
    2310:	89 81       	ldd	r24, Y+1	; 0x01
    2312:	80 83       	st	Z, r24
    /*
	 * Clear the TWINT flag before sending the data TWINT=1
	 * Enable TWI Module TWEN=1
	 */
    TWCR = (1 << TWINT) | (1 << TWEN);
    2314:	e6 e5       	ldi	r30, 0x56	; 86
    2316:	f0 e0       	ldi	r31, 0x00	; 0
    2318:	84 e8       	ldi	r24, 0x84	; 132
    231a:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register(data is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    231c:	e6 e5       	ldi	r30, 0x56	; 86
    231e:	f0 e0       	ldi	r31, 0x00	; 0
    2320:	80 81       	ld	r24, Z
    2322:	88 23       	and	r24, r24
    2324:	dc f7       	brge	.-10     	; 0x231c <TWI_writeByte+0x1c>
}
    2326:	0f 90       	pop	r0
    2328:	cf 91       	pop	r28
    232a:	df 91       	pop	r29
    232c:	08 95       	ret

0000232e <TWI_readByteWithACK>:

uint8 TWI_readByteWithACK(void)
{
    232e:	df 93       	push	r29
    2330:	cf 93       	push	r28
    2332:	cd b7       	in	r28, 0x3d	; 61
    2334:	de b7       	in	r29, 0x3e	; 62
	/*
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable sending ACK after reading or receiving data TWEA=1
	 * Enable TWI Module TWEN=1
	 */
    TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWEA);
    2336:	e6 e5       	ldi	r30, 0x56	; 86
    2338:	f0 e0       	ldi	r31, 0x00	; 0
    233a:	84 ec       	ldi	r24, 0xC4	; 196
    233c:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    233e:	e6 e5       	ldi	r30, 0x56	; 86
    2340:	f0 e0       	ldi	r31, 0x00	; 0
    2342:	80 81       	ld	r24, Z
    2344:	88 23       	and	r24, r24
    2346:	dc f7       	brge	.-10     	; 0x233e <TWI_readByteWithACK+0x10>
    /* Read Data */
    return TWDR;
    2348:	e3 e2       	ldi	r30, 0x23	; 35
    234a:	f0 e0       	ldi	r31, 0x00	; 0
    234c:	80 81       	ld	r24, Z
}
    234e:	cf 91       	pop	r28
    2350:	df 91       	pop	r29
    2352:	08 95       	ret

00002354 <TWI_readByteWithNACK>:

uint8 TWI_readByteWithNACK(void)
{
    2354:	df 93       	push	r29
    2356:	cf 93       	push	r28
    2358:	cd b7       	in	r28, 0x3d	; 61
    235a:	de b7       	in	r29, 0x3e	; 62
	/*
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable TWI Module TWEN=1
	 */
    TWCR = (1 << TWINT) | (1 << TWEN);
    235c:	e6 e5       	ldi	r30, 0x56	; 86
    235e:	f0 e0       	ldi	r31, 0x00	; 0
    2360:	84 e8       	ldi	r24, 0x84	; 132
    2362:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    2364:	e6 e5       	ldi	r30, 0x56	; 86
    2366:	f0 e0       	ldi	r31, 0x00	; 0
    2368:	80 81       	ld	r24, Z
    236a:	88 23       	and	r24, r24
    236c:	dc f7       	brge	.-10     	; 0x2364 <TWI_readByteWithNACK+0x10>
    /* Read Data */
    return TWDR;
    236e:	e3 e2       	ldi	r30, 0x23	; 35
    2370:	f0 e0       	ldi	r31, 0x00	; 0
    2372:	80 81       	ld	r24, Z
}
    2374:	cf 91       	pop	r28
    2376:	df 91       	pop	r29
    2378:	08 95       	ret

0000237a <TWI_getStatus>:

uint8 TWI_getStatus(void)
{
    237a:	df 93       	push	r29
    237c:	cf 93       	push	r28
    237e:	0f 92       	push	r0
    2380:	cd b7       	in	r28, 0x3d	; 61
    2382:	de b7       	in	r29, 0x3e	; 62
    uint8 status;
    /* masking to eliminate first 3 bits and get the last 5 bits (status bits) */
    status = TWSR & 0xF8;
    2384:	e1 e2       	ldi	r30, 0x21	; 33
    2386:	f0 e0       	ldi	r31, 0x00	; 0
    2388:	80 81       	ld	r24, Z
    238a:	88 7f       	andi	r24, 0xF8	; 248
    238c:	89 83       	std	Y+1, r24	; 0x01
    return status;
    238e:	89 81       	ldd	r24, Y+1	; 0x01
}
    2390:	0f 90       	pop	r0
    2392:	cf 91       	pop	r28
    2394:	df 91       	pop	r29
    2396:	08 95       	ret

00002398 <UART_init>:
 * 1. Setup the Frame format like number of data bits, parity bit type and number of stop bits.
 * 2. Enable the UART.
 * 3. Setup the UART baud rate.
 */
void UART_init(const Usart_ConfigType * Config_Ptr)
{
    2398:	df 93       	push	r29
    239a:	cf 93       	push	r28
    239c:	00 d0       	rcall	.+0      	; 0x239e <UART_init+0x6>
    239e:	00 d0       	rcall	.+0      	; 0x23a0 <UART_init+0x8>
    23a0:	cd b7       	in	r28, 0x3d	; 61
    23a2:	de b7       	in	r29, 0x3e	; 62
    23a4:	9c 83       	std	Y+4, r25	; 0x04
    23a6:	8b 83       	std	Y+3, r24	; 0x03
	uint16 ubrr_value = 0;
    23a8:	1a 82       	std	Y+2, r1	; 0x02
    23aa:	19 82       	std	Y+1, r1	; 0x01

	/* U2X = 1 for double transmission speed */
	UCSRA = (1<<U2X);
    23ac:	eb e2       	ldi	r30, 0x2B	; 43
    23ae:	f0 e0       	ldi	r31, 0x00	; 0
    23b0:	82 e0       	ldi	r24, 0x02	; 2
    23b2:	80 83       	st	Z, r24
	 * RXEN  = 1 Receiver Enable
	 * RXEN  = 1 Transmitter Enable
	 * UCSZ2 = 0 For 8-bit data mode
	 * RXB8 & TXB8 not used for 8-bit data mode
	 ***********************************************************************/
	UCSRB = (1<<RXEN) | (1<<TXEN);
    23b4:	ea e2       	ldi	r30, 0x2A	; 42
    23b6:	f0 e0       	ldi	r31, 0x00	; 0
    23b8:	88 e1       	ldi	r24, 0x18	; 24
    23ba:	80 83       	st	Z, r24
	/************************** UCSRC Description **************************
	 * URSEL   = 1 The URSEL must be one when writing the UCSRC
	 * UMSEL   = 0 Asynchronous Operation
	 * UCPOL   = 0 Used with the Synchronous operation only
	 ***********************************************************************/
	UCSRC = (1<<URSEL);
    23bc:	e0 e4       	ldi	r30, 0x40	; 64
    23be:	f0 e0       	ldi	r31, 0x00	; 0
    23c0:	80 e8       	ldi	r24, 0x80	; 128
    23c2:	80 83       	st	Z, r24

	UCSRC = (UCSRC & 0xCF) | ((Config_Ptr->parity) <<4);
    23c4:	a0 e4       	ldi	r26, 0x40	; 64
    23c6:	b0 e0       	ldi	r27, 0x00	; 0
    23c8:	e0 e4       	ldi	r30, 0x40	; 64
    23ca:	f0 e0       	ldi	r31, 0x00	; 0
    23cc:	80 81       	ld	r24, Z
    23ce:	28 2f       	mov	r18, r24
    23d0:	2f 7c       	andi	r18, 0xCF	; 207
    23d2:	eb 81       	ldd	r30, Y+3	; 0x03
    23d4:	fc 81       	ldd	r31, Y+4	; 0x04
    23d6:	80 81       	ld	r24, Z
    23d8:	88 2f       	mov	r24, r24
    23da:	90 e0       	ldi	r25, 0x00	; 0
    23dc:	82 95       	swap	r24
    23de:	92 95       	swap	r25
    23e0:	90 7f       	andi	r25, 0xF0	; 240
    23e2:	98 27       	eor	r25, r24
    23e4:	80 7f       	andi	r24, 0xF0	; 240
    23e6:	98 27       	eor	r25, r24
    23e8:	82 2b       	or	r24, r18
    23ea:	8c 93       	st	X, r24
	UCSRC = (UCSRC & 0xF7) | ((Config_Ptr->stop)<<3);
    23ec:	a0 e4       	ldi	r26, 0x40	; 64
    23ee:	b0 e0       	ldi	r27, 0x00	; 0
    23f0:	e0 e4       	ldi	r30, 0x40	; 64
    23f2:	f0 e0       	ldi	r31, 0x00	; 0
    23f4:	80 81       	ld	r24, Z
    23f6:	28 2f       	mov	r18, r24
    23f8:	27 7f       	andi	r18, 0xF7	; 247
    23fa:	eb 81       	ldd	r30, Y+3	; 0x03
    23fc:	fc 81       	ldd	r31, Y+4	; 0x04
    23fe:	81 81       	ldd	r24, Z+1	; 0x01
    2400:	88 2f       	mov	r24, r24
    2402:	90 e0       	ldi	r25, 0x00	; 0
    2404:	88 0f       	add	r24, r24
    2406:	99 1f       	adc	r25, r25
    2408:	88 0f       	add	r24, r24
    240a:	99 1f       	adc	r25, r25
    240c:	88 0f       	add	r24, r24
    240e:	99 1f       	adc	r25, r25
    2410:	82 2b       	or	r24, r18
    2412:	8c 93       	st	X, r24
	UCSRC = (UCSRC & 0xF9) | ((Config_Ptr->data_bits)<<1);
    2414:	a0 e4       	ldi	r26, 0x40	; 64
    2416:	b0 e0       	ldi	r27, 0x00	; 0
    2418:	e0 e4       	ldi	r30, 0x40	; 64
    241a:	f0 e0       	ldi	r31, 0x00	; 0
    241c:	80 81       	ld	r24, Z
    241e:	28 2f       	mov	r18, r24
    2420:	29 7f       	andi	r18, 0xF9	; 249
    2422:	eb 81       	ldd	r30, Y+3	; 0x03
    2424:	fc 81       	ldd	r31, Y+4	; 0x04
    2426:	82 81       	ldd	r24, Z+2	; 0x02
    2428:	88 2f       	mov	r24, r24
    242a:	90 e0       	ldi	r25, 0x00	; 0
    242c:	88 0f       	add	r24, r24
    242e:	99 1f       	adc	r25, r25
    2430:	82 2b       	or	r24, r18
    2432:	8c 93       	st	X, r24
	/* Calculate the UBRR register value */
	ubrr_value = (uint16)(((F_CPU / ((Config_Ptr->baud_rate) * 8UL))) - 1);
    2434:	eb 81       	ldd	r30, Y+3	; 0x03
    2436:	fc 81       	ldd	r31, Y+4	; 0x04
    2438:	83 81       	ldd	r24, Z+3	; 0x03
    243a:	94 81       	ldd	r25, Z+4	; 0x04
    243c:	a5 81       	ldd	r26, Z+5	; 0x05
    243e:	b6 81       	ldd	r27, Z+6	; 0x06
    2440:	88 0f       	add	r24, r24
    2442:	99 1f       	adc	r25, r25
    2444:	aa 1f       	adc	r26, r26
    2446:	bb 1f       	adc	r27, r27
    2448:	88 0f       	add	r24, r24
    244a:	99 1f       	adc	r25, r25
    244c:	aa 1f       	adc	r26, r26
    244e:	bb 1f       	adc	r27, r27
    2450:	88 0f       	add	r24, r24
    2452:	99 1f       	adc	r25, r25
    2454:	aa 1f       	adc	r26, r26
    2456:	bb 1f       	adc	r27, r27
    2458:	9c 01       	movw	r18, r24
    245a:	ad 01       	movw	r20, r26
    245c:	80 e4       	ldi	r24, 0x40	; 64
    245e:	92 e4       	ldi	r25, 0x42	; 66
    2460:	af e0       	ldi	r26, 0x0F	; 15
    2462:	b0 e0       	ldi	r27, 0x00	; 0
    2464:	bc 01       	movw	r22, r24
    2466:	cd 01       	movw	r24, r26
    2468:	0e 94 df 12 	call	0x25be	; 0x25be <__udivmodsi4>
    246c:	da 01       	movw	r26, r20
    246e:	c9 01       	movw	r24, r18
    2470:	01 97       	sbiw	r24, 0x01	; 1
    2472:	9a 83       	std	Y+2, r25	; 0x02
    2474:	89 83       	std	Y+1, r24	; 0x01

	/* First 8 bits from the BAUD_PRESCALE inside UBRRL and last 4 bits in UBRRH*/
	UBRRH = ubrr_value>>8;
    2476:	e0 e4       	ldi	r30, 0x40	; 64
    2478:	f0 e0       	ldi	r31, 0x00	; 0
    247a:	89 81       	ldd	r24, Y+1	; 0x01
    247c:	9a 81       	ldd	r25, Y+2	; 0x02
    247e:	89 2f       	mov	r24, r25
    2480:	99 27       	eor	r25, r25
    2482:	80 83       	st	Z, r24
	UBRRL = ubrr_value;
    2484:	e9 e2       	ldi	r30, 0x29	; 41
    2486:	f0 e0       	ldi	r31, 0x00	; 0
    2488:	89 81       	ldd	r24, Y+1	; 0x01
    248a:	80 83       	st	Z, r24
}
    248c:	0f 90       	pop	r0
    248e:	0f 90       	pop	r0
    2490:	0f 90       	pop	r0
    2492:	0f 90       	pop	r0
    2494:	cf 91       	pop	r28
    2496:	df 91       	pop	r29
    2498:	08 95       	ret

0000249a <UART_sendByte>:
/*
 * Description :
 * Functional responsible for send byte to another UART device.
 */
void UART_sendByte(const uint8 data)
{
    249a:	df 93       	push	r29
    249c:	cf 93       	push	r28
    249e:	0f 92       	push	r0
    24a0:	cd b7       	in	r28, 0x3d	; 61
    24a2:	de b7       	in	r29, 0x3e	; 62
    24a4:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * UDRE flag is set when the Tx buffer (UDR) is empty and ready for
	 * transmitting a new byte so wait until this flag is set to one
	 */
	while(BIT_IS_CLEAR(UCSRA,UDRE)){}
    24a6:	eb e2       	ldi	r30, 0x2B	; 43
    24a8:	f0 e0       	ldi	r31, 0x00	; 0
    24aa:	80 81       	ld	r24, Z
    24ac:	88 2f       	mov	r24, r24
    24ae:	90 e0       	ldi	r25, 0x00	; 0
    24b0:	80 72       	andi	r24, 0x20	; 32
    24b2:	90 70       	andi	r25, 0x00	; 0
    24b4:	00 97       	sbiw	r24, 0x00	; 0
    24b6:	b9 f3       	breq	.-18     	; 0x24a6 <UART_sendByte+0xc>

	/*
	 * Put the required data in the UDR register and it also clear the UDRE flag as
	 * the UDR register is not empty now
	 */
	UDR = data;
    24b8:	ec e2       	ldi	r30, 0x2C	; 44
    24ba:	f0 e0       	ldi	r31, 0x00	; 0
    24bc:	89 81       	ldd	r24, Y+1	; 0x01
    24be:	80 83       	st	Z, r24

}
    24c0:	0f 90       	pop	r0
    24c2:	cf 91       	pop	r28
    24c4:	df 91       	pop	r29
    24c6:	08 95       	ret

000024c8 <UART_recieveByte>:
/*
 * Description :
 * Functional responsible for receive byte from another UART device.
 */
uint8 UART_recieveByte(void)
{
    24c8:	df 93       	push	r29
    24ca:	cf 93       	push	r28
    24cc:	cd b7       	in	r28, 0x3d	; 61
    24ce:	de b7       	in	r29, 0x3e	; 62
	/* RXC flag is set when the UART receive data so wait until this flag is set to one */
	while(BIT_IS_CLEAR(UCSRA,RXC)){}
    24d0:	eb e2       	ldi	r30, 0x2B	; 43
    24d2:	f0 e0       	ldi	r31, 0x00	; 0
    24d4:	80 81       	ld	r24, Z
    24d6:	88 23       	and	r24, r24
    24d8:	dc f7       	brge	.-10     	; 0x24d0 <UART_recieveByte+0x8>

	/*
	 * Read the received data from the Rx buffer (UDR)
	 * The RXC flag will be cleared after read the data
	 */
    return UDR;
    24da:	ec e2       	ldi	r30, 0x2C	; 44
    24dc:	f0 e0       	ldi	r31, 0x00	; 0
    24de:	80 81       	ld	r24, Z
}
    24e0:	cf 91       	pop	r28
    24e2:	df 91       	pop	r29
    24e4:	08 95       	ret

000024e6 <UART_sendString>:
/*
 * Description :
 * Send the required string through UART to the other UART device.
 */
void UART_sendString(const uint8 *Str)
{
    24e6:	df 93       	push	r29
    24e8:	cf 93       	push	r28
    24ea:	00 d0       	rcall	.+0      	; 0x24ec <UART_sendString+0x6>
    24ec:	0f 92       	push	r0
    24ee:	cd b7       	in	r28, 0x3d	; 61
    24f0:	de b7       	in	r29, 0x3e	; 62
    24f2:	9b 83       	std	Y+3, r25	; 0x03
    24f4:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    24f6:	19 82       	std	Y+1, r1	; 0x01
    24f8:	0e c0       	rjmp	.+28     	; 0x2516 <UART_sendString+0x30>

	/* Send the whole string */
	while(Str[i] != '\0')
	{
		UART_sendByte(Str[i]);
    24fa:	89 81       	ldd	r24, Y+1	; 0x01
    24fc:	28 2f       	mov	r18, r24
    24fe:	30 e0       	ldi	r19, 0x00	; 0
    2500:	8a 81       	ldd	r24, Y+2	; 0x02
    2502:	9b 81       	ldd	r25, Y+3	; 0x03
    2504:	fc 01       	movw	r30, r24
    2506:	e2 0f       	add	r30, r18
    2508:	f3 1f       	adc	r31, r19
    250a:	80 81       	ld	r24, Z
    250c:	0e 94 4d 12 	call	0x249a	; 0x249a <UART_sendByte>
		i++;
    2510:	89 81       	ldd	r24, Y+1	; 0x01
    2512:	8f 5f       	subi	r24, 0xFF	; 255
    2514:	89 83       	std	Y+1, r24	; 0x01
void UART_sendString(const uint8 *Str)
{
	uint8 i = 0;

	/* Send the whole string */
	while(Str[i] != '\0')
    2516:	89 81       	ldd	r24, Y+1	; 0x01
    2518:	28 2f       	mov	r18, r24
    251a:	30 e0       	ldi	r19, 0x00	; 0
    251c:	8a 81       	ldd	r24, Y+2	; 0x02
    251e:	9b 81       	ldd	r25, Y+3	; 0x03
    2520:	fc 01       	movw	r30, r24
    2522:	e2 0f       	add	r30, r18
    2524:	f3 1f       	adc	r31, r19
    2526:	80 81       	ld	r24, Z
    2528:	88 23       	and	r24, r24
    252a:	39 f7       	brne	.-50     	; 0x24fa <UART_sendString+0x14>
	{
		UART_sendByte(Str[i]);
		i++;
	}

}
    252c:	0f 90       	pop	r0
    252e:	0f 90       	pop	r0
    2530:	0f 90       	pop	r0
    2532:	cf 91       	pop	r28
    2534:	df 91       	pop	r29
    2536:	08 95       	ret

00002538 <UART_receiveString>:
/*
 * Description :
 * Receive the required string until the '#' symbol through UART from the other UART device.
 */
void UART_receiveString(uint8 *Str)
{
    2538:	0f 93       	push	r16
    253a:	1f 93       	push	r17
    253c:	df 93       	push	r29
    253e:	cf 93       	push	r28
    2540:	00 d0       	rcall	.+0      	; 0x2542 <UART_receiveString+0xa>
    2542:	0f 92       	push	r0
    2544:	cd b7       	in	r28, 0x3d	; 61
    2546:	de b7       	in	r29, 0x3e	; 62
    2548:	9b 83       	std	Y+3, r25	; 0x03
    254a:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    254c:	19 82       	std	Y+1, r1	; 0x01

	/* Receive the first byte */
	Str[i] = UART_recieveByte();
    254e:	89 81       	ldd	r24, Y+1	; 0x01
    2550:	28 2f       	mov	r18, r24
    2552:	30 e0       	ldi	r19, 0x00	; 0
    2554:	8a 81       	ldd	r24, Y+2	; 0x02
    2556:	9b 81       	ldd	r25, Y+3	; 0x03
    2558:	8c 01       	movw	r16, r24
    255a:	02 0f       	add	r16, r18
    255c:	13 1f       	adc	r17, r19
    255e:	0e 94 64 12 	call	0x24c8	; 0x24c8 <UART_recieveByte>
    2562:	f8 01       	movw	r30, r16
    2564:	80 83       	st	Z, r24
    2566:	0f c0       	rjmp	.+30     	; 0x2586 <UART_receiveString+0x4e>

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
	{
		i++;
    2568:	89 81       	ldd	r24, Y+1	; 0x01
    256a:	8f 5f       	subi	r24, 0xFF	; 255
    256c:	89 83       	std	Y+1, r24	; 0x01
		Str[i] = UART_recieveByte();
    256e:	89 81       	ldd	r24, Y+1	; 0x01
    2570:	28 2f       	mov	r18, r24
    2572:	30 e0       	ldi	r19, 0x00	; 0
    2574:	8a 81       	ldd	r24, Y+2	; 0x02
    2576:	9b 81       	ldd	r25, Y+3	; 0x03
    2578:	8c 01       	movw	r16, r24
    257a:	02 0f       	add	r16, r18
    257c:	13 1f       	adc	r17, r19
    257e:	0e 94 64 12 	call	0x24c8	; 0x24c8 <UART_recieveByte>
    2582:	f8 01       	movw	r30, r16
    2584:	80 83       	st	Z, r24

	/* Receive the first byte */
	Str[i] = UART_recieveByte();

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
    2586:	89 81       	ldd	r24, Y+1	; 0x01
    2588:	28 2f       	mov	r18, r24
    258a:	30 e0       	ldi	r19, 0x00	; 0
    258c:	8a 81       	ldd	r24, Y+2	; 0x02
    258e:	9b 81       	ldd	r25, Y+3	; 0x03
    2590:	fc 01       	movw	r30, r24
    2592:	e2 0f       	add	r30, r18
    2594:	f3 1f       	adc	r31, r19
    2596:	80 81       	ld	r24, Z
    2598:	83 32       	cpi	r24, 0x23	; 35
    259a:	31 f7       	brne	.-52     	; 0x2568 <UART_receiveString+0x30>
		i++;
		Str[i] = UART_recieveByte();
	}

	/* After receiving the whole string plus the '#', replace the '#' with '\0' */
	Str[i] = '\0';
    259c:	89 81       	ldd	r24, Y+1	; 0x01
    259e:	28 2f       	mov	r18, r24
    25a0:	30 e0       	ldi	r19, 0x00	; 0
    25a2:	8a 81       	ldd	r24, Y+2	; 0x02
    25a4:	9b 81       	ldd	r25, Y+3	; 0x03
    25a6:	fc 01       	movw	r30, r24
    25a8:	e2 0f       	add	r30, r18
    25aa:	f3 1f       	adc	r31, r19
    25ac:	10 82       	st	Z, r1
}
    25ae:	0f 90       	pop	r0
    25b0:	0f 90       	pop	r0
    25b2:	0f 90       	pop	r0
    25b4:	cf 91       	pop	r28
    25b6:	df 91       	pop	r29
    25b8:	1f 91       	pop	r17
    25ba:	0f 91       	pop	r16
    25bc:	08 95       	ret

000025be <__udivmodsi4>:
    25be:	a1 e2       	ldi	r26, 0x21	; 33
    25c0:	1a 2e       	mov	r1, r26
    25c2:	aa 1b       	sub	r26, r26
    25c4:	bb 1b       	sub	r27, r27
    25c6:	fd 01       	movw	r30, r26
    25c8:	0d c0       	rjmp	.+26     	; 0x25e4 <__udivmodsi4_ep>

000025ca <__udivmodsi4_loop>:
    25ca:	aa 1f       	adc	r26, r26
    25cc:	bb 1f       	adc	r27, r27
    25ce:	ee 1f       	adc	r30, r30
    25d0:	ff 1f       	adc	r31, r31
    25d2:	a2 17       	cp	r26, r18
    25d4:	b3 07       	cpc	r27, r19
    25d6:	e4 07       	cpc	r30, r20
    25d8:	f5 07       	cpc	r31, r21
    25da:	20 f0       	brcs	.+8      	; 0x25e4 <__udivmodsi4_ep>
    25dc:	a2 1b       	sub	r26, r18
    25de:	b3 0b       	sbc	r27, r19
    25e0:	e4 0b       	sbc	r30, r20
    25e2:	f5 0b       	sbc	r31, r21

000025e4 <__udivmodsi4_ep>:
    25e4:	66 1f       	adc	r22, r22
    25e6:	77 1f       	adc	r23, r23
    25e8:	88 1f       	adc	r24, r24
    25ea:	99 1f       	adc	r25, r25
    25ec:	1a 94       	dec	r1
    25ee:	69 f7       	brne	.-38     	; 0x25ca <__udivmodsi4_loop>
    25f0:	60 95       	com	r22
    25f2:	70 95       	com	r23
    25f4:	80 95       	com	r24
    25f6:	90 95       	com	r25
    25f8:	9b 01       	movw	r18, r22
    25fa:	ac 01       	movw	r20, r24
    25fc:	bd 01       	movw	r22, r26
    25fe:	cf 01       	movw	r24, r30
    2600:	08 95       	ret

00002602 <__prologue_saves__>:
    2602:	2f 92       	push	r2
    2604:	3f 92       	push	r3
    2606:	4f 92       	push	r4
    2608:	5f 92       	push	r5
    260a:	6f 92       	push	r6
    260c:	7f 92       	push	r7
    260e:	8f 92       	push	r8
    2610:	9f 92       	push	r9
    2612:	af 92       	push	r10
    2614:	bf 92       	push	r11
    2616:	cf 92       	push	r12
    2618:	df 92       	push	r13
    261a:	ef 92       	push	r14
    261c:	ff 92       	push	r15
    261e:	0f 93       	push	r16
    2620:	1f 93       	push	r17
    2622:	cf 93       	push	r28
    2624:	df 93       	push	r29
    2626:	cd b7       	in	r28, 0x3d	; 61
    2628:	de b7       	in	r29, 0x3e	; 62
    262a:	ca 1b       	sub	r28, r26
    262c:	db 0b       	sbc	r29, r27
    262e:	0f b6       	in	r0, 0x3f	; 63
    2630:	f8 94       	cli
    2632:	de bf       	out	0x3e, r29	; 62
    2634:	0f be       	out	0x3f, r0	; 63
    2636:	cd bf       	out	0x3d, r28	; 61
    2638:	09 94       	ijmp

0000263a <__epilogue_restores__>:
    263a:	2a 88       	ldd	r2, Y+18	; 0x12
    263c:	39 88       	ldd	r3, Y+17	; 0x11
    263e:	48 88       	ldd	r4, Y+16	; 0x10
    2640:	5f 84       	ldd	r5, Y+15	; 0x0f
    2642:	6e 84       	ldd	r6, Y+14	; 0x0e
    2644:	7d 84       	ldd	r7, Y+13	; 0x0d
    2646:	8c 84       	ldd	r8, Y+12	; 0x0c
    2648:	9b 84       	ldd	r9, Y+11	; 0x0b
    264a:	aa 84       	ldd	r10, Y+10	; 0x0a
    264c:	b9 84       	ldd	r11, Y+9	; 0x09
    264e:	c8 84       	ldd	r12, Y+8	; 0x08
    2650:	df 80       	ldd	r13, Y+7	; 0x07
    2652:	ee 80       	ldd	r14, Y+6	; 0x06
    2654:	fd 80       	ldd	r15, Y+5	; 0x05
    2656:	0c 81       	ldd	r16, Y+4	; 0x04
    2658:	1b 81       	ldd	r17, Y+3	; 0x03
    265a:	aa 81       	ldd	r26, Y+2	; 0x02
    265c:	b9 81       	ldd	r27, Y+1	; 0x01
    265e:	ce 0f       	add	r28, r30
    2660:	d1 1d       	adc	r29, r1
    2662:	0f b6       	in	r0, 0x3f	; 63
    2664:	f8 94       	cli
    2666:	de bf       	out	0x3e, r29	; 62
    2668:	0f be       	out	0x3f, r0	; 63
    266a:	cd bf       	out	0x3d, r28	; 61
    266c:	ed 01       	movw	r28, r26
    266e:	08 95       	ret

00002670 <_exit>:
    2670:	f8 94       	cli

00002672 <__stop_program>:
    2672:	ff cf       	rjmp	.-2      	; 0x2672 <__stop_program>
