Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Dec  7 22:57:06 2024
| Host         : LAPTOP-609RBA9O running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    72 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             106 |           33 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             120 |           41 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-----------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |                          Enable Signal                          |                                  Set/Reset Signal                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+-----------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                 | design_1_i/GAME_logic_0/inst/gameStateIns/SR[0]                                    |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/GAME_logic_0/inst/pipePosInst/rPos[7]_i_2_n_0        | design_1_i/GAME_logic_0/inst/gameStateIns/SR[0]                                    |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                 |                                                                                    |                6 |              6 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/E[0]         | design_1_i/GAME_logic_0/inst/gameStateIns/SR[1]                                    |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/GAME_logic_0/inst/gameStateIns/wPipePosRst           | design_1_i/GAME_logic_0/inst/gameStateIns/FSM_sequential_rCurrentState_reg[0]_3[0] |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/VGA_timings_0/inst/H_cnt/E[0]                        | iRst_IBUF                                                                          |                5 |             10 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/E[0]         | design_1_i/GAME_logic_0/inst/gameStateIns/SR[0]                                    |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed[19]_i_1_n_0 | design_1_i/GAME_logic_0/inst/gameStateIns/SR[0]                                    |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/GAME_logic_0/inst/gameStateIns/wBirdMove             | design_1_i/GAME_logic_0/inst/gameStateIns/FSM_sequential_rCurrentState_reg[0]_0    |                5 |             17 |         3.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                 | design_1_i/Debounce_Switch_2/inst/p_0_in                                           |                5 |             18 |         3.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                 | design_1_i/Debounce_Switch_1/inst/p_0_in                                           |                5 |             18 |         3.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                 | design_1_i/Debounce_Switch_3/inst/p_0_in                                           |                5 |             18 |         3.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                 | design_1_i/Debounce_Switch_0/inst/p_0_in                                           |                5 |             18 |         3.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/GAME_logic_0/inst/gameStateIns/wPipePosMove          | design_1_i/GAME_logic_0/inst/gameStateIns/clear                                    |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                 | iRst_IBUF                                                                          |               11 |             30 |         2.73 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/GAME_logic_0/inst/gameStateIns/wPipePosRst           | design_1_i/GAME_logic_0/inst/gameStateIns/SR[0]                                    |               11 |             36 |         3.27 |
+-------------------------------------+-----------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+----------------+--------------+


