;redcode
;assert 1
	SPL 0, <-52
	MOV -1, <-26
	SUB 481, -1
	CMP 18, @0
	SUB 481, -1
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <742
	SPL 0, <742
	MOV -9, <-20
	DJN -1, @-20
	JMP -7, -20
	JMP -7, -20
	ADD 30, 9
	SPL 0, <2
	ADD 30, 9
	SUB 421, 1
	SPL 300, 90
	SPL 0, <2
	MOV 4, <20
	SUB @121, 103
	MOV -9, -24
	MOV 4, <20
	SLT 10, 4
	MOV -9, -24
	MOV 4, <20
	MOV 4, <20
	SLT 101, <0
	JMP 3, @21
	MOV 4, <20
	ADD 240, 60
	MOV @121, 106
	SUB #12, @21
	ADD 3, @520
	SUB @24, 6
	SUB @24, 6
	SPL @300, 90
	SPL @300, 90
	SUB @24, 6
	MOV 4, <920
	DAT #-827, #990
	DAT #-827, #990
	SUB -0, @10
	ADD #300, 90
	SPL 0, <2
	SPL 0, <-52
	SUB #0, -19
	SUB #0, -19
	SPL 0, <-52
	MOV -1, <-26
	CMP -7, <-20
	MOV -7, <-20
	SPL 0, <742
	SLT <300, -90
	JMZ <109, 106
	SLT 1, <0
	SUB #1, 0
	DAT #481, #-1
	CMP 481, -1
	JMN 0, <-52
