// Seed: 2593968160
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wand id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_13;
  assign id_4 = 1'd0 - id_3 || -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd28
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output logic [7:0] id_6;
  output wire id_5;
  input wire id_4;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_4,
      id_3
  );
  inout wire id_3;
  inout wire _id_2;
  output wire id_1;
  assign id_6[id_2 : 1'b0] = 1;
endmodule
