// Seed: 507925216
module module_0 (
    input uwire id_0,
    output tri1 id_1,
    output wand id_2,
    input tri1 id_3,
    output wor id_4,
    input uwire id_5,
    output supply1 id_6,
    input supply1 id_7,
    output wand id_8,
    output wor id_9
);
  assign id_8 = 1;
  always id_6 = 1;
  assign id_2 = id_3;
endmodule
module module_1 (
    output supply1 id_0
    , id_8,
    input tri1 id_1,
    input supply0 id_2,
    output supply1 id_3
    , id_9,
    output tri1 id_4,
    output supply0 id_5,
    output supply0 id_6
);
  assign id_4 = 1;
  assign id_0 = (1);
  reg id_10;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_4,
      id_1,
      id_4,
      id_2,
      id_6,
      id_1,
      id_0,
      id_6
  );
  assign modCall_1.id_4 = 0;
  wire id_11, id_12, id_13;
  always id_10 <= 1;
  wire id_14, id_15, id_16, id_17;
endmodule
