#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f94c8500090 .scope module, "memTest" "memTest" 2 3;
 .timescale 0 0;
v0x7f94c8522f10_0 .var "PC", 31 0;
v0x7f94c8522fe0_0 .var "clk", 0 0;
v0x7f94c8523070_0 .var "data_addr", 31 0;
v0x7f94c8523120_0 .var "data_in", 31 0;
v0x7f94c85231d0_0 .net "data_out", 31 0, L_0x7f94c8523b40;  1 drivers
v0x7f94c85232a0_0 .net "instruction", 31 0, L_0x7f94c8523740;  1 drivers
v0x7f94c8523350_0 .var "wr_en", 0 0;
E_0x7f94c8510110 .event negedge, v0x7f94c8522a00_0;
S_0x7f94c8504730 .scope module, "dut" "memory" 2 14, 3 12 0, S_0x7f94c8500090;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC"
    .port_info 1 /OUTPUT 32 "instruction"
    .port_info 2 /OUTPUT 32 "data_out"
    .port_info 3 /INPUT 32 "data_in"
    .port_info 4 /INPUT 32 "data_addr"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "wr_en"
L_0x7f94c8523740 .functor BUFZ 32, L_0x7f94c8523400, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f94c8523b40 .functor BUFZ 32, L_0x7f94c8523830, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f94c85105f0_0 .net "PC", 31 0, v0x7f94c8522f10_0;  1 drivers
v0x7f94c85223f0_0 .net *"_s0", 31 0, L_0x7f94c8523400;  1 drivers
v0x7f94c8522490_0 .net *"_s10", 31 0, L_0x7f94c8523830;  1 drivers
v0x7f94c8522540_0 .net *"_s13", 11 0, L_0x7f94c85238d0;  1 drivers
v0x7f94c85225f0_0 .net *"_s14", 13 0, L_0x7f94c85239e0;  1 drivers
L_0x7f94c0038050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f94c85226e0_0 .net *"_s17", 1 0, L_0x7f94c0038050;  1 drivers
v0x7f94c8522790_0 .net *"_s3", 11 0, L_0x7f94c85234e0;  1 drivers
v0x7f94c8522840_0 .net *"_s4", 13 0, L_0x7f94c85235e0;  1 drivers
L_0x7f94c0038008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f94c85228f0_0 .net *"_s7", 1 0, L_0x7f94c0038008;  1 drivers
v0x7f94c8522a00_0 .net "clk", 0 0, v0x7f94c8522fe0_0;  1 drivers
v0x7f94c8522aa0_0 .net "data_addr", 31 0, v0x7f94c8523070_0;  1 drivers
v0x7f94c8522b50_0 .net "data_in", 31 0, v0x7f94c8523120_0;  1 drivers
v0x7f94c8522c00_0 .net "data_out", 31 0, L_0x7f94c8523b40;  alias, 1 drivers
v0x7f94c8522cb0_0 .net "instruction", 31 0, L_0x7f94c8523740;  alias, 1 drivers
v0x7f94c8522d60 .array "mem", 0 4095, 31 0;
v0x7f94c8522e00_0 .net "wr_en", 0 0, v0x7f94c8523350_0;  1 drivers
E_0x7f94c850e4c0 .event posedge, v0x7f94c8522a00_0;
L_0x7f94c8523400 .array/port v0x7f94c8522d60, L_0x7f94c85235e0;
L_0x7f94c85234e0 .part v0x7f94c8522f10_0, 2, 12;
L_0x7f94c85235e0 .concat [ 12 2 0 0], L_0x7f94c85234e0, L_0x7f94c0038008;
L_0x7f94c8523830 .array/port v0x7f94c8522d60, L_0x7f94c85239e0;
L_0x7f94c85238d0 .part v0x7f94c8523070_0, 2, 12;
L_0x7f94c85239e0 .concat [ 12 2 0 0], L_0x7f94c85238d0, L_0x7f94c0038050;
    .scope S_0x7f94c8504730;
T_0 ;
    %wait E_0x7f94c850e4c0;
    %load/vec4 v0x7f94c8522e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7f94c8522b50_0;
    %load/vec4 v0x7f94c8522aa0_0;
    %parti/s 12, 2, 3;
    %pad/u 14;
    %ix/vec4 4;
    %store/vec4a v0x7f94c8522d60, 4, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f94c8504730;
T_1 ;
    %wait E_0x7f94c850e4c0;
    %load/vec4 v0x7f94c8522aa0_0;
    %parti/s 2, 0, 2;
    %or/r;
    %load/vec4 v0x7f94c8522e00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %vpi_call 3 63 "$display", "Warning: misaligned data_addr access, truncating: %h", v0x7f94c8522aa0_0 {0 0 0};
T_1.0 ;
    %load/vec4 v0x7f94c8522aa0_0;
    %parti/s 18, 14, 5;
    %or/r;
    %load/vec4 v0x7f94c8522e00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %vpi_call 3 66 "$display", "Error: data_addr outside implemented memory range: %h", v0x7f94c8522aa0_0 {0 0 0};
    %vpi_call 3 67 "$stop" {0 0 0};
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f94c8504730;
T_2 ;
    %wait E_0x7f94c850e4c0;
    %load/vec4 v0x7f94c85105f0_0;
    %parti/s 2, 0, 2;
    %or/r;
    %load/vec4 v0x7f94c8522e00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %vpi_call 3 73 "$display", "Warning: misaligned PC access, truncating: %h", v0x7f94c85105f0_0 {0 0 0};
T_2.0 ;
    %load/vec4 v0x7f94c85105f0_0;
    %parti/s 18, 14, 5;
    %or/r;
    %load/vec4 v0x7f94c8522e00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %vpi_call 3 76 "$display", "Error: PC outside implemented memory range: %h", v0x7f94c85105f0_0 {0 0 0};
    %vpi_call 3 77 "$stop" {0 0 0};
T_2.2 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f94c8500090;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f94c8522fe0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x7f94c8500090;
T_4 ;
    %delay 1, 0;
    %load/vec4 v0x7f94c8522fe0_0;
    %nor/r;
    %store/vec4 v0x7f94c8522fe0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f94c8500090;
T_5 ;
    %wait E_0x7f94c8510110;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f94c8522f10_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f94c8523120_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x7f94c8523070_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f94c8523350_0, 0, 1;
    %wait E_0x7f94c850e4c0;
    %delay 1, 0;
    %load/vec4 v0x7f94c85231d0_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %vpi_call 2 31 "$display", "writing to port is not working" {0 0 0};
T_5.0 ;
    %wait E_0x7f94c8510110;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x7f94c8522f10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f94c8523120_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x7f94c8523070_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f94c8523350_0, 0, 1;
    %wait E_0x7f94c850e4c0;
    %delay 1, 0;
    %load/vec4 v0x7f94c85232a0_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %vpi_call 2 45 "$display", "reading instruction from memory is not working" {0 0 0};
T_5.2 ;
    %wait E_0x7f94c8510110;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f94c8522f10_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7f94c8523120_0, 0, 32;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x7f94c8523070_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f94c8523350_0, 0, 1;
    %wait E_0x7f94c850e4c0;
    %delay 1, 0;
    %load/vec4 v0x7f94c85231d0_0;
    %cmpi/ne 4, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %vpi_call 2 59 "$display", "reading data from memory is not working" {0 0 0};
T_5.4 ;
    %wait E_0x7f94c8510110;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x7f94c8522f10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f94c8523120_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7f94c8523070_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f94c8523350_0, 0, 1;
    %wait E_0x7f94c850e4c0;
    %delay 1, 0;
    %load/vec4 v0x7f94c85232a0_0;
    %cmpi/ne 4, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %vpi_call 2 73 "$display", "reading instruction from memory is not working" {0 0 0};
T_5.6 ;
    %vpi_call 2 76 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Memory/memory.t.v";
    "Memory/memory.v";
