Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Apr 12 16:41:38 2024
| Host         : DESKTOP-PDOT4RD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ICOBS_light_TOP_timing_summary_routed.rpt -pb ICOBS_light_TOP_timing_summary_routed.pb -rpx ICOBS_light_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : ICOBS_light_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
DPIR-1     Warning           Asynchronous driver check                           1           
LUTAR-1    Warning           LUT drives async reset alert                        1           
TIMING-20  Warning           Non-clocked latch                                   1           
LATCH-1    Advisory          Existing latches in the design                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3946)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8432)
5. checking no_input_delay (38)
6. checking no_output_delay (62)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (3946)
---------------------------
 There are 1298 register/latch pins with no clock driven by root clock pin: MCU/IBEX/IBEX_VER_1/core_clock_gate_i/clk_en_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MCU/periphs/U_MY_PERIPH/U_SEG_CTRL/dut2/count_reg[17]/Q (HIGH)

 There are 2646 register/latch pins with no clock driven by root clock pin: clock_div/count_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8432)
---------------------------------------------------
 There are 8432 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (38)
-------------------------------
 There are 38 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (62)
--------------------------------
 There are 62 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.328       -2.066                     10                  206        0.056        0.000                      0                  206        4.500        0.000                       0                    61  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                               Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                               ------------       ----------      --------------
MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk  {0.000 10.000}     20.000          50.000          
  clk100_VGA_Clock_Multi                            {0.000 5.000}      10.000          100.000         
  clk25_VGA_Clock_Multi                             {0.000 20.000}     40.000          25.000          
  clkfbout_VGA_Clock_Multi                          {0.000 10.000}     20.000          50.000          
sys_clk_pin                                         {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk                                                                                                                                                    7.000        0.000                       0                     1  
  clk100_VGA_Clock_Multi                                  7.007        0.000                      0                    7        0.233        0.000                      0                    7        4.500        0.000                       0                    30  
  clk25_VGA_Clock_Multi                                  33.736        0.000                      0                   57        0.228        0.000                      0                   57       19.500        0.000                       0                    25  
  clkfbout_VGA_Clock_Multi                                                                                                                                                                           17.845        0.000                       0                     3  
sys_clk_pin                                               6.868        0.000                      0                    1        1.016        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk25_VGA_Clock_Multi   clk100_VGA_Clock_Multi       -0.328       -2.066                     10                  141        0.056        0.000                      0                  141  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                
----------                ----------                --------                
(none)                                                                        
(none)                    clk100_VGA_Clock_Multi                              
(none)                    clk25_VGA_Clock_Multi                               
(none)                    clkfbout_VGA_Clock_Multi                            
(none)                                              clk100_VGA_Clock_Multi    
(none)                                              clk25_VGA_Clock_Multi     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
  To Clock:  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100_VGA_Clock_Multi
  To Clock:  clk100_VGA_Clock_Multi

Setup :            0  Failing Endpoints,  Worst Slack        7.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.007ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 0.664ns (28.318%)  route 1.681ns (71.682%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.548     1.548    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X10Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518     2.066 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.812     2.878    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt_1
    SLICE_X10Y82         LUT2 (Prop_lut2_I0_O)        0.146     3.024 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.869     3.893    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_1
    RAMB18_X0Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.474    11.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.078    11.552    
                         clock uncertainty           -0.088    11.464    
    RAMB18_X0Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    10.900    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.900    
                         arrival time                          -3.893    
  -------------------------------------------------------------------
                         slack                                  7.007    

Slack (MET) :             7.544ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.642ns (31.979%)  route 1.366ns (68.021%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.470 - 10.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.548     1.548    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X10Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518     2.066 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.812     2.878    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X10Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.002 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_6/O
                         net (fo=1, routed)           0.554     3.556    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_3
    RAMB36_X0Y16         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.470    11.470    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.078    11.548    
                         clock uncertainty           -0.088    11.460    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.100    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.100    
                         arrival time                          -3.556    
  -------------------------------------------------------------------
                         slack                                  7.544    

Slack (MET) :             7.632ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.580ns (30.180%)  route 1.342ns (69.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 11.473 - 10.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.549     1.549    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.456     2.005 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.627     2.632    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     2.756 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.714     3.471    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_2
    RAMB36_X2Y16         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.473    11.473    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.078    11.551    
                         clock uncertainty           -0.088    11.463    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.103    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.103    
                         arrival time                          -3.471    
  -------------------------------------------------------------------
                         slack                                  7.632    

Slack (MET) :             8.209ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.456ns (34.031%)  route 0.884ns (65.969%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 11.468 - 10.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.549     1.549    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.456     2.005 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.884     2.889    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/pwropt
    RAMB36_X2Y15         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.468    11.468    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.078    11.546    
                         clock uncertainty           -0.088    11.458    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.098    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.098    
                         arrival time                          -2.889    
  -------------------------------------------------------------------
                         slack                                  8.209    

Slack (MET) :             8.735ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.456ns (41.097%)  route 0.654ns (58.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 11.433 - 10.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.549     1.549    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.456     2.005 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.654     2.659    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe
    SLICE_X48Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.433    11.433    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.116    11.549    
                         clock uncertainty           -0.088    11.461    
    SLICE_X48Y82         FDRE (Setup_fdre_C_D)       -0.067    11.394    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.394    
                         arrival time                          -2.659    
  -------------------------------------------------------------------
                         slack                                  8.735    

Slack (MET) :             8.972ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.518ns (57.008%)  route 0.391ns (42.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 11.433 - 10.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.548     1.548    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X10Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518     2.066 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.391     2.457    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X10Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.433    11.433    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X10Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.115    11.548    
                         clock uncertainty           -0.088    11.460    
    SLICE_X10Y82         FDRE (Setup_fdre_C_D)       -0.031    11.429    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.429    
                         arrival time                          -2.457    
  -------------------------------------------------------------------
                         slack                                  8.972    

Slack (MET) :             9.008ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.518ns (60.300%)  route 0.341ns (39.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 11.433 - 10.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.548     1.548    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X10Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518     2.066 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.341     2.407    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X10Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.433    11.433    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X10Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.115    11.548    
                         clock uncertainty           -0.088    11.460    
    SLICE_X10Y82         FDRE (Setup_fdre_C_D)       -0.045    11.415    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.415    
                         arrival time                          -2.407    
  -------------------------------------------------------------------
                         slack                                  9.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X10Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.128     0.849    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X10Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.825     0.825    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X10Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X10Y82         FDRE (Hold_fdre_C_D)         0.059     0.617    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X10Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.121     0.843    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X10Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.825     0.825    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X10Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X10Y82         FDRE (Hold_fdre_C_D)         0.052     0.610    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.610    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.735%)  route 0.254ns (64.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.254     0.952    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe
    SLICE_X48Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.825     0.825    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X48Y82         FDRE (Hold_fdre_C_D)         0.070     0.628    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.628    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.141ns (25.827%)  route 0.405ns (74.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.405     1.104    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/pwropt
    RAMB36_X2Y15         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.865     0.865    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.631    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069     0.700    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.186ns (25.840%)  route 0.534ns (74.160%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.141     0.699 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.226     0.925    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.045     0.970 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.307     1.278    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_2
    RAMB36_X2Y16         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.870     0.870    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.636    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069     0.705    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.209ns (28.608%)  route 0.522ns (71.392%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X10Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.164     0.722 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.288     1.010    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X10Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.055 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_6/O
                         net (fo=1, routed)           0.234     1.288    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_3
    RAMB36_X0Y16         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.869     0.869    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.635    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069     0.704    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.210ns (23.799%)  route 0.672ns (76.201%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X10Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.164     0.722 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.212     0.933    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt
    SLICE_X10Y82         LUT2 (Prop_lut2_I1_O)        0.046     0.979 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.461     1.440    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_1
    RAMB18_X0Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.874     0.874    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.640    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                      0.003     0.643    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.797    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100_VGA_Clock_Multi
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y16     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y16     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y15     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y15     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y34     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y34     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk25_VGA_Clock_Multi
  To Clock:  clk25_VGA_Clock_Multi

Setup :            0  Failing Endpoints,  Worst Slack       33.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.736ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        6.152ns  (logic 1.058ns (17.199%)  route 5.094ns (82.801%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X15Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456     2.002 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/Q
                         net (fo=52, routed)          2.915     4.917    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[2]
    SLICE_X33Y70         LUT4 (Prop_lut4_I0_O)        0.152     5.069 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_5/O
                         net (fo=1, routed)           0.433     5.502    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_5_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I1_O)        0.326     5.828 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3/O
                         net (fo=2, routed)           1.745     7.574    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3_n_0
    SLICE_X13Y83         LUT3 (Prop_lut3_I0_O)        0.124     7.698 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_2/O
                         net (fo=1, routed)           0.000     7.698    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]
    SLICE_X13Y83         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.433    41.433    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y83         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/C
                         clock pessimism              0.092    41.525    
                         clock uncertainty           -0.123    41.402    
    SLICE_X13Y83         FDRE (Setup_fdre_C_D)        0.032    41.434    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]
  -------------------------------------------------------------------
                         required time                         41.434    
                         arrival time                          -7.698    
  -------------------------------------------------------------------
                         slack                                 33.736    

Slack (MET) :             33.971ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 1.054ns (17.830%)  route 4.857ns (82.170%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 41.429 - 40.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.456     2.002 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[4]/Q
                         net (fo=49, routed)          2.777     4.779    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[4]
    SLICE_X30Y80         LUT4 (Prop_lut4_I3_O)        0.146     4.925 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_6/O
                         net (fo=1, routed)           0.452     5.377    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_6_n_0
    SLICE_X30Y80         LUT6 (Prop_lut6_I5_O)        0.328     5.705 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_4/O
                         net (fo=2, routed)           1.628     7.333    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_4_n_0
    SLICE_X15Y80         LUT6 (Prop_lut6_I0_O)        0.124     7.457 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[3]_i_1/O
                         net (fo=1, routed)           0.000     7.457    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[3]
    SLICE_X15Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.429    41.429    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X15Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
                         clock pessimism              0.092    41.521    
                         clock uncertainty           -0.123    41.398    
    SLICE_X15Y80         FDRE (Setup_fdre_C_D)        0.031    41.429    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]
  -------------------------------------------------------------------
                         required time                         41.429    
                         arrival time                          -7.457    
  -------------------------------------------------------------------
                         slack                                 33.971    

Slack (MET) :             34.510ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        5.184ns  (logic 0.704ns (13.580%)  route 4.480ns (86.420%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.424ns = ( 41.424 - 40.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.456     2.002 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[4]/Q
                         net (fo=49, routed)          2.777     4.779    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[4]
    SLICE_X30Y80         LUT5 (Prop_lut5_I0_O)        0.124     4.903 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[0]_i_2/O
                         net (fo=1, routed)           0.742     5.645    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[0]_i_2_n_0
    SLICE_X15Y81         LUT3 (Prop_lut3_I1_O)        0.124     5.769 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[0]_i_1/O
                         net (fo=3, routed)           0.961     6.730    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[0]_i_1_n_0
    SLICE_X39Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.424    41.424    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X39Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica_1/C
                         clock pessimism              0.007    41.431    
                         clock uncertainty           -0.123    41.307    
    SLICE_X39Y80         FDRE (Setup_fdre_C_D)       -0.067    41.240    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica_1
  -------------------------------------------------------------------
                         required time                         41.240    
                         arrival time                          -6.730    
  -------------------------------------------------------------------
                         slack                                 34.510    

Slack (MET) :             34.911ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        4.899ns  (logic 0.704ns (14.372%)  route 4.195ns (85.628%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 41.430 - 40.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.456     2.002 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[4]/Q
                         net (fo=49, routed)          2.777     4.779    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[4]
    SLICE_X30Y80         LUT5 (Prop_lut5_I0_O)        0.124     4.903 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[0]_i_2/O
                         net (fo=1, routed)           0.742     5.645    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[0]_i_2_n_0
    SLICE_X15Y81         LUT3 (Prop_lut3_I1_O)        0.124     5.769 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[0]_i_1/O
                         net (fo=3, routed)           0.676     6.445    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[0]_i_1_n_0
    SLICE_X13Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.430    41.430    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
                         clock pessimism              0.116    41.546    
                         clock uncertainty           -0.123    41.423    
    SLICE_X13Y81         FDRE (Setup_fdre_C_D)       -0.067    41.356    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica
  -------------------------------------------------------------------
                         required time                         41.356    
                         arrival time                          -6.445    
  -------------------------------------------------------------------
                         slack                                 34.911    

Slack (MET) :             35.150ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 1.058ns (24.745%)  route 3.218ns (75.255%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 41.429 - 40.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.545     1.545    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.456     2.001 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/Q
                         net (fo=45, routed)          1.030     3.031    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Q[2]
    SLICE_X28Y82         LUT5 (Prop_lut5_I0_O)        0.152     3.183 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23/O
                         net (fo=5, routed)           0.761     3.944    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23_n_0
    SLICE_X28Y80         LUT6 (Prop_lut6_I1_O)        0.326     4.270 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=14, routed)          0.458     4.728    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X28Y80         LUT2 (Prop_lut2_I0_O)        0.124     4.852 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.968     5.821    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X28Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.429    41.429    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X28Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
                         clock pessimism              0.094    41.523    
                         clock uncertainty           -0.123    41.400    
    SLICE_X28Y82         FDRE (Setup_fdre_C_R)       -0.429    40.971    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]
  -------------------------------------------------------------------
                         required time                         40.971    
                         arrival time                          -5.821    
  -------------------------------------------------------------------
                         slack                                 35.150    

Slack (MET) :             35.150ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 1.058ns (24.745%)  route 3.218ns (75.255%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 41.429 - 40.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.545     1.545    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.456     2.001 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/Q
                         net (fo=45, routed)          1.030     3.031    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Q[2]
    SLICE_X28Y82         LUT5 (Prop_lut5_I0_O)        0.152     3.183 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23/O
                         net (fo=5, routed)           0.761     3.944    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23_n_0
    SLICE_X28Y80         LUT6 (Prop_lut6_I1_O)        0.326     4.270 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=14, routed)          0.458     4.728    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X28Y80         LUT2 (Prop_lut2_I0_O)        0.124     4.852 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.968     5.821    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X28Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.429    41.429    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X28Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/C
                         clock pessimism              0.094    41.523    
                         clock uncertainty           -0.123    41.400    
    SLICE_X28Y82         FDRE (Setup_fdre_C_R)       -0.429    40.971    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]
  -------------------------------------------------------------------
                         required time                         40.971    
                         arrival time                          -5.821    
  -------------------------------------------------------------------
                         slack                                 35.150    

Slack (MET) :             35.150ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 1.058ns (24.745%)  route 3.218ns (75.255%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 41.429 - 40.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.545     1.545    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.456     2.001 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/Q
                         net (fo=45, routed)          1.030     3.031    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Q[2]
    SLICE_X28Y82         LUT5 (Prop_lut5_I0_O)        0.152     3.183 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23/O
                         net (fo=5, routed)           0.761     3.944    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23_n_0
    SLICE_X28Y80         LUT6 (Prop_lut6_I1_O)        0.326     4.270 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=14, routed)          0.458     4.728    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X28Y80         LUT2 (Prop_lut2_I0_O)        0.124     4.852 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.968     5.821    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X28Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.429    41.429    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X28Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
                         clock pessimism              0.094    41.523    
                         clock uncertainty           -0.123    41.400    
    SLICE_X28Y82         FDRE (Setup_fdre_C_R)       -0.429    40.971    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]
  -------------------------------------------------------------------
                         required time                         40.971    
                         arrival time                          -5.821    
  -------------------------------------------------------------------
                         slack                                 35.150    

Slack (MET) :             35.150ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 1.058ns (24.745%)  route 3.218ns (75.255%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 41.429 - 40.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.545     1.545    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.456     2.001 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/Q
                         net (fo=45, routed)          1.030     3.031    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Q[2]
    SLICE_X28Y82         LUT5 (Prop_lut5_I0_O)        0.152     3.183 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23/O
                         net (fo=5, routed)           0.761     3.944    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23_n_0
    SLICE_X28Y80         LUT6 (Prop_lut6_I1_O)        0.326     4.270 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=14, routed)          0.458     4.728    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X28Y80         LUT2 (Prop_lut2_I0_O)        0.124     4.852 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.968     5.821    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X28Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.429    41.429    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X28Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/C
                         clock pessimism              0.094    41.523    
                         clock uncertainty           -0.123    41.400    
    SLICE_X28Y82         FDRE (Setup_fdre_C_R)       -0.429    40.971    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]
  -------------------------------------------------------------------
                         required time                         40.971    
                         arrival time                          -5.821    
  -------------------------------------------------------------------
                         slack                                 35.150    

Slack (MET) :             35.176ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 1.058ns (24.770%)  route 3.213ns (75.230%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 41.429 - 40.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.545     1.545    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.456     2.001 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/Q
                         net (fo=45, routed)          1.030     3.031    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Q[2]
    SLICE_X28Y82         LUT5 (Prop_lut5_I0_O)        0.152     3.183 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23/O
                         net (fo=5, routed)           0.761     3.944    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23_n_0
    SLICE_X28Y80         LUT6 (Prop_lut6_I1_O)        0.326     4.270 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=14, routed)          0.458     4.728    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X28Y80         LUT2 (Prop_lut2_I0_O)        0.124     4.852 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.964     5.816    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X29Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.429    41.429    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
                         clock pessimism              0.116    41.545    
                         clock uncertainty           -0.123    41.422    
    SLICE_X29Y82         FDRE (Setup_fdre_C_R)       -0.429    40.993    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]
  -------------------------------------------------------------------
                         required time                         40.993    
                         arrival time                          -5.816    
  -------------------------------------------------------------------
                         slack                                 35.176    

Slack (MET) :             35.176ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 1.058ns (24.770%)  route 3.213ns (75.230%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 41.429 - 40.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.545     1.545    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.456     2.001 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/Q
                         net (fo=45, routed)          1.030     3.031    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Q[2]
    SLICE_X28Y82         LUT5 (Prop_lut5_I0_O)        0.152     3.183 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23/O
                         net (fo=5, routed)           0.761     3.944    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23_n_0
    SLICE_X28Y80         LUT6 (Prop_lut6_I1_O)        0.326     4.270 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=14, routed)          0.458     4.728    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X28Y80         LUT2 (Prop_lut2_I0_O)        0.124     4.852 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.964     5.816    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X29Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.429    41.429    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
                         clock pessimism              0.116    41.545    
                         clock uncertainty           -0.123    41.422    
    SLICE_X29Y82         FDRE (Setup_fdre_C_R)       -0.429    40.993    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]
  -------------------------------------------------------------------
                         required time                         40.993    
                         arrival time                          -5.816    
  -------------------------------------------------------------------
                         slack                                 35.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.096%)  route 0.146ns (43.904%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.555     0.555    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/Q
                         net (fo=47, routed)          0.146     0.841    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Q[0]
    SLICE_X28Y82         LUT4 (Prop_lut4_I1_O)        0.045     0.886 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_17/O
                         net (fo=2, routed)           0.000     0.886    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/D[3]
    SLICE_X28Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.822     0.822    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X28Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
                         clock pessimism             -0.255     0.568    
    SLICE_X28Y82         FDRE (Hold_fdre_C_D)         0.091     0.659    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.183ns (47.188%)  route 0.205ns (52.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.555     0.555    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.141     0.696 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/Q
                         net (fo=47, routed)          0.205     0.901    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Q[0]
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.042     0.943 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_20/O
                         net (fo=2, routed)           0.000     0.943    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/D[0]
    SLICE_X29Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.822     0.822    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
                         clock pessimism             -0.268     0.555    
    SLICE_X29Y82         FDRE (Hold_fdre_C_D)         0.101     0.656    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.834%)  route 0.195ns (51.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.559     0.559    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y83         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/Q
                         net (fo=39, routed)          0.195     0.895    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[9]
    SLICE_X13Y83         LUT3 (Prop_lut3_I1_O)        0.045     0.940 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_2/O
                         net (fo=1, routed)           0.000     0.940    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]
    SLICE_X13Y83         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.826     0.826    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y83         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/C
                         clock pessimism             -0.268     0.559    
    SLICE_X13Y83         FDRE (Hold_fdre_C_D)         0.092     0.651    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.537%)  route 0.214ns (53.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.557     0.557    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X15Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/Q
                         net (fo=52, routed)          0.214     0.911    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[2]
    SLICE_X15Y82         LUT6 (Prop_lut6_I5_O)        0.045     0.956 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[5]_i_1/O
                         net (fo=1, routed)           0.000     0.956    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[5]_i_1_n_0
    SLICE_X15Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.825     0.825    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X15Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/C
                         clock pessimism             -0.254     0.572    
    SLICE_X15Y82         FDRE (Hold_fdre_C_D)         0.092     0.664    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.448%)  route 0.242ns (56.552%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]/Q
                         net (fo=48, routed)          0.242     0.941    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[6]
    SLICE_X15Y82         LUT5 (Prop_lut5_I2_O)        0.045     0.986 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_1/O
                         net (fo=1, routed)           0.000     0.986    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]
    SLICE_X15Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.825     0.825    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X15Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/C
                         clock pessimism             -0.254     0.572    
    SLICE_X15Y82         FDRE (Hold_fdre_C_D)         0.107     0.679    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (44.003%)  route 0.237ns (55.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/Q
                         net (fo=45, routed)          0.237     0.935    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[0]
    SLICE_X15Y80         LUT6 (Prop_lut6_I3_O)        0.045     0.980 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[3]_i_1/O
                         net (fo=1, routed)           0.000     0.980    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[3]
    SLICE_X15Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.823     0.823    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X15Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
                         clock pessimism             -0.254     0.570    
    SLICE_X15Y80         FDRE (Hold_fdre_C_D)         0.092     0.662    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.448%)  route 0.242ns (56.552%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]/Q
                         net (fo=48, routed)          0.242     0.941    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[6]
    SLICE_X15Y82         LUT4 (Prop_lut4_I3_O)        0.045     0.986 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[7]_i_1/O
                         net (fo=1, routed)           0.000     0.986    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[7]
    SLICE_X15Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.825     0.825    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X15Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/C
                         clock pessimism             -0.254     0.572    
    SLICE_X15Y82         FDRE (Hold_fdre_C_D)         0.092     0.664    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.343%)  route 0.253ns (57.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X15Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/Q
                         net (fo=51, routed)          0.253     0.952    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[5]
    SLICE_X13Y82         LUT3 (Prop_lut3_I2_O)        0.045     0.997 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[6]_i_1/O
                         net (fo=1, routed)           0.000     0.997    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[6]
    SLICE_X13Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.825     0.825    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]/C
                         clock pessimism             -0.254     0.572    
    SLICE_X13Y82         FDRE (Hold_fdre_C_D)         0.092     0.664    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.885%)  route 0.248ns (57.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.555     0.555    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X28Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/Q
                         net (fo=48, routed)          0.248     0.943    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Q[6]
    SLICE_X28Y82         LUT3 (Prop_lut3_I0_O)        0.045     0.988 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_14/O
                         net (fo=2, routed)           0.000     0.988    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/D[6]
    SLICE_X28Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.822     0.822    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X28Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/C
                         clock pessimism             -0.268     0.555    
    SLICE_X28Y82         FDRE (Hold_fdre_C_D)         0.092     0.647    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.934%)  route 0.332ns (64.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/Q
                         net (fo=45, routed)          0.220     0.919    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[0]
    SLICE_X13Y82         LUT5 (Prop_lut5_I2_O)        0.045     0.964 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[4]_i_1/O
                         net (fo=1, routed)           0.111     1.075    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[4]
    SLICE_X13Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.824     0.824    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[4]/C
                         clock pessimism             -0.254     0.571    
    SLICE_X13Y81         FDRE (Hold_fdre_C_D)         0.070     0.641    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.435    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk25_VGA_Clock_Multi
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y81     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y82     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_VGA_Clock_Multi
  To Clock:  clkfbout_VGA_Clock_Multi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_VGA_Clock_Multi
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y5    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.868ns  (required time - arrival time)
  Source:                 clock_div/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.676ns (21.630%)  route 2.449ns (78.370%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXTCLK (IN)
                         net (fo=0)                   0.000     0.000    EXTCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXTCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXTCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXTCLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clock_div/EXTCLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock_div/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clock_div/count_reg[0]/Q
                         net (fo=2, routed)           0.733     6.275    CLK50M_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.371 f  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.716     8.088    MCU/IBEX/IBEX_VER_1/core_clock_gate_i/CLK50M_s_BUFG
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.212 r  MCU/IBEX/IBEX_VER_1/core_clock_gate_i/clk_en_reg_i_1/O
                         net (fo=1, routed)           0.000     8.212    clock_div/lopt
    SLICE_X37Y46         FDRE                                         r  clock_div/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXTCLK (IN)
                         net (fo=0)                   0.000    10.000    EXTCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXTCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXTCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXTCLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    14.786    clock_div/EXTCLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock_div/count_reg[0]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    clock_div/count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -8.212    
  -------------------------------------------------------------------
                         slack                                  6.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.016ns  (arrival time - required time)
  Source:                 clock_div/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.212ns (19.143%)  route 0.895ns (80.857%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXTCLK (IN)
                         net (fo=0)                   0.000     0.000    EXTCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXTCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXTCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXTCLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    clock_div/EXTCLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock_div/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  clock_div/count_reg[0]/Q
                         net (fo=2, routed)           0.279     1.866    CLK50M_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.892 f  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.616     2.509    MCU/IBEX/IBEX_VER_1/core_clock_gate_i/CLK50M_s_BUFG
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.554 r  MCU/IBEX/IBEX_VER_1/core_clock_gate_i/clk_en_reg_i_1/O
                         net (fo=1, routed)           0.000     2.554    clock_div/lopt
    SLICE_X37Y46         FDRE                                         r  clock_div/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXTCLK (IN)
                         net (fo=0)                   0.000     0.000    EXTCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXTCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXTCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXTCLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    clock_div/EXTCLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock_div/count_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    clock_div/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  1.016    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXTCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4  EXTCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   clock_div/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clock_div/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clock_div/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clock_div/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clock_div/count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk25_VGA_Clock_Multi
  To Clock:  clk100_VGA_Clock_Multi

Setup :           10  Failing Endpoints,  Worst Slack       -0.328ns,  Total Violation       -2.066ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.328ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        9.362ns  (logic 7.182ns (76.718%)  route 2.180ns (23.282%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.456     2.002 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/Q
                         net (fo=3, routed)           0.544     2.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vcs_reg[9]_0[0]_repN_alias
    SLICE_X12Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.096 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry/CO[3]
                         net (fo=1, routed)           0.000     3.096    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.213 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.213    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.536 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.609     4.144    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     8.362 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     8.364    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.882 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[0]
                         net (fo=1, routed)           1.026    10.908    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.474    11.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.085    11.389    
                         clock uncertainty           -0.243    11.145    
    RAMB18_X0Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    10.579    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.579    
                         arrival time                         -10.908    
  -------------------------------------------------------------------
                         slack                                 -0.328    

Slack (VIOLATED) :        -0.325ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        9.359ns  (logic 7.182ns (76.742%)  route 2.177ns (23.258%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.456     2.002 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/Q
                         net (fo=3, routed)           0.544     2.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vcs_reg[9]_0[0]_repN_alias
    SLICE_X12Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.096 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry/CO[3]
                         net (fo=1, routed)           0.000     3.096    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.213 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.213    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.536 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.609     4.144    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     8.362 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     8.364    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.882 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[1]
                         net (fo=1, routed)           1.023    10.905    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.474    11.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.085    11.389    
                         clock uncertainty           -0.243    11.145    
    RAMB18_X0Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    10.579    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.579    
                         arrival time                         -10.905    
  -------------------------------------------------------------------
                         slack                                 -0.325    

Slack (VIOLATED) :        -0.228ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        9.262ns  (logic 7.182ns (77.547%)  route 2.080ns (22.453%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.456     2.002 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/Q
                         net (fo=3, routed)           0.544     2.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vcs_reg[9]_0[0]_repN_alias
    SLICE_X12Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.096 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry/CO[3]
                         net (fo=1, routed)           0.000     3.096    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.213 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.213    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.536 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.609     4.144    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     8.362 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     8.364    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     9.882 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[3]
                         net (fo=1, routed)           0.925    10.808    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.474    11.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.085    11.389    
                         clock uncertainty           -0.243    11.145    
    RAMB18_X0Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    10.579    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.579    
                         arrival time                         -10.808    
  -------------------------------------------------------------------
                         slack                                 -0.228    

Slack (VIOLATED) :        -0.226ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        9.260ns  (logic 7.182ns (77.561%)  route 2.078ns (22.439%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.456     2.002 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/Q
                         net (fo=3, routed)           0.544     2.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vcs_reg[9]_0[0]_repN_alias
    SLICE_X12Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.096 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry/CO[3]
                         net (fo=1, routed)           0.000     3.096    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.213 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.213    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.536 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.609     4.144    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     8.362 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     8.364    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518     9.882 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[7]
                         net (fo=1, routed)           0.924    10.806    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.474    11.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.085    11.389    
                         clock uncertainty           -0.243    11.145    
    RAMB18_X0Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    10.579    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.579    
                         arrival time                         -10.806    
  -------------------------------------------------------------------
                         slack                                 -0.226    

Slack (VIOLATED) :        -0.226ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        9.260ns  (logic 7.182ns (77.561%)  route 2.078ns (22.439%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.456     2.002 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/Q
                         net (fo=3, routed)           0.544     2.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vcs_reg[9]_0[0]_repN_alias
    SLICE_X12Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.096 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry/CO[3]
                         net (fo=1, routed)           0.000     3.096    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.213 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.213    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.536 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.609     4.144    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     8.362 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     8.364    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     9.882 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[4]
                         net (fo=1, routed)           0.924    10.806    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.474    11.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.085    11.389    
                         clock uncertainty           -0.243    11.145    
    RAMB18_X0Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    10.579    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.579    
                         arrival time                         -10.806    
  -------------------------------------------------------------------
                         slack                                 -0.226    

Slack (VIOLATED) :        -0.225ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        9.259ns  (logic 7.182ns (77.571%)  route 2.077ns (22.429%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.456     2.002 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/Q
                         net (fo=3, routed)           0.544     2.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vcs_reg[9]_0[0]_repN_alias
    SLICE_X12Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.096 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry/CO[3]
                         net (fo=1, routed)           0.000     3.096    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.213 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.213    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.536 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.609     4.144    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     8.362 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     8.364    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518     9.882 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[9]
                         net (fo=1, routed)           0.922    10.805    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.474    11.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.085    11.389    
                         clock uncertainty           -0.243    11.145    
    RAMB18_X0Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    10.579    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.579    
                         arrival time                         -10.805    
  -------------------------------------------------------------------
                         slack                                 -0.225    

Slack (VIOLATED) :        -0.225ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        9.258ns  (logic 7.182ns (77.575%)  route 2.076ns (22.425%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.456     2.002 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/Q
                         net (fo=3, routed)           0.544     2.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vcs_reg[9]_0[0]_repN_alias
    SLICE_X12Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.096 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry/CO[3]
                         net (fo=1, routed)           0.000     3.096    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.213 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.213    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.536 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.609     4.144    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     8.362 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     8.364    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     9.882 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[2]
                         net (fo=1, routed)           0.922    10.804    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.474    11.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.085    11.389    
                         clock uncertainty           -0.243    11.145    
    RAMB18_X0Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    10.579    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.579    
                         arrival time                         -10.804    
  -------------------------------------------------------------------
                         slack                                 -0.225    

Slack (VIOLATED) :        -0.102ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        9.135ns  (logic 7.182ns (78.622%)  route 1.953ns (21.378%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.456     2.002 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/Q
                         net (fo=3, routed)           0.544     2.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vcs_reg[9]_0[0]_repN_alias
    SLICE_X12Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.096 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry/CO[3]
                         net (fo=1, routed)           0.000     3.096    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.213 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.213    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.536 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.609     4.144    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     8.362 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     8.364    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518     9.882 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[5]
                         net (fo=1, routed)           0.799    10.681    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.474    11.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.085    11.389    
                         clock uncertainty           -0.243    11.145    
    RAMB18_X0Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    10.579    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.579    
                         arrival time                         -10.681    
  -------------------------------------------------------------------
                         slack                                 -0.102    

Slack (VIOLATED) :        -0.098ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        9.131ns  (logic 7.182ns (78.656%)  route 1.949ns (21.344%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.456     2.002 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/Q
                         net (fo=3, routed)           0.544     2.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vcs_reg[9]_0[0]_repN_alias
    SLICE_X12Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.096 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry/CO[3]
                         net (fo=1, routed)           0.000     3.096    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.213 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.213    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.536 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.609     4.144    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     8.362 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     8.364    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518     9.882 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[8]
                         net (fo=1, routed)           0.795    10.677    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.474    11.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.085    11.389    
                         clock uncertainty           -0.243    11.145    
    RAMB18_X0Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    10.579    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.579    
                         arrival time                         -10.677    
  -------------------------------------------------------------------
                         slack                                 -0.098    

Slack (VIOLATED) :        -0.082ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        9.115ns  (logic 7.182ns (78.793%)  route 1.933ns (21.207%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.456     2.002 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/Q
                         net (fo=3, routed)           0.544     2.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vcs_reg[9]_0[0]_repN_alias
    SLICE_X12Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.096 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry/CO[3]
                         net (fo=1, routed)           0.000     3.096    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.213 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.213    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.536 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.609     4.144    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     8.362 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     8.364    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518     9.882 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[6]
                         net (fo=1, routed)           0.779    10.661    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.474    11.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.085    11.389    
                         clock uncertainty           -0.243    11.145    
    RAMB18_X0Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    10.579    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.579    
                         arrival time                         -10.661    
  -------------------------------------------------------------------
                         slack                                 -0.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.478ns (63.415%)  route 0.276ns (36.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.649     0.649    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/CLK
    DSP48_X0Y34          DSP48E1                                      r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.478     1.127 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[8]
                         net (fo=1, routed)           0.276     1.403    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.874     0.874    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     0.921    
                         clock uncertainty            0.243     1.164    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.347    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.478ns (63.399%)  route 0.276ns (36.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.649     0.649    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/CLK
    DSP48_X0Y34          DSP48E1                                      r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.478     1.127 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[6]
                         net (fo=1, routed)           0.276     1.403    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.874     0.874    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     0.921    
                         clock uncertainty            0.243     1.164    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.347    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.478ns (63.247%)  route 0.278ns (36.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.649     0.649    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/CLK
    DSP48_X0Y34          DSP48E1                                      r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.478     1.127 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[5]
                         net (fo=1, routed)           0.278     1.405    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.874     0.874    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     0.921    
                         clock uncertainty            0.243     1.164    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.347    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.478ns (60.090%)  route 0.317ns (39.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.649     0.649    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/CLK
    DSP48_X0Y34          DSP48E1                                      r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.478     1.127 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[9]
                         net (fo=1, routed)           0.317     1.445    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.874     0.874    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     0.921    
                         clock uncertainty            0.243     1.164    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.347    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.478ns (59.942%)  route 0.319ns (40.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.649     0.649    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/CLK
    DSP48_X0Y34          DSP48E1                                      r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.478     1.127 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[3]
                         net (fo=1, routed)           0.319     1.447    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.874     0.874    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     0.921    
                         clock uncertainty            0.243     1.164    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.347    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.478ns (58.716%)  route 0.336ns (41.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.649     0.649    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/CLK
    DSP48_X0Y34          DSP48E1                                      r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.478     1.127 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[2]
                         net (fo=1, routed)           0.336     1.463    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.874     0.874    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     0.921    
                         clock uncertainty            0.243     1.164    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.347    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.478ns (58.675%)  route 0.337ns (41.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.649     0.649    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/CLK
    DSP48_X0Y34          DSP48E1                                      r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.478     1.127 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[4]
                         net (fo=1, routed)           0.337     1.464    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.874     0.874    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     0.921    
                         clock uncertainty            0.243     1.164    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.347    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.478ns (58.603%)  route 0.338ns (41.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.649     0.649    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/CLK
    DSP48_X0Y34          DSP48E1                                      r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.478     1.127 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[7]
                         net (fo=1, routed)           0.338     1.465    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.874     0.874    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     0.921    
                         clock uncertainty            0.243     1.164    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.347    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.478ns (57.625%)  route 0.352ns (42.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.649     0.649    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/CLK
    DSP48_X0Y34          DSP48E1                                      r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.478     1.127 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[1]
                         net (fo=1, routed)           0.352     1.479    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.874     0.874    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     0.921    
                         clock uncertainty            0.243     1.164    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.347    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.478ns (57.486%)  route 0.354ns (42.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.649     0.649    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/CLK
    DSP48_X0Y34          DSP48E1                                      r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.478     1.127 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[0]
                         net (fo=1, routed)           0.354     1.481    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.874     0.874    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     0.921    
                         clock uncertainty            0.243     1.164    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.347    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.134    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          8492 Endpoints
Min Delay          8492 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/id_stage_i/id_fsm_q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.345ns  (logic 6.402ns (16.696%)  route 31.943ns (83.304%))
  Logic Levels:           30  (CARRY4=5 FDCE=1 LUT2=5 LUT3=2 LUT4=3 LUT5=5 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDCE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/id_stage_i/id_fsm_q_reg/C
    SLICE_X55Y29         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/IBEX/IBEX_VER_1/id_stage_i/id_fsm_q_reg/Q
                         net (fo=25, routed)          1.440     1.896    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q
    SLICE_X58Y32         LUT2 (Prop_lut2_I1_O)        0.153     2.049 r  MCU/IBEX/IBEX_VER_1/if_stage_i/err_inv_addr_i_5/O
                         net (fo=10, routed)          1.856     3.905    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_first_cycle_id
    SLICE_X48Y31         LUT6 (Prop_lut6_I1_O)        0.327     4.232 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_72/O
                         net (fo=2, routed)           0.654     4.886    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_72_n_0
    SLICE_X48Y29         LUT2 (Prop_lut2_I0_O)        0.124     5.010 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           1.972     6.982    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.152     7.134 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     7.585    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X48Y23         LUT2 (Prop_lut2_I0_O)        0.326     7.911 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           1.767     9.677    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I3_O)        0.124     9.801 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_25/O
                         net (fo=8, routed)           1.259    11.060    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_25_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.184 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_17/O
                         net (fo=2, routed)           0.826    12.010    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[12]
    SLICE_X45Y26         LUT5 (Prop_lut5_I3_O)        0.124    12.134 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_7/O
                         net (fo=1, routed)           0.000    12.134    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[14][1]
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.684 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.684    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.798 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.798    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.912 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.912    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.026 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.026    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.374 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[1]
                         net (fo=19, routed)          2.352    15.725    MCU/IBEX/IBEX_VER_1/if_stage_i/AHB_hwdata_o_reg[31][26]
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.303    16.028 r  MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[28]_i_5/O
                         net (fo=1, routed)           1.029    17.057    MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[28]_i_5_n_0
    SLICE_X63Y28         LUT5 (Prop_lut5_I3_O)        0.124    17.181 r  MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[28]_i_2/O
                         net (fo=5, routed)           1.668    18.849    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[28]_0[2]
    SLICE_X62Y39         LUT6 (Prop_lut6_I4_O)        0.124    18.973 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[28]_i_1/O
                         net (fo=12, routed)          0.797    19.770    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[29]
    SLICE_X59Y38         LUT4 (Prop_lut4_I1_O)        0.118    19.888 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_6__0/O
                         net (fo=2, routed)           0.750    20.638    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_6__0_n_0
    SLICE_X59Y37         LUT6 (Prop_lut6_I3_O)        0.326    20.964 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_2__0/O
                         net (fo=56, routed)          1.166    22.131    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[18]_0
    SLICE_X58Y38         LUT5 (Prop_lut5_I0_O)        0.152    22.283 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/err_inv_addr_i_2__0/O
                         net (fo=5, routed)           1.137    23.420    MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/cs_rvalid_temp_reg[1]_1
    SLICE_X60Y41         LUT3 (Prop_lut3_I0_O)        0.326    23.746 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/cs_rvalid_temp[1]_i_2/O
                         net (fo=37, routed)          3.228    26.974    MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/TO_INTEGER[1]
    SLICE_X37Y37         LUT3 (Prop_lut3_I1_O)        0.120    27.094 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/g_fifo_regs[2].rdata_q[2][31]_i_13/O
                         net (fo=32, routed)          1.071    28.165    MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/g_fifo_regs[2].rdata_q[2][31]_i_13_n_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I4_O)        0.327    28.492 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/g_fifo_regs[2].rdata_q[2][5]_i_3/O
                         net (fo=1, routed)           0.444    28.936    MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/stm_rdata[3][5]
    SLICE_X32Y35         LUT6 (Prop_lut6_I1_O)        0.124    29.060 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/g_fifo_regs[2].rdata_q[2][5]_i_2/O
                         net (fo=1, routed)           0.670    29.731    MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/g_fifo_regs[2].rdata_q[2][5]_i_2_n_0
    SLICE_X32Y35         LUT5 (Prop_lut5_I0_O)        0.124    29.855 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/g_fifo_regs[2].rdata_q[2][5]_i_1/O
                         net (fo=5, routed)           1.294    31.149    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/inst_STM_vec_s[5]
    SLICE_X46Y36         LUT6 (Prop_lut6_I4_O)        0.124    31.273 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_rdata_c_id_o[5]_i_1/O
                         net (fo=11, routed)          2.448    33.722    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].rdata_q_reg[0][5]_0
    SLICE_X52Y38         LUT2 (Prop_lut2_I0_O)        0.148    33.870 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_rdata_id_o[30]_i_7/O
                         net (fo=6, routed)           1.170    35.039    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_rdata_id_o[30]_i_7_n_0
    SLICE_X53Y35         LUT4 (Prop_lut4_I1_O)        0.356    35.395 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_rdata_id_o[24]_i_12/O
                         net (fo=13, routed)          1.622    37.017    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_rdata_id_o[24]_i_12_n_0
    SLICE_X57Y37         LUT5 (Prop_lut5_I2_O)        0.332    37.349 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_rdata_id_o[19]_i_3/O
                         net (fo=1, routed)           0.872    38.221    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_rdata_id_o[19]_i_3_n_0
    SLICE_X54Y36         LUT6 (Prop_lut6_I2_O)        0.124    38.345 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_rdata_id_o[19]_i_1/O
                         net (fo=1, routed)           0.000    38.345    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_out[19]
    SLICE_X54Y36         FDRE                                         r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/id_stage_i/id_fsm_q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.275ns  (logic 6.457ns (16.870%)  route 31.818ns (83.130%))
  Logic Levels:           30  (CARRY4=5 FDCE=1 LUT2=6 LUT3=2 LUT4=3 LUT5=4 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDCE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/id_stage_i/id_fsm_q_reg/C
    SLICE_X55Y29         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/IBEX/IBEX_VER_1/id_stage_i/id_fsm_q_reg/Q
                         net (fo=25, routed)          1.440     1.896    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q
    SLICE_X58Y32         LUT2 (Prop_lut2_I1_O)        0.153     2.049 r  MCU/IBEX/IBEX_VER_1/if_stage_i/err_inv_addr_i_5/O
                         net (fo=10, routed)          1.856     3.905    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_first_cycle_id
    SLICE_X48Y31         LUT6 (Prop_lut6_I1_O)        0.327     4.232 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_72/O
                         net (fo=2, routed)           0.654     4.886    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_72_n_0
    SLICE_X48Y29         LUT2 (Prop_lut2_I0_O)        0.124     5.010 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           1.972     6.982    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.152     7.134 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     7.585    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X48Y23         LUT2 (Prop_lut2_I0_O)        0.326     7.911 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           1.767     9.677    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I3_O)        0.124     9.801 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_25/O
                         net (fo=8, routed)           1.259    11.060    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_25_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.184 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_17/O
                         net (fo=2, routed)           0.826    12.010    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[12]
    SLICE_X45Y26         LUT5 (Prop_lut5_I3_O)        0.124    12.134 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_7/O
                         net (fo=1, routed)           0.000    12.134    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[14][1]
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.684 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.684    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.798 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.798    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.912 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.912    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.026 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.026    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.374 f  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[1]
                         net (fo=19, routed)          2.352    15.725    MCU/IBEX/IBEX_VER_1/if_stage_i/AHB_hwdata_o_reg[31][26]
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.303    16.028 f  MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[28]_i_5/O
                         net (fo=1, routed)           1.029    17.057    MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[28]_i_5_n_0
    SLICE_X63Y28         LUT5 (Prop_lut5_I3_O)        0.124    17.181 f  MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[28]_i_2/O
                         net (fo=5, routed)           1.668    18.849    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[28]_0[2]
    SLICE_X62Y39         LUT6 (Prop_lut6_I4_O)        0.124    18.973 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[28]_i_1/O
                         net (fo=12, routed)          0.797    19.770    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[29]
    SLICE_X59Y38         LUT4 (Prop_lut4_I1_O)        0.118    19.888 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_6__0/O
                         net (fo=2, routed)           0.750    20.638    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_6__0_n_0
    SLICE_X59Y37         LUT6 (Prop_lut6_I3_O)        0.326    20.964 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_2__0/O
                         net (fo=56, routed)          1.166    22.131    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[18]_0
    SLICE_X58Y38         LUT5 (Prop_lut5_I0_O)        0.152    22.283 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/err_inv_addr_i_2__0/O
                         net (fo=5, routed)           1.137    23.420    MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/cs_rvalid_temp_reg[1]_1
    SLICE_X60Y41         LUT3 (Prop_lut3_I0_O)        0.326    23.746 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/cs_rvalid_temp[1]_i_2/O
                         net (fo=37, routed)          3.228    26.974    MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/TO_INTEGER[1]
    SLICE_X37Y37         LUT2 (Prop_lut2_I0_O)        0.124    27.098 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/g_fifo_regs[2].err_q[2]_i_3/O
                         net (fo=33, routed)          1.436    28.535    MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/g_fifo_regs[2].err_q[2]_i_3_n_0
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.124    28.659 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/g_fifo_regs[2].rdata_q[2][29]_i_3/O
                         net (fo=1, routed)           0.877    29.535    MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/stm_rdata[3][29]
    SLICE_X43Y42         LUT6 (Prop_lut6_I1_O)        0.124    29.659 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/g_fifo_regs[2].rdata_q[2][29]_i_2/O
                         net (fo=1, routed)           0.670    30.329    MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/g_fifo_regs[2].rdata_q[2][29]_i_2_n_0
    SLICE_X43Y42         LUT5 (Prop_lut5_I0_O)        0.124    30.453 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/g_fifo_regs[2].rdata_q[2][29]_i_1/O
                         net (fo=5, routed)           1.514    31.967    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/inst_STM_vec_s[29]
    SLICE_X50Y39         LUT6 (Prop_lut6_I5_O)        0.124    32.091 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_rdata_c_id_o[13]_i_1/O
                         net (fo=53, routed)          1.772    33.864    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].rdata_q_reg[0][13]_0
    SLICE_X52Y35         LUT4 (Prop_lut4_I0_O)        0.152    34.016 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_rdata_id_o[24]_i_8/O
                         net (fo=10, routed)          1.050    35.066    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_rdata_id_o[24]_i_8_n_0
    SLICE_X54Y36         LUT2 (Prop_lut2_I0_O)        0.374    35.440 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_rdata_id_o[29]_i_8/O
                         net (fo=4, routed)           1.335    36.775    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_rdata_id_o[29]_i_8_n_0
    SLICE_X51Y37         LUT3 (Prop_lut3_I2_O)        0.356    37.131 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_rdata_id_o[29]_i_4/O
                         net (fo=1, routed)           0.812    37.943    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_rdata_id_o[29]_i_4_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I2_O)        0.332    38.275 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_rdata_id_o[29]_i_1/O
                         net (fo=1, routed)           0.000    38.275    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_out[29]
    SLICE_X51Y37         FDRE                                         r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/id_stage_i/id_fsm_q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.067ns  (logic 6.402ns (16.818%)  route 31.665ns (83.182%))
  Logic Levels:           30  (CARRY4=5 FDCE=1 LUT2=5 LUT3=2 LUT4=3 LUT5=4 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDCE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/id_stage_i/id_fsm_q_reg/C
    SLICE_X55Y29         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/IBEX/IBEX_VER_1/id_stage_i/id_fsm_q_reg/Q
                         net (fo=25, routed)          1.440     1.896    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q
    SLICE_X58Y32         LUT2 (Prop_lut2_I1_O)        0.153     2.049 r  MCU/IBEX/IBEX_VER_1/if_stage_i/err_inv_addr_i_5/O
                         net (fo=10, routed)          1.856     3.905    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_first_cycle_id
    SLICE_X48Y31         LUT6 (Prop_lut6_I1_O)        0.327     4.232 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_72/O
                         net (fo=2, routed)           0.654     4.886    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_72_n_0
    SLICE_X48Y29         LUT2 (Prop_lut2_I0_O)        0.124     5.010 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           1.972     6.982    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.152     7.134 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     7.585    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X48Y23         LUT2 (Prop_lut2_I0_O)        0.326     7.911 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           1.767     9.677    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I3_O)        0.124     9.801 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_25/O
                         net (fo=8, routed)           1.259    11.060    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_25_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.184 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_17/O
                         net (fo=2, routed)           0.826    12.010    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[12]
    SLICE_X45Y26         LUT5 (Prop_lut5_I3_O)        0.124    12.134 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_7/O
                         net (fo=1, routed)           0.000    12.134    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[14][1]
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.684 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.684    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.798 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.798    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.912 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.912    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.026 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.026    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.374 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[1]
                         net (fo=19, routed)          2.352    15.725    MCU/IBEX/IBEX_VER_1/if_stage_i/AHB_hwdata_o_reg[31][26]
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.303    16.028 r  MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[28]_i_5/O
                         net (fo=1, routed)           1.029    17.057    MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[28]_i_5_n_0
    SLICE_X63Y28         LUT5 (Prop_lut5_I3_O)        0.124    17.181 r  MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[28]_i_2/O
                         net (fo=5, routed)           1.668    18.849    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[28]_0[2]
    SLICE_X62Y39         LUT6 (Prop_lut6_I4_O)        0.124    18.973 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[28]_i_1/O
                         net (fo=12, routed)          0.797    19.770    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[29]
    SLICE_X59Y38         LUT4 (Prop_lut4_I1_O)        0.118    19.888 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_6__0/O
                         net (fo=2, routed)           0.750    20.638    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_6__0_n_0
    SLICE_X59Y37         LUT6 (Prop_lut6_I3_O)        0.326    20.964 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_2__0/O
                         net (fo=56, routed)          1.166    22.131    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[18]_0
    SLICE_X58Y38         LUT5 (Prop_lut5_I0_O)        0.152    22.283 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/err_inv_addr_i_2__0/O
                         net (fo=5, routed)           1.137    23.420    MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/cs_rvalid_temp_reg[1]_1
    SLICE_X60Y41         LUT3 (Prop_lut3_I0_O)        0.326    23.746 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/cs_rvalid_temp[1]_i_2/O
                         net (fo=37, routed)          3.228    26.974    MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/TO_INTEGER[1]
    SLICE_X37Y37         LUT3 (Prop_lut3_I1_O)        0.120    27.094 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/g_fifo_regs[2].rdata_q[2][31]_i_13/O
                         net (fo=32, routed)          1.071    28.165    MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/g_fifo_regs[2].rdata_q[2][31]_i_13_n_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I4_O)        0.327    28.492 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/g_fifo_regs[2].rdata_q[2][5]_i_3/O
                         net (fo=1, routed)           0.444    28.936    MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/stm_rdata[3][5]
    SLICE_X32Y35         LUT6 (Prop_lut6_I1_O)        0.124    29.060 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/g_fifo_regs[2].rdata_q[2][5]_i_2/O
                         net (fo=1, routed)           0.670    29.731    MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/g_fifo_regs[2].rdata_q[2][5]_i_2_n_0
    SLICE_X32Y35         LUT5 (Prop_lut5_I0_O)        0.124    29.855 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/g_fifo_regs[2].rdata_q[2][5]_i_1/O
                         net (fo=5, routed)           1.294    31.149    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/inst_STM_vec_s[5]
    SLICE_X46Y36         LUT6 (Prop_lut6_I4_O)        0.124    31.273 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_rdata_c_id_o[5]_i_1/O
                         net (fo=11, routed)          2.448    33.722    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].rdata_q_reg[0][5]_0
    SLICE_X52Y38         LUT2 (Prop_lut2_I0_O)        0.148    33.870 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_rdata_id_o[30]_i_7/O
                         net (fo=6, routed)           1.170    35.039    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_rdata_id_o[30]_i_7_n_0
    SLICE_X53Y35         LUT4 (Prop_lut4_I1_O)        0.356    35.395 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_rdata_id_o[24]_i_12/O
                         net (fo=13, routed)          1.622    37.017    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_rdata_id_o[24]_i_12_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I2_O)        0.332    37.349 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_rdata_id_o[15]_i_4/O
                         net (fo=1, routed)           0.593    37.943    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_rdata_id_o[15]_i_4_n_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I5_O)        0.124    38.067 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_rdata_id_o[15]_i_1/O
                         net (fo=1, routed)           0.000    38.067    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_out[15]
    SLICE_X56Y36         FDRE                                         r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/id_stage_i/id_fsm_q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/minstret_counter_i/counter_q_reg[34]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.031ns  (logic 5.667ns (14.901%)  route 32.364ns (85.099%))
  Logic Levels:           31  (CARRY4=5 FDCE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=4 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDCE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/id_stage_i/id_fsm_q_reg/C
    SLICE_X55Y29         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/IBEX/IBEX_VER_1/id_stage_i/id_fsm_q_reg/Q
                         net (fo=25, routed)          1.440     1.896    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q
    SLICE_X58Y32         LUT2 (Prop_lut2_I1_O)        0.153     2.049 r  MCU/IBEX/IBEX_VER_1/if_stage_i/err_inv_addr_i_5/O
                         net (fo=10, routed)          1.856     3.905    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_first_cycle_id
    SLICE_X48Y31         LUT6 (Prop_lut6_I1_O)        0.327     4.232 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_72/O
                         net (fo=2, routed)           0.654     4.886    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_72_n_0
    SLICE_X48Y29         LUT2 (Prop_lut2_I0_O)        0.124     5.010 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           1.972     6.982    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.152     7.134 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     7.585    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X48Y23         LUT2 (Prop_lut2_I0_O)        0.326     7.911 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           1.767     9.677    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I3_O)        0.124     9.801 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_25/O
                         net (fo=8, routed)           1.259    11.060    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_25_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.184 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_17/O
                         net (fo=2, routed)           0.826    12.010    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[12]
    SLICE_X45Y26         LUT5 (Prop_lut5_I3_O)        0.124    12.134 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_7/O
                         net (fo=1, routed)           0.000    12.134    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[14][1]
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.684 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.684    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.798 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.798    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.912 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.912    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.026 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.026    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.374 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[1]
                         net (fo=19, routed)          2.352    15.725    MCU/IBEX/IBEX_VER_1/if_stage_i/AHB_hwdata_o_reg[31][26]
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.303    16.028 r  MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[28]_i_5/O
                         net (fo=1, routed)           1.029    17.057    MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[28]_i_5_n_0
    SLICE_X63Y28         LUT5 (Prop_lut5_I3_O)        0.124    17.181 r  MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[28]_i_2/O
                         net (fo=5, routed)           1.668    18.849    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[28]_0[2]
    SLICE_X62Y39         LUT6 (Prop_lut6_I4_O)        0.124    18.973 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[28]_i_1/O
                         net (fo=12, routed)          0.882    19.855    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[29]
    SLICE_X60Y37         LUT6 (Prop_lut6_I3_O)        0.124    19.979 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_12/O
                         net (fo=2, routed)           0.670    20.649    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg_2
    SLICE_X60Y38         LUT6 (Prop_lut6_I3_O)        0.124    20.773 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_5/O
                         net (fo=1, routed)           1.039    21.812    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I3_O)        0.124    21.936 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           1.258    23.194    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X55Y41         LUT6 (Prop_lut6_I2_O)        0.124    23.318 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4/O
                         net (fo=2, routed)           0.683    24.001    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4_n_0
    SLICE_X56Y41         LUT6 (Prop_lut6_I4_O)        0.124    24.125 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          1.376    25.500    MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[0]_2
    SLICE_X52Y33         LUT3 (Prop_lut3_I1_O)        0.150    25.650 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/we_i_4/O
                         net (fo=4, routed)           0.767    26.417    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I1_O)        0.328    26.745 r  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12/O
                         net (fo=3, routed)           0.842    27.588    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I3_O)        0.124    27.712 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.313    28.025    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X57Y25         LUT6 (Prop_lut6_I4_O)        0.124    28.149 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.834    28.983    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X55Y25         LUT6 (Prop_lut6_I5_O)        0.124    29.107 r  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.502    30.609    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X55Y19         LUT5 (Prop_lut5_I4_O)        0.124    30.733 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.681    31.413    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I5_O)        0.124    31.537 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_5/O
                         net (fo=176, routed)         2.965    34.502    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_5_n_0
    SLICE_X44Y16         LUT5 (Prop_lut5_I0_O)        0.124    34.626 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[63]_i_4/O
                         net (fo=66, routed)          1.200    35.826    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[63]_i_4_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    35.950 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[63]_i_1/O
                         net (fo=32, routed)          2.081    38.031    MCU/IBEX/IBEX_VER_1/cs_registers_i/minstret_counter_i/counter_q_reg[34]_0[1]
    SLICE_X39Y4          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/minstret_counter_i/counter_q_reg[34]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/id_stage_i/id_fsm_q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/minstret_counter_i/counter_q_reg[35]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.031ns  (logic 5.667ns (14.901%)  route 32.364ns (85.099%))
  Logic Levels:           31  (CARRY4=5 FDCE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=4 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDCE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/id_stage_i/id_fsm_q_reg/C
    SLICE_X55Y29         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/IBEX/IBEX_VER_1/id_stage_i/id_fsm_q_reg/Q
                         net (fo=25, routed)          1.440     1.896    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q
    SLICE_X58Y32         LUT2 (Prop_lut2_I1_O)        0.153     2.049 r  MCU/IBEX/IBEX_VER_1/if_stage_i/err_inv_addr_i_5/O
                         net (fo=10, routed)          1.856     3.905    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_first_cycle_id
    SLICE_X48Y31         LUT6 (Prop_lut6_I1_O)        0.327     4.232 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_72/O
                         net (fo=2, routed)           0.654     4.886    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_72_n_0
    SLICE_X48Y29         LUT2 (Prop_lut2_I0_O)        0.124     5.010 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           1.972     6.982    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.152     7.134 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     7.585    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X48Y23         LUT2 (Prop_lut2_I0_O)        0.326     7.911 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           1.767     9.677    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I3_O)        0.124     9.801 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_25/O
                         net (fo=8, routed)           1.259    11.060    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_25_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.184 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_17/O
                         net (fo=2, routed)           0.826    12.010    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[12]
    SLICE_X45Y26         LUT5 (Prop_lut5_I3_O)        0.124    12.134 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_7/O
                         net (fo=1, routed)           0.000    12.134    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[14][1]
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.684 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.684    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.798 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.798    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.912 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.912    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.026 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.026    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.374 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[1]
                         net (fo=19, routed)          2.352    15.725    MCU/IBEX/IBEX_VER_1/if_stage_i/AHB_hwdata_o_reg[31][26]
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.303    16.028 r  MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[28]_i_5/O
                         net (fo=1, routed)           1.029    17.057    MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[28]_i_5_n_0
    SLICE_X63Y28         LUT5 (Prop_lut5_I3_O)        0.124    17.181 r  MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[28]_i_2/O
                         net (fo=5, routed)           1.668    18.849    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[28]_0[2]
    SLICE_X62Y39         LUT6 (Prop_lut6_I4_O)        0.124    18.973 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[28]_i_1/O
                         net (fo=12, routed)          0.882    19.855    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[29]
    SLICE_X60Y37         LUT6 (Prop_lut6_I3_O)        0.124    19.979 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_12/O
                         net (fo=2, routed)           0.670    20.649    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg_2
    SLICE_X60Y38         LUT6 (Prop_lut6_I3_O)        0.124    20.773 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_5/O
                         net (fo=1, routed)           1.039    21.812    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I3_O)        0.124    21.936 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           1.258    23.194    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X55Y41         LUT6 (Prop_lut6_I2_O)        0.124    23.318 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4/O
                         net (fo=2, routed)           0.683    24.001    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4_n_0
    SLICE_X56Y41         LUT6 (Prop_lut6_I4_O)        0.124    24.125 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          1.376    25.500    MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[0]_2
    SLICE_X52Y33         LUT3 (Prop_lut3_I1_O)        0.150    25.650 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/we_i_4/O
                         net (fo=4, routed)           0.767    26.417    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I1_O)        0.328    26.745 r  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12/O
                         net (fo=3, routed)           0.842    27.588    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I3_O)        0.124    27.712 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.313    28.025    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X57Y25         LUT6 (Prop_lut6_I4_O)        0.124    28.149 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.834    28.983    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X55Y25         LUT6 (Prop_lut6_I5_O)        0.124    29.107 r  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.502    30.609    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X55Y19         LUT5 (Prop_lut5_I4_O)        0.124    30.733 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.681    31.413    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I5_O)        0.124    31.537 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_5/O
                         net (fo=176, routed)         2.965    34.502    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_5_n_0
    SLICE_X44Y16         LUT5 (Prop_lut5_I0_O)        0.124    34.626 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[63]_i_4/O
                         net (fo=66, routed)          1.200    35.826    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[63]_i_4_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    35.950 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[63]_i_1/O
                         net (fo=32, routed)          2.081    38.031    MCU/IBEX/IBEX_VER_1/cs_registers_i/minstret_counter_i/counter_q_reg[34]_0[1]
    SLICE_X39Y4          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/minstret_counter_i/counter_q_reg[35]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/id_stage_i/id_fsm_q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/minstret_counter_i/counter_q_reg[36]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.031ns  (logic 5.667ns (14.901%)  route 32.364ns (85.099%))
  Logic Levels:           31  (CARRY4=5 FDCE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=4 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDCE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/id_stage_i/id_fsm_q_reg/C
    SLICE_X55Y29         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/IBEX/IBEX_VER_1/id_stage_i/id_fsm_q_reg/Q
                         net (fo=25, routed)          1.440     1.896    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q
    SLICE_X58Y32         LUT2 (Prop_lut2_I1_O)        0.153     2.049 r  MCU/IBEX/IBEX_VER_1/if_stage_i/err_inv_addr_i_5/O
                         net (fo=10, routed)          1.856     3.905    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_first_cycle_id
    SLICE_X48Y31         LUT6 (Prop_lut6_I1_O)        0.327     4.232 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_72/O
                         net (fo=2, routed)           0.654     4.886    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_72_n_0
    SLICE_X48Y29         LUT2 (Prop_lut2_I0_O)        0.124     5.010 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           1.972     6.982    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.152     7.134 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     7.585    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X48Y23         LUT2 (Prop_lut2_I0_O)        0.326     7.911 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           1.767     9.677    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I3_O)        0.124     9.801 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_25/O
                         net (fo=8, routed)           1.259    11.060    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_25_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.184 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_17/O
                         net (fo=2, routed)           0.826    12.010    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[12]
    SLICE_X45Y26         LUT5 (Prop_lut5_I3_O)        0.124    12.134 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_7/O
                         net (fo=1, routed)           0.000    12.134    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[14][1]
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.684 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.684    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.798 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.798    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.912 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.912    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.026 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.026    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.374 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[1]
                         net (fo=19, routed)          2.352    15.725    MCU/IBEX/IBEX_VER_1/if_stage_i/AHB_hwdata_o_reg[31][26]
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.303    16.028 r  MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[28]_i_5/O
                         net (fo=1, routed)           1.029    17.057    MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[28]_i_5_n_0
    SLICE_X63Y28         LUT5 (Prop_lut5_I3_O)        0.124    17.181 r  MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[28]_i_2/O
                         net (fo=5, routed)           1.668    18.849    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[28]_0[2]
    SLICE_X62Y39         LUT6 (Prop_lut6_I4_O)        0.124    18.973 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[28]_i_1/O
                         net (fo=12, routed)          0.882    19.855    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[29]
    SLICE_X60Y37         LUT6 (Prop_lut6_I3_O)        0.124    19.979 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_12/O
                         net (fo=2, routed)           0.670    20.649    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg_2
    SLICE_X60Y38         LUT6 (Prop_lut6_I3_O)        0.124    20.773 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_5/O
                         net (fo=1, routed)           1.039    21.812    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I3_O)        0.124    21.936 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           1.258    23.194    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X55Y41         LUT6 (Prop_lut6_I2_O)        0.124    23.318 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4/O
                         net (fo=2, routed)           0.683    24.001    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4_n_0
    SLICE_X56Y41         LUT6 (Prop_lut6_I4_O)        0.124    24.125 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          1.376    25.500    MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[0]_2
    SLICE_X52Y33         LUT3 (Prop_lut3_I1_O)        0.150    25.650 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/we_i_4/O
                         net (fo=4, routed)           0.767    26.417    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I1_O)        0.328    26.745 r  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12/O
                         net (fo=3, routed)           0.842    27.588    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I3_O)        0.124    27.712 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.313    28.025    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X57Y25         LUT6 (Prop_lut6_I4_O)        0.124    28.149 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.834    28.983    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X55Y25         LUT6 (Prop_lut6_I5_O)        0.124    29.107 r  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.502    30.609    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X55Y19         LUT5 (Prop_lut5_I4_O)        0.124    30.733 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.681    31.413    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I5_O)        0.124    31.537 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_5/O
                         net (fo=176, routed)         2.965    34.502    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_5_n_0
    SLICE_X44Y16         LUT5 (Prop_lut5_I0_O)        0.124    34.626 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[63]_i_4/O
                         net (fo=66, routed)          1.200    35.826    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[63]_i_4_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    35.950 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[63]_i_1/O
                         net (fo=32, routed)          2.081    38.031    MCU/IBEX/IBEX_VER_1/cs_registers_i/minstret_counter_i/counter_q_reg[34]_0[1]
    SLICE_X39Y4          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/minstret_counter_i/counter_q_reg[36]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/id_stage_i/id_fsm_q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/minstret_counter_i/counter_q_reg[39]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.031ns  (logic 5.667ns (14.901%)  route 32.364ns (85.099%))
  Logic Levels:           31  (CARRY4=5 FDCE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=4 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDCE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/id_stage_i/id_fsm_q_reg/C
    SLICE_X55Y29         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/IBEX/IBEX_VER_1/id_stage_i/id_fsm_q_reg/Q
                         net (fo=25, routed)          1.440     1.896    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q
    SLICE_X58Y32         LUT2 (Prop_lut2_I1_O)        0.153     2.049 r  MCU/IBEX/IBEX_VER_1/if_stage_i/err_inv_addr_i_5/O
                         net (fo=10, routed)          1.856     3.905    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_first_cycle_id
    SLICE_X48Y31         LUT6 (Prop_lut6_I1_O)        0.327     4.232 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_72/O
                         net (fo=2, routed)           0.654     4.886    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_72_n_0
    SLICE_X48Y29         LUT2 (Prop_lut2_I0_O)        0.124     5.010 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           1.972     6.982    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.152     7.134 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     7.585    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X48Y23         LUT2 (Prop_lut2_I0_O)        0.326     7.911 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           1.767     9.677    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I3_O)        0.124     9.801 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_25/O
                         net (fo=8, routed)           1.259    11.060    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_25_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.184 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_17/O
                         net (fo=2, routed)           0.826    12.010    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[12]
    SLICE_X45Y26         LUT5 (Prop_lut5_I3_O)        0.124    12.134 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_7/O
                         net (fo=1, routed)           0.000    12.134    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[14][1]
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.684 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.684    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.798 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.798    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.912 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.912    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.026 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.026    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.374 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[1]
                         net (fo=19, routed)          2.352    15.725    MCU/IBEX/IBEX_VER_1/if_stage_i/AHB_hwdata_o_reg[31][26]
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.303    16.028 r  MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[28]_i_5/O
                         net (fo=1, routed)           1.029    17.057    MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[28]_i_5_n_0
    SLICE_X63Y28         LUT5 (Prop_lut5_I3_O)        0.124    17.181 r  MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[28]_i_2/O
                         net (fo=5, routed)           1.668    18.849    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[28]_0[2]
    SLICE_X62Y39         LUT6 (Prop_lut6_I4_O)        0.124    18.973 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[28]_i_1/O
                         net (fo=12, routed)          0.882    19.855    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[29]
    SLICE_X60Y37         LUT6 (Prop_lut6_I3_O)        0.124    19.979 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_12/O
                         net (fo=2, routed)           0.670    20.649    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg_2
    SLICE_X60Y38         LUT6 (Prop_lut6_I3_O)        0.124    20.773 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_5/O
                         net (fo=1, routed)           1.039    21.812    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I3_O)        0.124    21.936 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           1.258    23.194    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X55Y41         LUT6 (Prop_lut6_I2_O)        0.124    23.318 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4/O
                         net (fo=2, routed)           0.683    24.001    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4_n_0
    SLICE_X56Y41         LUT6 (Prop_lut6_I4_O)        0.124    24.125 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          1.376    25.500    MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[0]_2
    SLICE_X52Y33         LUT3 (Prop_lut3_I1_O)        0.150    25.650 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/we_i_4/O
                         net (fo=4, routed)           0.767    26.417    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I1_O)        0.328    26.745 r  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12/O
                         net (fo=3, routed)           0.842    27.588    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I3_O)        0.124    27.712 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.313    28.025    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X57Y25         LUT6 (Prop_lut6_I4_O)        0.124    28.149 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.834    28.983    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X55Y25         LUT6 (Prop_lut6_I5_O)        0.124    29.107 r  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.502    30.609    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X55Y19         LUT5 (Prop_lut5_I4_O)        0.124    30.733 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.681    31.413    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I5_O)        0.124    31.537 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_5/O
                         net (fo=176, routed)         2.965    34.502    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_5_n_0
    SLICE_X44Y16         LUT5 (Prop_lut5_I0_O)        0.124    34.626 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[63]_i_4/O
                         net (fo=66, routed)          1.200    35.826    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[63]_i_4_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    35.950 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[63]_i_1/O
                         net (fo=32, routed)          2.081    38.031    MCU/IBEX/IBEX_VER_1/cs_registers_i/minstret_counter_i/counter_q_reg[34]_0[1]
    SLICE_X39Y4          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/minstret_counter_i/counter_q_reg[39]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/id_stage_i/id_fsm_q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.028ns  (logic 6.221ns (16.359%)  route 31.807ns (83.641%))
  Logic Levels:           30  (CARRY4=5 FDCE=1 LUT2=6 LUT3=1 LUT4=3 LUT5=4 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDCE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/id_stage_i/id_fsm_q_reg/C
    SLICE_X55Y29         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/IBEX/IBEX_VER_1/id_stage_i/id_fsm_q_reg/Q
                         net (fo=25, routed)          1.440     1.896    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q
    SLICE_X58Y32         LUT2 (Prop_lut2_I1_O)        0.153     2.049 r  MCU/IBEX/IBEX_VER_1/if_stage_i/err_inv_addr_i_5/O
                         net (fo=10, routed)          1.856     3.905    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_first_cycle_id
    SLICE_X48Y31         LUT6 (Prop_lut6_I1_O)        0.327     4.232 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_72/O
                         net (fo=2, routed)           0.654     4.886    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_72_n_0
    SLICE_X48Y29         LUT2 (Prop_lut2_I0_O)        0.124     5.010 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           1.972     6.982    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.152     7.134 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     7.585    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X48Y23         LUT2 (Prop_lut2_I0_O)        0.326     7.911 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           1.767     9.677    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I3_O)        0.124     9.801 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_25/O
                         net (fo=8, routed)           1.259    11.060    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_25_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.184 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_17/O
                         net (fo=2, routed)           0.826    12.010    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[12]
    SLICE_X45Y26         LUT5 (Prop_lut5_I3_O)        0.124    12.134 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_7/O
                         net (fo=1, routed)           0.000    12.134    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[14][1]
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.684 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.684    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.798 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.798    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.912 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.912    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.026 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.026    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.374 f  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[1]
                         net (fo=19, routed)          2.352    15.725    MCU/IBEX/IBEX_VER_1/if_stage_i/AHB_hwdata_o_reg[31][26]
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.303    16.028 f  MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[28]_i_5/O
                         net (fo=1, routed)           1.029    17.057    MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[28]_i_5_n_0
    SLICE_X63Y28         LUT5 (Prop_lut5_I3_O)        0.124    17.181 f  MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[28]_i_2/O
                         net (fo=5, routed)           1.668    18.849    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[28]_0[2]
    SLICE_X62Y39         LUT6 (Prop_lut6_I4_O)        0.124    18.973 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[28]_i_1/O
                         net (fo=12, routed)          0.797    19.770    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[29]
    SLICE_X59Y38         LUT4 (Prop_lut4_I1_O)        0.118    19.888 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_6__0/O
                         net (fo=2, routed)           0.750    20.638    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_6__0_n_0
    SLICE_X59Y37         LUT6 (Prop_lut6_I3_O)        0.326    20.964 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_2__0/O
                         net (fo=56, routed)          1.166    22.131    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[18]_0
    SLICE_X58Y38         LUT5 (Prop_lut5_I0_O)        0.152    22.283 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/err_inv_addr_i_2__0/O
                         net (fo=5, routed)           1.137    23.420    MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/cs_rvalid_temp_reg[1]_1
    SLICE_X60Y41         LUT3 (Prop_lut3_I0_O)        0.326    23.746 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/cs_rvalid_temp[1]_i_2/O
                         net (fo=37, routed)          3.228    26.974    MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/TO_INTEGER[1]
    SLICE_X37Y37         LUT2 (Prop_lut2_I0_O)        0.124    27.098 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/g_fifo_regs[2].err_q[2]_i_3/O
                         net (fo=33, routed)          1.436    28.535    MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/g_fifo_regs[2].err_q[2]_i_3_n_0
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.124    28.659 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/g_fifo_regs[2].rdata_q[2][29]_i_3/O
                         net (fo=1, routed)           0.877    29.535    MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/stm_rdata[3][29]
    SLICE_X43Y42         LUT6 (Prop_lut6_I1_O)        0.124    29.659 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/g_fifo_regs[2].rdata_q[2][29]_i_2/O
                         net (fo=1, routed)           0.670    30.329    MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/g_fifo_regs[2].rdata_q[2][29]_i_2_n_0
    SLICE_X43Y42         LUT5 (Prop_lut5_I0_O)        0.124    30.453 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/g_fifo_regs[2].rdata_q[2][29]_i_1/O
                         net (fo=5, routed)           1.514    31.967    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/inst_STM_vec_s[29]
    SLICE_X50Y39         LUT6 (Prop_lut6_I5_O)        0.124    32.091 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_rdata_c_id_o[13]_i_1/O
                         net (fo=53, routed)          1.772    33.864    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].rdata_q_reg[0][13]_0
    SLICE_X52Y35         LUT4 (Prop_lut4_I0_O)        0.152    34.016 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_rdata_id_o[24]_i_8/O
                         net (fo=10, routed)          1.050    35.066    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_rdata_id_o[24]_i_8_n_0
    SLICE_X54Y36         LUT2 (Prop_lut2_I0_O)        0.374    35.440 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_rdata_id_o[29]_i_8/O
                         net (fo=4, routed)           1.469    36.909    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_rdata_id_o[29]_i_8_n_0
    SLICE_X53Y37         LUT6 (Prop_lut6_I3_O)        0.328    37.237 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_rdata_id_o[28]_i_5/O
                         net (fo=1, routed)           0.667    37.904    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_rdata_id_o[28]_i_5_n_0
    SLICE_X53Y37         LUT6 (Prop_lut6_I5_O)        0.124    38.028 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_rdata_id_o[28]_i_1/O
                         net (fo=1, routed)           0.000    38.028    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_out[28]
    SLICE_X53Y37         FDRE                                         r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/id_stage_i/id_fsm_q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/minstret_counter_i/counter_q_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.908ns  (logic 5.667ns (14.949%)  route 32.241ns (85.051%))
  Logic Levels:           31  (CARRY4=5 FDCE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=4 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDCE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/id_stage_i/id_fsm_q_reg/C
    SLICE_X55Y29         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/IBEX/IBEX_VER_1/id_stage_i/id_fsm_q_reg/Q
                         net (fo=25, routed)          1.440     1.896    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q
    SLICE_X58Y32         LUT2 (Prop_lut2_I1_O)        0.153     2.049 r  MCU/IBEX/IBEX_VER_1/if_stage_i/err_inv_addr_i_5/O
                         net (fo=10, routed)          1.856     3.905    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_first_cycle_id
    SLICE_X48Y31         LUT6 (Prop_lut6_I1_O)        0.327     4.232 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_72/O
                         net (fo=2, routed)           0.654     4.886    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_72_n_0
    SLICE_X48Y29         LUT2 (Prop_lut2_I0_O)        0.124     5.010 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           1.972     6.982    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.152     7.134 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     7.585    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X48Y23         LUT2 (Prop_lut2_I0_O)        0.326     7.911 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           1.767     9.677    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I3_O)        0.124     9.801 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_25/O
                         net (fo=8, routed)           1.259    11.060    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_25_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.184 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_17/O
                         net (fo=2, routed)           0.826    12.010    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[12]
    SLICE_X45Y26         LUT5 (Prop_lut5_I3_O)        0.124    12.134 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_7/O
                         net (fo=1, routed)           0.000    12.134    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[14][1]
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.684 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.684    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.798 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.798    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.912 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.912    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.026 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.026    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.374 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[1]
                         net (fo=19, routed)          2.352    15.725    MCU/IBEX/IBEX_VER_1/if_stage_i/AHB_hwdata_o_reg[31][26]
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.303    16.028 r  MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[28]_i_5/O
                         net (fo=1, routed)           1.029    17.057    MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[28]_i_5_n_0
    SLICE_X63Y28         LUT5 (Prop_lut5_I3_O)        0.124    17.181 r  MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[28]_i_2/O
                         net (fo=5, routed)           1.668    18.849    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[28]_0[2]
    SLICE_X62Y39         LUT6 (Prop_lut6_I4_O)        0.124    18.973 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[28]_i_1/O
                         net (fo=12, routed)          0.882    19.855    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[29]
    SLICE_X60Y37         LUT6 (Prop_lut6_I3_O)        0.124    19.979 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_12/O
                         net (fo=2, routed)           0.670    20.649    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg_2
    SLICE_X60Y38         LUT6 (Prop_lut6_I3_O)        0.124    20.773 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_5/O
                         net (fo=1, routed)           1.039    21.812    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I3_O)        0.124    21.936 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           1.258    23.194    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X55Y41         LUT6 (Prop_lut6_I2_O)        0.124    23.318 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4/O
                         net (fo=2, routed)           0.683    24.001    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4_n_0
    SLICE_X56Y41         LUT6 (Prop_lut6_I4_O)        0.124    24.125 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          1.376    25.500    MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[0]_2
    SLICE_X52Y33         LUT3 (Prop_lut3_I1_O)        0.150    25.650 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/we_i_4/O
                         net (fo=4, routed)           0.767    26.417    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I1_O)        0.328    26.745 r  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12/O
                         net (fo=3, routed)           0.842    27.588    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I3_O)        0.124    27.712 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.313    28.025    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X57Y25         LUT6 (Prop_lut6_I4_O)        0.124    28.149 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.834    28.983    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X55Y25         LUT6 (Prop_lut6_I5_O)        0.124    29.107 r  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.502    30.609    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X55Y19         LUT5 (Prop_lut5_I4_O)        0.124    30.733 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.681    31.413    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I5_O)        0.124    31.537 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_5/O
                         net (fo=176, routed)         2.965    34.502    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_5_n_0
    SLICE_X44Y16         LUT5 (Prop_lut5_I0_O)        0.124    34.626 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[63]_i_4/O
                         net (fo=66, routed)          0.985    35.611    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[63]_i_4_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    35.735 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1__0/O
                         net (fo=32, routed)          2.173    37.908    MCU/IBEX/IBEX_VER_1/cs_registers_i/minstret_counter_i/counter_q_reg[34]_0[0]
    SLICE_X42Y3          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/minstret_counter_i/counter_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/id_stage_i/id_fsm_q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/minstret_counter_i/counter_q_reg[37]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.882ns  (logic 5.667ns (14.960%)  route 32.215ns (85.040%))
  Logic Levels:           31  (CARRY4=5 FDCE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=4 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDCE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/id_stage_i/id_fsm_q_reg/C
    SLICE_X55Y29         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/IBEX/IBEX_VER_1/id_stage_i/id_fsm_q_reg/Q
                         net (fo=25, routed)          1.440     1.896    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q
    SLICE_X58Y32         LUT2 (Prop_lut2_I1_O)        0.153     2.049 r  MCU/IBEX/IBEX_VER_1/if_stage_i/err_inv_addr_i_5/O
                         net (fo=10, routed)          1.856     3.905    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_first_cycle_id
    SLICE_X48Y31         LUT6 (Prop_lut6_I1_O)        0.327     4.232 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_72/O
                         net (fo=2, routed)           0.654     4.886    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_72_n_0
    SLICE_X48Y29         LUT2 (Prop_lut2_I0_O)        0.124     5.010 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           1.972     6.982    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.152     7.134 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     7.585    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X48Y23         LUT2 (Prop_lut2_I0_O)        0.326     7.911 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           1.767     9.677    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I3_O)        0.124     9.801 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_25/O
                         net (fo=8, routed)           1.259    11.060    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_25_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.184 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_17/O
                         net (fo=2, routed)           0.826    12.010    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[12]
    SLICE_X45Y26         LUT5 (Prop_lut5_I3_O)        0.124    12.134 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_7/O
                         net (fo=1, routed)           0.000    12.134    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[14][1]
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.684 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.684    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.798 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.798    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.912 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.912    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.026 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.026    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.374 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[1]
                         net (fo=19, routed)          2.352    15.725    MCU/IBEX/IBEX_VER_1/if_stage_i/AHB_hwdata_o_reg[31][26]
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.303    16.028 r  MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[28]_i_5/O
                         net (fo=1, routed)           1.029    17.057    MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[28]_i_5_n_0
    SLICE_X63Y28         LUT5 (Prop_lut5_I3_O)        0.124    17.181 r  MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[28]_i_2/O
                         net (fo=5, routed)           1.668    18.849    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[28]_0[2]
    SLICE_X62Y39         LUT6 (Prop_lut6_I4_O)        0.124    18.973 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[28]_i_1/O
                         net (fo=12, routed)          0.882    19.855    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[29]
    SLICE_X60Y37         LUT6 (Prop_lut6_I3_O)        0.124    19.979 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_12/O
                         net (fo=2, routed)           0.670    20.649    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg_2
    SLICE_X60Y38         LUT6 (Prop_lut6_I3_O)        0.124    20.773 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_5/O
                         net (fo=1, routed)           1.039    21.812    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I3_O)        0.124    21.936 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           1.258    23.194    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X55Y41         LUT6 (Prop_lut6_I2_O)        0.124    23.318 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4/O
                         net (fo=2, routed)           0.683    24.001    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4_n_0
    SLICE_X56Y41         LUT6 (Prop_lut6_I4_O)        0.124    24.125 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          1.376    25.500    MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[0]_2
    SLICE_X52Y33         LUT3 (Prop_lut3_I1_O)        0.150    25.650 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/we_i_4/O
                         net (fo=4, routed)           0.767    26.417    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I1_O)        0.328    26.745 r  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12/O
                         net (fo=3, routed)           0.842    27.588    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_12_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I3_O)        0.124    27.712 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.313    28.025    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X57Y25         LUT6 (Prop_lut6_I4_O)        0.124    28.149 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.834    28.983    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X55Y25         LUT6 (Prop_lut6_I5_O)        0.124    29.107 r  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.502    30.609    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X55Y19         LUT5 (Prop_lut5_I4_O)        0.124    30.733 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.681    31.413    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I5_O)        0.124    31.537 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_5/O
                         net (fo=176, routed)         2.965    34.502    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_5_n_0
    SLICE_X44Y16         LUT5 (Prop_lut5_I0_O)        0.124    34.626 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[63]_i_4/O
                         net (fo=66, routed)          1.200    35.826    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[63]_i_4_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    35.950 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[63]_i_1/O
                         net (fo=32, routed)          1.932    37.882    MCU/IBEX/IBEX_VER_1/cs_registers_i/minstret_counter_i/counter_q_reg[34]_0[1]
    SLICE_X40Y4          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/minstret_counter_i/counter_q_reg[37]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_UART1/RxShifter_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_UART1/RegRXDATA_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.918%)  route 0.134ns (51.082%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDCE                         0.000     0.000 r  MCU/periphs/U_UART1/RxShifter_reg[7]/C
    SLICE_X31Y47         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  MCU/periphs/U_UART1/RxShifter_reg[7]/Q
                         net (fo=3, routed)           0.134     0.262    MCU/periphs/U_UART1/RxShifter[7]
    SLICE_X30Y47         FDCE                                         r  MCU/periphs/U_UART1/RegRXDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/if_stage_i/pc_id_o_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.159%)  route 0.124ns (46.841%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[24]/C
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[24]/Q
                         net (fo=3, routed)           0.124     0.265    MCU/IBEX/IBEX_VER_1/if_stage_i/Q[23]
    SLICE_X59Y28         FDRE                                         r  MCU/IBEX/IBEX_VER_1/if_stage_i/pc_id_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/if_stage_i/pc_id_o_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.146%)  route 0.124ns (46.854%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[22]/C
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[22]/Q
                         net (fo=3, routed)           0.124     0.265    MCU/IBEX/IBEX_VER_1/if_stage_i/Q[21]
    SLICE_X59Y28         FDRE                                         r  MCU/IBEX/IBEX_VER_1/if_stage_i/pc_id_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 POR/R_reg[4]_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            POR/R_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.128ns (47.765%)  route 0.140ns (52.235%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE                         0.000     0.000 r  POR/R_reg[4]_inv/C
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  POR/R_reg[4]_inv/Q
                         net (fo=20, routed)          0.140     0.268    POR/RST
    SLICE_X28Y33         FDRE                                         r  POR/R_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 POR/R_reg[4]_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            POR/R_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.128ns (47.765%)  route 0.140ns (52.235%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE                         0.000     0.000 r  POR/R_reg[4]_inv/C
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  POR/R_reg[4]_inv/Q
                         net (fo=20, routed)          0.140     0.268    POR/RST
    SLICE_X28Y33         FDRE                                         r  POR/R_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 POR/R_reg[4]_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            POR/R_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.128ns (47.765%)  route 0.140ns (52.235%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE                         0.000     0.000 r  POR/R_reg[4]_inv/C
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  POR/R_reg[4]_inv/Q
                         net (fo=20, routed)          0.140     0.268    POR/RST
    SLICE_X28Y33         FDRE                                         r  POR/R_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 POR/R_reg[4]_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            POR/R_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.128ns (47.765%)  route 0.140ns (52.235%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE                         0.000     0.000 r  POR/R_reg[4]_inv/C
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  POR/R_reg[4]_inv/Q
                         net (fo=20, routed)          0.140     0.268    POR/RST
    SLICE_X28Y33         FDRE                                         r  POR/R_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 POR/R_reg[4]_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            POR/R_reg[4]_inv/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.128ns (47.765%)  route 0.140ns (52.235%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE                         0.000     0.000 r  POR/R_reg[4]_inv/C
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  POR/R_reg[4]_inv/Q
                         net (fo=20, routed)          0.140     0.268    POR/RST
    SLICE_X28Y33         FDRE                                         r  POR/R_reg[4]_inv/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/FlagSOFTRESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_RSTCLK/SlaveOut_reg[HRDATA][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.209ns (77.348%)  route 0.061ns (22.652%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/FlagSOFTRESET_reg/C
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  MCU/periphs/U_RSTCLK/FlagSOFTRESET_reg/Q
                         net (fo=2, routed)           0.061     0.225    MCU/periphs/U_RSTCLK/FlagSOFTRESET_reg_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I5_O)        0.045     0.270 r  MCU/periphs/U_RSTCLK/SlaveOut[HRDATA][3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.270    MCU/periphs/U_RSTCLK/SlaveOut[HRDATA][3]_i_1__0_n_0
    SLICE_X31Y39         FDCE                                         r  MCU/periphs/U_RSTCLK/SlaveOut_reg[HRDATA][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/if_stage_i/pc_id_o_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.055%)  route 0.130ns (47.945%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[27]/C
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[27]/Q
                         net (fo=3, routed)           0.130     0.271    MCU/IBEX/IBEX_VER_1/if_stage_i/Q[26]
    SLICE_X62Y29         FDRE                                         r  MCU/IBEX/IBEX_VER_1/if_stage_i/pc_id_o_reg[27]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100_VGA_Clock_Multi
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.140ns  (logic 5.343ns (37.790%)  route 8.796ns (62.210%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.593     1.593    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.882     2.475 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.366     3.842    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11][7]
    SLICE_X48Y82         LUT3 (Prop_lut3_I2_O)        0.152     3.994 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=1, routed)           1.372     5.366    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/douta[11]
    SLICE_X38Y76         LUT6 (Prop_lut6_I2_O)        0.326     5.692 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           1.115     6.806    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_1_1
    SLICE_X31Y77         LUT4 (Prop_lut4_I3_O)        0.154     6.960 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.341     8.302    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I1_O)        0.327     8.629 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.602    12.231    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    15.733 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.733    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.480ns  (logic 4.902ns (36.363%)  route 8.578ns (63.637%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.587     1.587    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.882     2.469 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.668     4.138    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[6]
    SLICE_X48Y82         LUT3 (Prop_lut3_I0_O)        0.124     4.262 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=1, routed)           1.418     5.680    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/douta[10]
    SLICE_X38Y75         LUT6 (Prop_lut6_I1_O)        0.124     5.804 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.994     6.798    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[2]_inst_i_1_0
    SLICE_X31Y77         LUT4 (Prop_lut4_I3_O)        0.124     6.922 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           1.228     8.149    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[2]_inst_i_3_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.124     8.273 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.271    11.544    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    15.068 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.068    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.023ns  (logic 5.366ns (41.205%)  route 7.657ns (58.795%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.587     1.587    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.882     2.469 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.455     3.924    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[5]
    SLICE_X48Y82         LUT3 (Prop_lut3_I0_O)        0.149     4.073 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           1.454     5.527    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/douta[9]
    SLICE_X34Y76         LUT6 (Prop_lut6_I1_O)        0.332     5.859 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.742     6.601    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[1]_inst_i_1_0
    SLICE_X30Y77         LUT4 (Prop_lut4_I3_O)        0.153     6.754 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.802     7.556    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[1]_inst_i_3_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I5_O)        0.331     7.887 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.204    11.092    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    14.611 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.611    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.973ns  (logic 4.899ns (37.762%)  route 8.074ns (62.238%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.587     1.587    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882     2.469 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.734     4.203    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X48Y82         LUT3 (Prop_lut3_I0_O)        0.124     4.327 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.939     5.266    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/douta[4]
    SLICE_X34Y77         LUT6 (Prop_lut6_I1_O)        0.124     5.390 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.822     6.212    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[0]_inst_i_1_0
    SLICE_X30Y77         LUT4 (Prop_lut4_I3_O)        0.124     6.336 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           1.159     7.495    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[0]_inst_i_3_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.124     7.619 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.421    11.040    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    14.561 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.561    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.570ns  (logic 5.377ns (42.779%)  route 7.193ns (57.221%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.593     1.593    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.882     2.475 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.377     3.853    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11][3]
    SLICE_X48Y82         LUT3 (Prop_lut3_I2_O)        0.154     4.007 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.925     4.932    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/douta[7]
    SLICE_X34Y78         LUT6 (Prop_lut6_I1_O)        0.327     5.259 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.946     6.204    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[3]_inst_i_1_0
    SLICE_X31Y77         LUT4 (Prop_lut4_I3_O)        0.152     6.356 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.082     7.439    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[3]_inst_i_3_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I1_O)        0.332     7.771 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.863    10.633    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    14.164 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.164    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.516ns  (logic 5.369ns (42.902%)  route 7.146ns (57.098%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.593     1.593    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     2.475 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.366     3.841    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11][1]
    SLICE_X48Y82         LUT3 (Prop_lut3_I2_O)        0.152     3.993 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.900     4.894    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/douta[5]
    SLICE_X38Y77         LUT6 (Prop_lut6_I1_O)        0.332     5.226 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.891     6.116    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[1]_inst_i_1_0
    SLICE_X30Y77         LUT4 (Prop_lut4_I3_O)        0.150     6.266 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.783     7.049    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[1]_inst_i_3_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.348     7.397 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.207    10.604    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    14.109 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.109    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.504ns  (logic 4.907ns (39.245%)  route 7.597ns (60.755%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.587     1.587    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.882     2.469 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.348     3.817    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[2]
    SLICE_X48Y82         LUT3 (Prop_lut3_I0_O)        0.124     3.941 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.048     4.989    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/douta[6]
    SLICE_X38Y76         LUT6 (Prop_lut6_I1_O)        0.124     5.113 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.828     5.941    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[2]_inst_i_1_0
    SLICE_X31Y77         LUT4 (Prop_lut4_I3_O)        0.124     6.065 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           1.162     7.227    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[2]_inst_i_3_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.124     7.351 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.211    10.562    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    14.091 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.091    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.489ns  (logic 4.902ns (39.248%)  route 7.587ns (60.752%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.593     1.593    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882     2.475 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.200     3.675    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11][4]
    SLICE_X48Y82         LUT3 (Prop_lut3_I2_O)        0.124     3.799 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           0.988     4.788    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/douta[8]
    SLICE_X33Y74         LUT6 (Prop_lut6_I1_O)        0.124     4.912 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           1.018     5.930    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[0]_inst_i_1_0
    SLICE_X30Y77         LUT4 (Prop_lut4_I3_O)        0.124     6.054 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           1.177     7.231    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[0]_inst_i_3_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I1_O)        0.124     7.355 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.204    10.559    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    14.083 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.083    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.802ns  (logic 5.009ns (42.439%)  route 6.793ns (57.561%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.589     1.589    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y26         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.882     2.471 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           1.859     4.330    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_3_0[3]
    SLICE_X34Y77         LUT6 (Prop_lut6_I3_O)        0.124     4.454 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.817     5.272    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[3]_inst_i_1_0
    SLICE_X31Y77         LUT4 (Prop_lut4_I3_O)        0.152     5.424 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.107     6.531    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[3]_inst_i_3_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I1_O)        0.326     6.857 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.010     9.867    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    13.392 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.392    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.696ns  (logic 4.749ns (40.607%)  route 6.946ns (59.393%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.589     1.589    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y26         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     2.471 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.926     4.398    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_3_0[0]
    SLICE_X33Y75         LUT6 (Prop_lut6_I3_O)        0.124     4.522 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.743     5.265    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[0]_inst_i_1_0
    SLICE_X30Y77         LUT4 (Prop_lut4_I3_O)        0.124     5.389 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           1.362     6.751    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[0]_inst_i_3_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.124     6.875 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.915     9.790    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    13.285 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.285    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.799ns  (logic 1.485ns (53.064%)  route 1.314ns (46.936%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X10Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=9, routed)           0.231     0.953    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y82          LUT4 (Prop_lut4_I2_O)        0.045     0.998 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.163     1.161    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/douta[7]
    SLICE_X9Y79          LUT6 (Prop_lut6_I3_O)        0.045     1.206 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.920     2.126    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         1.231     3.357 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.357    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.813ns  (logic 1.459ns (51.855%)  route 1.354ns (48.145%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X10Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=9, routed)           0.149     0.871    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y82          LUT4 (Prop_lut4_I2_O)        0.045     0.916 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.284     1.200    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/douta[1]
    SLICE_X8Y78          LUT6 (Prop_lut6_I3_O)        0.045     1.245 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.921     2.166    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.370 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.370    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.858ns  (logic 1.520ns (53.180%)  route 1.338ns (46.820%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.591     0.591    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.204     0.795 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           0.289     1.084    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_1_4[3]
    SLICE_X8Y79          LUT6 (Prop_lut6_I5_O)        0.045     1.129 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.156     1.286    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[3]_inst_i_2_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.045     1.331 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.892     2.223    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.449 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.449    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.877ns  (logic 1.491ns (51.807%)  route 1.387ns (48.193%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.591     0.591    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.204     0.795 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.289     1.084    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_1_4[0]
    SLICE_X8Y76          LUT6 (Prop_lut6_I5_O)        0.045     1.129 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.212     1.342    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[0]_inst_i_2_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I0_O)        0.045     1.387 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.885     2.272    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.468 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.468    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.920ns  (logic 1.479ns (50.640%)  route 1.441ns (49.360%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X10Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=9, routed)           0.233     0.954    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y81          LUT4 (Prop_lut4_I2_O)        0.045     0.999 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           0.171     1.170    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/douta[8]
    SLICE_X8Y78          LUT6 (Prop_lut6_I3_O)        0.045     1.215 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.038     2.253    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.478 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.478    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.967ns  (logic 1.484ns (50.018%)  route 1.483ns (49.982%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X10Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=9, routed)           0.225     0.947    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y80          LUT4 (Prop_lut4_I2_O)        0.045     0.992 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.202     1.194    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/douta[6]
    SLICE_X8Y77          LUT6 (Prop_lut6_I3_O)        0.045     1.239 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.056     2.295    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.525 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.525    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.974ns  (logic 1.469ns (49.405%)  route 1.505ns (50.595%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.600     0.600    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.204     0.804 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.466     1.270    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/douta[9]
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.045     1.315 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.038     2.354    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.574 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.574    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.010ns  (logic 1.474ns (48.960%)  route 1.536ns (51.040%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.600     0.600    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.204     0.804 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.440     1.244    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/douta[10]
    SLICE_X8Y77          LUT6 (Prop_lut6_I3_O)        0.045     1.289 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.097     2.385    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.610 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.610    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.106ns  (logic 1.476ns (47.521%)  route 1.630ns (52.479%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X10Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=9, routed)           0.227     0.949    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y80          LUT4 (Prop_lut4_I2_O)        0.045     0.994 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.249     1.243    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/douta[4]
    SLICE_X9Y77          LUT6 (Prop_lut6_I3_O)        0.045     1.288 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.154     2.442    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.663 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.663    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.131ns  (logic 1.501ns (47.933%)  route 1.630ns (52.067%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.591     0.591    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.204     0.795 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           0.347     1.142    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_1_4[5]
    SLICE_X8Y77          LUT6 (Prop_lut6_I5_O)        0.045     1.187 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.239     1.426    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[1]_inst_i_2_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I0_O)        0.045     1.471 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.044     2.515    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.722 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.722    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk25_VGA_Clock_Multi
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.679ns  (logic 5.704ns (32.267%)  route 11.974ns (67.733%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.545     1.545    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X28Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDRE (Prop_fdre_C_Q)         0.456     2.001 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/Q
                         net (fo=48, routed)          3.088     5.089    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Q[6]
    SLICE_X31Y67         LUT6 (Prop_lut6_I5_O)        0.124     5.213 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_1__1/O
                         net (fo=1, routed)           0.543     5.756    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__2/i__carry__0_0[3]
    SLICE_X30Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.152 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.152    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__2/i__carry_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.406 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__2/i__carry__0/CO[0]
                         net (fo=1, routed)           0.586     6.992    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed54_in
    SLICE_X32Y67         LUT4 (Prop_lut4_I2_O)        0.367     7.359 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_12/O
                         net (fo=12, routed)          1.700     9.058    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_12_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I4_O)        0.124     9.182 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           1.115    10.297    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_1_1
    SLICE_X31Y77         LUT4 (Prop_lut4_I3_O)        0.154    10.451 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.341    11.792    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I1_O)        0.327    12.119 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.602    15.721    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    19.224 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.224    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.822ns  (logic 5.078ns (30.185%)  route 11.744ns (69.815%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X15Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456     2.002 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/Q
                         net (fo=52, routed)          2.915     4.917    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[2]
    SLICE_X33Y70         LUT4 (Prop_lut4_I0_O)        0.152     5.069 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_5/O
                         net (fo=1, routed)           0.433     5.502    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_5_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I1_O)        0.326     5.828 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3/O
                         net (fo=2, routed)           0.736     6.564    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3_n_0
    SLICE_X32Y74         LUT6 (Prop_lut6_I0_O)        0.124     6.688 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=18, routed)          0.747     7.436    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_3_1
    SLICE_X34Y75         LUT5 (Prop_lut5_I0_O)        0.124     7.560 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11/O
                         net (fo=12, routed)          1.513     9.073    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11_n_0
    SLICE_X33Y74         LUT6 (Prop_lut6_I0_O)        0.124     9.197 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           1.018    10.215    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[0]_inst_i_1_0
    SLICE_X30Y77         LUT4 (Prop_lut4_I3_O)        0.124    10.339 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           1.177    11.516    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[0]_inst_i_3_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I1_O)        0.124    11.640 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.204    14.844    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    18.368 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.368    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.814ns  (logic 5.488ns (32.638%)  route 11.326ns (67.362%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.545     1.545    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X28Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDRE (Prop_fdre_C_Q)         0.456     2.001 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/Q
                         net (fo=48, routed)          3.088     5.089    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Q[6]
    SLICE_X31Y67         LUT6 (Prop_lut6_I5_O)        0.124     5.213 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_1__1/O
                         net (fo=1, routed)           0.543     5.756    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__2/i__carry__0_0[3]
    SLICE_X30Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.152 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.152    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__2/i__carry_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.406 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__2/i__carry__0/CO[0]
                         net (fo=1, routed)           0.586     6.992    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed54_in
    SLICE_X32Y67         LUT4 (Prop_lut4_I2_O)        0.367     7.359 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_12/O
                         net (fo=12, routed)          1.815     9.173    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_12_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I4_O)        0.124     9.297 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.866    10.163    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[2]_inst_i_1_0
    SLICE_X31Y77         LUT4 (Prop_lut4_I3_O)        0.124    10.287 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           1.006    11.294    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[2]_inst_i_3_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.124    11.418 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.423    14.840    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    18.359 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.359    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.748ns  (logic 5.735ns (34.247%)  route 11.012ns (65.753%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.545     1.545    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X28Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDRE (Prop_fdre_C_Q)         0.456     2.001 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/Q
                         net (fo=48, routed)          3.088     5.089    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Q[6]
    SLICE_X31Y67         LUT6 (Prop_lut6_I5_O)        0.124     5.213 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_1__1/O
                         net (fo=1, routed)           0.543     5.756    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__2/i__carry__0_0[3]
    SLICE_X30Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.152 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.152    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__2/i__carry_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.406 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__2/i__carry__0/CO[0]
                         net (fo=1, routed)           0.586     6.992    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed54_in
    SLICE_X32Y67         LUT4 (Prop_lut4_I2_O)        0.367     7.359 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_12/O
                         net (fo=12, routed)          1.905     9.264    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_12_n_0
    SLICE_X34Y78         LUT6 (Prop_lut6_I4_O)        0.124     9.388 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.946    10.333    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[3]_inst_i_1_0
    SLICE_X31Y77         LUT4 (Prop_lut4_I3_O)        0.152    10.485 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.082    11.567    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[3]_inst_i_3_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I1_O)        0.332    11.899 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.863    14.762    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    18.293 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.293    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.680ns  (logic 5.490ns (32.913%)  route 11.190ns (67.087%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.545     1.545    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X28Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDRE (Prop_fdre_C_Q)         0.456     2.001 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/Q
                         net (fo=48, routed)          3.088     5.089    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Q[6]
    SLICE_X31Y67         LUT6 (Prop_lut6_I5_O)        0.124     5.213 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_1__1/O
                         net (fo=1, routed)           0.543     5.756    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__2/i__carry__0_0[3]
    SLICE_X30Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.152 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.152    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__2/i__carry_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.406 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__2/i__carry__0/CO[0]
                         net (fo=1, routed)           0.586     6.992    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed54_in
    SLICE_X32Y67         LUT4 (Prop_lut4_I2_O)        0.367     7.359 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_12/O
                         net (fo=12, routed)          1.571     8.930    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_12_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I4_O)        0.124     9.054 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.822     9.876    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[0]_inst_i_1_0
    SLICE_X30Y77         LUT4 (Prop_lut4_I3_O)        0.124    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           1.159    11.159    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[0]_inst_i_3_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.124    11.283 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.421    14.704    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    18.225 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.225    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.623ns  (logic 5.498ns (33.075%)  route 11.125ns (66.925%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.545     1.545    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X28Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDRE (Prop_fdre_C_Q)         0.456     2.001 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/Q
                         net (fo=48, routed)          3.088     5.089    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Q[6]
    SLICE_X31Y67         LUT6 (Prop_lut6_I5_O)        0.124     5.213 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_1__1/O
                         net (fo=1, routed)           0.543     5.756    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__2/i__carry__0_0[3]
    SLICE_X30Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.152 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.152    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__2/i__carry_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.406 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__2/i__carry__0/CO[0]
                         net (fo=1, routed)           0.586     6.992    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed54_in
    SLICE_X32Y67         LUT4 (Prop_lut4_I2_O)        0.367     7.359 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_12/O
                         net (fo=12, routed)          1.708     9.066    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_12_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I4_O)        0.124     9.190 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.828    10.018    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[2]_inst_i_1_0
    SLICE_X31Y77         LUT4 (Prop_lut4_I3_O)        0.124    10.142 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           1.162    11.304    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[2]_inst_i_3_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.124    11.428 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.211    14.639    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    18.168 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.168    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.461ns  (logic 5.724ns (34.776%)  route 10.737ns (65.224%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.545     1.545    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X28Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDRE (Prop_fdre_C_Q)         0.456     2.001 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/Q
                         net (fo=48, routed)          3.088     5.089    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Q[6]
    SLICE_X31Y67         LUT6 (Prop_lut6_I5_O)        0.124     5.213 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_1__1/O
                         net (fo=1, routed)           0.543     5.756    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__2/i__carry__0_0[3]
    SLICE_X30Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.152 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.152    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__2/i__carry_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.406 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__2/i__carry__0/CO[0]
                         net (fo=1, routed)           0.586     6.992    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed54_in
    SLICE_X32Y67         LUT4 (Prop_lut4_I2_O)        0.367     7.359 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_12/O
                         net (fo=12, routed)          1.640     8.999    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_12_n_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I4_O)        0.124     9.123 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.891    10.013    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[1]_inst_i_1_0
    SLICE_X30Y77         LUT4 (Prop_lut4_I3_O)        0.150    10.163 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.783    10.946    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[1]_inst_i_3_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.348    11.294 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.207    14.501    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    18.006 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.006    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.437ns  (logic 5.724ns (34.822%)  route 10.713ns (65.178%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.545     1.545    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X28Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDRE (Prop_fdre_C_Q)         0.456     2.001 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/Q
                         net (fo=48, routed)          3.088     5.089    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Q[6]
    SLICE_X31Y67         LUT6 (Prop_lut6_I5_O)        0.124     5.213 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_1__1/O
                         net (fo=1, routed)           0.543     5.756    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__2/i__carry__0_0[3]
    SLICE_X30Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.152 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.152    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__2/i__carry_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.406 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__2/i__carry__0/CO[0]
                         net (fo=1, routed)           0.586     6.992    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed54_in
    SLICE_X32Y67         LUT4 (Prop_lut4_I2_O)        0.367     7.359 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_12/O
                         net (fo=12, routed)          1.562     8.921    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_12_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I4_O)        0.124     9.045 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.817     9.862    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[3]_inst_i_1_0
    SLICE_X31Y77         LUT4 (Prop_lut4_I3_O)        0.152    10.014 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.107    11.121    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[3]_inst_i_3_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I1_O)        0.326    11.447 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.010    14.457    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    17.982 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.982    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.253ns  (logic 5.493ns (33.796%)  route 10.760ns (66.204%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.545     1.545    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X28Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDRE (Prop_fdre_C_Q)         0.456     2.001 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/Q
                         net (fo=48, routed)          3.088     5.089    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Q[6]
    SLICE_X31Y67         LUT6 (Prop_lut6_I5_O)        0.124     5.213 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_1__1/O
                         net (fo=1, routed)           0.543     5.756    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__2/i__carry__0_0[3]
    SLICE_X30Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.152 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.152    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__2/i__carry_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.406 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__2/i__carry__0/CO[0]
                         net (fo=1, routed)           0.586     6.992    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed54_in
    SLICE_X32Y67         LUT4 (Prop_lut4_I2_O)        0.367     7.359 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_12/O
                         net (fo=12, routed)          1.052     8.411    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_12_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I4_O)        0.124     8.535 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.994     9.528    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[2]_inst_i_1_0
    SLICE_X31Y77         LUT4 (Prop_lut4_I3_O)        0.124     9.652 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           1.228    10.880    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[2]_inst_i_3_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.124    11.004 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.271    14.274    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    17.798 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.798    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.179ns  (logic 5.231ns (32.334%)  route 10.948ns (67.666%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.545     1.545    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X28Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDRE (Prop_fdre_C_Q)         0.456     2.001 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/Q
                         net (fo=48, routed)          3.815     5.816    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Q[6]
    SLICE_X29Y69         LUT3 (Prop_lut3_I0_O)        0.124     5.940 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry__0_i_2__17/O
                         net (fo=1, routed)           0.000     5.940    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_inferred__5/i__carry__1_0[2]
    SLICE_X29Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.338 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.338    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.495 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_inferred__5/i__carry__1/CO[1]
                         net (fo=1, routed)           1.404     7.899    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CO[0]
    SLICE_X30Y74         LUT5 (Prop_lut5_I3_O)        0.329     8.228 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=24, routed)          1.868    10.097    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_7_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I3_O)        0.124    10.221 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.656    10.876    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[1]_inst_i_2_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I4_O)        0.124    11.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.204    14.205    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    17.724 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.724    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.350ns  (logic 1.390ns (41.504%)  route 1.960ns (58.496%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.556     0.556    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y80         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/Q
                         net (fo=49, routed)          0.763     1.459    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[1]
    SLICE_X33Y70         LUT5 (Prop_lut5_I3_O)        0.045     1.504 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.197     2.701    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.906 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.906    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.429ns  (logic 1.782ns (51.962%)  route 1.647ns (48.038%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.555     0.555    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/Q
                         net (fo=45, routed)          0.344     1.040    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Q[2]
    SLICE_X33Y77         LUT4 (Prop_lut4_I2_O)        0.049     1.089 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_3__9/O
                         net (fo=1, routed)           0.000     1.089    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__10/i__carry__0_0[1]
    SLICE_X33Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     1.208 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__10/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.208    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__10/i__carry_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     1.284 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__10/i__carry__0/CO[0]
                         net (fo=1, routed)           0.101     1.385    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[0]_inst_i_1_2[0]
    SLICE_X30Y79         LUT5 (Prop_lut5_I2_O)        0.126     1.511 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          0.310     1.821    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I2_O)        0.045     1.866 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.892     2.758    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.983 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.983    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.476ns  (logic 1.384ns (39.813%)  route 2.092ns (60.187%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.553     0.553    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X28Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/Q
                         net (fo=38, routed)          0.975     1.668    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Q[9]
    SLICE_X28Y67         LUT5 (Prop_lut5_I3_O)        0.045     1.713 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.117     2.831    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     4.028 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.028    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.612ns  (logic 1.632ns (45.163%)  route 1.981ns (54.837%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.559     0.559    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y83         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/Q
                         net (fo=39, routed)          0.295     0.995    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11_4[9]
    SLICE_X34Y83         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.125     1.120 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_inferred__12/i__carry__1/CO[1]
                         net (fo=1, routed)           0.366     1.486    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[0]_inst_i_1_8[0]
    SLICE_X33Y79         LUT5 (Prop_lut5_I4_O)        0.116     1.602 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=12, routed)          0.398     2.000    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I4_O)        0.045     2.045 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.921     2.967    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     4.171 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.171    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.631ns  (logic 1.787ns (49.223%)  route 1.844ns (50.777%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.555     0.555    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/Q
                         net (fo=45, routed)          0.344     1.040    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Q[2]
    SLICE_X33Y77         LUT4 (Prop_lut4_I2_O)        0.049     1.089 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_3__9/O
                         net (fo=1, routed)           0.000     1.089    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__10/i__carry__0_0[1]
    SLICE_X33Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     1.208 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__10/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.208    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__10/i__carry_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     1.284 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__10/i__carry__0/CO[0]
                         net (fo=1, routed)           0.101     1.385    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[0]_inst_i_1_2[0]
    SLICE_X30Y79         LUT5 (Prop_lut5_I2_O)        0.126     1.511 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          0.479     1.990    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I2_O)        0.045     2.035 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.920     2.955    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         1.231     4.186 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.186    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.628ns  (logic 1.624ns (44.752%)  route 2.004ns (55.248%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.559     0.559    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y83         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/Q
                         net (fo=39, routed)          0.295     0.995    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11_4[9]
    SLICE_X34Y83         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.125     1.120 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_inferred__12/i__carry__1/CO[1]
                         net (fo=1, routed)           0.366     1.486    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[0]_inst_i_1_8[0]
    SLICE_X33Y79         LUT5 (Prop_lut5_I4_O)        0.116     1.602 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=12, routed)          0.458     2.060    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_5_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I4_O)        0.045     2.105 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.885     2.990    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     4.187 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.187    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.655ns  (logic 1.776ns (48.602%)  route 1.879ns (51.398%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.555     0.555    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/Q
                         net (fo=45, routed)          0.344     1.040    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Q[2]
    SLICE_X33Y77         LUT4 (Prop_lut4_I2_O)        0.049     1.089 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_3__9/O
                         net (fo=1, routed)           0.000     1.089    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__10/i__carry__0_0[1]
    SLICE_X33Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     1.208 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__10/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.208    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__10/i__carry_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     1.284 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__10/i__carry__0/CO[0]
                         net (fo=1, routed)           0.101     1.385    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[0]_inst_i_1_2[0]
    SLICE_X30Y79         LUT5 (Prop_lut5_I2_O)        0.126     1.511 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          0.395     1.906    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I2_O)        0.045     1.951 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.038     2.989    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.220     4.210 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.210    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.813ns  (logic 1.634ns (42.841%)  route 2.180ns (57.159%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.559     0.559    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y83         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/Q
                         net (fo=39, routed)          0.295     0.995    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11_4[9]
    SLICE_X34Y83         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.125     1.120 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_inferred__12/i__carry__1/CO[1]
                         net (fo=1, routed)           0.366     1.486    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[0]_inst_i_1_8[0]
    SLICE_X33Y79         LUT5 (Prop_lut5_I4_O)        0.116     1.602 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=12, routed)          0.474     2.076    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_5_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I4_O)        0.045     2.121 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.044     3.165    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     4.372 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.372    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.817ns  (logic 1.631ns (42.725%)  route 2.186ns (57.275%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.559     0.559    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y83         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/Q
                         net (fo=39, routed)          0.295     0.995    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11_4[9]
    SLICE_X34Y83         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.125     1.120 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_inferred__12/i__carry__1/CO[1]
                         net (fo=1, routed)           0.366     1.486    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[0]_inst_i_1_8[0]
    SLICE_X33Y79         LUT5 (Prop_lut5_I4_O)        0.116     1.602 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=12, routed)          0.311     1.913    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_5_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I4_O)        0.045     1.958 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.214     3.172    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.204     4.375 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.375    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.831ns  (logic 1.652ns (43.111%)  route 2.180ns (56.889%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.559     0.559    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y83         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/Q
                         net (fo=39, routed)          0.295     0.995    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11_4[9]
    SLICE_X34Y83         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.125     1.120 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_inferred__12/i__carry__1/CO[1]
                         net (fo=1, routed)           0.366     1.486    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[0]_inst_i_1_8[0]
    SLICE_X33Y79         LUT5 (Prop_lut5_I4_O)        0.116     1.602 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=12, routed)          0.480     2.082    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I4_O)        0.045     2.127 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.038     3.165    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     4.390 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.390    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_VGA_Clock_Multi
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_VGA_Clock_Multi'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_VGA_Clock_Multi fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 f  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575    11.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     8.243 f  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     9.904    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkfbout_VGA_Clock_Multi
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.000 f  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    11.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkfbout_buf_VGA_Clock_Multi
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_VGA_Clock_Multi'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkfbout_VGA_Clock_Multi
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkfbout_buf_VGA_Clock_Multi
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100_VGA_Clock_Multi

Max Delay           141 Endpoints
Min Delay           141 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.559ns  (logic 7.296ns (63.120%)  route 4.263ns (36.880%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
    SLICE_X28Y64         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/Q
                         net (fo=16, routed)          1.581     2.037    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__2[1]
    SLICE_X30Y80         LUT3 (Prop_lut3_I1_O)        0.124     2.161 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_10__0/O
                         net (fo=7, routed)           1.046     3.207    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s60_0
    SLICE_X12Y82         LUT5 (Prop_lut5_I2_O)        0.124     3.331 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix6_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.331    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_2[1]
    SLICE_X12Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.864 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.864    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.187 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.609     4.795    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     9.013 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     9.015    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.533 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[0]
                         net (fo=1, routed)           1.026    11.559    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.474     1.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.556ns  (logic 7.296ns (63.136%)  route 4.260ns (36.864%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
    SLICE_X28Y64         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/Q
                         net (fo=16, routed)          1.581     2.037    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__2[1]
    SLICE_X30Y80         LUT3 (Prop_lut3_I1_O)        0.124     2.161 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_10__0/O
                         net (fo=7, routed)           1.046     3.207    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s60_0
    SLICE_X12Y82         LUT5 (Prop_lut5_I2_O)        0.124     3.331 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix6_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.331    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_2[1]
    SLICE_X12Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.864 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.864    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.187 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.609     4.795    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     9.013 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     9.015    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.533 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[1]
                         net (fo=1, routed)           1.023    11.556    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.474     1.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.459ns  (logic 7.296ns (63.671%)  route 4.163ns (36.329%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
    SLICE_X28Y64         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/Q
                         net (fo=16, routed)          1.581     2.037    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__2[1]
    SLICE_X30Y80         LUT3 (Prop_lut3_I1_O)        0.124     2.161 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_10__0/O
                         net (fo=7, routed)           1.046     3.207    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s60_0
    SLICE_X12Y82         LUT5 (Prop_lut5_I2_O)        0.124     3.331 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix6_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.331    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_2[1]
    SLICE_X12Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.864 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.864    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.187 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.609     4.795    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     9.013 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     9.015    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.533 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[3]
                         net (fo=1, routed)           0.925    11.459    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.474     1.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.457ns  (logic 7.296ns (63.681%)  route 4.161ns (36.319%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
    SLICE_X28Y64         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/Q
                         net (fo=16, routed)          1.581     2.037    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__2[1]
    SLICE_X30Y80         LUT3 (Prop_lut3_I1_O)        0.124     2.161 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_10__0/O
                         net (fo=7, routed)           1.046     3.207    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s60_0
    SLICE_X12Y82         LUT5 (Prop_lut5_I2_O)        0.124     3.331 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix6_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.331    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_2[1]
    SLICE_X12Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.864 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.864    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.187 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.609     4.795    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     9.013 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     9.015    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    10.533 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[7]
                         net (fo=1, routed)           0.924    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.474     1.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.457ns  (logic 7.296ns (63.681%)  route 4.161ns (36.319%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
    SLICE_X28Y64         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/Q
                         net (fo=16, routed)          1.581     2.037    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__2[1]
    SLICE_X30Y80         LUT3 (Prop_lut3_I1_O)        0.124     2.161 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_10__0/O
                         net (fo=7, routed)           1.046     3.207    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s60_0
    SLICE_X12Y82         LUT5 (Prop_lut5_I2_O)        0.124     3.331 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix6_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.331    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_2[1]
    SLICE_X12Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.864 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.864    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.187 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.609     4.795    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     9.013 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     9.015    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    10.533 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[4]
                         net (fo=1, routed)           0.924    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.474     1.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.456ns  (logic 7.296ns (63.688%)  route 4.160ns (36.312%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
    SLICE_X28Y64         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/Q
                         net (fo=16, routed)          1.581     2.037    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__2[1]
    SLICE_X30Y80         LUT3 (Prop_lut3_I1_O)        0.124     2.161 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_10__0/O
                         net (fo=7, routed)           1.046     3.207    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s60_0
    SLICE_X12Y82         LUT5 (Prop_lut5_I2_O)        0.124     3.331 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix6_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.331    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_2[1]
    SLICE_X12Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.864 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.864    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.187 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.609     4.795    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     9.013 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     9.015    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    10.533 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[9]
                         net (fo=1, routed)           0.922    11.456    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.474     1.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.456ns  (logic 7.296ns (63.690%)  route 4.160ns (36.310%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
    SLICE_X28Y64         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/Q
                         net (fo=16, routed)          1.581     2.037    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__2[1]
    SLICE_X30Y80         LUT3 (Prop_lut3_I1_O)        0.124     2.161 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_10__0/O
                         net (fo=7, routed)           1.046     3.207    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s60_0
    SLICE_X12Y82         LUT5 (Prop_lut5_I2_O)        0.124     3.331 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix6_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.331    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_2[1]
    SLICE_X12Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.864 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.864    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.187 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.609     4.795    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     9.013 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     9.015    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    10.533 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[2]
                         net (fo=1, routed)           0.922    11.456    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.474     1.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.332ns  (logic 7.296ns (64.383%)  route 4.036ns (35.617%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
    SLICE_X28Y64         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/Q
                         net (fo=16, routed)          1.581     2.037    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__2[1]
    SLICE_X30Y80         LUT3 (Prop_lut3_I1_O)        0.124     2.161 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_10__0/O
                         net (fo=7, routed)           1.046     3.207    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s60_0
    SLICE_X12Y82         LUT5 (Prop_lut5_I2_O)        0.124     3.331 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix6_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.331    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_2[1]
    SLICE_X12Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.864 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.864    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.187 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.609     4.795    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     9.013 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     9.015    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    10.533 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[5]
                         net (fo=1, routed)           0.799    11.332    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.474     1.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.328ns  (logic 7.296ns (64.406%)  route 4.032ns (35.594%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
    SLICE_X28Y64         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/Q
                         net (fo=16, routed)          1.581     2.037    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__2[1]
    SLICE_X30Y80         LUT3 (Prop_lut3_I1_O)        0.124     2.161 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_10__0/O
                         net (fo=7, routed)           1.046     3.207    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s60_0
    SLICE_X12Y82         LUT5 (Prop_lut5_I2_O)        0.124     3.331 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix6_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.331    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_2[1]
    SLICE_X12Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.864 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.864    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.187 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.609     4.795    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     9.013 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     9.015    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    10.533 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[8]
                         net (fo=1, routed)           0.795    11.328    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.474     1.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.312ns  (logic 7.296ns (64.496%)  route 4.016ns (35.504%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
    SLICE_X28Y64         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/Q
                         net (fo=16, routed)          1.581     2.037    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__2[1]
    SLICE_X30Y80         LUT3 (Prop_lut3_I1_O)        0.124     2.161 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_10__0/O
                         net (fo=7, routed)           1.046     3.207    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s60_0
    SLICE_X12Y82         LUT5 (Prop_lut5_I2_O)        0.124     3.331 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix6_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.331    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_2[1]
    SLICE_X12Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.864 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.864    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.187 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.609     4.795    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     9.013 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     9.015    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    10.533 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[6]
                         net (fo=1, routed)           0.779    11.312    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.474     1.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.251ns (26.718%)  route 0.688ns (73.282%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/C
    SLICE_X29Y64         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/Q
                         net (fo=13, routed)          0.144     0.285    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/p_1_out_inferred__1/i__carry__1[0]
    SLICE_X28Y64         LUT3 (Prop_lut3_I2_O)        0.045     0.330 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_3__18/O
                         net (fo=1, routed)           0.000     0.330    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/U_promsprite7[1]
    SLICE_X28Y64         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.395 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry/O[1]
                         net (fo=2, routed)           0.544     0.939    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y26         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.867     0.867    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y26         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.251ns (26.718%)  route 0.688ns (73.282%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/C
    SLICE_X29Y64         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/Q
                         net (fo=13, routed)          0.144     0.285    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/p_1_out_inferred__1/i__carry__1[0]
    SLICE_X28Y64         LUT3 (Prop_lut3_I2_O)        0.045     0.330 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_3__18/O
                         net (fo=1, routed)           0.000     0.330    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/U_promsprite7[1]
    SLICE_X28Y64         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.395 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry/O[1]
                         net (fo=2, routed)           0.544     0.939    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y26         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.869     0.869    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y26         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.943ns  (logic 0.256ns (27.153%)  route 0.687ns (72.847%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/C
    SLICE_X29Y64         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/Q
                         net (fo=13, routed)          0.143     0.284    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/p_1_out_inferred__1/i__carry__1[0]
    SLICE_X28Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.329 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_4__6/O
                         net (fo=1, routed)           0.000     0.329    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/U_promsprite7[0]
    SLICE_X28Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.399 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry/O[0]
                         net (fo=2, routed)           0.543     0.943    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y26         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.867     0.867    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y26         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.944ns  (logic 0.256ns (27.131%)  route 0.688ns (72.869%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/C
    SLICE_X29Y64         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/Q
                         net (fo=13, routed)          0.143     0.284    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/p_1_out_inferred__1/i__carry__1[0]
    SLICE_X28Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.329 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_4__6/O
                         net (fo=1, routed)           0.000     0.329    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/U_promsprite7[0]
    SLICE_X28Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.399 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry/O[0]
                         net (fo=2, routed)           0.544     0.944    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y26         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.869     0.869    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y26         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.998ns  (logic 0.332ns (33.263%)  route 0.666ns (66.737%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/C
    SLICE_X29Y64         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/Q
                         net (fo=13, routed)          0.143     0.284    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/p_1_out_inferred__1/i__carry__1[0]
    SLICE_X28Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.329 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_4__6/O
                         net (fo=1, routed)           0.000     0.329    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/U_promsprite7[0]
    SLICE_X28Y64         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     0.475 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry/O[2]
                         net (fo=2, routed)           0.523     0.998    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y26         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.867     0.867    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y26         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.022ns  (logic 0.403ns (39.432%)  route 0.619ns (60.568%))
  Logic Levels:           4  (CARRY4=2 FDCE=1 LUT2=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/C
    SLICE_X29Y64         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/Q
                         net (fo=13, routed)          0.143     0.284    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/p_1_out_inferred__1/i__carry__1[0]
    SLICE_X28Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.329 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_4__6/O
                         net (fo=1, routed)           0.000     0.329    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/U_promsprite7[0]
    SLICE_X28Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.481 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.481    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.546 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           0.476     1.022    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X1Y26         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.869     0.869    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y26         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.023ns  (logic 0.352ns (34.399%)  route 0.671ns (65.601%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/C
    SLICE_X29Y64         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/Q
                         net (fo=13, routed)          0.143     0.284    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/p_1_out_inferred__1/i__carry__1[0]
    SLICE_X28Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.329 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_4__6/O
                         net (fo=1, routed)           0.000     0.329    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/U_promsprite7[0]
    SLICE_X28Y64         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     0.495 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry/O[3]
                         net (fo=2, routed)           0.528     1.023    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y26         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.869     0.869    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y26         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.025ns  (logic 0.352ns (34.347%)  route 0.673ns (65.653%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/C
    SLICE_X29Y64         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/Q
                         net (fo=13, routed)          0.143     0.284    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/p_1_out_inferred__1/i__carry__1[0]
    SLICE_X28Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.329 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_4__6/O
                         net (fo=1, routed)           0.000     0.329    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/U_promsprite7[0]
    SLICE_X28Y64         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     0.495 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry/O[3]
                         net (fo=2, routed)           0.529     1.025    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y26         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.867     0.867    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y26         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.041ns  (logic 0.429ns (41.200%)  route 0.612ns (58.800%))
  Logic Levels:           4  (CARRY4=2 FDCE=1 LUT2=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/C
    SLICE_X29Y64         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/Q
                         net (fo=13, routed)          0.143     0.284    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/p_1_out_inferred__1/i__carry__1[0]
    SLICE_X28Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.329 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_4__6/O
                         net (fo=1, routed)           0.000     0.329    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/U_promsprite7[0]
    SLICE_X28Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.481 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.481    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     0.572 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.469     1.041    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y26         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.867     0.867    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y26         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.041ns  (logic 0.429ns (41.200%)  route 0.612ns (58.800%))
  Logic Levels:           4  (CARRY4=2 FDCE=1 LUT2=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/C
    SLICE_X29Y64         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/Q
                         net (fo=13, routed)          0.143     0.284    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/p_1_out_inferred__1/i__carry__1[0]
    SLICE_X28Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.329 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_4__6/O
                         net (fo=1, routed)           0.000     0.329    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/U_promsprite7[0]
    SLICE_X28Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.481 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.481    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     0.572 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.469     1.041    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y26         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.869     0.869    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y26         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk25_VGA_Clock_Multi

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.638ns  (logic 0.642ns (3.269%)  route 18.996ns (96.731%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=17, routed)          1.975     2.493    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X30Y12         LUT1 (Prop_lut1_I0_O)        0.124     2.617 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=2236, routed)       17.021    19.638    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_0[0]
    SLICE_X13Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.432     1.432    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.638ns  (logic 0.642ns (3.269%)  route 18.996ns (96.731%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=17, routed)          1.975     2.493    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X30Y12         LUT1 (Prop_lut1_I0_O)        0.124     2.617 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=2236, routed)       17.021    19.638    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_0[0]
    SLICE_X13Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.432     1.432    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.348ns  (logic 0.642ns (3.318%)  route 18.706ns (96.682%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=17, routed)          1.975     2.493    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X30Y12         LUT1 (Prop_lut1_I0_O)        0.124     2.617 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=2236, routed)       16.730    19.348    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_0[0]
    SLICE_X13Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.430     1.430    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.348ns  (logic 0.642ns (3.318%)  route 18.706ns (96.682%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=17, routed)          1.975     2.493    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X30Y12         LUT1 (Prop_lut1_I0_O)        0.124     2.617 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=2236, routed)       16.730    19.348    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_0[0]
    SLICE_X13Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.430     1.430    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[4]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica_1/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.210ns  (logic 0.642ns (3.342%)  route 18.568ns (96.658%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=17, routed)          1.975     2.493    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X30Y12         LUT1 (Prop_lut1_I0_O)        0.124     2.617 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=2236, routed)       16.592    19.210    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_0[0]
    SLICE_X39Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica_1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.424     1.424    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X39Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica_1/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.147ns  (logic 0.642ns (3.353%)  route 18.505ns (96.647%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=17, routed)          1.975     2.493    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X30Y12         LUT1 (Prop_lut1_I0_O)        0.124     2.617 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=2236, routed)       16.530    19.147    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_0[0]
    SLICE_X13Y83         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.433     1.433    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y83         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.100ns  (logic 0.642ns (3.361%)  route 18.458ns (96.639%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=17, routed)          1.975     2.493    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X30Y12         LUT1 (Prop_lut1_I0_O)        0.124     2.617 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=2236, routed)       16.483    19.100    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_0[0]
    SLICE_X15Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.429     1.429    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X15Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.056ns  (logic 0.642ns (3.369%)  route 18.414ns (96.631%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=17, routed)          1.975     2.493    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X30Y12         LUT1 (Prop_lut1_I0_O)        0.124     2.617 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=2236, routed)       16.439    19.056    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_0[0]
    SLICE_X13Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.429     1.429    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]_replica/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.056ns  (logic 0.642ns (3.369%)  route 18.414ns (96.631%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=17, routed)          1.975     2.493    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X30Y12         LUT1 (Prop_lut1_I0_O)        0.124     2.617 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=2236, routed)       16.439    19.056    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_0[0]
    SLICE_X13Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.429     1.429    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]_replica/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.024ns  (logic 0.642ns (3.375%)  route 18.382ns (96.625%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=17, routed)          1.975     2.493    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X30Y12         LUT1 (Prop_lut1_I0_O)        0.124     2.617 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=2236, routed)       16.407    19.024    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_0[0]
    SLICE_X15Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          1.430     1.430    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X15Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.249ns  (logic 0.209ns (16.732%)  route 1.040ns (83.268%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=17, routed)          0.834     0.998    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]_0
    SLICE_X28Y80         LUT2 (Prop_lut2_I1_O)        0.045     1.043 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.206     1.249    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X28Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.822     0.822    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X28Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.259ns  (logic 0.209ns (16.601%)  route 1.050ns (83.399%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=17, routed)          0.834     0.998    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]_0
    SLICE_X28Y80         LUT2 (Prop_lut2_I1_O)        0.045     1.043 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.216     1.259    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X28Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.821     0.821    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X28Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.435ns  (logic 0.209ns (14.570%)  route 1.226ns (85.430%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=17, routed)          0.834     0.998    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]_0
    SLICE_X28Y80         LUT2 (Prop_lut2_I1_O)        0.045     1.043 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.391     1.435    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X29Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.822     0.822    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.435ns  (logic 0.209ns (14.570%)  route 1.226ns (85.430%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=17, routed)          0.834     0.998    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]_0
    SLICE_X28Y80         LUT2 (Prop_lut2_I1_O)        0.045     1.043 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.391     1.435    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X29Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.822     0.822    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.435ns  (logic 0.209ns (14.570%)  route 1.226ns (85.430%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=17, routed)          0.834     0.998    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]_0
    SLICE_X28Y80         LUT2 (Prop_lut2_I1_O)        0.045     1.043 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.391     1.435    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X29Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.822     0.822    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.435ns  (logic 0.209ns (14.570%)  route 1.226ns (85.430%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=17, routed)          0.834     0.998    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]_0
    SLICE_X28Y80         LUT2 (Prop_lut2_I1_O)        0.045     1.043 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.391     1.435    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X29Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.822     0.822    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.439ns  (logic 0.209ns (14.525%)  route 1.230ns (85.475%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=17, routed)          0.834     0.998    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]_0
    SLICE_X28Y80         LUT2 (Prop_lut2_I1_O)        0.045     1.043 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.395     1.439    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X28Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.822     0.822    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X28Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.439ns  (logic 0.209ns (14.525%)  route 1.230ns (85.475%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=17, routed)          0.834     0.998    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]_0
    SLICE_X28Y80         LUT2 (Prop_lut2_I1_O)        0.045     1.043 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.395     1.439    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X28Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.822     0.822    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X28Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.439ns  (logic 0.209ns (14.525%)  route 1.230ns (85.475%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=17, routed)          0.834     0.998    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]_0
    SLICE_X28Y80         LUT2 (Prop_lut2_I1_O)        0.045     1.043 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.395     1.439    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X28Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.822     0.822    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X28Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.439ns  (logic 0.209ns (14.525%)  route 1.230ns (85.475%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=17, routed)          0.834     0.998    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]_0
    SLICE_X28Y80         LUT2 (Prop_lut2_I1_O)        0.045     1.043 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.395     1.439    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X28Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=24, routed)          0.822     0.822    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X28Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/C





