Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:30:22 MDT 2014
| Date         : Sun Jun 24 17:18:08 2018
| Host         : DESKTOP-RR7E78I running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file showCPU_control_sets_placed.rpt
| Design       : showCPU
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    42 |
| Minimum Number of register sites lost to control set restrictions |    23 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             433 |          224 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |           11 |
| Yes          | No                    | Yes                    |              32 |           14 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+-----------------------------------+------------------------------------+------------------+----------------+
|                     Clock Signal                    |           Enable Signal           |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+-----------------------------------------------------+-----------------------------------+------------------------------------+------------------+----------------+
|  MultiCycleCPU/ControlUnit/n_0_nextState_reg[2]_i_2 |                                   |                                    |                1 |              3 |
|  MultiCycleCPU/ControlUnit/E[0]                     |                                   |                                    |                2 |              3 |
|  MultiCycleCPU/IR/I154[0]                           |                                   |                                    |                2 |              3 |
|  MultiCycleCPU/ControlUnit/O84[0]                   |                                   |                                    |                2 |              5 |
|  MultiCycleCPU/ControlUnit/O100[0]                  |                                   |                                    |                4 |              8 |
|  MultiCycleCPU/ControlUnit/O101[0]                  |                                   |                                    |                3 |              8 |
|  MultiCycleCPU/ControlUnit/O11[0]                   |                                   |                                    |                4 |              8 |
|  MultiCycleCPU/ControlUnit/O16[0]                   |                                   |                                    |                6 |              8 |
|  MultiCycleCPU/ControlUnit/O12[0]                   |                                   |                                    |                8 |              8 |
|  MultiCycleCPU/ControlUnit/O14[0]                   |                                   |                                    |                3 |              8 |
|  MultiCycleCPU/ControlUnit/O15[0]                   |                                   |                                    |                3 |              8 |
|  MultiCycleCPU/ControlUnit/O17[0]                   |                                   |                                    |                3 |              8 |
|  MultiCycleCPU/ControlUnit/O21[0]                   |                                   |                                    |                4 |              8 |
|  MultiCycleCPU/ControlUnit/O23[0]                   |                                   |                                    |                5 |              8 |
|  MultiCycleCPU/ControlUnit/O24[0]                   |                                   |                                    |                6 |              8 |
|  MultiCycleCPU/ControlUnit/O25[0]                   |                                   |                                    |                8 |              8 |
|  MultiCycleCPU/ControlUnit/O27[0]                   |                                   |                                    |                5 |              8 |
|  MultiCycleCPU/ControlUnit/O31[0]                   |                                   |                                    |                4 |              8 |
|  MultiCycleCPU/ControlUnit/O34[0]                   |                                   |                                    |                4 |              8 |
|  MultiCycleCPU/ControlUnit/O35[0]                   |                                   |                                    |                4 |              8 |
|  MultiCycleCPU/ControlUnit/O38[0]                   |                                   |                                    |                2 |              8 |
|  MultiCycleCPU/ControlUnit/O44[0]                   |                                   |                                    |                4 |              8 |
|  MultiCycleCPU/ControlUnit/O7[0]                    |                                   |                                    |                3 |              8 |
|  MultiCycleCPU/ControlUnit/O9[0]                    |                                   |                                    |                3 |              8 |
|  MultiCycleCPU/ControlUnit/O10[0]                   |                                   |                                    |                5 |              8 |
|  MultiCycleCPU/DataMEM/n_0_ram_reg[0][7]_i_2        |                                   |                                    |                6 |              8 |
|  MultiCycleCPU/DataMEM/n_0_ram_reg[10][7]_i_2       |                                   |                                    |                5 |              8 |
|  MultiCycleCPU/DataMEM/n_0_ram_reg[12][7]_i_2       |                                   |                                    |                6 |              8 |
|  MultiCycleCPU/DataMEM/n_0_ram_reg[15][7]_i_2       |                                   |                                    |                4 |              8 |
|  MultiCycleCPU/DataMEM/n_0_ram_reg[16][7]_i_2       |                                   |                                    |                3 |              8 |
|  MultiCycleCPU/DataMEM/n_0_ram_reg[25][7]_i_2       |                                   |                                    |                4 |              8 |
|  MultiCycleCPU/DataMEM/n_0_ram_reg[27][7]_i_2       |                                   |                                    |                3 |              8 |
|  MultiCycleCPU/DataMEM/n_0_ram_reg[30][7]_i_2       |                                   |                                    |                5 |              8 |
|  MultiCycleCPU/DataMEM/n_0_ram_reg[31][7]_i_2       |                                   |                                    |                3 |              8 |
|  MultiCycleCPU/DataMEM/n_0_ram_reg[3][7]_i_2        |                                   |                                    |                6 |              8 |
|  MultiCycleCPU/DataMEM/n_0_ram_reg[8][7]_i_2        |                                   |                                    |                2 |              8 |
|  clock_100Mhz_IBUF_BUFG                             |                                   |                                    |                8 |             24 |
|  CpuCLK_BUFG                                        | MultiCycleCPU/ControlUnit/O82[0]  | MultiCycleCPU/PC/n_0_curPC[31]_i_3 |               14 |             32 |
|  CpuCLK_BUFG                                        | MultiCycleCPU/ControlUnit/O83[0]  |                                    |               11 |             32 |
|  InsMemRW                                           |                                   |                                    |               27 |             32 |
|  Debounce/O1                                        | MultiCycleCPU/RegisterFile/p_0_in |                                    |               12 |             96 |
|  CpuCLK_BUFG                                        |                                   |                                    |               44 |            107 |
+-----------------------------------------------------+-----------------------------------+------------------------------------+------------------+----------------+


