Analysis & Synthesis report for fifo
Wed Nov 02 05:42:18 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: fifo_ns:U0_fifo_ns
 12. Parameter Settings for User Entity Instance: fifo_cal_addr:U1_fifo_cal_addr
 13. Parameter Settings for User Entity Instance: fifo_out:U2_fifo_out
 14. Post-Synthesis Netlist Statistics for Top Partition
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages
 17. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Nov 02 05:42:18 2022       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; fifo                                        ;
; Top-level Entity Name           ; fifo                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 301                                         ;
; Total pins                      ; 78                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; fifo               ; fifo               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-12        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                 ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------------------+---------+
; register32_8.v                   ; yes             ; User Verilog HDL File  ; C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/register32_8.v    ;         ;
; gates.v                          ; yes             ; User Verilog HDL File  ; C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/gates.v           ;         ;
; _8_to_1_MUX.v                    ; yes             ; User Verilog HDL File  ; C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/_8_to_1_MUX.v     ;         ;
; _3_to_8_decoder.v                ; yes             ; User Verilog HDL File  ; C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/_3_to_8_decoder.v ;         ;
; write_operation.v                ; yes             ; User Verilog HDL File  ; C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/write_operation.v ;         ;
; register32_r_en.v                ; yes             ; User Verilog HDL File  ; C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/register32_r_en.v ;         ;
; Register_file.v                  ; yes             ; User Verilog HDL File  ; C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/Register_file.v   ;         ;
; read_operation.v                 ; yes             ; User Verilog HDL File  ; C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/read_operation.v  ;         ;
; fifo.v                           ; yes             ; User Verilog HDL File  ; C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo.v            ;         ;
; fifo_ns.v                        ; yes             ; User Verilog HDL File  ; C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_ns.v         ;         ;
; fifo_cal_addr.v                  ; yes             ; User Verilog HDL File  ; C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_cal_addr.v   ;         ;
; fifo_out.v                       ; yes             ; User Verilog HDL File  ; C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_out.v        ;         ;
; _dff_r_3.v                       ; yes             ; User Verilog HDL File  ; C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/_dff_r_3.v        ;         ;
; _dff_r_4.v                       ; yes             ; User Verilog HDL File  ; C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/_dff_r_4.v        ;         ;
; _dff_r_32.v                      ; yes             ; User Verilog HDL File  ; C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/_dff_r_32.v       ;         ;
; _mx_2.v                          ; yes             ; User Verilog HDL File  ; C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/_mx_2.v           ;         ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 194       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 148       ;
;     -- 7 input functions                    ; 1         ;
;     -- 6 input functions                    ; 70        ;
;     -- 5 input functions                    ; 6         ;
;     -- 4 input functions                    ; 19        ;
;     -- <=3 input functions                  ; 52        ;
;                                             ;           ;
; Dedicated logic registers                   ; 301       ;
;                                             ;           ;
; I/O pins                                    ; 78        ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 301       ;
; Total fan-out                               ; 1964      ;
; Average fan-out                             ; 3.25      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                 ;
+-----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                       ; Entity Name     ; Library Name ;
+-----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |fifo                                         ; 148 (0)             ; 301 (0)                   ; 0                 ; 0          ; 78   ; 0            ; |fifo                                                                                                     ; fifo            ; work         ;
;    |Register_file:U3_Register_file|           ; 8 (0)               ; 256 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U3_Register_file                                                                      ; Register_file   ; work         ;
;       |register32_8:U1_register32_8|          ; 0 (0)               ; 256 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U3_Register_file|register32_8:U1_register32_8                                         ; register32_8    ; work         ;
;          |register32_r_en:U0_register32_r_en| ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U3_Register_file|register32_8:U1_register32_8|register32_r_en:U0_register32_r_en      ; register32_r_en ; work         ;
;          |register32_r_en:U1_register32_r_en| ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U3_Register_file|register32_8:U1_register32_8|register32_r_en:U1_register32_r_en      ; register32_r_en ; work         ;
;          |register32_r_en:U2_register32_r_en| ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U3_Register_file|register32_8:U1_register32_8|register32_r_en:U2_register32_r_en      ; register32_r_en ; work         ;
;          |register32_r_en:U3_register32_r_en| ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U3_Register_file|register32_8:U1_register32_8|register32_r_en:U3_register32_r_en      ; register32_r_en ; work         ;
;          |register32_r_en:U4_register32_r_en| ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U3_Register_file|register32_8:U1_register32_8|register32_r_en:U4_register32_r_en      ; register32_r_en ; work         ;
;          |register32_r_en:U5_register32_r_en| ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U3_Register_file|register32_8:U1_register32_8|register32_r_en:U5_register32_r_en      ; register32_r_en ; work         ;
;          |register32_r_en:U6_register32_r_en| ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U3_Register_file|register32_8:U1_register32_8|register32_r_en:U6_register32_r_en      ; register32_r_en ; work         ;
;          |register32_r_en:U7_register32_r_en| ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U3_Register_file|register32_8:U1_register32_8|register32_r_en:U7_register32_r_en      ; register32_r_en ; work         ;
;       |write_operation:U0_write_operation|    ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U3_Register_file|write_operation:U0_write_operation                                   ; write_operation ; work         ;
;          |_3_to_8_decoder:U0_3_to_8_decoder|  ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U3_Register_file|write_operation:U0_write_operation|_3_to_8_decoder:U0_3_to_8_decoder ; _3_to_8_decoder ; work         ;
;    |_dff_r_32:U9_dout|                        ; 97 (97)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |fifo|_dff_r_32:U9_dout                                                                                   ; _dff_r_32       ; work         ;
;    |_dff_r_3:U4_state|                        ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |fifo|_dff_r_3:U4_state                                                                                   ; _dff_r_3        ; work         ;
;    |_dff_r_3:U6_head|                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |fifo|_dff_r_3:U6_head                                                                                    ; _dff_r_3        ; work         ;
;    |_dff_r_3:U7_tail|                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |fifo|_dff_r_3:U7_tail                                                                                    ; _dff_r_3        ; work         ;
;    |_dff_r_4:U5_data_count|                   ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |fifo|_dff_r_4:U5_data_count                                                                              ; _dff_r_4        ; work         ;
;    |fifo_cal_addr:U1_fifo_cal_addr|           ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fifo|fifo_cal_addr:U1_fifo_cal_addr                                                                      ; fifo_cal_addr   ; work         ;
;    |fifo_ns:U0_fifo_ns|                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fifo|fifo_ns:U0_fifo_ns                                                                                  ; fifo_ns         ; work         ;
;    |fifo_out:U2_fifo_out|                     ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fifo|fifo_out:U2_fifo_out                                                                                ; fifo_out        ; work         ;
+-----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                 ;
+-----------------------------------------------------+--------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                  ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------------------+------------------------+
; fifo_cal_addr:U1_fifo_cal_addr|re                   ; fifo_cal_addr:U1_fifo_cal_addr|Mux3  ; yes                    ;
; fifo_cal_addr:U1_fifo_cal_addr|next_data_count[0]   ; fifo_cal_addr:U1_fifo_cal_addr|Mux11 ; yes                    ;
; fifo_cal_addr:U1_fifo_cal_addr|next_data_count[1]   ; fifo_cal_addr:U1_fifo_cal_addr|Mux11 ; yes                    ;
; fifo_cal_addr:U1_fifo_cal_addr|next_data_count[2]   ; fifo_cal_addr:U1_fifo_cal_addr|Mux11 ; yes                    ;
; fifo_cal_addr:U1_fifo_cal_addr|next_data_count[3]   ; fifo_cal_addr:U1_fifo_cal_addr|Mux11 ; yes                    ;
; fifo_ns:U0_fifo_ns|next_state[0]                    ; fifo_ns:U0_fifo_ns|next_state[2]     ; yes                    ;
; fifo_ns:U0_fifo_ns|next_state[1]                    ; fifo_ns:U0_fifo_ns|next_state[2]     ; yes                    ;
; fifo_ns:U0_fifo_ns|next_state[2]                    ; fifo_ns:U0_fifo_ns|next_state[2]     ; yes                    ;
; fifo_cal_addr:U1_fifo_cal_addr|we                   ; GND                                  ; yes                    ;
; fifo_cal_addr:U1_fifo_cal_addr|next_head[0]         ; fifo_cal_addr:U1_fifo_cal_addr|Mux13 ; yes                    ;
; fifo_cal_addr:U1_fifo_cal_addr|next_head[1]         ; fifo_cal_addr:U1_fifo_cal_addr|Mux13 ; yes                    ;
; fifo_cal_addr:U1_fifo_cal_addr|next_head[2]         ; fifo_cal_addr:U1_fifo_cal_addr|Mux13 ; yes                    ;
; fifo_cal_addr:U1_fifo_cal_addr|next_tail[0]         ; fifo_cal_addr:U1_fifo_cal_addr|Mux11 ; yes                    ;
; fifo_cal_addr:U1_fifo_cal_addr|next_tail[2]         ; fifo_cal_addr:U1_fifo_cal_addr|Mux11 ; yes                    ;
; fifo_cal_addr:U1_fifo_cal_addr|next_tail[1]         ; fifo_cal_addr:U1_fifo_cal_addr|Mux11 ; yes                    ;
; Number of user-specified and inferred latches = 15  ;                                      ;                        ;
+-----------------------------------------------------+--------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 301   ;
; Number of registers using Synchronous Clear  ; 45    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 256   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 256   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; 10:1               ; 32 bits   ; 192 LEs       ; 160 LEs              ; 32 LEs                 ; Yes        ; |fifo|_dff_r_32:U9_dout|q[4]               ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |fifo|fifo_cal_addr:U1_fifo_cal_addr|Mux7  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |fifo|fifo_cal_addr:U1_fifo_cal_addr|Mux0  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |fifo|fifo_cal_addr:U1_fifo_cal_addr|Mux10 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_ns:U0_fifo_ns ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; INIT           ; 000   ; Unsigned Binary                        ;
; WRITE          ; 001   ; Unsigned Binary                        ;
; READ           ; 010   ; Unsigned Binary                        ;
; WR_ERROR       ; 011   ; Unsigned Binary                        ;
; RD_ERROR       ; 100   ; Unsigned Binary                        ;
; NO_OP          ; 111   ; Unsigned Binary                        ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_cal_addr:U1_fifo_cal_addr ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; INIT           ; 000   ; Unsigned Binary                                    ;
; WRITE          ; 001   ; Unsigned Binary                                    ;
; READ           ; 010   ; Unsigned Binary                                    ;
; WR_ERROR       ; 011   ; Unsigned Binary                                    ;
; RD_ERROR       ; 100   ; Unsigned Binary                                    ;
; NO_OP          ; 111   ; Unsigned Binary                                    ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_out:U2_fifo_out ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; INIT           ; 000   ; Unsigned Binary                          ;
; WRITE          ; 001   ; Unsigned Binary                          ;
; READ           ; 010   ; Unsigned Binary                          ;
; WR_ERROR       ; 011   ; Unsigned Binary                          ;
; RD_ERROR       ; 100   ; Unsigned Binary                          ;
; NO_OP          ; 111   ; Unsigned Binary                          ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 301                         ;
;     ENA CLR           ; 256                         ;
;     SCLR              ; 45                          ;
; arriav_lcell_comb     ; 149                         ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 148                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 4                           ;
;         3 data inputs ; 48                          ;
;         4 data inputs ; 19                          ;
;         5 data inputs ; 6                           ;
;         6 data inputs ; 70                          ;
; boundary_port         ; 78                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.73                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Nov 02 05:42:06 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fifo -c fifo
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file register32_8.v
    Info (12023): Found entity 1: register32_8 File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/register32_8.v Line: 1
Info (12021): Found 16 design units, including 16 entities, in source file gates.v
    Info (12023): Found entity 1: _inv File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/gates.v Line: 1
    Info (12023): Found entity 2: _nand2 File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/gates.v Line: 7
    Info (12023): Found entity 3: _and2 File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/gates.v Line: 13
    Info (12023): Found entity 4: _or2 File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/gates.v Line: 19
    Info (12023): Found entity 5: _xor2 File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/gates.v Line: 25
    Info (12023): Found entity 6: _and3 File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/gates.v Line: 38
    Info (12023): Found entity 7: _and4 File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/gates.v Line: 44
    Info (12023): Found entity 8: _and5 File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/gates.v Line: 50
    Info (12023): Found entity 9: _or3 File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/gates.v Line: 56
    Info (12023): Found entity 10: _or4 File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/gates.v Line: 62
    Info (12023): Found entity 11: _or5 File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/gates.v Line: 68
    Info (12023): Found entity 12: _inv_4bits File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/gates.v Line: 74
    Info (12023): Found entity 13: _and2_4bits File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/gates.v Line: 80
    Info (12023): Found entity 14: _or2_4bits File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/gates.v Line: 86
    Info (12023): Found entity 15: _xor2_4bits File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/gates.v Line: 92
    Info (12023): Found entity 16: _xnor2_4bits File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/gates.v Line: 101
Info (12021): Found 1 design units, including 1 entities, in source file _dff_r_en.v
    Info (12023): Found entity 1: _dff_r_en File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/_dff_r_en.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file _8_to_1_mux.v
    Info (12023): Found entity 1: _8_to_1_MUX File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/_8_to_1_MUX.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file _3_to_8_decoder.v
    Info (12023): Found entity 1: _3_to_8_decoder File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/_3_to_8_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file write_operation.v
    Info (12023): Found entity 1: write_operation File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/write_operation.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register32_r_en.v
    Info (12023): Found entity 1: register32_r_en File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/register32_r_en.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_file.v
    Info (12023): Found entity 1: Register_file File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/Register_file.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file read_operation.v
    Info (12023): Found entity 1: read_operation File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/read_operation.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: fifo File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo_ns.v
    Info (12023): Found entity 1: fifo_ns File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_ns.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo_cal_addr.v
    Info (12023): Found entity 1: fifo_cal_addr File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_cal_addr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo_out.v
    Info (12023): Found entity 1: fifo_out File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_out.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file _dff_r_3.v
    Info (12023): Found entity 1: _dff_r_3 File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/_dff_r_3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file _dff_r_4.v
    Info (12023): Found entity 1: _dff_r_4 File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/_dff_r_4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file _dff_r_32.v
    Info (12023): Found entity 1: _dff_r_32 File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/_dff_r_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file _mx_2.v
    Info (12023): Found entity 1: _mx_2 File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/_mx_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_fifo.v
    Info (12023): Found entity 1: tb_fifo File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/tb_fifo.v Line: 3
Warning (10236): Verilog HDL Implicit Net warning at gates.v(32): created implicit net for "inv_b" File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/gates.v Line: 32
Info (12127): Elaborating entity "fifo" for the top level hierarchy
Info (12128): Elaborating entity "fifo_ns" for hierarchy "fifo_ns:U0_fifo_ns" File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo.v Line: 14
Warning (10240): Verilog HDL Always Construct warning at fifo_ns.v(15): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_ns.v Line: 15
Info (10041): Inferred latch for "next_state[0]" at fifo_ns.v(15) File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_ns.v Line: 15
Info (10041): Inferred latch for "next_state[1]" at fifo_ns.v(15) File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_ns.v Line: 15
Info (10041): Inferred latch for "next_state[2]" at fifo_ns.v(15) File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_ns.v Line: 15
Info (12128): Elaborating entity "fifo_cal_addr" for hierarchy "fifo_cal_addr:U1_fifo_cal_addr" File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo.v Line: 15
Warning (10240): Verilog HDL Always Construct warning at fifo_cal_addr.v(16): inferring latch(es) for variable "next_head", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_cal_addr.v Line: 16
Warning (10240): Verilog HDL Always Construct warning at fifo_cal_addr.v(16): inferring latch(es) for variable "next_tail", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_cal_addr.v Line: 16
Warning (10240): Verilog HDL Always Construct warning at fifo_cal_addr.v(16): inferring latch(es) for variable "next_data_count", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_cal_addr.v Line: 16
Warning (10240): Verilog HDL Always Construct warning at fifo_cal_addr.v(16): inferring latch(es) for variable "we", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_cal_addr.v Line: 16
Warning (10240): Verilog HDL Always Construct warning at fifo_cal_addr.v(16): inferring latch(es) for variable "re", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_cal_addr.v Line: 16
Info (10041): Inferred latch for "re" at fifo_cal_addr.v(16) File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_cal_addr.v Line: 16
Info (10041): Inferred latch for "we" at fifo_cal_addr.v(16) File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_cal_addr.v Line: 16
Info (10041): Inferred latch for "next_data_count[0]" at fifo_cal_addr.v(16) File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_cal_addr.v Line: 16
Info (10041): Inferred latch for "next_data_count[1]" at fifo_cal_addr.v(16) File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_cal_addr.v Line: 16
Info (10041): Inferred latch for "next_data_count[2]" at fifo_cal_addr.v(16) File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_cal_addr.v Line: 16
Info (10041): Inferred latch for "next_data_count[3]" at fifo_cal_addr.v(16) File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_cal_addr.v Line: 16
Info (10041): Inferred latch for "next_tail[0]" at fifo_cal_addr.v(16) File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_cal_addr.v Line: 16
Info (10041): Inferred latch for "next_tail[1]" at fifo_cal_addr.v(16) File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_cal_addr.v Line: 16
Info (10041): Inferred latch for "next_tail[2]" at fifo_cal_addr.v(16) File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_cal_addr.v Line: 16
Info (10041): Inferred latch for "next_head[0]" at fifo_cal_addr.v(16) File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_cal_addr.v Line: 16
Info (10041): Inferred latch for "next_head[1]" at fifo_cal_addr.v(16) File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_cal_addr.v Line: 16
Info (10041): Inferred latch for "next_head[2]" at fifo_cal_addr.v(16) File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_cal_addr.v Line: 16
Info (12128): Elaborating entity "fifo_out" for hierarchy "fifo_out:U2_fifo_out" File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo.v Line: 16
Info (12128): Elaborating entity "Register_file" for hierarchy "Register_file:U3_Register_file" File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo.v Line: 17
Info (12128): Elaborating entity "write_operation" for hierarchy "Register_file:U3_Register_file|write_operation:U0_write_operation" File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/Register_file.v Line: 11
Info (12128): Elaborating entity "_3_to_8_decoder" for hierarchy "Register_file:U3_Register_file|write_operation:U0_write_operation|_3_to_8_decoder:U0_3_to_8_decoder" File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/write_operation.v Line: 9
Info (12128): Elaborating entity "_and2" for hierarchy "Register_file:U3_Register_file|write_operation:U0_write_operation|_and2:U1_and" File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/write_operation.v Line: 10
Info (12128): Elaborating entity "register32_8" for hierarchy "Register_file:U3_Register_file|register32_8:U1_register32_8" File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/Register_file.v Line: 12
Info (12128): Elaborating entity "register32_r_en" for hierarchy "Register_file:U3_Register_file|register32_8:U1_register32_8|register32_r_en:U0_register32_r_en" File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/register32_8.v Line: 8
Info (12128): Elaborating entity "read_operation" for hierarchy "Register_file:U3_Register_file|read_operation:U2_read_operation" File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/Register_file.v Line: 13
Info (12128): Elaborating entity "_8_to_1_MUX" for hierarchy "Register_file:U3_Register_file|read_operation:U2_read_operation|_8_to_1_MUX:U0_8_to_1_MUX" File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/read_operation.v Line: 7
Info (12128): Elaborating entity "_dff_r_3" for hierarchy "_dff_r_3:U4_state" File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo.v Line: 18
Info (12128): Elaborating entity "_dff_r_4" for hierarchy "_dff_r_4:U5_data_count" File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo.v Line: 19
Info (12128): Elaborating entity "_mx_2" for hierarchy "_mx_2:U8_mx_2" File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo.v Line: 22
Info (12128): Elaborating entity "_dff_r_32" for hierarchy "_dff_r_32:U9_dout" File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo.v Line: 23
Warning (13012): Latch fifo_cal_addr:U1_fifo_cal_addr|re has unsafe behavior File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_cal_addr.v Line: 4
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_ns:U0_fifo_ns|next_state[1] File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_ns.v Line: 15
Warning (13012): Latch fifo_cal_addr:U1_fifo_cal_addr|next_data_count[0] has unsafe behavior File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_cal_addr.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_ns:U0_fifo_ns|next_state[2] File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_ns.v Line: 15
Warning (13012): Latch fifo_cal_addr:U1_fifo_cal_addr|next_data_count[1] has unsafe behavior File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_cal_addr.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_ns:U0_fifo_ns|next_state[2] File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_ns.v Line: 15
Warning (13012): Latch fifo_cal_addr:U1_fifo_cal_addr|next_data_count[2] has unsafe behavior File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_cal_addr.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_ns:U0_fifo_ns|next_state[2] File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_ns.v Line: 15
Warning (13012): Latch fifo_cal_addr:U1_fifo_cal_addr|next_data_count[3] has unsafe behavior File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_cal_addr.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal _dff_r_4:U5_data_count|q[3] File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/_dff_r_4.v Line: 6
Warning (13012): Latch fifo_ns:U0_fifo_ns|next_state[0] has unsafe behavior File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_ns.v Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wr_en File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo.v Line: 2
Warning (13012): Latch fifo_ns:U0_fifo_ns|next_state[1] has unsafe behavior File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_ns.v Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rd_en File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo.v Line: 2
Warning (13012): Latch fifo_ns:U0_fifo_ns|next_state[2] has unsafe behavior File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_ns.v Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rd_en File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo.v Line: 2
Warning (13012): Latch fifo_cal_addr:U1_fifo_cal_addr|next_head[0] has unsafe behavior File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_cal_addr.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_ns:U0_fifo_ns|next_state[1] File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_ns.v Line: 15
Warning (13012): Latch fifo_cal_addr:U1_fifo_cal_addr|next_head[1] has unsafe behavior File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_cal_addr.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_ns:U0_fifo_ns|next_state[1] File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_ns.v Line: 15
Warning (13012): Latch fifo_cal_addr:U1_fifo_cal_addr|next_head[2] has unsafe behavior File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_cal_addr.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_ns:U0_fifo_ns|next_state[1] File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_ns.v Line: 15
Warning (13012): Latch fifo_cal_addr:U1_fifo_cal_addr|next_tail[0] has unsafe behavior File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_cal_addr.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_ns:U0_fifo_ns|next_state[0] File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_ns.v Line: 15
Warning (13012): Latch fifo_cal_addr:U1_fifo_cal_addr|next_tail[2] has unsafe behavior File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_cal_addr.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_ns:U0_fifo_ns|next_state[0] File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_ns.v Line: 15
Warning (13012): Latch fifo_cal_addr:U1_fifo_cal_addr|next_tail[1] has unsafe behavior File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_cal_addr.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_ns:U0_fifo_ns|next_state[0] File: C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/fifo_ns.v Line: 15
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/output_files/fifo.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 495 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 36 input pins
    Info (21059): Implemented 42 output pins
    Info (21061): Implemented 417 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings
    Info: Peak virtual memory: 4904 megabytes
    Info: Processing ended: Wed Nov 02 05:42:18 2022
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/18.1/assignment/2_2021202058_Assignment_09/output_files/fifo.map.smsg.


