v {xschem version=3.4.8RC file_version=1.3}
G {}
K {}
V {}
S {}
F {}
E {}
# Main Input/Output and Supply Pins matching comp_xor_fast.sym: a b y vdd vss
C {ipin.sym} -800 -150 0 0 {name=p_a lab=a}
C {lab_wire.sym} -750 -150 0 0 {name=l_a lab=a}
C {ipin.sym} -800 150 0 0 {name=p_b lab=b}
C {lab_wire.sym} -750 150 0 0 {name=l_b lab=b}
C {opin.sym} 700 0 0 0 {name=p_y lab=y}
C {lab_wire.sym} 650 0 2 0 {name=l_y lab=y}
C {iopin.sym} 0 -350 0 0 {name=p_vdd lab=vdd}
C {lab_wire.sym} 0 -350 0 0 {name=l_vdd lab=vdd}
C {iopin.sym} 0 350 0 0 {name=p_vss lab=vss}
C {lab_wire.sym} 0 350 0 0 {name=l_vss lab=vss}

# x1: NAND2(a, b) -> nab (pos: -400, 0)
# in_a(-550,-20), in_b(-550,0), out(-250,0), vdd(-250,-20), vss(-250,20)
C {sar_adc/blocks/async_sar/async_nand2.sym} -400 0 0 0 {name=x1}
C {lab_wire.sym} -550 -20 0 0 {name=l_x1_a lab=a}
C {lab_wire.sym} -550 0 0 0 {name=l_x1_b lab=b}
C {lab_wire.sym} -250 0 2 0 {name=l_x1_out lab=nab}
C {lab_wire.sym} -250 -20 2 0 {name=l_x1_vd lab=vdd}
C {lab_wire.sym} -250 20 2 0 {name=l_x1_vs lab=vss}

# x2: NAND2(a, nab) -> a_nab (pos: 0, -150)
# in_a(-150,-170), in_b(-150,-150), out(150,-150), vdd(150,-170), vss(150,-130)
C {sar_adc/blocks/async_sar/async_nand2.sym} 0 -150 0 0 {name=x2}
C {lab_wire.sym} -150 -170 0 0 {name=l_x2_a lab=a}
C {lab_wire.sym} -150 -150 0 0 {name=l_x2_b lab=nab}
C {lab_wire.sym} 150 -150 2 0 {name=l_x2_out lab=a_nab}
C {lab_wire.sym} 150 -170 2 0 {name=l_x2_vd lab=vdd}
C {lab_wire.sym} 150 -130 2 0 {name=l_x2_vs lab=vss}

# x3: NAND2(b, nab) -> b_nab (pos: 0, 150)
# in_a(-150,130), in_b(-150,150), out(150,150), vdd(150,130), vss(150,170)
C {sar_adc/blocks/async_sar/async_nand2.sym} 0 150 0 0 {name=x3}
C {lab_wire.sym} -150 130 0 0 {name=l_x3_a lab=b}
C {lab_wire.sym} -150 150 0 0 {name=l_x3_b lab=nab}
C {lab_wire.sym} 150 150 2 0 {name=l_x3_out lab=b_nab}
C {lab_wire.sym} 150 130 2 0 {name=l_x3_vd lab=vdd}
C {lab_wire.sym} 150 170 2 0 {name=l_x3_vs lab=vss}

# x4: NAND2(a_nab, b_nab) -> y (pos: 400, 0)
# in_a(250,-20), in_b(250,0), out(550,0), vdd(550,-20), vss(550,20)
C {sar_adc/blocks/async_sar/async_nand2.sym} 400 0 0 0 {name=x4}
C {lab_wire.sym} 250 -20 0 0 {name=l_x4_a lab=a_nab}
C {lab_wire.sym} 250 0 0 0 {name=l_x4_b lab=b_nab}
C {lab_wire.sym} 550 0 2 0 {name=l_x4_out lab=y}
C {lab_wire.sym} 550 -20 2 0 {name=l_x4_vd lab=vdd}
C {lab_wire.sym} 550 20 2 0 {name=l_x4_vs lab=vss}

C {title.sym} 160 450 0 0 {name=l_title author="Berkah Saluyu"}
