vendor_name = ModelSim
source_file = 1, D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/primeiraparte/primeiraparte.vhd
source_file = 1, D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/primeiraparte/Waveform.vwf
source_file = 1, D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/primeiraparte/DIVISOR.vhd
source_file = 1, D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/primeiraparte/Waveform1.vwf
source_file = 1, D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/primeiraparte/Waveform2.vwf
source_file = 1, D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/primeiraparte/Waveform3.vwf
source_file = 1, d:/programas/quartus2/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/programas/quartus2/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/programas/quartus2/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/programas/quartus2/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/primeiraparte/db/primeiraparte.cbx.xml
design_name = DIVISOR
instance = comp, \clock_out~output\, clock_out~output, DIVISOR, 1
instance = comp, \clock_in~input\, clock_in~input, DIVISOR, 1
instance = comp, \counter[0]~3\, counter[0]~3, DIVISOR, 1
instance = comp, \counter[0]\, counter[0], DIVISOR, 1
instance = comp, \counter[2]~2\, counter[2]~2, DIVISOR, 1
instance = comp, \counter[2]\, counter[2], DIVISOR, 1
instance = comp, \counter~1\, counter~1, DIVISOR, 1
instance = comp, \counter[3]\, counter[3], DIVISOR, 1
instance = comp, \counter~0\, counter~0, DIVISOR, 1
instance = comp, \counter[1]\, counter[1], DIVISOR, 1
instance = comp, \clock_out~0\, clock_out~0, DIVISOR, 1
instance = comp, \clock_out~1\, clock_out~1, DIVISOR, 1
instance = comp, \clock_out~reg0\, clock_out~reg0, DIVISOR, 1
