Classic Timing Analyzer report for ProjetoCPU
Fri Oct 18 14:19:50 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------+--------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                        ; To                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------+--------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 18.660 ns                        ; Controle:inst4|ALUSrcA[0]   ; S[27]                          ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 62.54 MHz ( period = 15.990 ns ) ; LS:inst14|LSOut[30]         ; Banco_reg:Reg_Control|Reg0[30] ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:MDRReg|Saida[7] ; LS:inst14|LSOut[7]             ; clk        ; clk      ; 186          ;
; Total number of failed paths ;                                          ;               ;                                  ;                             ;                                ;            ;          ; 186          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------+--------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S30F672C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+---------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                ; To                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 62.54 MHz ( period = 15.990 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg0[30]  ; clk        ; clk      ; None                        ; None                      ; 3.122 ns                ;
; N/A                                     ; 62.55 MHz ( period = 15.988 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg30[30] ; clk        ; clk      ; None                        ; None                      ; 3.099 ns                ;
; N/A                                     ; 62.61 MHz ( period = 15.972 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg12[30] ; clk        ; clk      ; None                        ; None                      ; 3.104 ns                ;
; N/A                                     ; 62.71 MHz ( period = 15.946 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg1[30]  ; clk        ; clk      ; None                        ; None                      ; 3.105 ns                ;
; N/A                                     ; 62.72 MHz ( period = 15.944 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg5[30]  ; clk        ; clk      ; None                        ; None                      ; 3.104 ns                ;
; N/A                                     ; 62.75 MHz ( period = 15.936 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg18[30] ; clk        ; clk      ; None                        ; None                      ; 3.082 ns                ;
; N/A                                     ; 62.77 MHz ( period = 15.932 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg2[30]  ; clk        ; clk      ; None                        ; None                      ; 3.080 ns                ;
; N/A                                     ; 63.11 MHz ( period = 15.846 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg10[30] ; clk        ; clk      ; None                        ; None                      ; 3.050 ns                ;
; N/A                                     ; 63.12 MHz ( period = 15.844 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg26[30] ; clk        ; clk      ; None                        ; None                      ; 3.049 ns                ;
; N/A                                     ; 63.16 MHz ( period = 15.834 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg11[30] ; clk        ; clk      ; None                        ; None                      ; 3.045 ns                ;
; N/A                                     ; 63.16 MHz ( period = 15.832 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg13[30] ; clk        ; clk      ; None                        ; None                      ; 3.044 ns                ;
; N/A                                     ; 63.17 MHz ( period = 15.830 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg15[30] ; clk        ; clk      ; None                        ; None                      ; 3.043 ns                ;
; N/A                                     ; 63.87 MHz ( period = 15.656 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg7[30]  ; clk        ; clk      ; None                        ; None                      ; 2.936 ns                ;
; N/A                                     ; 64.12 MHz ( period = 15.596 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg4[30]  ; clk        ; clk      ; None                        ; None                      ; 2.914 ns                ;
; N/A                                     ; 64.14 MHz ( period = 15.592 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg28[30] ; clk        ; clk      ; None                        ; None                      ; 2.912 ns                ;
; N/A                                     ; 64.14 MHz ( period = 15.592 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg20[30] ; clk        ; clk      ; None                        ; None                      ; 2.912 ns                ;
; N/A                                     ; 64.18 MHz ( period = 15.582 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg22[30] ; clk        ; clk      ; None                        ; None                      ; 2.896 ns                ;
; N/A                                     ; 64.18 MHz ( period = 15.582 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg6[30]  ; clk        ; clk      ; None                        ; None                      ; 2.896 ns                ;
; N/A                                     ; 64.37 MHz ( period = 15.534 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg9[30]  ; clk        ; clk      ; None                        ; None                      ; 2.887 ns                ;
; N/A                                     ; 64.39 MHz ( period = 15.530 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg14[30] ; clk        ; clk      ; None                        ; None                      ; 2.875 ns                ;
; N/A                                     ; 64.46 MHz ( period = 15.514 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg8[30]  ; clk        ; clk      ; None                        ; None                      ; 2.868 ns                ;
; N/A                                     ; 64.73 MHz ( period = 15.448 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg27[30] ; clk        ; clk      ; None                        ; None                      ; 2.852 ns                ;
; N/A                                     ; 64.74 MHz ( period = 15.446 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg25[30] ; clk        ; clk      ; None                        ; None                      ; 2.851 ns                ;
; N/A                                     ; 64.74 MHz ( period = 15.446 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg31[30] ; clk        ; clk      ; None                        ; None                      ; 2.851 ns                ;
; N/A                                     ; 64.94 MHz ( period = 15.400 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg19[30] ; clk        ; clk      ; None                        ; None                      ; 2.807 ns                ;
; N/A                                     ; 64.94 MHz ( period = 15.400 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg21[30] ; clk        ; clk      ; None                        ; None                      ; 2.807 ns                ;
; N/A                                     ; 65.04 MHz ( period = 15.374 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg29[30] ; clk        ; clk      ; None                        ; None                      ; 2.815 ns                ;
; N/A                                     ; 65.63 MHz ( period = 15.236 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg3[30]  ; clk        ; clk      ; None                        ; None                      ; 2.733 ns                ;
; N/A                                     ; 66.26 MHz ( period = 15.092 ns )                    ; LS:inst14|LSOut[6]  ; Banco_reg:Reg_Control|Reg13[6]  ; clk        ; clk      ; None                        ; None                      ; 2.708 ns                ;
; N/A                                     ; 66.28 MHz ( period = 15.088 ns )                    ; LS:inst14|LSOut[6]  ; Banco_reg:Reg_Control|Reg11[6]  ; clk        ; clk      ; None                        ; None                      ; 2.706 ns                ;
; N/A                                     ; 66.29 MHz ( period = 15.086 ns )                    ; LS:inst14|LSOut[6]  ; Banco_reg:Reg_Control|Reg9[6]   ; clk        ; clk      ; None                        ; None                      ; 2.705 ns                ;
; N/A                                     ; 66.61 MHz ( period = 15.012 ns )                    ; LS:inst14|LSOut[6]  ; Banco_reg:Reg_Control|Reg23[6]  ; clk        ; clk      ; None                        ; None                      ; 2.672 ns                ;
; N/A                                     ; 66.67 MHz ( period = 15.000 ns )                    ; LS:inst14|LSOut[6]  ; Banco_reg:Reg_Control|Reg8[6]   ; clk        ; clk      ; None                        ; None                      ; 2.649 ns                ;
; N/A                                     ; 66.79 MHz ( period = 14.972 ns )                    ; LS:inst14|LSOut[12] ; Banco_reg:Reg_Control|Reg22[12] ; clk        ; clk      ; None                        ; None                      ; 2.625 ns                ;
; N/A                                     ; 67.13 MHz ( period = 14.896 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg17[30] ; clk        ; clk      ; None                        ; None                      ; 2.555 ns                ;
; N/A                                     ; 67.32 MHz ( period = 14.854 ns )                    ; LS:inst14|LSOut[12] ; Banco_reg:Reg_Control|Reg25[12] ; clk        ; clk      ; None                        ; None                      ; 2.556 ns                ;
; N/A                                     ; 67.35 MHz ( period = 14.848 ns )                    ; LS:inst14|LSOut[12] ; Banco_reg:Reg_Control|Reg6[12]  ; clk        ; clk      ; None                        ; None                      ; 2.553 ns                ;
; N/A                                     ; 67.70 MHz ( period = 14.772 ns )                    ; LS:inst14|LSOut[12] ; Banco_reg:Reg_Control|Reg30[12] ; clk        ; clk      ; None                        ; None                      ; 2.516 ns                ;
; N/A                                     ; 67.98 MHz ( period = 14.710 ns )                    ; LS:inst14|LSOut[6]  ; Banco_reg:Reg_Control|Reg1[6]   ; clk        ; clk      ; None                        ; None                      ; 2.521 ns                ;
; N/A                                     ; 67.98 MHz ( period = 14.710 ns )                    ; LS:inst14|LSOut[12] ; Banco_reg:Reg_Control|Reg9[12]  ; clk        ; clk      ; None                        ; None                      ; 2.508 ns                ;
; N/A                                     ; 67.99 MHz ( period = 14.708 ns )                    ; LS:inst14|LSOut[6]  ; Banco_reg:Reg_Control|Reg5[6]   ; clk        ; clk      ; None                        ; None                      ; 2.520 ns                ;
; N/A                                     ; 68.11 MHz ( period = 14.682 ns )                    ; LS:inst14|LSOut[6]  ; Banco_reg:Reg_Control|Reg7[6]   ; clk        ; clk      ; None                        ; None                      ; 2.507 ns                ;
; N/A                                     ; 68.12 MHz ( period = 14.680 ns )                    ; LS:inst14|LSOut[6]  ; Banco_reg:Reg_Control|Reg29[6]  ; clk        ; clk      ; None                        ; None                      ; 2.493 ns                ;
; N/A                                     ; 68.12 MHz ( period = 14.680 ns )                    ; LS:inst14|LSOut[6]  ; Banco_reg:Reg_Control|Reg25[6]  ; clk        ; clk      ; None                        ; None                      ; 2.493 ns                ;
; N/A                                     ; 68.32 MHz ( period = 14.638 ns )                    ; LS:inst14|LSOut[12] ; Banco_reg:Reg_Control|Reg31[12] ; clk        ; clk      ; None                        ; None                      ; 2.448 ns                ;
; N/A                                     ; 68.33 MHz ( period = 14.634 ns )                    ; LS:inst14|LSOut[12] ; Banco_reg:Reg_Control|Reg10[12] ; clk        ; clk      ; None                        ; None                      ; 2.469 ns                ;
; N/A                                     ; 68.38 MHz ( period = 14.624 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg23[30] ; clk        ; clk      ; None                        ; None                      ; 2.423 ns                ;
; N/A                                     ; 68.40 MHz ( period = 14.620 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg16[30] ; clk        ; clk      ; None                        ; None                      ; 2.421 ns                ;
; N/A                                     ; 68.51 MHz ( period = 14.596 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg3[15]  ; clk        ; clk      ; None                        ; None                      ; 2.417 ns                ;
; N/A                                     ; 68.52 MHz ( period = 14.594 ns )                    ; LS:inst14|LSOut[6]  ; Banco_reg:Reg_Control|Reg4[6]   ; clk        ; clk      ; None                        ; None                      ; 2.458 ns                ;
; N/A                                     ; 68.54 MHz ( period = 14.590 ns )                    ; LS:inst14|LSOut[6]  ; Banco_reg:Reg_Control|Reg22[6]  ; clk        ; clk      ; None                        ; None                      ; 2.456 ns                ;
; N/A                                     ; 68.56 MHz ( period = 14.586 ns )                    ; LS:inst14|LSOut[6]  ; Banco_reg:Reg_Control|Reg20[6]  ; clk        ; clk      ; None                        ; None                      ; 2.454 ns                ;
; N/A                                     ; 68.60 MHz ( period = 14.578 ns )                    ; LS:inst14|LSOut[6]  ; Banco_reg:Reg_Control|Reg26[6]  ; clk        ; clk      ; None                        ; None                      ; 2.432 ns                ;
; N/A                                     ; 68.60 MHz ( period = 14.578 ns )                    ; LS:inst14|LSOut[6]  ; Banco_reg:Reg_Control|Reg28[6]  ; clk        ; clk      ; None                        ; None                      ; 2.428 ns                ;
; N/A                                     ; 68.60 MHz ( period = 14.578 ns )                    ; LS:inst14|LSOut[6]  ; Banco_reg:Reg_Control|Reg16[6]  ; clk        ; clk      ; None                        ; None                      ; 2.432 ns                ;
; N/A                                     ; 68.61 MHz ( period = 14.576 ns )                    ; LS:inst14|LSOut[6]  ; Banco_reg:Reg_Control|Reg0[6]   ; clk        ; clk      ; None                        ; None                      ; 2.431 ns                ;
; N/A                                     ; 68.73 MHz ( period = 14.550 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg31[7]  ; clk        ; clk      ; None                        ; None                      ; 2.435 ns                ;
; N/A                                     ; 68.75 MHz ( period = 14.546 ns )                    ; LS:inst14|LSOut[12] ; Banco_reg:Reg_Control|Reg11[12] ; clk        ; clk      ; None                        ; None                      ; 2.405 ns                ;
; N/A                                     ; 68.78 MHz ( period = 14.540 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg3[7]   ; clk        ; clk      ; None                        ; None                      ; 2.430 ns                ;
; N/A                                     ; 68.79 MHz ( period = 14.538 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg19[7]  ; clk        ; clk      ; None                        ; None                      ; 2.429 ns                ;
; N/A                                     ; 68.80 MHz ( period = 14.534 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg16[7]  ; clk        ; clk      ; None                        ; None                      ; 2.425 ns                ;
; N/A                                     ; 68.80 MHz ( period = 14.534 ns )                    ; LS:inst14|LSOut[12] ; Banco_reg:Reg_Control|Reg15[12] ; clk        ; clk      ; None                        ; None                      ; 2.399 ns                ;
; N/A                                     ; 68.81 MHz ( period = 14.532 ns )                    ; LS:inst14|LSOut[12] ; Banco_reg:Reg_Control|Reg29[12] ; clk        ; clk      ; None                        ; None                      ; 2.398 ns                ;
; N/A                                     ; 68.91 MHz ( period = 14.512 ns )                    ; LS:inst14|LSOut[12] ; Banco_reg:Reg_Control|Reg3[12]  ; clk        ; clk      ; None                        ; None                      ; 2.409 ns                ;
; N/A                                     ; 68.93 MHz ( period = 14.508 ns )                    ; LS:inst14|LSOut[12] ; Banco_reg:Reg_Control|Reg19[12] ; clk        ; clk      ; None                        ; None                      ; 2.407 ns                ;
; N/A                                     ; 68.95 MHz ( period = 14.504 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg11[15] ; clk        ; clk      ; None                        ; None                      ; 2.404 ns                ;
; N/A                                     ; 69.24 MHz ( period = 14.442 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg12[15] ; clk        ; clk      ; None                        ; None                      ; 2.359 ns                ;
; N/A                                     ; 69.25 MHz ( period = 14.440 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg27[7]  ; clk        ; clk      ; None                        ; None                      ; 2.369 ns                ;
; N/A                                     ; 69.36 MHz ( period = 14.418 ns )                    ; LS:inst14|LSOut[22] ; Banco_reg:Reg_Control|Reg8[22]  ; clk        ; clk      ; None                        ; None                      ; 2.372 ns                ;
; N/A                                     ; 69.39 MHz ( period = 14.412 ns )                    ; LS:inst14|LSOut[22] ; Banco_reg:Reg_Control|Reg16[22] ; clk        ; clk      ; None                        ; None                      ; 2.369 ns                ;
; N/A                                     ; 69.42 MHz ( period = 14.406 ns )                    ; LS:inst14|LSOut[22] ; Banco_reg:Reg_Control|Reg0[22]  ; clk        ; clk      ; None                        ; None                      ; 2.366 ns                ;
; N/A                                     ; 69.51 MHz ( period = 14.386 ns )                    ; LS:inst14|LSOut[22] ; Banco_reg:Reg_Control|Reg19[22] ; clk        ; clk      ; None                        ; None                      ; 2.359 ns                ;
; N/A                                     ; 69.63 MHz ( period = 14.362 ns )                    ; LS:inst14|LSOut[22] ; Banco_reg:Reg_Control|Reg28[22] ; clk        ; clk      ; None                        ; None                      ; 2.318 ns                ;
; N/A                                     ; 69.63 MHz ( period = 14.362 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg19[15] ; clk        ; clk      ; None                        ; None                      ; 2.326 ns                ;
; N/A                                     ; 69.69 MHz ( period = 14.350 ns )                    ; LS:inst14|LSOut[22] ; Banco_reg:Reg_Control|Reg9[22]  ; clk        ; clk      ; None                        ; None                      ; 2.330 ns                ;
; N/A                                     ; 69.76 MHz ( period = 14.334 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg3[31]  ; clk        ; clk      ; None                        ; None                      ; 2.282 ns                ;
; N/A                                     ; 69.77 MHz ( period = 14.332 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg5[31]  ; clk        ; clk      ; None                        ; None                      ; 2.281 ns                ;
; N/A                                     ; 69.79 MHz ( period = 14.328 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg28[15] ; clk        ; clk      ; None                        ; None                      ; 2.307 ns                ;
; N/A                                     ; 69.80 MHz ( period = 14.326 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg1[31]  ; clk        ; clk      ; None                        ; None                      ; 2.278 ns                ;
; N/A                                     ; 69.81 MHz ( period = 14.324 ns )                    ; LS:inst14|LSOut[22] ; Banco_reg:Reg_Control|Reg14[22] ; clk        ; clk      ; None                        ; None                      ; 2.312 ns                ;
; N/A                                     ; 69.82 MHz ( period = 14.322 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg7[31]  ; clk        ; clk      ; None                        ; None                      ; 2.269 ns                ;
; N/A                                     ; 69.93 MHz ( period = 14.300 ns )                    ; LS:inst14|LSOut[22] ; Banco_reg:Reg_Control|Reg7[22]  ; clk        ; clk      ; None                        ; None                      ; 2.284 ns                ;
; N/A                                     ; 69.95 MHz ( period = 14.296 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg5[15]  ; clk        ; clk      ; None                        ; None                      ; 2.309 ns                ;
; N/A                                     ; 69.95 MHz ( period = 14.296 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg1[15]  ; clk        ; clk      ; None                        ; None                      ; 2.309 ns                ;
; N/A                                     ; 70.01 MHz ( period = 14.284 ns )                    ; LS:inst14|LSOut[6]  ; Banco_reg:Reg_Control|Reg17[6]  ; clk        ; clk      ; None                        ; None                      ; 2.308 ns                ;
; N/A                                     ; 70.02 MHz ( period = 14.282 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg13[15] ; clk        ; clk      ; None                        ; None                      ; 2.302 ns                ;
; N/A                                     ; 70.08 MHz ( period = 14.270 ns )                    ; LS:inst14|LSOut[6]  ; Banco_reg:Reg_Control|Reg21[6]  ; clk        ; clk      ; None                        ; None                      ; 2.301 ns                ;
; N/A                                     ; 70.12 MHz ( period = 14.262 ns )                    ; LS:inst14|LSOut[22] ; Banco_reg:Reg_Control|Reg26[22] ; clk        ; clk      ; None                        ; None                      ; 2.271 ns                ;
; N/A                                     ; 70.13 MHz ( period = 14.260 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg23[15] ; clk        ; clk      ; None                        ; None                      ; 2.256 ns                ;
; N/A                                     ; 70.17 MHz ( period = 14.252 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg8[15]  ; clk        ; clk      ; None                        ; None                      ; 2.268 ns                ;
; N/A                                     ; 70.17 MHz ( period = 14.252 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg7[15]  ; clk        ; clk      ; None                        ; None                      ; 2.267 ns                ;
; N/A                                     ; 70.18 MHz ( period = 14.250 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg17[7]  ; clk        ; clk      ; None                        ; None                      ; 2.281 ns                ;
; N/A                                     ; 70.18 MHz ( period = 14.250 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg21[15] ; clk        ; clk      ; None                        ; None                      ; 2.266 ns                ;
; N/A                                     ; 70.19 MHz ( period = 14.248 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg23[7]  ; clk        ; clk      ; None                        ; None                      ; 2.280 ns                ;
; N/A                                     ; 70.19 MHz ( period = 14.248 ns )                    ; LS:inst14|LSOut[12] ; Banco_reg:Reg_Control|Reg21[12] ; clk        ; clk      ; None                        ; None                      ; 2.262 ns                ;
; N/A                                     ; 70.19 MHz ( period = 14.248 ns )                    ; LS:inst14|LSOut[12] ; Banco_reg:Reg_Control|Reg23[12] ; clk        ; clk      ; None                        ; None                      ; 2.262 ns                ;
; N/A                                     ; 70.20 MHz ( period = 14.246 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg21[7]  ; clk        ; clk      ; None                        ; None                      ; 2.279 ns                ;
; N/A                                     ; 70.20 MHz ( period = 14.244 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg17[15] ; clk        ; clk      ; None                        ; None                      ; 2.263 ns                ;
; N/A                                     ; 70.21 MHz ( period = 14.242 ns )                    ; LS:inst14|LSOut[12] ; Banco_reg:Reg_Control|Reg28[12] ; clk        ; clk      ; None                        ; None                      ; 2.259 ns                ;
; N/A                                     ; 70.23 MHz ( period = 14.238 ns )                    ; LS:inst14|LSOut[22] ; Banco_reg:Reg_Control|Reg1[22]  ; clk        ; clk      ; None                        ; None                      ; 2.266 ns                ;
; N/A                                     ; 70.24 MHz ( period = 14.236 ns )                    ; LS:inst14|LSOut[12] ; Banco_reg:Reg_Control|Reg4[12]  ; clk        ; clk      ; None                        ; None                      ; 2.268 ns                ;
; N/A                                     ; 70.24 MHz ( period = 14.236 ns )                    ; LS:inst14|LSOut[12] ; Banco_reg:Reg_Control|Reg20[12] ; clk        ; clk      ; None                        ; None                      ; 2.268 ns                ;
; N/A                                     ; 70.25 MHz ( period = 14.234 ns )                    ; LS:inst14|LSOut[12] ; Banco_reg:Reg_Control|Reg13[12] ; clk        ; clk      ; None                        ; None                      ; 2.255 ns                ;
; N/A                                     ; 70.26 MHz ( period = 14.232 ns )                    ; LS:inst14|LSOut[24] ; Banco_reg:Reg_Control|Reg14[24] ; clk        ; clk      ; None                        ; None                      ; 2.266 ns                ;
; N/A                                     ; 70.27 MHz ( period = 14.230 ns )                    ; LS:inst14|LSOut[22] ; Banco_reg:Reg_Control|Reg23[22] ; clk        ; clk      ; None                        ; None                      ; 2.262 ns                ;
; N/A                                     ; 70.30 MHz ( period = 14.224 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg14[15] ; clk        ; clk      ; None                        ; None                      ; 2.241 ns                ;
; N/A                                     ; 70.31 MHz ( period = 14.222 ns )                    ; LS:inst14|LSOut[12] ; Banco_reg:Reg_Control|Reg5[12]  ; clk        ; clk      ; None                        ; None                      ; 2.250 ns                ;
; N/A                                     ; 70.31 MHz ( period = 14.222 ns )                    ; LS:inst14|LSOut[12] ; Banco_reg:Reg_Control|Reg17[12] ; clk        ; clk      ; None                        ; None                      ; 2.250 ns                ;
; N/A                                     ; 70.32 MHz ( period = 14.220 ns )                    ; LS:inst14|LSOut[24] ; Banco_reg:Reg_Control|Reg18[24] ; clk        ; clk      ; None                        ; None                      ; 2.280 ns                ;
; N/A                                     ; 70.32 MHz ( period = 14.220 ns )                    ; LS:inst14|LSOut[12] ; Banco_reg:Reg_Control|Reg26[12] ; clk        ; clk      ; None                        ; None                      ; 2.254 ns                ;
; N/A                                     ; 70.33 MHz ( period = 14.218 ns )                    ; LS:inst14|LSOut[22] ; Banco_reg:Reg_Control|Reg17[22] ; clk        ; clk      ; None                        ; None                      ; 2.256 ns                ;
; N/A                                     ; 70.33 MHz ( period = 14.218 ns )                    ; LS:inst14|LSOut[12] ; Banco_reg:Reg_Control|Reg1[12]  ; clk        ; clk      ; None                        ; None                      ; 2.248 ns                ;
; N/A                                     ; 70.33 MHz ( period = 14.218 ns )                    ; LS:inst14|LSOut[12] ; Banco_reg:Reg_Control|Reg18[12] ; clk        ; clk      ; None                        ; None                      ; 2.253 ns                ;
; N/A                                     ; 70.34 MHz ( period = 14.216 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg31[15] ; clk        ; clk      ; None                        ; None                      ; 2.240 ns                ;
; N/A                                     ; 70.36 MHz ( period = 14.212 ns )                    ; LS:inst14|LSOut[12] ; Banco_reg:Reg_Control|Reg27[12] ; clk        ; clk      ; None                        ; None                      ; 2.257 ns                ;
; N/A                                     ; 70.36 MHz ( period = 14.212 ns )                    ; LS:inst14|LSOut[12] ; Banco_reg:Reg_Control|Reg16[12] ; clk        ; clk      ; None                        ; None                      ; 2.250 ns                ;
; N/A                                     ; 70.36 MHz ( period = 14.212 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg20[15] ; clk        ; clk      ; None                        ; None                      ; 2.265 ns                ;
; N/A                                     ; 70.39 MHz ( period = 14.206 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg4[7]   ; clk        ; clk      ; None                        ; None                      ; 2.254 ns                ;
; N/A                                     ; 70.41 MHz ( period = 14.202 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg20[7]  ; clk        ; clk      ; None                        ; None                      ; 2.252 ns                ;
; N/A                                     ; 70.42 MHz ( period = 14.200 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg7[7]   ; clk        ; clk      ; None                        ; None                      ; 2.256 ns                ;
; N/A                                     ; 70.42 MHz ( period = 14.200 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg16[15] ; clk        ; clk      ; None                        ; None                      ; 2.259 ns                ;
; N/A                                     ; 70.43 MHz ( period = 14.198 ns )                    ; LS:inst14|LSOut[6]  ; Banco_reg:Reg_Control|Reg27[6]  ; clk        ; clk      ; None                        ; None                      ; 2.258 ns                ;
; N/A                                     ; 70.43 MHz ( period = 14.198 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg5[7]   ; clk        ; clk      ; None                        ; None                      ; 2.255 ns                ;
; N/A                                     ; 70.47 MHz ( period = 14.190 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg11[7]  ; clk        ; clk      ; None                        ; None                      ; 2.247 ns                ;
; N/A                                     ; 70.47 MHz ( period = 14.190 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg22[7]  ; clk        ; clk      ; None                        ; None                      ; 2.246 ns                ;
; N/A                                     ; 70.48 MHz ( period = 14.188 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg13[7]  ; clk        ; clk      ; None                        ; None                      ; 2.246 ns                ;
; N/A                                     ; 70.48 MHz ( period = 14.188 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg9[7]   ; clk        ; clk      ; None                        ; None                      ; 2.246 ns                ;
; N/A                                     ; 70.51 MHz ( period = 14.182 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg1[7]   ; clk        ; clk      ; None                        ; None                      ; 2.247 ns                ;
; N/A                                     ; 70.54 MHz ( period = 14.176 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg10[28] ; clk        ; clk      ; None                        ; None                      ; 2.243 ns                ;
; N/A                                     ; 70.54 MHz ( period = 14.176 ns )                    ; LS:inst14|LSOut[16] ; Banco_reg:Reg_Control|Reg4[16]  ; clk        ; clk      ; None                        ; None                      ; 2.246 ns                ;
; N/A                                     ; 70.55 MHz ( period = 14.174 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg26[15] ; clk        ; clk      ; None                        ; None                      ; 2.225 ns                ;
; N/A                                     ; 70.59 MHz ( period = 14.166 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg26[28] ; clk        ; clk      ; None                        ; None                      ; 2.238 ns                ;
; N/A                                     ; 70.60 MHz ( period = 14.164 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg25[7]  ; clk        ; clk      ; None                        ; None                      ; 2.231 ns                ;
; N/A                                     ; 70.61 MHz ( period = 14.162 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg28[31] ; clk        ; clk      ; None                        ; None                      ; 2.197 ns                ;
; N/A                                     ; 70.62 MHz ( period = 14.160 ns )                    ; LS:inst14|LSOut[6]  ; Banco_reg:Reg_Control|Reg10[6]  ; clk        ; clk      ; None                        ; None                      ; 2.226 ns                ;
; N/A                                     ; 70.64 MHz ( period = 14.156 ns )                    ; LS:inst14|LSOut[6]  ; Banco_reg:Reg_Control|Reg2[6]   ; clk        ; clk      ; None                        ; None                      ; 2.224 ns                ;
; N/A                                     ; 70.65 MHz ( period = 14.154 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg29[7]  ; clk        ; clk      ; None                        ; None                      ; 2.226 ns                ;
; N/A                                     ; 70.66 MHz ( period = 14.152 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg28[25] ; clk        ; clk      ; None                        ; None                      ; 2.207 ns                ;
; N/A                                     ; 70.68 MHz ( period = 14.148 ns )                    ; LS:inst14|LSOut[6]  ; Banco_reg:Reg_Control|Reg18[6]  ; clk        ; clk      ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; 70.84 MHz ( period = 14.116 ns )                    ; LS:inst14|LSOut[6]  ; Banco_reg:Reg_Control|Reg31[6]  ; clk        ; clk      ; None                        ; None                      ; 2.228 ns                ;
; N/A                                     ; 70.85 MHz ( period = 14.114 ns )                    ; LS:inst14|LSOut[6]  ; Banco_reg:Reg_Control|Reg19[6]  ; clk        ; clk      ; None                        ; None                      ; 2.227 ns                ;
; N/A                                     ; 70.85 MHz ( period = 14.114 ns )                    ; LS:inst14|LSOut[6]  ; Banco_reg:Reg_Control|Reg3[6]   ; clk        ; clk      ; None                        ; None                      ; 2.227 ns                ;
; N/A                                     ; 70.91 MHz ( period = 14.102 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg8[7]   ; clk        ; clk      ; None                        ; None                      ; 2.190 ns                ;
; N/A                                     ; 70.97 MHz ( period = 14.090 ns )                    ; LS:inst14|LSOut[6]  ; Banco_reg:Reg_Control|Reg14[6]  ; clk        ; clk      ; None                        ; None                      ; 2.198 ns                ;
; N/A                                     ; 71.02 MHz ( period = 14.080 ns )                    ; LS:inst14|LSOut[12] ; Banco_reg:Reg_Control|Reg7[12]  ; clk        ; clk      ; None                        ; None                      ; 2.176 ns                ;
; N/A                                     ; 71.04 MHz ( period = 14.076 ns )                    ; LS:inst14|LSOut[6]  ; Banco_reg:Reg_Control|Reg12[6]  ; clk        ; clk      ; None                        ; None                      ; 2.201 ns                ;
; N/A                                     ; 71.04 MHz ( period = 14.076 ns )                    ; LS:inst14|LSOut[6]  ; Banco_reg:Reg_Control|Reg6[6]   ; clk        ; clk      ; None                        ; None                      ; 2.191 ns                ;
; N/A                                     ; 71.14 MHz ( period = 14.056 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg12[31] ; clk        ; clk      ; None                        ; None                      ; 2.146 ns                ;
; N/A                                     ; 71.19 MHz ( period = 14.046 ns )                    ; LS:inst14|LSOut[6]  ; Banco_reg:Reg_Control|Reg30[6]  ; clk        ; clk      ; None                        ; None                      ; 2.184 ns                ;
; N/A                                     ; 71.26 MHz ( period = 14.034 ns )                    ; LS:inst14|LSOut[12] ; Banco_reg:Reg_Control|Reg12[12] ; clk        ; clk      ; None                        ; None                      ; 2.167 ns                ;
; N/A                                     ; 71.32 MHz ( period = 14.022 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg9[25]  ; clk        ; clk      ; None                        ; None                      ; 2.166 ns                ;
; N/A                                     ; 71.33 MHz ( period = 14.020 ns )                    ; LS:inst14|LSOut[24] ; Banco_reg:Reg_Control|Reg11[24] ; clk        ; clk      ; None                        ; None                      ; 2.155 ns                ;
; N/A                                     ; 71.34 MHz ( period = 14.018 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg10[7]  ; clk        ; clk      ; None                        ; None                      ; 2.145 ns                ;
; N/A                                     ; 71.34 MHz ( period = 14.018 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg2[7]   ; clk        ; clk      ; None                        ; None                      ; 2.145 ns                ;
; N/A                                     ; 71.35 MHz ( period = 14.016 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg18[7]  ; clk        ; clk      ; None                        ; None                      ; 2.144 ns                ;
; N/A                                     ; 71.42 MHz ( period = 14.002 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg30[7]  ; clk        ; clk      ; None                        ; None                      ; 2.152 ns                ;
; N/A                                     ; 71.44 MHz ( period = 13.998 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg9[15]  ; clk        ; clk      ; None                        ; None                      ; 2.155 ns                ;
; N/A                                     ; 71.47 MHz ( period = 13.992 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg12[7]  ; clk        ; clk      ; None                        ; None                      ; 2.149 ns                ;
; N/A                                     ; 71.47 MHz ( period = 13.992 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg27[15] ; clk        ; clk      ; None                        ; None                      ; 2.152 ns                ;
; N/A                                     ; 71.47 MHz ( period = 13.992 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg25[15] ; clk        ; clk      ; None                        ; None                      ; 2.152 ns                ;
; N/A                                     ; 71.47 MHz ( period = 13.992 ns )                    ; LS:inst14|LSOut[17] ; Banco_reg:Reg_Control|Reg19[17] ; clk        ; clk      ; None                        ; None                      ; 2.152 ns                ;
; N/A                                     ; 71.47 MHz ( period = 13.992 ns )                    ; LS:inst14|LSOut[18] ; Banco_reg:Reg_Control|Reg12[18] ; clk        ; clk      ; None                        ; None                      ; 2.149 ns                ;
; N/A                                     ; 71.49 MHz ( period = 13.988 ns )                    ; LS:inst14|LSOut[22] ; Banco_reg:Reg_Control|Reg6[22]  ; clk        ; clk      ; None                        ; None                      ; 2.147 ns                ;
; N/A                                     ; 71.50 MHz ( period = 13.986 ns )                    ; LS:inst14|LSOut[24] ; Banco_reg:Reg_Control|Reg6[24]  ; clk        ; clk      ; None                        ; None                      ; 2.149 ns                ;
; N/A                                     ; 71.50 MHz ( period = 13.986 ns )                    ; LS:inst14|LSOut[18] ; Banco_reg:Reg_Control|Reg4[18]  ; clk        ; clk      ; None                        ; None                      ; 2.146 ns                ;
; N/A                                     ; 71.51 MHz ( period = 13.984 ns )                    ; LS:inst14|LSOut[24] ; Banco_reg:Reg_Control|Reg22[24] ; clk        ; clk      ; None                        ; None                      ; 2.148 ns                ;
; N/A                                     ; 71.51 MHz ( period = 13.984 ns )                    ; LS:inst14|LSOut[18] ; Banco_reg:Reg_Control|Reg20[18] ; clk        ; clk      ; None                        ; None                      ; 2.145 ns                ;
; N/A                                     ; 71.53 MHz ( period = 13.980 ns )                    ; LS:inst14|LSOut[5]  ; Banco_reg:Reg_Control|Reg12[5]  ; clk        ; clk      ; None                        ; None                      ; 2.147 ns                ;
; N/A                                     ; 71.53 MHz ( period = 13.980 ns )                    ; LS:inst14|LSOut[22] ; Banco_reg:Reg_Control|Reg30[22] ; clk        ; clk      ; None                        ; None                      ; 2.143 ns                ;
; N/A                                     ; 71.53 MHz ( period = 13.980 ns )                    ; LS:inst14|LSOut[22] ; Banco_reg:Reg_Control|Reg20[22] ; clk        ; clk      ; None                        ; None                      ; 2.140 ns                ;
; N/A                                     ; 71.53 MHz ( period = 13.980 ns )                    ; LS:inst14|LSOut[18] ; Banco_reg:Reg_Control|Reg16[18] ; clk        ; clk      ; None                        ; None                      ; 2.137 ns                ;
; N/A                                     ; 71.55 MHz ( period = 13.976 ns )                    ; LS:inst14|LSOut[22] ; Banco_reg:Reg_Control|Reg4[22]  ; clk        ; clk      ; None                        ; None                      ; 2.138 ns                ;
; N/A                                     ; 71.56 MHz ( period = 13.974 ns )                    ; LS:inst14|LSOut[22] ; Banco_reg:Reg_Control|Reg25[22] ; clk        ; clk      ; None                        ; None                      ; 2.141 ns                ;
; N/A                                     ; 71.57 MHz ( period = 13.972 ns )                    ; LS:inst14|LSOut[22] ; Banco_reg:Reg_Control|Reg29[22] ; clk        ; clk      ; None                        ; None                      ; 2.140 ns                ;
; N/A                                     ; 71.57 MHz ( period = 13.972 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg10[15] ; clk        ; clk      ; None                        ; None                      ; 2.114 ns                ;
; N/A                                     ; 71.60 MHz ( period = 13.966 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg17[31] ; clk        ; clk      ; None                        ; None                      ; 2.104 ns                ;
; N/A                                     ; 71.60 MHz ( period = 13.966 ns )                    ; LS:inst14|LSOut[22] ; Banco_reg:Reg_Control|Reg10[22] ; clk        ; clk      ; None                        ; None                      ; 2.132 ns                ;
; N/A                                     ; 71.60 MHz ( period = 13.966 ns )                    ; LS:inst14|LSOut[17] ; Banco_reg:Reg_Control|Reg10[17] ; clk        ; clk      ; None                        ; None                      ; 2.122 ns                ;
; N/A                                     ; 71.62 MHz ( period = 13.962 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg19[31] ; clk        ; clk      ; None                        ; None                      ; 2.088 ns                ;
; N/A                                     ; 71.69 MHz ( period = 13.948 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg21[31] ; clk        ; clk      ; None                        ; None                      ; 2.095 ns                ;
; N/A                                     ; 71.69 MHz ( period = 13.948 ns )                    ; LS:inst14|LSOut[1]  ; Banco_reg:Reg_Control|Reg10[1]  ; clk        ; clk      ; None                        ; None                      ; 2.106 ns                ;
; N/A                                     ; 71.71 MHz ( period = 13.946 ns )                    ; LS:inst14|LSOut[22] ; Banco_reg:Reg_Control|Reg5[22]  ; clk        ; clk      ; None                        ; None                      ; 2.127 ns                ;
; N/A                                     ; 71.74 MHz ( period = 13.940 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg4[31]  ; clk        ; clk      ; None                        ; None                      ; 2.086 ns                ;
; N/A                                     ; 71.74 MHz ( period = 13.940 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg12[25] ; clk        ; clk      ; None                        ; None                      ; 2.121 ns                ;
; N/A                                     ; 71.77 MHz ( period = 13.934 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg20[25] ; clk        ; clk      ; None                        ; None                      ; 2.118 ns                ;
; N/A                                     ; 71.81 MHz ( period = 13.926 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg20[31] ; clk        ; clk      ; None                        ; None                      ; 2.079 ns                ;
; N/A                                     ; 71.81 MHz ( period = 13.926 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg14[27] ; clk        ; clk      ; None                        ; None                      ; 2.105 ns                ;
; N/A                                     ; 71.87 MHz ( period = 13.914 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg18[15] ; clk        ; clk      ; None                        ; None                      ; 2.113 ns                ;
; N/A                                     ; 71.90 MHz ( period = 13.908 ns )                    ; LS:inst14|LSOut[13] ; Banco_reg:Reg_Control|Reg28[13] ; clk        ; clk      ; None                        ; None                      ; 2.100 ns                ;
; N/A                                     ; 71.92 MHz ( period = 13.904 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg16[28] ; clk        ; clk      ; None                        ; None                      ; 2.116 ns                ;
; N/A                                     ; 71.93 MHz ( period = 13.902 ns )                    ; LS:inst14|LSOut[11] ; Banco_reg:Reg_Control|Reg28[11] ; clk        ; clk      ; None                        ; None                      ; 2.086 ns                ;
; N/A                                     ; 71.93 MHz ( period = 13.902 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg6[15]  ; clk        ; clk      ; None                        ; None                      ; 2.107 ns                ;
; N/A                                     ; 71.94 MHz ( period = 13.900 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg11[25] ; clk        ; clk      ; None                        ; None                      ; 2.089 ns                ;
; N/A                                     ; 71.94 MHz ( period = 13.900 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg13[25] ; clk        ; clk      ; None                        ; None                      ; 2.089 ns                ;
; N/A                                     ; 71.94 MHz ( period = 13.900 ns )                    ; LS:inst14|LSOut[2]  ; Banco_reg:Reg_Control|Reg27[2]  ; clk        ; clk      ; None                        ; None                      ; 2.094 ns                ;
; N/A                                     ; 71.94 MHz ( period = 13.900 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg22[15] ; clk        ; clk      ; None                        ; None                      ; 2.106 ns                ;
; N/A                                     ; 71.97 MHz ( period = 13.894 ns )                    ; LS:inst14|LSOut[15] ; Banco_reg:Reg_Control|Reg30[15] ; clk        ; clk      ; None                        ; None                      ; 2.082 ns                ;
; N/A                                     ; 72.07 MHz ( period = 13.876 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg24[30] ; clk        ; clk      ; None                        ; None                      ; 2.049 ns                ;
; N/A                                     ; 72.07 MHz ( period = 13.876 ns )                    ; LS:inst14|LSOut[22] ; Banco_reg:Reg_Control|Reg31[22] ; clk        ; clk      ; None                        ; None                      ; 2.091 ns                ;
; N/A                                     ; 72.09 MHz ( period = 13.872 ns )                    ; LS:inst14|LSOut[1]  ; Banco_reg:Reg_Control|Reg27[1]  ; clk        ; clk      ; None                        ; None                      ; 2.059 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                     ;                                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                     ;
+------------------------------------------+---------------------------------+-----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                            ; To                          ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------+-----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[7]     ; LS:inst14|LSOut[7]          ; clk        ; clk      ; None                       ; None                       ; 0.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[6]  ; SS:inst15|toWriteData[6]    ; clk        ; clk      ; None                       ; None                       ; 0.502 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[0]     ; LS:inst14|LSOut[0]          ; clk        ; clk      ; None                       ; None                       ; 0.618 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[2]  ; SS:inst15|toWriteData[2]    ; clk        ; clk      ; None                       ; None                       ; 0.552 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[5]  ; SS:inst15|toWriteData[5]    ; clk        ; clk      ; None                       ; None                       ; 0.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[0]  ; SS:inst15|toWriteData[0]    ; clk        ; clk      ; None                       ; None                       ; 0.646 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[4]  ; SS:inst15|toWriteData[4]    ; clk        ; clk      ; None                       ; None                       ; 0.633 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[6]     ; LS:inst14|LSOut[6]          ; clk        ; clk      ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[7]  ; SS:inst15|toWriteData[7]    ; clk        ; clk      ; None                       ; None                       ; 0.682 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[8]     ; SS:inst15|toWriteData[8]    ; clk        ; clk      ; None                       ; None                       ; 0.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[3]     ; LS:inst14|LSOut[3]          ; clk        ; clk      ; None                       ; None                       ; 0.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[11]    ; LS:inst14|LSOut[11]         ; clk        ; clk      ; None                       ; None                       ; 1.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[17]    ; LS:inst14|LSOut[17]         ; clk        ; clk      ; None                       ; None                       ; 1.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[29]    ; LS:inst14|LSOut[29]         ; clk        ; clk      ; None                       ; None                       ; 1.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[4]     ; LS:inst14|LSOut[4]          ; clk        ; clk      ; None                       ; None                       ; 1.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[31] ; SS:inst15|toWriteData[31]   ; clk        ; clk      ; None                       ; None                       ; 1.039 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[15] ; SS:inst15|toWriteData[15]   ; clk        ; clk      ; None                       ; None                       ; 1.083 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[30]    ; LS:inst14|LSOut[30]         ; clk        ; clk      ; None                       ; None                       ; 1.226 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[15]    ; SS:inst15|toWriteData[15]   ; clk        ; clk      ; None                       ; None                       ; 1.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[15]    ; LS:inst14|LSOut[15]         ; clk        ; clk      ; None                       ; None                       ; 1.284 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[1]     ; LS:inst14|LSOut[1]          ; clk        ; clk      ; None                       ; None                       ; 1.298 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[31]    ; LS:inst14|LSOut[31]         ; clk        ; clk      ; None                       ; None                       ; 1.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[2]     ; LS:inst14|LSOut[2]          ; clk        ; clk      ; None                       ; None                       ; 1.398 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[31]    ; SS:inst15|toWriteData[31]   ; clk        ; clk      ; None                       ; None                       ; 1.328 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[27]    ; LS:inst14|LSOut[27]         ; clk        ; clk      ; None                       ; None                       ; 1.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[25]    ; SS:inst15|toWriteData[25]   ; clk        ; clk      ; None                       ; None                       ; 1.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[5]     ; LS:inst14|LSOut[5]          ; clk        ; clk      ; None                       ; None                       ; 1.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[27]    ; SS:inst15|toWriteData[27]   ; clk        ; clk      ; None                       ; None                       ; 1.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[3]  ; SS:inst15|toWriteData[3]    ; clk        ; clk      ; None                       ; None                       ; 1.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[19]    ; SS:inst15|toWriteData[19]   ; clk        ; clk      ; None                       ; None                       ; 1.460 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[1]  ; SS:inst15|toWriteData[1]    ; clk        ; clk      ; None                       ; None                       ; 1.481 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[28]    ; SS:inst15|toWriteData[28]   ; clk        ; clk      ; None                       ; None                       ; 1.477 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[25]    ; LS:inst14|LSOut[25]         ; clk        ; clk      ; None                       ; None                       ; 1.621 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[21] ; SS:inst15|toWriteData[21]   ; clk        ; clk      ; None                       ; None                       ; 1.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[27] ; SS:inst15|toWriteData[27]   ; clk        ; clk      ; None                       ; None                       ; 1.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[9]     ; SS:inst15|toWriteData[9]    ; clk        ; clk      ; None                       ; None                       ; 1.597 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[26]    ; SS:inst15|toWriteData[26]   ; clk        ; clk      ; None                       ; None                       ; 1.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[8]     ; LS:inst14|LSOut[8]          ; clk        ; clk      ; None                       ; None                       ; 1.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[22]    ; LS:inst14|LSOut[22]         ; clk        ; clk      ; None                       ; None                       ; 1.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[18] ; SS:inst15|toWriteData[18]   ; clk        ; clk      ; None                       ; None                       ; 1.647 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[24]    ; LS:inst14|LSOut[24]         ; clk        ; clk      ; None                       ; None                       ; 1.767 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[19]    ; LS:inst14|LSOut[19]         ; clk        ; clk      ; None                       ; None                       ; 1.780 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[9]  ; SS:inst15|toWriteData[9]    ; clk        ; clk      ; None                       ; None                       ; 1.726 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[28]    ; LS:inst14|LSOut[28]         ; clk        ; clk      ; None                       ; None                       ; 1.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[23]    ; SS:inst15|toWriteData[23]   ; clk        ; clk      ; None                       ; None                       ; 1.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[13]    ; SS:inst15|toWriteData[13]   ; clk        ; clk      ; None                       ; None                       ; 1.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[20]    ; LS:inst14|LSOut[20]         ; clk        ; clk      ; None                       ; None                       ; 1.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[10] ; SS:inst15|toWriteData[10]   ; clk        ; clk      ; None                       ; None                       ; 1.840 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[10]    ; LS:inst14|LSOut[10]         ; clk        ; clk      ; None                       ; None                       ; 1.972 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[20] ; SS:inst15|toWriteData[20]   ; clk        ; clk      ; None                       ; None                       ; 1.837 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[16]    ; LS:inst14|LSOut[16]         ; clk        ; clk      ; None                       ; None                       ; 1.980 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[13]    ; LS:inst14|LSOut[13]         ; clk        ; clk      ; None                       ; None                       ; 1.986 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[20]    ; SS:inst15|toWriteData[20]   ; clk        ; clk      ; None                       ; None                       ; 1.864 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[9]     ; LS:inst14|LSOut[9]          ; clk        ; clk      ; None                       ; None                       ; 1.992 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[26]    ; LS:inst14|LSOut[26]         ; clk        ; clk      ; None                       ; None                       ; 1.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[8]    ; clk        ; clk      ; None                       ; None                       ; 1.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[13] ; SS:inst15|toWriteData[13]   ; clk        ; clk      ; None                       ; None                       ; 1.917 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[23]    ; LS:inst14|LSOut[23]         ; clk        ; clk      ; None                       ; None                       ; 2.002 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[10]    ; SS:inst15|toWriteData[10]   ; clk        ; clk      ; None                       ; None                       ; 1.921 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[14]    ; LS:inst14|LSOut[14]         ; clk        ; clk      ; None                       ; None                       ; 2.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[15]   ; clk        ; clk      ; None                       ; None                       ; 1.481 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[18]    ; LS:inst14|LSOut[18]         ; clk        ; clk      ; None                       ; None                       ; 2.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[23] ; SS:inst15|toWriteData[23]   ; clk        ; clk      ; None                       ; None                       ; 2.017 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[14]    ; SS:inst15|toWriteData[14]   ; clk        ; clk      ; None                       ; None                       ; 2.018 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[18]    ; SS:inst15|toWriteData[18]   ; clk        ; clk      ; None                       ; None                       ; 2.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[19] ; SS:inst15|toWriteData[19]   ; clk        ; clk      ; None                       ; None                       ; 2.139 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[31]   ; clk        ; clk      ; None                       ; None                       ; 1.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[30]    ; SS:inst15|toWriteData[30]   ; clk        ; clk      ; None                       ; None                       ; 2.213 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[14] ; SS:inst15|toWriteData[14]   ; clk        ; clk      ; None                       ; None                       ; 2.188 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[12]    ; LS:inst14|LSOut[12]         ; clk        ; clk      ; None                       ; None                       ; 2.331 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[31]         ; clk        ; clk      ; None                       ; None                       ; 1.870 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[17] ; SS:inst15|toWriteData[17]   ; clk        ; clk      ; None                       ; None                       ; 2.242 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[26] ; SS:inst15|toWriteData[26]   ; clk        ; clk      ; None                       ; None                       ; 2.256 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[15]   ; clk        ; clk      ; None                       ; None                       ; 1.775 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[31]   ; clk        ; clk      ; None                       ; None                       ; 1.808 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[22]    ; SS:inst15|toWriteData[22]   ; clk        ; clk      ; None                       ; None                       ; 2.257 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[25]   ; clk        ; clk      ; None                       ; None                       ; 1.857 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[8]    ; clk        ; clk      ; None                       ; None                       ; 1.892 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[30] ; SS:inst15|toWriteData[30]   ; clk        ; clk      ; None                       ; None                       ; 2.424 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[29]    ; SS:inst15|toWriteData[29]   ; clk        ; clk      ; None                       ; None                       ; 2.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[11] ; SS:inst15|toWriteData[11]   ; clk        ; clk      ; None                       ; None                       ; 2.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[29]         ; clk        ; clk      ; None                       ; None                       ; 2.040 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[25] ; SS:inst15|toWriteData[25]   ; clk        ; clk      ; None                       ; None                       ; 2.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[15]         ; clk        ; clk      ; None                       ; None                       ; 2.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[16]    ; SS:inst15|toWriteData[16]   ; clk        ; clk      ; None                       ; None                       ; 2.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[16] ; SS:inst15|toWriteData[16]   ; clk        ; clk      ; None                       ; None                       ; 2.490 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[21]    ; LS:inst14|LSOut[21]         ; clk        ; clk      ; None                       ; None                       ; 2.578 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[25]         ; clk        ; clk      ; None                       ; None                       ; 1.836 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[16]         ; clk        ; clk      ; None                       ; None                       ; 1.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[8]  ; SS:inst15|toWriteData[8]    ; clk        ; clk      ; None                       ; None                       ; 2.568 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[28] ; SS:inst15|toWriteData[28]   ; clk        ; clk      ; None                       ; None                       ; 2.539 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[31]         ; clk        ; clk      ; None                       ; None                       ; 1.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[10]         ; clk        ; clk      ; None                       ; None                       ; 2.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[23]   ; clk        ; clk      ; None                       ; None                       ; 2.108 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[30]         ; clk        ; clk      ; None                       ; None                       ; 2.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[24]    ; SS:inst15|toWriteData[24]   ; clk        ; clk      ; None                       ; None                       ; 2.670 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[20]         ; clk        ; clk      ; None                       ; None                       ; 2.248 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[21]    ; SS:inst15|toWriteData[21]   ; clk        ; clk      ; None                       ; None                       ; 2.621 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[13]   ; clk        ; clk      ; None                       ; None                       ; 2.220 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[28]   ; clk        ; clk      ; None                       ; None                       ; 2.190 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[29]         ; clk        ; clk      ; None                       ; None                       ; 2.011 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[23]         ; clk        ; clk      ; None                       ; None                       ; 2.326 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[15]         ; clk        ; clk      ; None                       ; None                       ; 2.061 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[23]         ; clk        ; clk      ; None                       ; None                       ; 2.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[9]    ; clk        ; clk      ; None                       ; None                       ; 2.261 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[17]    ; SS:inst15|toWriteData[17]   ; clk        ; clk      ; None                       ; None                       ; 2.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[28]         ; clk        ; clk      ; None                       ; None                       ; 2.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[11]    ; SS:inst15|toWriteData[11]   ; clk        ; clk      ; None                       ; None                       ; 2.721 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[30]         ; clk        ; clk      ; None                       ; None                       ; 2.100 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[12]    ; SS:inst15|toWriteData[12]   ; clk        ; clk      ; None                       ; None                       ; 2.758 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[13]         ; clk        ; clk      ; None                       ; None                       ; 2.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[14]         ; clk        ; clk      ; None                       ; None                       ; 2.113 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[14]         ; clk        ; clk      ; None                       ; None                       ; 2.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[9]          ; clk        ; clk      ; None                       ; None                       ; 2.412 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[16]         ; clk        ; clk      ; None                       ; None                       ; 2.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[13]         ; clk        ; clk      ; None                       ; None                       ; 2.466 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[9]    ; clk        ; clk      ; None                       ; None                       ; 2.324 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[25]         ; clk        ; clk      ; None                       ; None                       ; 2.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[22]         ; clk        ; clk      ; None                       ; None                       ; 2.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[27]         ; clk        ; clk      ; None                       ; None                       ; 2.173 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[12]         ; clk        ; clk      ; None                       ; None                       ; 2.208 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[9]          ; clk        ; clk      ; None                       ; None                       ; 2.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[20]   ; clk        ; clk      ; None                       ; None                       ; 2.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[19]         ; clk        ; clk      ; None                       ; None                       ; 2.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[10]         ; clk        ; clk      ; None                       ; None                       ; 2.248 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[22] ; SS:inst15|toWriteData[22]   ; clk        ; clk      ; None                       ; None                       ; 2.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[12]         ; clk        ; clk      ; None                       ; None                       ; 2.562 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[22]         ; clk        ; clk      ; None                       ; None                       ; 2.538 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[28]         ; clk        ; clk      ; None                       ; None                       ; 2.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[14]   ; clk        ; clk      ; None                       ; None                       ; 2.423 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[23]   ; clk        ; clk      ; None                       ; None                       ; 2.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[28]   ; clk        ; clk      ; None                       ; None                       ; 2.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[27]         ; clk        ; clk      ; None                       ; None                       ; 2.572 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[24]         ; clk        ; clk      ; None                       ; None                       ; 2.594 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[25]   ; clk        ; clk      ; None                       ; None                       ; 2.460 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[26]         ; clk        ; clk      ; None                       ; None                       ; 2.594 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[12]   ; clk        ; clk      ; None                       ; None                       ; 2.521 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[20]   ; clk        ; clk      ; None                       ; None                       ; 2.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[19]   ; clk        ; clk      ; None                       ; None                       ; 2.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[13]   ; clk        ; clk      ; None                       ; None                       ; 2.493 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[11]         ; clk        ; clk      ; None                       ; None                       ; 2.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[27]   ; clk        ; clk      ; None                       ; None                       ; 2.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[17]   ; clk        ; clk      ; None                       ; None                       ; 2.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[20]         ; clk        ; clk      ; None                       ; None                       ; 2.332 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[14]   ; clk        ; clk      ; None                       ; None                       ; 2.551 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[18]   ; clk        ; clk      ; None                       ; None                       ; 2.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[21]   ; clk        ; clk      ; None                       ; None                       ; 2.552 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[12] ; SS:inst15|toWriteData[12]   ; clk        ; clk      ; None                       ; None                       ; 3.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[8]          ; clk        ; clk      ; None                       ; None                       ; 2.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[21]         ; clk        ; clk      ; None                       ; None                       ; 2.379 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[11]   ; clk        ; clk      ; None                       ; None                       ; 2.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[18]         ; clk        ; clk      ; None                       ; None                       ; 2.381 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[17]         ; clk        ; clk      ; None                       ; None                       ; 2.385 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[27]   ; clk        ; clk      ; None                       ; None                       ; 2.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[21]   ; clk        ; clk      ; None                       ; None                       ; 2.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[21]         ; clk        ; clk      ; None                       ; None                       ; 2.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[29] ; SS:inst15|toWriteData[29]   ; clk        ; clk      ; None                       ; None                       ; 3.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[10]   ; clk        ; clk      ; None                       ; None                       ; 2.626 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[24]         ; clk        ; clk      ; None                       ; None                       ; 2.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[18]   ; clk        ; clk      ; None                       ; None                       ; 2.574 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[17]         ; clk        ; clk      ; None                       ; None                       ; 2.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[18]         ; clk        ; clk      ; None                       ; None                       ; 2.718 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[19]   ; clk        ; clk      ; None                       ; None                       ; 2.577 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[11]   ; clk        ; clk      ; None                       ; None                       ; 2.611 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[10]   ; clk        ; clk      ; None                       ; None                       ; 2.617 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[11]         ; clk        ; clk      ; None                       ; None                       ; 2.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[24] ; SS:inst15|toWriteData[24]   ; clk        ; clk      ; None                       ; None                       ; 3.212 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[26]   ; clk        ; clk      ; None                       ; None                       ; 2.708 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[26]         ; clk        ; clk      ; None                       ; None                       ; 2.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[8]          ; clk        ; clk      ; None                       ; None                       ; 2.539 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[19]         ; clk        ; clk      ; None                       ; None                       ; 2.518 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[30]   ; clk        ; clk      ; None                       ; None                       ; 2.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[17]   ; clk        ; clk      ; None                       ; None                       ; 2.746 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[30]   ; clk        ; clk      ; None                       ; None                       ; 2.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[12]   ; clk        ; clk      ; None                       ; None                       ; 2.780 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[26]   ; clk        ; clk      ; None                       ; None                       ; 2.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[22]   ; clk        ; clk      ; None                       ; None                       ; 2.895 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[29]   ; clk        ; clk      ; None                       ; None                       ; 3.058 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[16]   ; clk        ; clk      ; None                       ; None                       ; 3.013 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[22]   ; clk        ; clk      ; None                       ; None                       ; 3.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[16]   ; clk        ; clk      ; None                       ; None                       ; 3.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[24]   ; clk        ; clk      ; None                       ; None                       ; 3.234 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[29]   ; clk        ; clk      ; None                       ; None                       ; 3.121 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[24]   ; clk        ; clk      ; None                       ; None                       ; 3.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|estado[1]        ; Controle:inst4|LSControl[0] ; clk        ; clk      ; None                       ; None                       ; 0.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|estado[1]        ; Controle:inst4|LSControl[1] ; clk        ; clk      ; None                       ; None                       ; 0.781 ns                 ;
+------------------------------------------+---------------------------------+-----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------+-------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                  ; To    ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------+-------+------------+
; N/A                                     ; None                                                ; 18.660 ns  ; Controle:inst4|ALUSrcA[0]             ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 18.308 ns  ; Instr_Reg:IRWrite|Instr15_0[2]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 18.294 ns  ; Controle:inst4|ALUSrcA[1]             ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 18.237 ns  ; Registrador:PCWrite|Saida[0]          ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 18.228 ns  ; Controle:inst4|ALUSrcA[0]             ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 18.178 ns  ; Registrador:B_Control|Saida[2]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 18.148 ns  ; Registrador:A_Control|Saida[1]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 18.138 ns  ; Controle:inst4|ALUSrcB[1]             ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 18.052 ns  ; Registrador:B_Control|Saida[11]       ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 18.036 ns  ; Registrador:MDRReg|Saida[0]           ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 18.017 ns  ; Controle:inst4|ALUControl[0]          ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 18.013 ns  ; Controle:inst4|ALUControl[2]          ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 17.981 ns  ; Controle:inst4|ALUControl[1]          ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 17.976 ns  ; Controle:inst4|ALUSrcB[0]             ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 17.950 ns  ; Instr_Reg:IRWrite|Instr15_0[10]       ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 17.916 ns  ; Registrador:B_Control|Saida[1]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 17.912 ns  ; Controle:inst4|ALUSrcA[0]             ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.889 ns  ; Instr_Reg:IRWrite|Instr15_0[11]       ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 17.876 ns  ; Instr_Reg:IRWrite|Instr15_0[2]        ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.869 ns  ; Registrador:B_Control|Saida[0]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 17.862 ns  ; Controle:inst4|ALUSrcA[1]             ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.860 ns  ; Registrador:A_Control|Saida[0]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 17.805 ns  ; Registrador:PCWrite|Saida[0]          ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.799 ns  ; Registrador:A_Control|Saida[11]       ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 17.789 ns  ; Instr_Reg:IRWrite|Instr15_0[5]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 17.765 ns  ; Registrador:PCWrite|Saida[1]          ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 17.746 ns  ; Registrador:B_Control|Saida[2]        ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.743 ns  ; Registrador:PCWrite|Saida[4]          ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 17.741 ns  ; Registrador:B_Control|Saida[9]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 17.739 ns  ; Registrador:A_Control|Saida[3]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 17.716 ns  ; Registrador:A_Control|Saida[1]        ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.706 ns  ; Controle:inst4|ALUSrcB[1]             ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.643 ns  ; Registrador:A_Control|Saida[5]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 17.629 ns  ; Registrador:B_Control|Saida[4]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 17.620 ns  ; Registrador:B_Control|Saida[11]       ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.615 ns  ; Registrador:B_Control|Saida[8]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 17.608 ns  ; Registrador:A_Control|Saida[8]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 17.605 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]  ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 17.604 ns  ; Registrador:MDRReg|Saida[0]           ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.601 ns  ; Registrador:A_Control|Saida[2]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 17.599 ns  ; Instr_Reg:IRWrite|Instr15_0[4]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 17.585 ns  ; Controle:inst4|ALUControl[0]          ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.581 ns  ; Controle:inst4|ALUControl[2]          ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.579 ns  ; Instr_Reg:IRWrite|Instr15_0[0]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 17.572 ns  ; Registrador:PCWrite|Saida[2]          ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 17.560 ns  ; Instr_Reg:IRWrite|Instr15_0[2]        ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.549 ns  ; Controle:inst4|ALUControl[1]          ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.546 ns  ; Controle:inst4|ALUSrcA[1]             ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.544 ns  ; Controle:inst4|ALUSrcB[0]             ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.541 ns  ; Registrador:B_Control|Saida[5]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 17.539 ns  ; Controle:inst4|ALUSrcA[0]             ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 17.518 ns  ; Instr_Reg:IRWrite|Instr15_0[10]       ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.490 ns  ; Registrador:B_Control|Saida[10]       ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 17.489 ns  ; Registrador:PCWrite|Saida[0]          ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.484 ns  ; Registrador:B_Control|Saida[1]        ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.465 ns  ; Registrador:PCWrite|Saida[9]          ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 17.457 ns  ; Instr_Reg:IRWrite|Instr15_0[11]       ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.448 ns  ; Registrador:A_Control|Saida[4]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 17.440 ns  ; Registrador:PCWrite|Saida[7]          ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 17.438 ns  ; Registrador:B_Control|Saida[3]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 17.437 ns  ; Registrador:B_Control|Saida[0]        ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.430 ns  ; Registrador:B_Control|Saida[2]        ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.428 ns  ; Registrador:A_Control|Saida[0]        ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.400 ns  ; Registrador:A_Control|Saida[1]        ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.390 ns  ; Controle:inst4|ALUSrcB[1]             ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.379 ns  ; Controle:inst4|ALUSrcA[0]             ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 17.367 ns  ; Registrador:A_Control|Saida[11]       ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.357 ns  ; Instr_Reg:IRWrite|Instr15_0[5]        ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.352 ns  ; Instr_Reg:IRWrite|Instr15_0[13]       ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 17.333 ns  ; Registrador:PCWrite|Saida[1]          ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.311 ns  ; Registrador:PCWrite|Saida[4]          ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.309 ns  ; Registrador:B_Control|Saida[9]        ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.307 ns  ; Registrador:A_Control|Saida[3]        ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.304 ns  ; Registrador:B_Control|Saida[11]       ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.301 ns  ; Registrador:B_Control|Saida[13]       ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 17.288 ns  ; Registrador:MDRReg|Saida[0]           ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.279 ns  ; Instr_Reg:IRWrite|Instr15_0[3]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 17.269 ns  ; Controle:inst4|ALUControl[0]          ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.265 ns  ; Controle:inst4|ALUControl[2]          ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.251 ns  ; Registrador:B_Control|Saida[12]       ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 17.233 ns  ; Controle:inst4|ALUControl[1]          ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.228 ns  ; Controle:inst4|ALUSrcB[0]             ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.217 ns  ; Instr_Reg:IRWrite|Instr15_0[9]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 17.211 ns  ; Registrador:A_Control|Saida[5]        ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.207 ns  ; Instr_Reg:IRWrite|Instr15_0[12]       ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 17.202 ns  ; Instr_Reg:IRWrite|Instr15_0[10]       ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.197 ns  ; Registrador:B_Control|Saida[4]        ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.187 ns  ; Instr_Reg:IRWrite|Instr15_0[2]        ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 17.183 ns  ; Registrador:B_Control|Saida[8]        ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.176 ns  ; Registrador:A_Control|Saida[8]        ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.173 ns  ; Controle:inst4|ALUSrcA[1]             ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 17.173 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]  ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.169 ns  ; Registrador:A_Control|Saida[2]        ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.168 ns  ; Registrador:B_Control|Saida[1]        ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.167 ns  ; Instr_Reg:IRWrite|Instr15_0[4]        ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.147 ns  ; Instr_Reg:IRWrite|Instr15_0[0]        ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.141 ns  ; Instr_Reg:IRWrite|Instr15_0[11]       ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.140 ns  ; Registrador:PCWrite|Saida[2]          ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.125 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]  ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 17.121 ns  ; Registrador:B_Control|Saida[0]        ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.116 ns  ; Registrador:PCWrite|Saida[0]          ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 17.112 ns  ; Registrador:A_Control|Saida[0]        ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.109 ns  ; Registrador:B_Control|Saida[5]        ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.087 ns  ; Registrador:PCWrite|Saida[5]          ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 17.058 ns  ; Registrador:B_Control|Saida[10]       ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.057 ns  ; Registrador:B_Control|Saida[2]        ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 17.051 ns  ; Registrador:A_Control|Saida[11]       ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.042 ns  ; Registrador:MDRReg|Saida[1]           ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 17.041 ns  ; Instr_Reg:IRWrite|Instr15_0[5]        ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.040 ns  ; Controle:inst4|ALUSrcA[0]             ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 17.033 ns  ; Registrador:PCWrite|Saida[9]          ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.030 ns  ; Instr_Reg:IRWrite|Instr15_0[1]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 17.030 ns  ; Registrador:PCWrite|Saida[6]          ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 17.029 ns  ; ShiftLeft2de32pra32:inst|outputSL[5]  ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 17.027 ns  ; Instr_Reg:IRWrite|Instr15_0[2]        ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 17.027 ns  ; Registrador:A_Control|Saida[1]        ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 17.017 ns  ; Controle:inst4|ALUSrcB[1]             ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 17.017 ns  ; Registrador:PCWrite|Saida[1]          ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.016 ns  ; Registrador:A_Control|Saida[4]        ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.013 ns  ; Controle:inst4|ALUSrcA[1]             ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 17.008 ns  ; Registrador:PCWrite|Saida[7]          ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.006 ns  ; Registrador:B_Control|Saida[3]        ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.997 ns  ; Registrador:MDRReg|Saida[5]           ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 16.995 ns  ; Registrador:PCWrite|Saida[4]          ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.993 ns  ; Registrador:B_Control|Saida[9]        ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.991 ns  ; Registrador:A_Control|Saida[3]        ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.986 ns  ; Registrador:PCWrite|Saida[8]          ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 16.981 ns  ; Registrador:PCWrite|Saida[10]         ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 16.974 ns  ; ShiftLeft2de32pra32:inst|outputSL[13] ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 16.960 ns  ; Registrador:PCWrite|Saida[12]         ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 16.956 ns  ; Registrador:PCWrite|Saida[0]          ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 16.935 ns  ; ShiftLeft2de32pra32:inst|outputSL[12] ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 16.931 ns  ; Registrador:B_Control|Saida[11]       ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.920 ns  ; Instr_Reg:IRWrite|Instr15_0[13]       ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.915 ns  ; Registrador:MDRReg|Saida[0]           ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.897 ns  ; Registrador:B_Control|Saida[2]        ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 16.896 ns  ; Controle:inst4|ALUControl[0]          ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.895 ns  ; Registrador:A_Control|Saida[5]        ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.892 ns  ; Controle:inst4|ALUControl[2]          ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.881 ns  ; Registrador:B_Control|Saida[4]        ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.869 ns  ; Registrador:B_Control|Saida[13]       ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.867 ns  ; Registrador:A_Control|Saida[1]        ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 16.867 ns  ; Registrador:B_Control|Saida[8]        ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.861 ns  ; Registrador:PCWrite|Saida[3]          ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 16.860 ns  ; Controle:inst4|ALUControl[1]          ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.860 ns  ; Registrador:A_Control|Saida[8]        ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.857 ns  ; Controle:inst4|ALUSrcB[1]             ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 16.857 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]  ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.855 ns  ; Controle:inst4|ALUSrcB[0]             ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.853 ns  ; Registrador:A_Control|Saida[2]        ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.851 ns  ; Registrador:MDRReg|Saida[2]           ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 16.851 ns  ; Instr_Reg:IRWrite|Instr15_0[4]        ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.847 ns  ; Instr_Reg:IRWrite|Instr15_0[3]        ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.832 ns  ; Registrador:PCWrite|Saida[11]         ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 16.831 ns  ; Instr_Reg:IRWrite|Instr15_0[0]        ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.829 ns  ; Instr_Reg:IRWrite|Instr15_0[10]       ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.824 ns  ; Registrador:PCWrite|Saida[2]          ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.819 ns  ; Registrador:B_Control|Saida[12]       ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.795 ns  ; Registrador:B_Control|Saida[1]        ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.793 ns  ; Registrador:B_Control|Saida[5]        ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.785 ns  ; Instr_Reg:IRWrite|Instr15_0[9]        ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.777 ns  ; Registrador:PCWrite|Saida[13]         ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 16.775 ns  ; Instr_Reg:IRWrite|Instr15_0[12]       ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.771 ns  ; Registrador:B_Control|Saida[11]       ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 16.768 ns  ; Instr_Reg:IRWrite|Instr15_0[11]       ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.762 ns  ; Registrador:MDRReg|Saida[4]           ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 16.756 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]  ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 16.755 ns  ; Registrador:MDRReg|Saida[0]           ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 16.748 ns  ; Registrador:B_Control|Saida[0]        ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.742 ns  ; Registrador:B_Control|Saida[10]       ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.739 ns  ; Registrador:A_Control|Saida[0]        ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.736 ns  ; Controle:inst4|ALUControl[0]          ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 16.732 ns  ; Controle:inst4|ALUControl[2]          ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 16.717 ns  ; Registrador:PCWrite|Saida[9]          ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.700 ns  ; Controle:inst4|ALUControl[1]          ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 16.700 ns  ; Registrador:B_Control|Saida[6]        ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 16.700 ns  ; Registrador:A_Control|Saida[4]        ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.695 ns  ; Controle:inst4|ALUSrcB[0]             ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 16.693 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]  ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.692 ns  ; Registrador:PCWrite|Saida[7]          ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.690 ns  ; Registrador:B_Control|Saida[3]        ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.688 ns  ; Instr_Reg:IRWrite|Instr15_0[2]        ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.686 ns  ; Registrador:MDRReg|Saida[11]          ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 16.678 ns  ; Registrador:A_Control|Saida[11]       ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.674 ns  ; Controle:inst4|ALUSrcA[1]             ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.669 ns  ; Instr_Reg:IRWrite|Instr15_0[10]       ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 16.668 ns  ; Instr_Reg:IRWrite|Instr15_0[5]        ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.655 ns  ; Registrador:PCWrite|Saida[5]          ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.644 ns  ; Registrador:PCWrite|Saida[1]          ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.640 ns  ; Registrador:MDRReg|Saida[3]           ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 16.635 ns  ; Registrador:B_Control|Saida[1]        ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 16.622 ns  ; Registrador:PCWrite|Saida[4]          ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.620 ns  ; Registrador:B_Control|Saida[9]        ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.618 ns  ; Registrador:A_Control|Saida[3]        ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.617 ns  ; Registrador:PCWrite|Saida[0]          ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.610 ns  ; Registrador:MDRReg|Saida[1]           ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.608 ns  ; Instr_Reg:IRWrite|Instr15_0[11]       ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 16.604 ns  ; Instr_Reg:IRWrite|Instr15_0[13]       ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.602 ns  ; ShiftLeft2de32pra32:inst|outputSL[11] ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 16.598 ns  ; Instr_Reg:IRWrite|Instr15_0[1]        ; S[31] ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                       ;       ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------+-------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Fri Oct 18 14:19:49 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "SS:inst15|toWriteData[24]" is a latch
    Warning: Node "SS:inst15|toWriteData[25]" is a latch
    Warning: Node "SS:inst15|toWriteData[26]" is a latch
    Warning: Node "SS:inst15|toWriteData[27]" is a latch
    Warning: Node "SS:inst15|toWriteData[28]" is a latch
    Warning: Node "SS:inst15|toWriteData[29]" is a latch
    Warning: Node "SS:inst15|toWriteData[30]" is a latch
    Warning: Node "SS:inst15|toWriteData[31]" is a latch
    Warning: Node "LS:inst14|LSOut[31]" is a latch
    Warning: Node "LS:inst14|LSOut[30]" is a latch
    Warning: Node "SS:inst15|toWriteData[0]" is a latch
    Warning: Node "SS:inst15|toWriteData[1]" is a latch
    Warning: Node "SS:inst15|toWriteData[2]" is a latch
    Warning: Node "SS:inst15|toWriteData[3]" is a latch
    Warning: Node "SS:inst15|toWriteData[4]" is a latch
    Warning: Node "SS:inst15|toWriteData[5]" is a latch
    Warning: Node "SS:inst15|toWriteData[6]" is a latch
    Warning: Node "SS:inst15|toWriteData[7]" is a latch
    Warning: Node "SS:inst15|toWriteData[8]" is a latch
    Warning: Node "SS:inst15|toWriteData[9]" is a latch
    Warning: Node "SS:inst15|toWriteData[10]" is a latch
    Warning: Node "SS:inst15|toWriteData[11]" is a latch
    Warning: Node "SS:inst15|toWriteData[12]" is a latch
    Warning: Node "SS:inst15|toWriteData[13]" is a latch
    Warning: Node "SS:inst15|toWriteData[14]" is a latch
    Warning: Node "SS:inst15|toWriteData[15]" is a latch
    Warning: Node "LS:inst14|LSOut[28]" is a latch
    Warning: Node "LS:inst14|LSOut[29]" is a latch
    Warning: Node "SS:inst15|toWriteData[16]" is a latch
    Warning: Node "SS:inst15|toWriteData[17]" is a latch
    Warning: Node "SS:inst15|toWriteData[18]" is a latch
    Warning: Node "SS:inst15|toWriteData[19]" is a latch
    Warning: Node "SS:inst15|toWriteData[20]" is a latch
    Warning: Node "SS:inst15|toWriteData[21]" is a latch
    Warning: Node "SS:inst15|toWriteData[22]" is a latch
    Warning: Node "SS:inst15|toWriteData[23]" is a latch
    Warning: Node "LS:inst14|LSOut[26]" is a latch
    Warning: Node "LS:inst14|LSOut[27]" is a latch
    Warning: Node "LS:inst14|LSOut[0]" is a latch
    Warning: Node "LS:inst14|LSOut[1]" is a latch
    Warning: Node "LS:inst14|LSOut[2]" is a latch
    Warning: Node "LS:inst14|LSOut[3]" is a latch
    Warning: Node "LS:inst14|LSOut[4]" is a latch
    Warning: Node "LS:inst14|LSOut[5]" is a latch
    Warning: Node "LS:inst14|LSOut[7]" is a latch
    Warning: Node "LS:inst14|LSOut[25]" is a latch
    Warning: Node "LS:inst14|LSOut[24]" is a latch
    Warning: Node "LS:inst14|LSOut[6]" is a latch
    Warning: Node "LS:inst14|LSOut[22]" is a latch
    Warning: Node "LS:inst14|LSOut[23]" is a latch
    Warning: Node "LS:inst14|LSOut[21]" is a latch
    Warning: Node "LS:inst14|LSOut[20]" is a latch
    Warning: Node "LS:inst14|LSOut[18]" is a latch
    Warning: Node "LS:inst14|LSOut[19]" is a latch
    Warning: Node "LS:inst14|LSOut[16]" is a latch
    Warning: Node "LS:inst14|LSOut[17]" is a latch
    Warning: Node "LS:inst14|LSOut[14]" is a latch
    Warning: Node "LS:inst14|LSOut[15]" is a latch
    Warning: Node "LS:inst14|LSOut[13]" is a latch
    Warning: Node "LS:inst14|LSOut[12]" is a latch
    Warning: Node "LS:inst14|LSOut[10]" is a latch
    Warning: Node "LS:inst14|LSOut[8]" is a latch
    Warning: Node "LS:inst14|LSOut[9]" is a latch
    Warning: Node "LS:inst14|LSOut[11]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "LS:inst14|LSOut[31]~1" as buffer
    Info: Detected ripple clock "Controle:inst4|LSControl[0]" as buffer
    Info: Detected ripple clock "Controle:inst4|LSControl[1]" as buffer
    Info: Detected gated clock "SS:inst15|toWriteData[31]~0" as buffer
    Info: Detected ripple clock "Controle:inst4|SSControl[0]" as buffer
    Info: Detected ripple clock "Controle:inst4|SSControl[1]" as buffer
Info: Clock "clk" has Internal fmax of 62.54 MHz between source register "LS:inst14|LSOut[30]" and destination register "Banco_reg:Reg_Control|Reg0[30]" (period= 15.99 ns)
    Info: + Longest register to register delay is 3.122 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X29_Y23_N12; Fanout = 3; REG Node = 'LS:inst14|LSOut[30]'
        Info: 2: + IC(0.928 ns) + CELL(0.053 ns) = 0.981 ns; Loc. = LCCOMB_X38_Y23_N0; Fanout = 1; COMB Node = 'DataSrc:inst3|Mux1~0'
        Info: 3: + IC(0.759 ns) + CELL(0.154 ns) = 1.894 ns; Loc. = LCCOMB_X33_Y26_N8; Fanout = 32; COMB Node = 'DataSrc:inst3|Mux1~2'
        Info: 4: + IC(0.919 ns) + CELL(0.309 ns) = 3.122 ns; Loc. = LCFF_X30_Y24_N15; Fanout = 2; REG Node = 'Banco_reg:Reg_Control|Reg0[30]'
        Info: Total cell delay = 0.516 ns ( 16.53 % )
        Info: Total interconnect delay = 2.606 ns ( 83.47 % )
    Info: - Smallest clock skew is -4.783 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.618 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1468; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.813 ns) + CELL(0.618 ns) = 2.618 ns; Loc. = LCFF_X30_Y24_N15; Fanout = 2; REG Node = 'Banco_reg:Reg_Control|Reg0[30]'
            Info: Total cell delay = 1.462 ns ( 55.84 % )
            Info: Total interconnect delay = 1.156 ns ( 44.16 % )
        Info: - Longest clock path from clock "clk" to source register is 7.401 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(1.908 ns) + CELL(0.712 ns) = 3.464 ns; Loc. = LCFF_X25_Y21_N9; Fanout = 26; REG Node = 'Controle:inst4|LSControl[1]'
            Info: 3: + IC(1.046 ns) + CELL(0.225 ns) = 4.735 ns; Loc. = LCCOMB_X33_Y25_N12; Fanout = 1; COMB Node = 'LS:inst14|LSOut[31]~1'
            Info: 4: + IC(1.577 ns) + CELL(0.000 ns) = 6.312 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'LS:inst14|LSOut[31]~1clkctrl'
            Info: 5: + IC(1.036 ns) + CELL(0.053 ns) = 7.401 ns; Loc. = LCCOMB_X29_Y23_N12; Fanout = 3; REG Node = 'LS:inst14|LSOut[30]'
            Info: Total cell delay = 1.834 ns ( 24.78 % )
            Info: Total interconnect delay = 5.567 ns ( 75.22 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 186 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:MDRReg|Saida[7]" and destination pin or register "LS:inst14|LSOut[7]" for clock "clk" (Hold time is 4.207 ns)
    Info: + Largest clock skew is 4.785 ns
        Info: + Longest clock path from clock "clk" to destination register is 7.398 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(1.908 ns) + CELL(0.712 ns) = 3.464 ns; Loc. = LCFF_X25_Y21_N9; Fanout = 26; REG Node = 'Controle:inst4|LSControl[1]'
            Info: 3: + IC(1.046 ns) + CELL(0.225 ns) = 4.735 ns; Loc. = LCCOMB_X33_Y25_N12; Fanout = 1; COMB Node = 'LS:inst14|LSOut[31]~1'
            Info: 4: + IC(1.577 ns) + CELL(0.000 ns) = 6.312 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'LS:inst14|LSOut[31]~1clkctrl'
            Info: 5: + IC(1.033 ns) + CELL(0.053 ns) = 7.398 ns; Loc. = LCCOMB_X32_Y21_N0; Fanout = 3; REG Node = 'LS:inst14|LSOut[7]'
            Info: Total cell delay = 1.834 ns ( 24.79 % )
            Info: Total interconnect delay = 5.564 ns ( 75.21 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.613 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1468; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.808 ns) + CELL(0.618 ns) = 2.613 ns; Loc. = LCFF_X32_Y21_N3; Fanout = 3; REG Node = 'Registrador:MDRReg|Saida[7]'
            Info: Total cell delay = 1.462 ns ( 55.95 % )
            Info: Total interconnect delay = 1.151 ns ( 44.05 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.484 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y21_N3; Fanout = 3; REG Node = 'Registrador:MDRReg|Saida[7]'
        Info: 2: + IC(0.256 ns) + CELL(0.228 ns) = 0.484 ns; Loc. = LCCOMB_X32_Y21_N0; Fanout = 3; REG Node = 'LS:inst14|LSOut[7]'
        Info: Total cell delay = 0.228 ns ( 47.11 % )
        Info: Total interconnect delay = 0.256 ns ( 52.89 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clk" to destination pin "S[27]" through register "Controle:inst4|ALUSrcA[0]" is 18.660 ns
    Info: + Longest clock path from clock "clk" to source register is 2.637 ns
        Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1468; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.832 ns) + CELL(0.618 ns) = 2.637 ns; Loc. = LCFF_X29_Y20_N17; Fanout = 32; REG Node = 'Controle:inst4|ALUSrcA[0]'
        Info: Total cell delay = 1.462 ns ( 55.44 % )
        Info: Total interconnect delay = 1.175 ns ( 44.56 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 15.929 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y20_N17; Fanout = 32; REG Node = 'Controle:inst4|ALUSrcA[0]'
        Info: 2: + IC(0.875 ns) + CELL(0.366 ns) = 1.241 ns; Loc. = LCCOMB_X28_Y22_N16; Fanout = 5; COMB Node = 'ALUSrcA:inst5|Mux31~0'
        Info: 3: + IC(0.862 ns) + CELL(0.053 ns) = 2.156 ns; Loc. = LCCOMB_X32_Y20_N24; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[0]~1'
        Info: 4: + IC(0.588 ns) + CELL(0.053 ns) = 2.797 ns; Loc. = LCCOMB_X29_Y20_N8; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[2]~4'
        Info: 5: + IC(0.528 ns) + CELL(0.154 ns) = 3.479 ns; Loc. = LCCOMB_X32_Y20_N2; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[5]~6'
        Info: 6: + IC(0.373 ns) + CELL(0.053 ns) = 3.905 ns; Loc. = LCCOMB_X32_Y20_N10; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[7]~7'
        Info: 7: + IC(0.222 ns) + CELL(0.053 ns) = 4.180 ns; Loc. = LCCOMB_X32_Y20_N14; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[9]~8'
        Info: 8: + IC(0.216 ns) + CELL(0.053 ns) = 4.449 ns; Loc. = LCCOMB_X32_Y20_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[11]~9'
        Info: 9: + IC(0.254 ns) + CELL(0.228 ns) = 4.931 ns; Loc. = LCCOMB_X32_Y20_N28; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[13]~10'
        Info: 10: + IC(1.199 ns) + CELL(0.053 ns) = 6.183 ns; Loc. = LCCOMB_X29_Y27_N2; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[15]~11'
        Info: 11: + IC(0.378 ns) + CELL(0.053 ns) = 6.614 ns; Loc. = LCCOMB_X29_Y27_N4; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[17]~12'
        Info: 12: + IC(0.218 ns) + CELL(0.053 ns) = 6.885 ns; Loc. = LCCOMB_X29_Y27_N26; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[19]~13'
        Info: 13: + IC(0.232 ns) + CELL(0.053 ns) = 7.170 ns; Loc. = LCCOMB_X29_Y27_N28; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[21]~14'
        Info: 14: + IC(0.428 ns) + CELL(0.228 ns) = 7.826 ns; Loc. = LCCOMB_X29_Y27_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[23]~15'
        Info: 15: + IC(0.953 ns) + CELL(0.053 ns) = 8.832 ns; Loc. = LCCOMB_X28_Y19_N20; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[25]~16'
        Info: 16: + IC(1.336 ns) + CELL(0.053 ns) = 10.221 ns; Loc. = LCCOMB_X34_Y27_N12; Fanout = 4; COMB Node = 'Ula32:ALUControl|Mux4~1'
        Info: 17: + IC(3.776 ns) + CELL(1.932 ns) = 15.929 ns; Loc. = PIN_V17; Fanout = 0; PIN Node = 'S[27]'
        Info: Total cell delay = 3.491 ns ( 21.92 % )
        Info: Total interconnect delay = 12.438 ns ( 78.08 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 68 warnings
    Info: Peak virtual memory: 4400 megabytes
    Info: Processing ended: Fri Oct 18 14:19:50 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


