// ==============================================================
// Generated by Vitis HLS v2024.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module module1_packet_detect_module1_packet_detect_Pipeline_STREAM_LOOP (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_in_dout,
        data_in_empty_n,
        data_in_read,
        data_out_din,
        data_out_full_n,
        data_out_write,
        startOffset_out_4_din,
        startOffset_out_4_full_n,
        startOffset_out_4_write,
        num_samples,
        detected_out,
        detected_out_ap_vld,
        startOffset_out,
        startOffset_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] data_in_dout;
input   data_in_empty_n;
output   data_in_read;
output  [31:0] data_out_din;
input   data_out_full_n;
output   data_out_write;
output  [15:0] startOffset_out_4_din;
input   startOffset_out_4_full_n;
output   startOffset_out_4_write;
input  [31:0] num_samples;
output  [0:0] detected_out;
output   detected_out_ap_vld;
output  [15:0] startOffset_out;
output   startOffset_out_ap_vld;

reg ap_idle;
reg data_in_read;
reg data_out_write;
reg startOffset_out_4_write;
reg detected_out_ap_vld;
reg startOffset_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln51_reg_2991;
reg    ap_block_state2_pp0_stage0_iter1_grp1;
reg   [0:0] icmp_ln51_reg_2991_pp0_iter9_reg;
reg   [0:0] icmp_ln65_reg_3047;
reg   [0:0] icmp_ln65_reg_3047_pp0_iter9_reg;
reg   [0:0] icmp_ln87_reg_3057;
reg   [0:0] icmp_ln87_reg_3057_pp0_iter9_reg;
reg   [0:0] detected_load_1_reg_3219;
reg   [0:0] icmp_ln95_reg_3223;
reg   [0:0] icmp_ln97_reg_3227;
reg    ap_predicate_op512_write_state11;
reg    ap_block_state11_pp0_stage0_iter10_grp1;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln51_fu_1004_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    data_in_blk_n;
wire    ap_block_pp0_stage0_grp1;
reg    data_out_blk_n;
reg    startOffset_out_4_blk_n;
wire    ap_block_pp0_stage0_11001_grp0;
wire    ap_block_pp0_stage0_subdone_grp0;
reg   [30:0] i_1_reg_2984;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln51_reg_2991_pp0_iter1_reg;
reg   [0:0] icmp_ln51_reg_2991_pp0_iter2_reg;
reg   [0:0] icmp_ln51_reg_2991_pp0_iter3_reg;
reg   [0:0] icmp_ln51_reg_2991_pp0_iter4_reg;
reg   [0:0] icmp_ln51_reg_2991_pp0_iter5_reg;
reg   [0:0] icmp_ln51_reg_2991_pp0_iter6_reg;
reg   [0:0] icmp_ln51_reg_2991_pp0_iter7_reg;
reg   [0:0] icmp_ln51_reg_2991_pp0_iter8_reg;
wire   [3:0] trunc_ln51_fu_1016_p1;
reg   [3:0] trunc_ln51_reg_2995;
reg   [3:0] trunc_ln51_reg_2995_pp0_iter1_reg;
reg   [3:0] trunc_ln51_reg_2995_pp0_iter2_reg;
reg   [3:0] trunc_ln51_reg_2995_pp0_iter3_reg;
reg   [3:0] trunc_ln51_reg_2995_pp0_iter4_reg;
reg   [3:0] trunc_ln51_reg_2995_pp0_iter5_reg;
reg   [3:0] trunc_ln51_reg_2995_pp0_iter6_reg;
wire  signed [15:0] rxD_re_fu_1025_p1;
reg  signed [15:0] rxD_re_reg_3004;
reg    ap_block_pp0_stage0_11001_grp1;
reg  signed [15:0] rxD_im_reg_3025;
reg  signed [15:0] rxD_im_reg_3025_pp0_iter2_reg;
wire   [0:0] icmp_ln65_fu_1048_p2;
reg   [0:0] icmp_ln65_reg_3047_pp0_iter2_reg;
reg   [0:0] icmp_ln65_reg_3047_pp0_iter3_reg;
reg   [0:0] icmp_ln65_reg_3047_pp0_iter4_reg;
reg   [0:0] icmp_ln65_reg_3047_pp0_iter5_reg;
reg   [0:0] icmp_ln65_reg_3047_pp0_iter6_reg;
reg   [0:0] icmp_ln65_reg_3047_pp0_iter7_reg;
reg   [0:0] icmp_ln65_reg_3047_pp0_iter8_reg;
wire  signed [28:0] sext_ln78_fu_1059_p1;
wire   [0:0] icmp_ln87_fu_1063_p2;
reg   [0:0] icmp_ln87_reg_3057_pp0_iter2_reg;
reg   [0:0] icmp_ln87_reg_3057_pp0_iter3_reg;
reg   [0:0] icmp_ln87_reg_3057_pp0_iter4_reg;
reg   [0:0] icmp_ln87_reg_3057_pp0_iter5_reg;
reg   [0:0] icmp_ln87_reg_3057_pp0_iter6_reg;
reg   [0:0] icmp_ln87_reg_3057_pp0_iter7_reg;
reg   [0:0] icmp_ln87_reg_3057_pp0_iter8_reg;
wire   [15:0] trunc_ln93_fu_1069_p1;
reg   [15:0] trunc_ln93_reg_3061;
reg   [15:0] trunc_ln93_reg_3061_pp0_iter2_reg;
reg   [15:0] trunc_ln93_reg_3061_pp0_iter3_reg;
reg   [15:0] trunc_ln93_reg_3061_pp0_iter4_reg;
reg   [15:0] trunc_ln93_reg_3061_pp0_iter5_reg;
reg   [15:0] trunc_ln93_reg_3061_pp0_iter6_reg;
reg   [15:0] trunc_ln93_reg_3061_pp0_iter7_reg;
reg   [15:0] trunc_ln93_reg_3061_pp0_iter8_reg;
wire  signed [27:0] sext_ln75_fu_1255_p1;
wire  signed [27:0] sext_ln75_1_fu_1259_p1;
reg  signed [27:0] sext_ln75_1_reg_3072;
wire  signed [27:0] sext_ln75_3_fu_1262_p1;
reg  signed [27:0] sext_ln75_3_reg_3078;
wire  signed [28:0] sext_ln79_fu_1265_p1;
wire   [27:0] mul_ln75_1_fu_1456_p2;
reg  signed [27:0] mul_ln75_1_reg_3090;
wire   [27:0] mul_ln76_fu_1461_p2;
reg  signed [27:0] mul_ln76_reg_3095;
wire  signed [28:0] mul_ln78_1_fu_1469_p2;
wire  signed [28:0] sext_ln79_1_fu_1475_p1;
wire   [28:0] grp_fu_2329_p3;
reg   [15:0] cp_re_reg_3116;
reg   [15:0] cp_im_reg_3137;
wire   [28:0] grp_fu_2353_p3;
reg   [15:0] ps_reg_3163;
wire  signed [31:0] corrSum_re_1_fu_1523_p2;
reg  signed [31:0] corrSum_re_1_reg_3184;
wire  signed [31:0] corrSum_im_1_fu_1540_p2;
reg  signed [31:0] corrSum_im_1_reg_3189;
wire  signed [31:0] powSumAcc_3_fu_1982_p2;
reg  signed [31:0] powSumAcc_3_reg_3194;
wire   [53:0] mul_ln89_fu_550_p2;
reg   [53:0] mul_ln89_reg_3199;
wire   [53:0] mul_ln89_1_fu_554_p2;
reg   [53:0] mul_ln89_1_reg_3204;
wire   [53:0] add_ln89_fu_2209_p2;
reg   [53:0] add_ln89_reg_3209;
wire   [53:0] mul_ln91_fu_558_p2;
reg   [53:0] mul_ln91_reg_3214;
wire   [0:0] detected_load_1_load_fu_2221_p1;
wire   [0:0] icmp_ln95_fu_2262_p2;
wire   [0:0] icmp_ln97_fu_2279_p2;
wire   [15:0] startOffset_1_fu_2305_p2;
reg   [15:0] startOffset_1_reg_3231;
reg    ap_condition_exit_pp0_iter9_stage0;
reg   [0:0] ap_phi_mux_detected_1_phi_fu_536_p8;
wire   [0:0] ap_phi_reg_pp0_iter9_detected_1_reg_533;
reg   [30:0] i_fu_144;
wire   [30:0] i_2_fu_1010_p2;
wire    ap_loop_init;
reg   [30:0] ap_sig_allocacmp_i_1;
wire    ap_block_pp0_stage0;
reg   [15:0] cp_re_buf_fu_148;
reg   [15:0] cp_re_buf_1_fu_152;
reg   [15:0] cp_re_buf_2_fu_156;
reg   [15:0] cp_re_buf_3_fu_160;
reg   [15:0] cp_re_buf_4_fu_164;
reg   [15:0] cp_re_buf_5_fu_168;
reg   [15:0] cp_re_buf_6_fu_172;
reg   [15:0] cp_re_buf_7_fu_176;
reg   [15:0] cp_re_buf_8_fu_180;
reg   [15:0] cp_re_buf_9_fu_184;
reg   [15:0] cp_re_buf_10_fu_188;
reg   [15:0] cp_re_buf_11_fu_192;
reg   [15:0] cp_re_buf_12_fu_196;
reg   [15:0] cp_re_buf_13_fu_200;
reg   [15:0] cp_re_buf_14_fu_204;
reg   [15:0] cp_re_buf_15_fu_208;
reg   [15:0] cp_im_buf_fu_212;
reg   [15:0] cp_im_buf_1_fu_216;
reg   [15:0] cp_im_buf_2_fu_220;
reg   [15:0] cp_im_buf_3_fu_224;
reg   [15:0] cp_im_buf_4_fu_228;
reg   [15:0] cp_im_buf_5_fu_232;
reg   [15:0] cp_im_buf_6_fu_236;
reg   [15:0] cp_im_buf_7_fu_240;
reg   [15:0] cp_im_buf_8_fu_244;
reg   [15:0] cp_im_buf_9_fu_248;
reg   [15:0] cp_im_buf_10_fu_252;
reg   [15:0] cp_im_buf_11_fu_256;
reg   [15:0] cp_im_buf_12_fu_260;
reg   [15:0] cp_im_buf_13_fu_264;
reg   [15:0] cp_im_buf_14_fu_268;
reg   [15:0] cp_im_buf_15_fu_272;
reg   [15:0] ps_buf_fu_276;
reg   [15:0] ps_buf_1_fu_280;
reg   [15:0] ps_buf_2_fu_284;
reg   [15:0] ps_buf_3_fu_288;
reg   [15:0] ps_buf_4_fu_292;
reg   [15:0] ps_buf_5_fu_296;
reg   [15:0] ps_buf_6_fu_300;
reg   [15:0] ps_buf_7_fu_304;
reg   [15:0] ps_buf_8_fu_308;
reg   [15:0] ps_buf_9_fu_312;
reg   [15:0] ps_buf_10_fu_316;
reg   [15:0] ps_buf_11_fu_320;
reg   [15:0] ps_buf_12_fu_324;
reg   [15:0] ps_buf_13_fu_328;
reg   [15:0] ps_buf_14_fu_332;
reg   [15:0] ps_buf_15_fu_336;
reg   [15:0] startOffset_fu_340;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg   [31:0] sustainedCount_fu_344;
wire   [31:0] sustainedCount_3_fu_2273_p2;
reg   [0:0] detected_fu_348;
reg   [31:0] powSumAcc_fu_352;
wire   [31:0] powSumAcc_2_fu_2134_p2;
reg   [31:0] corrSum_im_fu_356;
wire   [31:0] corrSum_im_2_fu_1824_p2;
reg   [31:0] corrSum_re_fu_360;
wire   [31:0] corrSum_re_2_fu_1735_p2;
reg   [15:0] delay_line_im_15_fu_364;
reg    ap_predicate_pred1332_state4;
reg   [15:0] delay_line_im_14_fu_368;
reg    ap_predicate_pred1342_state4;
reg   [15:0] delay_line_im_13_fu_372;
reg    ap_predicate_pred1351_state4;
reg   [15:0] delay_line_im_12_fu_376;
reg    ap_predicate_pred1360_state4;
reg   [15:0] delay_line_im_11_fu_380;
reg    ap_predicate_pred1369_state4;
reg   [15:0] delay_line_im_10_fu_384;
reg    ap_predicate_pred1378_state4;
reg   [15:0] delay_line_im_9_fu_388;
reg    ap_predicate_pred1387_state4;
reg   [15:0] delay_line_im_8_fu_392;
reg    ap_predicate_pred1396_state4;
reg   [15:0] delay_line_im_7_fu_396;
reg    ap_predicate_pred1405_state4;
reg   [15:0] delay_line_im_6_fu_400;
reg    ap_predicate_pred1414_state4;
reg   [15:0] delay_line_im_5_fu_404;
reg    ap_predicate_pred1423_state4;
reg   [15:0] delay_line_im_4_fu_408;
reg    ap_predicate_pred1432_state4;
reg   [15:0] delay_line_im_3_fu_412;
reg    ap_predicate_pred1441_state4;
reg   [15:0] delay_line_im_2_fu_416;
reg    ap_predicate_pred1450_state4;
reg   [15:0] delay_line_im_1_fu_420;
reg    ap_predicate_pred1459_state4;
reg   [15:0] delay_line_im_fu_424;
reg    ap_predicate_pred1468_state4;
reg   [15:0] delay_line_re_15_fu_428;
reg    ap_predicate_pred1479_state3;
reg   [15:0] delay_line_re_14_fu_432;
reg    ap_predicate_pred1489_state3;
reg   [15:0] delay_line_re_13_fu_436;
reg    ap_predicate_pred1498_state3;
reg   [15:0] delay_line_re_12_fu_440;
reg    ap_predicate_pred1507_state3;
reg   [15:0] delay_line_re_11_fu_444;
reg    ap_predicate_pred1516_state3;
reg   [15:0] delay_line_re_10_fu_448;
reg    ap_predicate_pred1525_state3;
reg   [15:0] delay_line_re_9_fu_452;
reg    ap_predicate_pred1534_state3;
reg   [15:0] delay_line_re_8_fu_456;
reg    ap_predicate_pred1543_state3;
reg   [15:0] delay_line_re_7_fu_460;
reg    ap_predicate_pred1552_state3;
reg   [15:0] delay_line_re_6_fu_464;
reg    ap_predicate_pred1561_state3;
reg   [15:0] delay_line_re_5_fu_468;
reg    ap_predicate_pred1570_state3;
reg   [15:0] delay_line_re_4_fu_472;
reg    ap_predicate_pred1579_state3;
reg   [15:0] delay_line_re_3_fu_476;
reg    ap_predicate_pred1588_state3;
reg   [15:0] delay_line_re_2_fu_480;
reg    ap_predicate_pred1597_state3;
reg   [15:0] delay_line_re_1_fu_484;
reg    ap_predicate_pred1606_state3;
reg   [15:0] delay_line_re_fu_488;
reg    ap_predicate_pred1615_state3;
reg    ap_block_pp0_stage0_01001_grp1;
wire  signed [31:0] mul_ln89_fu_550_p0;
wire  signed [53:0] sext_ln89_fu_1993_p1;
wire  signed [31:0] mul_ln89_fu_550_p1;
wire  signed [31:0] mul_ln89_1_fu_554_p0;
wire  signed [53:0] sext_ln89_1_fu_1998_p1;
wire  signed [31:0] mul_ln89_1_fu_554_p1;
wire  signed [31:0] mul_ln91_fu_558_p0;
wire  signed [53:0] sext_ln91_fu_2213_p1;
wire  signed [31:0] mul_ln91_fu_558_p1;
wire   [31:0] zext_ln51_fu_1000_p1;
wire   [26:0] tmp_fu_1039_p4;
wire   [30:0] n_fu_1054_p2;
wire   [15:0] rx_re_fu_1120_p33;
wire  signed [15:0] rx_re_fu_1120_p35;
wire   [15:0] rx_im_fu_1317_p33;
wire  signed [15:0] rx_im_fu_1317_p35;
wire  signed [15:0] mul_ln75_1_fu_1456_p0;
wire  signed [27:0] sext_ln75_2_fu_1452_p1;
wire  signed [15:0] mul_ln75_1_fu_1456_p1;
wire  signed [15:0] mul_ln76_fu_1461_p0;
wire  signed [15:0] mul_ln76_fu_1461_p1;
wire  signed [15:0] mul_ln78_1_fu_1469_p0;
wire  signed [28:0] sext_ln78_1_fu_1466_p1;
wire  signed [15:0] mul_ln78_1_fu_1469_p1;
wire  signed [27:0] grp_fu_2337_p3;
wire  signed [27:0] grp_fu_2345_p3;
wire  signed [28:0] ps_fu_1503_p1;
wire   [28:0] grp_fu_2361_p3;
wire   [25:0] shl_ln_fu_1512_p3;
wire  signed [31:0] sext_ln82_fu_1519_p1;
wire   [25:0] shl_ln1_fu_1529_p3;
wire  signed [31:0] sext_ln83_fu_1536_p1;
wire   [15:0] tmp_5_fu_1652_p33;
wire   [15:0] tmp_5_fu_1652_p35;
wire   [25:0] shl_ln4_fu_1723_p3;
wire  signed [31:0] sext_ln110_fu_1731_p1;
wire   [15:0] tmp_6_fu_1741_p33;
wire   [15:0] tmp_6_fu_1741_p35;
wire   [25:0] shl_ln5_fu_1812_p3;
wire  signed [31:0] sext_ln111_fu_1820_p1;
wire   [25:0] shl_ln2_fu_1971_p3;
wire  signed [31:0] sext_ln84_fu_1978_p1;
wire   [15:0] tmp_7_fu_2051_p33;
wire   [15:0] tmp_7_fu_2051_p35;
wire   [25:0] shl_ln6_fu_2122_p3;
wire  signed [31:0] sext_ln112_fu_2130_p1;
wire   [31:0] tmp_3_fu_2224_p4;
wire   [52:0] shl_ln3_fu_2233_p3;
wire   [31:0] tmp_4_fu_2245_p4;
wire  signed [53:0] sext_ln95_fu_2241_p1;
wire   [53:0] shl_ln95_1_fu_2254_p3;
wire   [15:0] empty_fu_2290_p1;
wire   [15:0] xor_ln98_fu_2294_p2;
wire   [15:0] add_ln98_fu_2300_p2;
wire  signed [15:0] grp_fu_2329_p0;
wire  signed [15:0] grp_fu_2329_p1;
wire  signed [15:0] grp_fu_2337_p0;
wire  signed [15:0] grp_fu_2345_p0;
wire  signed [15:0] grp_fu_2353_p0;
wire  signed [15:0] grp_fu_2353_p1;
wire  signed [15:0] grp_fu_2361_p0;
wire  signed [15:0] grp_fu_2361_p1;
reg    grp_fu_2329_ce;
reg    grp_fu_2337_ce;
reg    grp_fu_2345_ce;
reg    grp_fu_2353_ce;
reg    grp_fu_2361_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_2188;
reg    ap_condition_2192;
reg    ap_condition_2196;
reg    ap_condition_2200;
reg    ap_condition_2204;
reg    ap_condition_2208;
reg    ap_condition_2212;
reg    ap_condition_2216;
reg    ap_condition_2220;
reg    ap_condition_2224;
reg    ap_condition_2228;
reg    ap_condition_2232;
reg    ap_condition_2236;
reg    ap_condition_2240;
reg    ap_condition_2244;
reg    ap_condition_2248;
reg    ap_condition_2252;
reg    ap_condition_2256;
reg    ap_condition_2292;
reg    ap_condition_2297;
reg    ap_condition_2301;
reg    ap_condition_2305;
reg    ap_condition_2309;
reg    ap_condition_2313;
reg    ap_condition_2317;
reg    ap_condition_2321;
reg    ap_condition_2325;
reg    ap_condition_2329;
reg    ap_condition_2333;
reg    ap_condition_2337;
reg    ap_condition_2341;
reg    ap_condition_2345;
reg    ap_condition_2349;
reg    ap_condition_2353;
reg    ap_condition_2357;
reg    ap_condition_2361;
reg    ap_condition_2365;
reg    ap_condition_2372;
wire   [3:0] rx_re_fu_1120_p1;
wire   [3:0] rx_re_fu_1120_p3;
wire   [3:0] rx_re_fu_1120_p5;
wire   [3:0] rx_re_fu_1120_p7;
wire   [3:0] rx_re_fu_1120_p9;
wire   [3:0] rx_re_fu_1120_p11;
wire   [3:0] rx_re_fu_1120_p13;
wire   [3:0] rx_re_fu_1120_p15;
wire  signed [3:0] rx_re_fu_1120_p17;
wire  signed [3:0] rx_re_fu_1120_p19;
wire  signed [3:0] rx_re_fu_1120_p21;
wire  signed [3:0] rx_re_fu_1120_p23;
wire  signed [3:0] rx_re_fu_1120_p25;
wire  signed [3:0] rx_re_fu_1120_p27;
wire  signed [3:0] rx_re_fu_1120_p29;
wire  signed [3:0] rx_re_fu_1120_p31;
wire   [3:0] rx_im_fu_1317_p1;
wire   [3:0] rx_im_fu_1317_p3;
wire   [3:0] rx_im_fu_1317_p5;
wire   [3:0] rx_im_fu_1317_p7;
wire   [3:0] rx_im_fu_1317_p9;
wire   [3:0] rx_im_fu_1317_p11;
wire   [3:0] rx_im_fu_1317_p13;
wire   [3:0] rx_im_fu_1317_p15;
wire  signed [3:0] rx_im_fu_1317_p17;
wire  signed [3:0] rx_im_fu_1317_p19;
wire  signed [3:0] rx_im_fu_1317_p21;
wire  signed [3:0] rx_im_fu_1317_p23;
wire  signed [3:0] rx_im_fu_1317_p25;
wire  signed [3:0] rx_im_fu_1317_p27;
wire  signed [3:0] rx_im_fu_1317_p29;
wire  signed [3:0] rx_im_fu_1317_p31;
wire  signed [3:0] tmp_5_fu_1652_p1;
wire   [3:0] tmp_5_fu_1652_p3;
wire   [3:0] tmp_5_fu_1652_p5;
wire   [3:0] tmp_5_fu_1652_p7;
wire   [3:0] tmp_5_fu_1652_p9;
wire   [3:0] tmp_5_fu_1652_p11;
wire   [3:0] tmp_5_fu_1652_p13;
wire   [3:0] tmp_5_fu_1652_p15;
wire   [3:0] tmp_5_fu_1652_p17;
wire  signed [3:0] tmp_5_fu_1652_p19;
wire  signed [3:0] tmp_5_fu_1652_p21;
wire  signed [3:0] tmp_5_fu_1652_p23;
wire  signed [3:0] tmp_5_fu_1652_p25;
wire  signed [3:0] tmp_5_fu_1652_p27;
wire  signed [3:0] tmp_5_fu_1652_p29;
wire  signed [3:0] tmp_5_fu_1652_p31;
wire  signed [3:0] tmp_6_fu_1741_p1;
wire   [3:0] tmp_6_fu_1741_p3;
wire   [3:0] tmp_6_fu_1741_p5;
wire   [3:0] tmp_6_fu_1741_p7;
wire   [3:0] tmp_6_fu_1741_p9;
wire   [3:0] tmp_6_fu_1741_p11;
wire   [3:0] tmp_6_fu_1741_p13;
wire   [3:0] tmp_6_fu_1741_p15;
wire   [3:0] tmp_6_fu_1741_p17;
wire  signed [3:0] tmp_6_fu_1741_p19;
wire  signed [3:0] tmp_6_fu_1741_p21;
wire  signed [3:0] tmp_6_fu_1741_p23;
wire  signed [3:0] tmp_6_fu_1741_p25;
wire  signed [3:0] tmp_6_fu_1741_p27;
wire  signed [3:0] tmp_6_fu_1741_p29;
wire  signed [3:0] tmp_6_fu_1741_p31;
wire  signed [3:0] tmp_7_fu_2051_p1;
wire   [3:0] tmp_7_fu_2051_p3;
wire   [3:0] tmp_7_fu_2051_p5;
wire   [3:0] tmp_7_fu_2051_p7;
wire   [3:0] tmp_7_fu_2051_p9;
wire   [3:0] tmp_7_fu_2051_p11;
wire   [3:0] tmp_7_fu_2051_p13;
wire   [3:0] tmp_7_fu_2051_p15;
wire   [3:0] tmp_7_fu_2051_p17;
wire  signed [3:0] tmp_7_fu_2051_p19;
wire  signed [3:0] tmp_7_fu_2051_p21;
wire  signed [3:0] tmp_7_fu_2051_p23;
wire  signed [3:0] tmp_7_fu_2051_p25;
wire  signed [3:0] tmp_7_fu_2051_p27;
wire  signed [3:0] tmp_7_fu_2051_p29;
wire  signed [3:0] tmp_7_fu_2051_p31;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 i_fu_144 = 31'd0;
#0 cp_re_buf_fu_148 = 16'd0;
#0 cp_re_buf_1_fu_152 = 16'd0;
#0 cp_re_buf_2_fu_156 = 16'd0;
#0 cp_re_buf_3_fu_160 = 16'd0;
#0 cp_re_buf_4_fu_164 = 16'd0;
#0 cp_re_buf_5_fu_168 = 16'd0;
#0 cp_re_buf_6_fu_172 = 16'd0;
#0 cp_re_buf_7_fu_176 = 16'd0;
#0 cp_re_buf_8_fu_180 = 16'd0;
#0 cp_re_buf_9_fu_184 = 16'd0;
#0 cp_re_buf_10_fu_188 = 16'd0;
#0 cp_re_buf_11_fu_192 = 16'd0;
#0 cp_re_buf_12_fu_196 = 16'd0;
#0 cp_re_buf_13_fu_200 = 16'd0;
#0 cp_re_buf_14_fu_204 = 16'd0;
#0 cp_re_buf_15_fu_208 = 16'd0;
#0 cp_im_buf_fu_212 = 16'd0;
#0 cp_im_buf_1_fu_216 = 16'd0;
#0 cp_im_buf_2_fu_220 = 16'd0;
#0 cp_im_buf_3_fu_224 = 16'd0;
#0 cp_im_buf_4_fu_228 = 16'd0;
#0 cp_im_buf_5_fu_232 = 16'd0;
#0 cp_im_buf_6_fu_236 = 16'd0;
#0 cp_im_buf_7_fu_240 = 16'd0;
#0 cp_im_buf_8_fu_244 = 16'd0;
#0 cp_im_buf_9_fu_248 = 16'd0;
#0 cp_im_buf_10_fu_252 = 16'd0;
#0 cp_im_buf_11_fu_256 = 16'd0;
#0 cp_im_buf_12_fu_260 = 16'd0;
#0 cp_im_buf_13_fu_264 = 16'd0;
#0 cp_im_buf_14_fu_268 = 16'd0;
#0 cp_im_buf_15_fu_272 = 16'd0;
#0 ps_buf_fu_276 = 16'd0;
#0 ps_buf_1_fu_280 = 16'd0;
#0 ps_buf_2_fu_284 = 16'd0;
#0 ps_buf_3_fu_288 = 16'd0;
#0 ps_buf_4_fu_292 = 16'd0;
#0 ps_buf_5_fu_296 = 16'd0;
#0 ps_buf_6_fu_300 = 16'd0;
#0 ps_buf_7_fu_304 = 16'd0;
#0 ps_buf_8_fu_308 = 16'd0;
#0 ps_buf_9_fu_312 = 16'd0;
#0 ps_buf_10_fu_316 = 16'd0;
#0 ps_buf_11_fu_320 = 16'd0;
#0 ps_buf_12_fu_324 = 16'd0;
#0 ps_buf_13_fu_328 = 16'd0;
#0 ps_buf_14_fu_332 = 16'd0;
#0 ps_buf_15_fu_336 = 16'd0;
#0 startOffset_fu_340 = 16'd0;
#0 sustainedCount_fu_344 = 32'd0;
#0 detected_fu_348 = 1'd0;
#0 powSumAcc_fu_352 = 32'd0;
#0 corrSum_im_fu_356 = 32'd0;
#0 corrSum_re_fu_360 = 32'd0;
#0 delay_line_im_15_fu_364 = 16'd0;
#0 delay_line_im_14_fu_368 = 16'd0;
#0 delay_line_im_13_fu_372 = 16'd0;
#0 delay_line_im_12_fu_376 = 16'd0;
#0 delay_line_im_11_fu_380 = 16'd0;
#0 delay_line_im_10_fu_384 = 16'd0;
#0 delay_line_im_9_fu_388 = 16'd0;
#0 delay_line_im_8_fu_392 = 16'd0;
#0 delay_line_im_7_fu_396 = 16'd0;
#0 delay_line_im_6_fu_400 = 16'd0;
#0 delay_line_im_5_fu_404 = 16'd0;
#0 delay_line_im_4_fu_408 = 16'd0;
#0 delay_line_im_3_fu_412 = 16'd0;
#0 delay_line_im_2_fu_416 = 16'd0;
#0 delay_line_im_1_fu_420 = 16'd0;
#0 delay_line_im_fu_424 = 16'd0;
#0 delay_line_re_15_fu_428 = 16'd0;
#0 delay_line_re_14_fu_432 = 16'd0;
#0 delay_line_re_13_fu_436 = 16'd0;
#0 delay_line_re_12_fu_440 = 16'd0;
#0 delay_line_re_11_fu_444 = 16'd0;
#0 delay_line_re_10_fu_448 = 16'd0;
#0 delay_line_re_9_fu_452 = 16'd0;
#0 delay_line_re_8_fu_456 = 16'd0;
#0 delay_line_re_7_fu_460 = 16'd0;
#0 delay_line_re_6_fu_464 = 16'd0;
#0 delay_line_re_5_fu_468 = 16'd0;
#0 delay_line_re_4_fu_472 = 16'd0;
#0 delay_line_re_3_fu_476 = 16'd0;
#0 delay_line_re_2_fu_480 = 16'd0;
#0 delay_line_re_1_fu_484 = 16'd0;
#0 delay_line_re_fu_488 = 16'd0;
#0 ap_done_reg = 1'b0;
end

module1_packet_detect_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U1(
    .din0(mul_ln89_fu_550_p0),
    .din1(mul_ln89_fu_550_p1),
    .dout(mul_ln89_fu_550_p2)
);

module1_packet_detect_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U2(
    .din0(mul_ln89_1_fu_554_p0),
    .din1(mul_ln89_1_fu_554_p1),
    .dout(mul_ln89_1_fu_554_p2)
);

module1_packet_detect_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U3(
    .din0(mul_ln91_fu_558_p0),
    .din1(mul_ln91_fu_558_p1),
    .dout(mul_ln91_fu_558_p2)
);

(* dissolve_hierarchy = "yes" *) module1_packet_detect_sparsemux_33_4_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 16 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 16 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 16 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 16 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 16 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 16 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 16 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 16 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 16 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 16 ),
    .CASE13( 4'hD ),
    .din13_WIDTH( 16 ),
    .CASE14( 4'hE ),
    .din14_WIDTH( 16 ),
    .CASE15( 4'hF ),
    .din15_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
sparsemux_33_4_16_1_1_U4(
    .din0(delay_line_re_fu_488),
    .din1(delay_line_re_1_fu_484),
    .din2(delay_line_re_2_fu_480),
    .din3(delay_line_re_3_fu_476),
    .din4(delay_line_re_4_fu_472),
    .din5(delay_line_re_5_fu_468),
    .din6(delay_line_re_6_fu_464),
    .din7(delay_line_re_7_fu_460),
    .din8(delay_line_re_8_fu_456),
    .din9(delay_line_re_9_fu_452),
    .din10(delay_line_re_10_fu_448),
    .din11(delay_line_re_11_fu_444),
    .din12(delay_line_re_12_fu_440),
    .din13(delay_line_re_13_fu_436),
    .din14(delay_line_re_14_fu_432),
    .din15(delay_line_re_15_fu_428),
    .def(rx_re_fu_1120_p33),
    .sel(trunc_ln51_reg_2995_pp0_iter1_reg),
    .dout(rx_re_fu_1120_p35)
);

(* dissolve_hierarchy = "yes" *) module1_packet_detect_sparsemux_33_4_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 16 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 16 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 16 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 16 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 16 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 16 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 16 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 16 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 16 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 16 ),
    .CASE13( 4'hD ),
    .din13_WIDTH( 16 ),
    .CASE14( 4'hE ),
    .din14_WIDTH( 16 ),
    .CASE15( 4'hF ),
    .din15_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
sparsemux_33_4_16_1_1_U5(
    .din0(delay_line_im_fu_424),
    .din1(delay_line_im_1_fu_420),
    .din2(delay_line_im_2_fu_416),
    .din3(delay_line_im_3_fu_412),
    .din4(delay_line_im_4_fu_408),
    .din5(delay_line_im_5_fu_404),
    .din6(delay_line_im_6_fu_400),
    .din7(delay_line_im_7_fu_396),
    .din8(delay_line_im_8_fu_392),
    .din9(delay_line_im_9_fu_388),
    .din10(delay_line_im_10_fu_384),
    .din11(delay_line_im_11_fu_380),
    .din12(delay_line_im_12_fu_376),
    .din13(delay_line_im_13_fu_372),
    .din14(delay_line_im_14_fu_368),
    .din15(delay_line_im_15_fu_364),
    .def(rx_im_fu_1317_p33),
    .sel(trunc_ln51_reg_2995_pp0_iter2_reg),
    .dout(rx_im_fu_1317_p35)
);

module1_packet_detect_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U6(
    .din0(mul_ln75_1_fu_1456_p0),
    .din1(mul_ln75_1_fu_1456_p1),
    .dout(mul_ln75_1_fu_1456_p2)
);

module1_packet_detect_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U7(
    .din0(mul_ln76_fu_1461_p0),
    .din1(mul_ln76_fu_1461_p1),
    .dout(mul_ln76_fu_1461_p2)
);

module1_packet_detect_mul_16s_16s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 29 ))
mul_16s_16s_29_1_1_U8(
    .din0(mul_ln78_1_fu_1469_p0),
    .din1(mul_ln78_1_fu_1469_p1),
    .dout(mul_ln78_1_fu_1469_p2)
);

(* dissolve_hierarchy = "yes" *) module1_packet_detect_sparsemux_33_4_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'hF ),
    .din0_WIDTH( 16 ),
    .CASE1( 4'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 4'h1 ),
    .din2_WIDTH( 16 ),
    .CASE3( 4'h2 ),
    .din3_WIDTH( 16 ),
    .CASE4( 4'h3 ),
    .din4_WIDTH( 16 ),
    .CASE5( 4'h4 ),
    .din5_WIDTH( 16 ),
    .CASE6( 4'h5 ),
    .din6_WIDTH( 16 ),
    .CASE7( 4'h6 ),
    .din7_WIDTH( 16 ),
    .CASE8( 4'h7 ),
    .din8_WIDTH( 16 ),
    .CASE9( 4'h8 ),
    .din9_WIDTH( 16 ),
    .CASE10( 4'h9 ),
    .din10_WIDTH( 16 ),
    .CASE11( 4'hA ),
    .din11_WIDTH( 16 ),
    .CASE12( 4'hB ),
    .din12_WIDTH( 16 ),
    .CASE13( 4'hC ),
    .din13_WIDTH( 16 ),
    .CASE14( 4'hD ),
    .din14_WIDTH( 16 ),
    .CASE15( 4'hE ),
    .din15_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
sparsemux_33_4_16_1_1_U9(
    .din0(cp_re_buf_fu_148),
    .din1(cp_re_buf_1_fu_152),
    .din2(cp_re_buf_2_fu_156),
    .din3(cp_re_buf_3_fu_160),
    .din4(cp_re_buf_4_fu_164),
    .din5(cp_re_buf_5_fu_168),
    .din6(cp_re_buf_6_fu_172),
    .din7(cp_re_buf_7_fu_176),
    .din8(cp_re_buf_8_fu_180),
    .din9(cp_re_buf_9_fu_184),
    .din10(cp_re_buf_10_fu_188),
    .din11(cp_re_buf_11_fu_192),
    .din12(cp_re_buf_12_fu_196),
    .din13(cp_re_buf_13_fu_200),
    .din14(cp_re_buf_14_fu_204),
    .din15(cp_re_buf_15_fu_208),
    .def(tmp_5_fu_1652_p33),
    .sel(trunc_ln51_reg_2995_pp0_iter5_reg),
    .dout(tmp_5_fu_1652_p35)
);

(* dissolve_hierarchy = "yes" *) module1_packet_detect_sparsemux_33_4_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'hF ),
    .din0_WIDTH( 16 ),
    .CASE1( 4'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 4'h1 ),
    .din2_WIDTH( 16 ),
    .CASE3( 4'h2 ),
    .din3_WIDTH( 16 ),
    .CASE4( 4'h3 ),
    .din4_WIDTH( 16 ),
    .CASE5( 4'h4 ),
    .din5_WIDTH( 16 ),
    .CASE6( 4'h5 ),
    .din6_WIDTH( 16 ),
    .CASE7( 4'h6 ),
    .din7_WIDTH( 16 ),
    .CASE8( 4'h7 ),
    .din8_WIDTH( 16 ),
    .CASE9( 4'h8 ),
    .din9_WIDTH( 16 ),
    .CASE10( 4'h9 ),
    .din10_WIDTH( 16 ),
    .CASE11( 4'hA ),
    .din11_WIDTH( 16 ),
    .CASE12( 4'hB ),
    .din12_WIDTH( 16 ),
    .CASE13( 4'hC ),
    .din13_WIDTH( 16 ),
    .CASE14( 4'hD ),
    .din14_WIDTH( 16 ),
    .CASE15( 4'hE ),
    .din15_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
sparsemux_33_4_16_1_1_U10(
    .din0(cp_im_buf_fu_212),
    .din1(cp_im_buf_1_fu_216),
    .din2(cp_im_buf_2_fu_220),
    .din3(cp_im_buf_3_fu_224),
    .din4(cp_im_buf_4_fu_228),
    .din5(cp_im_buf_5_fu_232),
    .din6(cp_im_buf_6_fu_236),
    .din7(cp_im_buf_7_fu_240),
    .din8(cp_im_buf_8_fu_244),
    .din9(cp_im_buf_9_fu_248),
    .din10(cp_im_buf_10_fu_252),
    .din11(cp_im_buf_11_fu_256),
    .din12(cp_im_buf_12_fu_260),
    .din13(cp_im_buf_13_fu_264),
    .din14(cp_im_buf_14_fu_268),
    .din15(cp_im_buf_15_fu_272),
    .def(tmp_6_fu_1741_p33),
    .sel(trunc_ln51_reg_2995_pp0_iter5_reg),
    .dout(tmp_6_fu_1741_p35)
);

(* dissolve_hierarchy = "yes" *) module1_packet_detect_sparsemux_33_4_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'hF ),
    .din0_WIDTH( 16 ),
    .CASE1( 4'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 4'h1 ),
    .din2_WIDTH( 16 ),
    .CASE3( 4'h2 ),
    .din3_WIDTH( 16 ),
    .CASE4( 4'h3 ),
    .din4_WIDTH( 16 ),
    .CASE5( 4'h4 ),
    .din5_WIDTH( 16 ),
    .CASE6( 4'h5 ),
    .din6_WIDTH( 16 ),
    .CASE7( 4'h6 ),
    .din7_WIDTH( 16 ),
    .CASE8( 4'h7 ),
    .din8_WIDTH( 16 ),
    .CASE9( 4'h8 ),
    .din9_WIDTH( 16 ),
    .CASE10( 4'h9 ),
    .din10_WIDTH( 16 ),
    .CASE11( 4'hA ),
    .din11_WIDTH( 16 ),
    .CASE12( 4'hB ),
    .din12_WIDTH( 16 ),
    .CASE13( 4'hC ),
    .din13_WIDTH( 16 ),
    .CASE14( 4'hD ),
    .din14_WIDTH( 16 ),
    .CASE15( 4'hE ),
    .din15_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
sparsemux_33_4_16_1_1_U11(
    .din0(ps_buf_fu_276),
    .din1(ps_buf_1_fu_280),
    .din2(ps_buf_2_fu_284),
    .din3(ps_buf_3_fu_288),
    .din4(ps_buf_4_fu_292),
    .din5(ps_buf_5_fu_296),
    .din6(ps_buf_6_fu_300),
    .din7(ps_buf_7_fu_304),
    .din8(ps_buf_8_fu_308),
    .din9(ps_buf_9_fu_312),
    .din10(ps_buf_10_fu_316),
    .din11(ps_buf_11_fu_320),
    .din12(ps_buf_12_fu_324),
    .din13(ps_buf_13_fu_328),
    .din14(ps_buf_14_fu_332),
    .din15(ps_buf_15_fu_336),
    .def(tmp_7_fu_2051_p33),
    .sel(trunc_ln51_reg_2995_pp0_iter6_reg),
    .dout(tmp_7_fu_2051_p35)
);

module1_packet_detect_mac_muladd_16s_16s_29s_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29s_29_4_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2329_p0),
    .din1(grp_fu_2329_p1),
    .din2(mul_ln78_1_fu_1469_p2),
    .ce(grp_fu_2329_ce),
    .dout(grp_fu_2329_p3)
);

module1_packet_detect_mac_muladd_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_16s_28s_28_4_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2337_p0),
    .din1(rxD_re_reg_3004),
    .din2(mul_ln75_1_reg_3090),
    .ce(grp_fu_2337_ce),
    .dout(grp_fu_2337_p3)
);

module1_packet_detect_mac_mulsub_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_16s_28s_28_4_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2345_p0),
    .din1(rxD_im_reg_3025),
    .din2(mul_ln76_reg_3095),
    .ce(grp_fu_2345_ce),
    .dout(grp_fu_2345_p3)
);

module1_packet_detect_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2353_p0),
    .din1(grp_fu_2353_p1),
    .din2(grp_fu_2329_p3),
    .ce(grp_fu_2353_ce),
    .dout(grp_fu_2353_p3)
);

module1_packet_detect_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2361_p0),
    .din1(grp_fu_2361_p1),
    .din2(grp_fu_2353_p3),
    .ce(grp_fu_2361_ce),
    .dout(grp_fu_2361_p3)
);

module1_packet_detect_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter9_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter9_stage0)) begin
            ap_enable_reg_pp0_iter10 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            corrSum_im_fu_356 <= 32'd0;
        end else if ((1'b1 == ap_condition_2192)) begin
            corrSum_im_fu_356 <= corrSum_im_2_fu_1824_p2;
        end else if ((1'b1 == ap_condition_2188)) begin
            corrSum_im_fu_356 <= corrSum_im_1_fu_1540_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            corrSum_re_fu_360 <= 32'd0;
        end else if ((1'b1 == ap_condition_2192)) begin
            corrSum_re_fu_360 <= corrSum_re_2_fu_1735_p2;
        end else if ((1'b1 == ap_condition_2188)) begin
            corrSum_re_fu_360 <= corrSum_re_1_fu_1523_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            cp_im_buf_10_fu_252 <= 16'd0;
        end else if ((1'b1 == ap_condition_2196)) begin
            cp_im_buf_10_fu_252 <= cp_im_reg_3137;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            cp_im_buf_11_fu_256 <= 16'd0;
        end else if ((1'b1 == ap_condition_2200)) begin
            cp_im_buf_11_fu_256 <= cp_im_reg_3137;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            cp_im_buf_12_fu_260 <= 16'd0;
        end else if ((1'b1 == ap_condition_2204)) begin
            cp_im_buf_12_fu_260 <= cp_im_reg_3137;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            cp_im_buf_13_fu_264 <= 16'd0;
        end else if ((1'b1 == ap_condition_2208)) begin
            cp_im_buf_13_fu_264 <= cp_im_reg_3137;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            cp_im_buf_14_fu_268 <= 16'd0;
        end else if ((1'b1 == ap_condition_2212)) begin
            cp_im_buf_14_fu_268 <= cp_im_reg_3137;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            cp_im_buf_15_fu_272 <= 16'd0;
        end else if ((1'b1 == ap_condition_2216)) begin
            cp_im_buf_15_fu_272 <= cp_im_reg_3137;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            cp_im_buf_1_fu_216 <= 16'd0;
        end else if ((1'b1 == ap_condition_2220)) begin
            cp_im_buf_1_fu_216 <= cp_im_reg_3137;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            cp_im_buf_2_fu_220 <= 16'd0;
        end else if ((1'b1 == ap_condition_2224)) begin
            cp_im_buf_2_fu_220 <= cp_im_reg_3137;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            cp_im_buf_3_fu_224 <= 16'd0;
        end else if ((1'b1 == ap_condition_2228)) begin
            cp_im_buf_3_fu_224 <= cp_im_reg_3137;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            cp_im_buf_4_fu_228 <= 16'd0;
        end else if ((1'b1 == ap_condition_2232)) begin
            cp_im_buf_4_fu_228 <= cp_im_reg_3137;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            cp_im_buf_5_fu_232 <= 16'd0;
        end else if ((1'b1 == ap_condition_2236)) begin
            cp_im_buf_5_fu_232 <= cp_im_reg_3137;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            cp_im_buf_6_fu_236 <= 16'd0;
        end else if ((1'b1 == ap_condition_2240)) begin
            cp_im_buf_6_fu_236 <= cp_im_reg_3137;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            cp_im_buf_7_fu_240 <= 16'd0;
        end else if ((1'b1 == ap_condition_2244)) begin
            cp_im_buf_7_fu_240 <= cp_im_reg_3137;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            cp_im_buf_8_fu_244 <= 16'd0;
        end else if ((1'b1 == ap_condition_2248)) begin
            cp_im_buf_8_fu_244 <= cp_im_reg_3137;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            cp_im_buf_9_fu_248 <= 16'd0;
        end else if ((1'b1 == ap_condition_2252)) begin
            cp_im_buf_9_fu_248 <= cp_im_reg_3137;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            cp_im_buf_fu_212 <= 16'd0;
        end else if ((1'b1 == ap_condition_2256)) begin
            cp_im_buf_fu_212 <= cp_im_reg_3137;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            cp_re_buf_10_fu_188 <= 16'd0;
        end else if ((1'b1 == ap_condition_2196)) begin
            cp_re_buf_10_fu_188 <= cp_re_reg_3116;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            cp_re_buf_11_fu_192 <= 16'd0;
        end else if ((1'b1 == ap_condition_2200)) begin
            cp_re_buf_11_fu_192 <= cp_re_reg_3116;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            cp_re_buf_12_fu_196 <= 16'd0;
        end else if ((1'b1 == ap_condition_2204)) begin
            cp_re_buf_12_fu_196 <= cp_re_reg_3116;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            cp_re_buf_13_fu_200 <= 16'd0;
        end else if ((1'b1 == ap_condition_2208)) begin
            cp_re_buf_13_fu_200 <= cp_re_reg_3116;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            cp_re_buf_14_fu_204 <= 16'd0;
        end else if ((1'b1 == ap_condition_2212)) begin
            cp_re_buf_14_fu_204 <= cp_re_reg_3116;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            cp_re_buf_15_fu_208 <= 16'd0;
        end else if ((1'b1 == ap_condition_2216)) begin
            cp_re_buf_15_fu_208 <= cp_re_reg_3116;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            cp_re_buf_1_fu_152 <= 16'd0;
        end else if ((1'b1 == ap_condition_2220)) begin
            cp_re_buf_1_fu_152 <= cp_re_reg_3116;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            cp_re_buf_2_fu_156 <= 16'd0;
        end else if ((1'b1 == ap_condition_2224)) begin
            cp_re_buf_2_fu_156 <= cp_re_reg_3116;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            cp_re_buf_3_fu_160 <= 16'd0;
        end else if ((1'b1 == ap_condition_2228)) begin
            cp_re_buf_3_fu_160 <= cp_re_reg_3116;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            cp_re_buf_4_fu_164 <= 16'd0;
        end else if ((1'b1 == ap_condition_2232)) begin
            cp_re_buf_4_fu_164 <= cp_re_reg_3116;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            cp_re_buf_5_fu_168 <= 16'd0;
        end else if ((1'b1 == ap_condition_2236)) begin
            cp_re_buf_5_fu_168 <= cp_re_reg_3116;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            cp_re_buf_6_fu_172 <= 16'd0;
        end else if ((1'b1 == ap_condition_2240)) begin
            cp_re_buf_6_fu_172 <= cp_re_reg_3116;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            cp_re_buf_7_fu_176 <= 16'd0;
        end else if ((1'b1 == ap_condition_2244)) begin
            cp_re_buf_7_fu_176 <= cp_re_reg_3116;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            cp_re_buf_8_fu_180 <= 16'd0;
        end else if ((1'b1 == ap_condition_2248)) begin
            cp_re_buf_8_fu_180 <= cp_re_reg_3116;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            cp_re_buf_9_fu_184 <= 16'd0;
        end else if ((1'b1 == ap_condition_2252)) begin
            cp_re_buf_9_fu_184 <= cp_re_reg_3116;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            cp_re_buf_fu_148 <= 16'd0;
        end else if ((1'b1 == ap_condition_2256)) begin
            cp_re_buf_fu_148 <= cp_re_reg_3116;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            delay_line_im_10_fu_384 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred1378_state4 == 1'b1))) begin
            delay_line_im_10_fu_384 <= rxD_im_reg_3025_pp0_iter2_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            delay_line_im_11_fu_380 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred1369_state4 == 1'b1))) begin
            delay_line_im_11_fu_380 <= rxD_im_reg_3025_pp0_iter2_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            delay_line_im_12_fu_376 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred1360_state4 == 1'b1))) begin
            delay_line_im_12_fu_376 <= rxD_im_reg_3025_pp0_iter2_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            delay_line_im_13_fu_372 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred1351_state4 == 1'b1))) begin
            delay_line_im_13_fu_372 <= rxD_im_reg_3025_pp0_iter2_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            delay_line_im_14_fu_368 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred1342_state4 == 1'b1))) begin
            delay_line_im_14_fu_368 <= rxD_im_reg_3025_pp0_iter2_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            delay_line_im_15_fu_364 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred1332_state4 == 1'b1))) begin
            delay_line_im_15_fu_364 <= rxD_im_reg_3025_pp0_iter2_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            delay_line_im_1_fu_420 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred1459_state4 == 1'b1))) begin
            delay_line_im_1_fu_420 <= rxD_im_reg_3025_pp0_iter2_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            delay_line_im_2_fu_416 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred1450_state4 == 1'b1))) begin
            delay_line_im_2_fu_416 <= rxD_im_reg_3025_pp0_iter2_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            delay_line_im_3_fu_412 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred1441_state4 == 1'b1))) begin
            delay_line_im_3_fu_412 <= rxD_im_reg_3025_pp0_iter2_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            delay_line_im_4_fu_408 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred1432_state4 == 1'b1))) begin
            delay_line_im_4_fu_408 <= rxD_im_reg_3025_pp0_iter2_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            delay_line_im_5_fu_404 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred1423_state4 == 1'b1))) begin
            delay_line_im_5_fu_404 <= rxD_im_reg_3025_pp0_iter2_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            delay_line_im_6_fu_400 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred1414_state4 == 1'b1))) begin
            delay_line_im_6_fu_400 <= rxD_im_reg_3025_pp0_iter2_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            delay_line_im_7_fu_396 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred1405_state4 == 1'b1))) begin
            delay_line_im_7_fu_396 <= rxD_im_reg_3025_pp0_iter2_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            delay_line_im_8_fu_392 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred1396_state4 == 1'b1))) begin
            delay_line_im_8_fu_392 <= rxD_im_reg_3025_pp0_iter2_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            delay_line_im_9_fu_388 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred1387_state4 == 1'b1))) begin
            delay_line_im_9_fu_388 <= rxD_im_reg_3025_pp0_iter2_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            delay_line_im_fu_424 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred1468_state4 == 1'b1))) begin
            delay_line_im_fu_424 <= rxD_im_reg_3025_pp0_iter2_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            delay_line_re_10_fu_448 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1525_state3 == 1'b1))) begin
            delay_line_re_10_fu_448 <= rxD_re_reg_3004;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            delay_line_re_11_fu_444 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1516_state3 == 1'b1))) begin
            delay_line_re_11_fu_444 <= rxD_re_reg_3004;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            delay_line_re_12_fu_440 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1507_state3 == 1'b1))) begin
            delay_line_re_12_fu_440 <= rxD_re_reg_3004;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            delay_line_re_13_fu_436 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1498_state3 == 1'b1))) begin
            delay_line_re_13_fu_436 <= rxD_re_reg_3004;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            delay_line_re_14_fu_432 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1489_state3 == 1'b1))) begin
            delay_line_re_14_fu_432 <= rxD_re_reg_3004;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            delay_line_re_15_fu_428 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1479_state3 == 1'b1))) begin
            delay_line_re_15_fu_428 <= rxD_re_reg_3004;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            delay_line_re_1_fu_484 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1606_state3 == 1'b1))) begin
            delay_line_re_1_fu_484 <= rxD_re_reg_3004;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            delay_line_re_2_fu_480 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1597_state3 == 1'b1))) begin
            delay_line_re_2_fu_480 <= rxD_re_reg_3004;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            delay_line_re_3_fu_476 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1588_state3 == 1'b1))) begin
            delay_line_re_3_fu_476 <= rxD_re_reg_3004;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            delay_line_re_4_fu_472 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1579_state3 == 1'b1))) begin
            delay_line_re_4_fu_472 <= rxD_re_reg_3004;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            delay_line_re_5_fu_468 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1570_state3 == 1'b1))) begin
            delay_line_re_5_fu_468 <= rxD_re_reg_3004;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            delay_line_re_6_fu_464 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1561_state3 == 1'b1))) begin
            delay_line_re_6_fu_464 <= rxD_re_reg_3004;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            delay_line_re_7_fu_460 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1552_state3 == 1'b1))) begin
            delay_line_re_7_fu_460 <= rxD_re_reg_3004;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            delay_line_re_8_fu_456 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1543_state3 == 1'b1))) begin
            delay_line_re_8_fu_456 <= rxD_re_reg_3004;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            delay_line_re_9_fu_452 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1534_state3 == 1'b1))) begin
            delay_line_re_9_fu_452 <= rxD_re_reg_3004;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            delay_line_re_fu_488 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1615_state3 == 1'b1))) begin
            delay_line_re_fu_488 <= rxD_re_reg_3004;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            detected_fu_348 <= 1'd0;
        end else if ((1'b1 == ap_condition_2292)) begin
            detected_fu_348 <= ap_phi_mux_detected_1_phi_fu_536_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln51_fu_1004_p2 == 1'd1))) begin
            i_fu_144 <= i_2_fu_1010_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_144 <= 31'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            powSumAcc_fu_352 <= 32'd0;
        end else if ((1'b1 == ap_condition_2301)) begin
            powSumAcc_fu_352 <= powSumAcc_2_fu_2134_p2;
        end else if ((1'b1 == ap_condition_2297)) begin
            powSumAcc_fu_352 <= powSumAcc_3_fu_1982_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ps_buf_10_fu_316 <= 16'd0;
        end else if ((1'b1 == ap_condition_2305)) begin
            ps_buf_10_fu_316 <= ps_reg_3163;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ps_buf_11_fu_320 <= 16'd0;
        end else if ((1'b1 == ap_condition_2309)) begin
            ps_buf_11_fu_320 <= ps_reg_3163;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ps_buf_12_fu_324 <= 16'd0;
        end else if ((1'b1 == ap_condition_2313)) begin
            ps_buf_12_fu_324 <= ps_reg_3163;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ps_buf_13_fu_328 <= 16'd0;
        end else if ((1'b1 == ap_condition_2317)) begin
            ps_buf_13_fu_328 <= ps_reg_3163;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ps_buf_14_fu_332 <= 16'd0;
        end else if ((1'b1 == ap_condition_2321)) begin
            ps_buf_14_fu_332 <= ps_reg_3163;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ps_buf_15_fu_336 <= 16'd0;
        end else if ((1'b1 == ap_condition_2325)) begin
            ps_buf_15_fu_336 <= ps_reg_3163;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ps_buf_1_fu_280 <= 16'd0;
        end else if ((1'b1 == ap_condition_2329)) begin
            ps_buf_1_fu_280 <= ps_reg_3163;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ps_buf_2_fu_284 <= 16'd0;
        end else if ((1'b1 == ap_condition_2333)) begin
            ps_buf_2_fu_284 <= ps_reg_3163;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ps_buf_3_fu_288 <= 16'd0;
        end else if ((1'b1 == ap_condition_2337)) begin
            ps_buf_3_fu_288 <= ps_reg_3163;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ps_buf_4_fu_292 <= 16'd0;
        end else if ((1'b1 == ap_condition_2341)) begin
            ps_buf_4_fu_292 <= ps_reg_3163;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ps_buf_5_fu_296 <= 16'd0;
        end else if ((1'b1 == ap_condition_2345)) begin
            ps_buf_5_fu_296 <= ps_reg_3163;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ps_buf_6_fu_300 <= 16'd0;
        end else if ((1'b1 == ap_condition_2349)) begin
            ps_buf_6_fu_300 <= ps_reg_3163;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ps_buf_7_fu_304 <= 16'd0;
        end else if ((1'b1 == ap_condition_2353)) begin
            ps_buf_7_fu_304 <= ps_reg_3163;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ps_buf_8_fu_308 <= 16'd0;
        end else if ((1'b1 == ap_condition_2357)) begin
            ps_buf_8_fu_308 <= ps_reg_3163;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ps_buf_9_fu_312 <= 16'd0;
        end else if ((1'b1 == ap_condition_2361)) begin
            ps_buf_9_fu_312 <= ps_reg_3163;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ps_buf_fu_276 <= 16'd0;
        end else if ((1'b1 == ap_condition_2365)) begin
            ps_buf_fu_276 <= ps_reg_3163;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            startOffset_fu_340 <= 16'd0;
        end else if ((1'b1 == ap_condition_2372)) begin
            startOffset_fu_340 <= startOffset_1_fu_2305_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln95_fu_2262_p2 == 1'd1) & (detected_load_1_load_fu_2221_p1 == 1'd0) & (icmp_ln87_reg_3057_pp0_iter8_reg == 1'd1) & (icmp_ln65_reg_3047_pp0_iter8_reg == 1'd0) & (icmp_ln51_reg_2991_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        sustainedCount_fu_344 <= sustainedCount_3_fu_2273_p2;
    end else if ((((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((icmp_ln95_fu_2262_p2 == 1'd0) & (detected_load_1_load_fu_2221_p1 == 1'd0) & (icmp_ln87_reg_3057_pp0_iter8_reg == 1'd1) & (icmp_ln65_reg_3047_pp0_iter8_reg == 1'd0) & (icmp_ln51_reg_2991_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)))) begin
        sustainedCount_fu_344 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        add_ln89_reg_3209 <= add_ln89_fu_2209_p2;
        corrSum_im_1_reg_3189 <= corrSum_im_1_fu_1540_p2;
        corrSum_re_1_reg_3184 <= corrSum_re_1_fu_1523_p2;
        cp_im_reg_3137 <= {{grp_fu_2345_p3[27:12]}};
        cp_re_reg_3116 <= {{grp_fu_2337_p3[27:12]}};
        detected_load_1_reg_3219 <= detected_fu_348;
        icmp_ln65_reg_3047_pp0_iter2_reg <= icmp_ln65_reg_3047;
        icmp_ln65_reg_3047_pp0_iter3_reg <= icmp_ln65_reg_3047_pp0_iter2_reg;
        icmp_ln65_reg_3047_pp0_iter4_reg <= icmp_ln65_reg_3047_pp0_iter3_reg;
        icmp_ln65_reg_3047_pp0_iter5_reg <= icmp_ln65_reg_3047_pp0_iter4_reg;
        icmp_ln65_reg_3047_pp0_iter6_reg <= icmp_ln65_reg_3047_pp0_iter5_reg;
        icmp_ln65_reg_3047_pp0_iter7_reg <= icmp_ln65_reg_3047_pp0_iter6_reg;
        icmp_ln65_reg_3047_pp0_iter8_reg <= icmp_ln65_reg_3047_pp0_iter7_reg;
        icmp_ln65_reg_3047_pp0_iter9_reg <= icmp_ln65_reg_3047_pp0_iter8_reg;
        icmp_ln87_reg_3057_pp0_iter2_reg <= icmp_ln87_reg_3057;
        icmp_ln87_reg_3057_pp0_iter3_reg <= icmp_ln87_reg_3057_pp0_iter2_reg;
        icmp_ln87_reg_3057_pp0_iter4_reg <= icmp_ln87_reg_3057_pp0_iter3_reg;
        icmp_ln87_reg_3057_pp0_iter5_reg <= icmp_ln87_reg_3057_pp0_iter4_reg;
        icmp_ln87_reg_3057_pp0_iter6_reg <= icmp_ln87_reg_3057_pp0_iter5_reg;
        icmp_ln87_reg_3057_pp0_iter7_reg <= icmp_ln87_reg_3057_pp0_iter6_reg;
        icmp_ln87_reg_3057_pp0_iter8_reg <= icmp_ln87_reg_3057_pp0_iter7_reg;
        icmp_ln87_reg_3057_pp0_iter9_reg <= icmp_ln87_reg_3057_pp0_iter8_reg;
        icmp_ln95_reg_3223 <= icmp_ln95_fu_2262_p2;
        icmp_ln97_reg_3227 <= icmp_ln97_fu_2279_p2;
        mul_ln75_1_reg_3090 <= mul_ln75_1_fu_1456_p2;
        mul_ln76_reg_3095 <= mul_ln76_fu_1461_p2;
        mul_ln89_1_reg_3204 <= mul_ln89_1_fu_554_p2;
        mul_ln89_reg_3199 <= mul_ln89_fu_550_p2;
        mul_ln91_reg_3214 <= mul_ln91_fu_558_p2;
        powSumAcc_3_reg_3194 <= powSumAcc_3_fu_1982_p2;
        ps_reg_3163 <= {{ps_fu_1503_p1[28:13]}};
        rxD_im_reg_3025_pp0_iter2_reg <= rxD_im_reg_3025;
        sext_ln75_1_reg_3072 <= sext_ln75_1_fu_1259_p1;
        sext_ln75_3_reg_3078 <= sext_ln75_3_fu_1262_p1;
        startOffset_1_reg_3231 <= startOffset_1_fu_2305_p2;
        trunc_ln93_reg_3061_pp0_iter2_reg <= trunc_ln93_reg_3061;
        trunc_ln93_reg_3061_pp0_iter3_reg <= trunc_ln93_reg_3061_pp0_iter2_reg;
        trunc_ln93_reg_3061_pp0_iter4_reg <= trunc_ln93_reg_3061_pp0_iter3_reg;
        trunc_ln93_reg_3061_pp0_iter5_reg <= trunc_ln93_reg_3061_pp0_iter4_reg;
        trunc_ln93_reg_3061_pp0_iter6_reg <= trunc_ln93_reg_3061_pp0_iter5_reg;
        trunc_ln93_reg_3061_pp0_iter7_reg <= trunc_ln93_reg_3061_pp0_iter6_reg;
        trunc_ln93_reg_3061_pp0_iter8_reg <= trunc_ln93_reg_3061_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_predicate_pred1479_state3 <= ((icmp_ln51_reg_2991 == 1'd1) & (trunc_ln51_reg_2995 == 4'd15));
        ap_predicate_pred1489_state3 <= ((icmp_ln51_reg_2991 == 1'd1) & (trunc_ln51_reg_2995 == 4'd14));
        ap_predicate_pred1498_state3 <= ((icmp_ln51_reg_2991 == 1'd1) & (trunc_ln51_reg_2995 == 4'd13));
        ap_predicate_pred1507_state3 <= ((icmp_ln51_reg_2991 == 1'd1) & (trunc_ln51_reg_2995 == 4'd12));
        ap_predicate_pred1516_state3 <= ((icmp_ln51_reg_2991 == 1'd1) & (trunc_ln51_reg_2995 == 4'd11));
        ap_predicate_pred1525_state3 <= ((icmp_ln51_reg_2991 == 1'd1) & (trunc_ln51_reg_2995 == 4'd10));
        ap_predicate_pred1534_state3 <= ((icmp_ln51_reg_2991 == 1'd1) & (trunc_ln51_reg_2995 == 4'd9));
        ap_predicate_pred1543_state3 <= ((icmp_ln51_reg_2991 == 1'd1) & (trunc_ln51_reg_2995 == 4'd8));
        ap_predicate_pred1552_state3 <= ((icmp_ln51_reg_2991 == 1'd1) & (trunc_ln51_reg_2995 == 4'd7));
        ap_predicate_pred1561_state3 <= ((icmp_ln51_reg_2991 == 1'd1) & (trunc_ln51_reg_2995 == 4'd6));
        ap_predicate_pred1570_state3 <= ((icmp_ln51_reg_2991 == 1'd1) & (trunc_ln51_reg_2995 == 4'd5));
        ap_predicate_pred1579_state3 <= ((icmp_ln51_reg_2991 == 1'd1) & (trunc_ln51_reg_2995 == 4'd4));
        ap_predicate_pred1588_state3 <= ((icmp_ln51_reg_2991 == 1'd1) & (trunc_ln51_reg_2995 == 4'd3));
        ap_predicate_pred1597_state3 <= ((icmp_ln51_reg_2991 == 1'd1) & (trunc_ln51_reg_2995 == 4'd2));
        ap_predicate_pred1606_state3 <= ((icmp_ln51_reg_2991 == 1'd1) & (trunc_ln51_reg_2995 == 4'd1));
        ap_predicate_pred1615_state3 <= ((icmp_ln51_reg_2991 == 1'd1) & (trunc_ln51_reg_2995 == 4'd0));
        i_1_reg_2984 <= ap_sig_allocacmp_i_1;
        icmp_ln51_reg_2991 <= icmp_ln51_fu_1004_p2;
        icmp_ln51_reg_2991_pp0_iter1_reg <= icmp_ln51_reg_2991;
        trunc_ln51_reg_2995 <= trunc_ln51_fu_1016_p1;
        trunc_ln51_reg_2995_pp0_iter1_reg <= trunc_ln51_reg_2995;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        ap_predicate_pred1332_state4 <= ((trunc_ln51_reg_2995_pp0_iter1_reg == 4'd15) & (icmp_ln51_reg_2991_pp0_iter1_reg == 1'd1));
        ap_predicate_pred1342_state4 <= ((trunc_ln51_reg_2995_pp0_iter1_reg == 4'd14) & (icmp_ln51_reg_2991_pp0_iter1_reg == 1'd1));
        ap_predicate_pred1351_state4 <= ((trunc_ln51_reg_2995_pp0_iter1_reg == 4'd13) & (icmp_ln51_reg_2991_pp0_iter1_reg == 1'd1));
        ap_predicate_pred1360_state4 <= ((trunc_ln51_reg_2995_pp0_iter1_reg == 4'd12) & (icmp_ln51_reg_2991_pp0_iter1_reg == 1'd1));
        ap_predicate_pred1369_state4 <= ((trunc_ln51_reg_2995_pp0_iter1_reg == 4'd11) & (icmp_ln51_reg_2991_pp0_iter1_reg == 1'd1));
        ap_predicate_pred1378_state4 <= ((trunc_ln51_reg_2995_pp0_iter1_reg == 4'd10) & (icmp_ln51_reg_2991_pp0_iter1_reg == 1'd1));
        ap_predicate_pred1387_state4 <= ((trunc_ln51_reg_2995_pp0_iter1_reg == 4'd9) & (icmp_ln51_reg_2991_pp0_iter1_reg == 1'd1));
        ap_predicate_pred1396_state4 <= ((trunc_ln51_reg_2995_pp0_iter1_reg == 4'd8) & (icmp_ln51_reg_2991_pp0_iter1_reg == 1'd1));
        ap_predicate_pred1405_state4 <= ((trunc_ln51_reg_2995_pp0_iter1_reg == 4'd7) & (icmp_ln51_reg_2991_pp0_iter1_reg == 1'd1));
        ap_predicate_pred1414_state4 <= ((trunc_ln51_reg_2995_pp0_iter1_reg == 4'd6) & (icmp_ln51_reg_2991_pp0_iter1_reg == 1'd1));
        ap_predicate_pred1423_state4 <= ((trunc_ln51_reg_2995_pp0_iter1_reg == 4'd5) & (icmp_ln51_reg_2991_pp0_iter1_reg == 1'd1));
        ap_predicate_pred1432_state4 <= ((trunc_ln51_reg_2995_pp0_iter1_reg == 4'd4) & (icmp_ln51_reg_2991_pp0_iter1_reg == 1'd1));
        ap_predicate_pred1441_state4 <= ((trunc_ln51_reg_2995_pp0_iter1_reg == 4'd3) & (icmp_ln51_reg_2991_pp0_iter1_reg == 1'd1));
        ap_predicate_pred1450_state4 <= ((trunc_ln51_reg_2995_pp0_iter1_reg == 4'd2) & (icmp_ln51_reg_2991_pp0_iter1_reg == 1'd1));
        ap_predicate_pred1459_state4 <= ((trunc_ln51_reg_2995_pp0_iter1_reg == 4'd1) & (icmp_ln51_reg_2991_pp0_iter1_reg == 1'd1));
        ap_predicate_pred1468_state4 <= ((trunc_ln51_reg_2995_pp0_iter1_reg == 4'd0) & (icmp_ln51_reg_2991_pp0_iter1_reg == 1'd1));
        icmp_ln51_reg_2991_pp0_iter2_reg <= icmp_ln51_reg_2991_pp0_iter1_reg;
        icmp_ln51_reg_2991_pp0_iter3_reg <= icmp_ln51_reg_2991_pp0_iter2_reg;
        icmp_ln51_reg_2991_pp0_iter4_reg <= icmp_ln51_reg_2991_pp0_iter3_reg;
        icmp_ln51_reg_2991_pp0_iter5_reg <= icmp_ln51_reg_2991_pp0_iter4_reg;
        icmp_ln51_reg_2991_pp0_iter6_reg <= icmp_ln51_reg_2991_pp0_iter5_reg;
        icmp_ln51_reg_2991_pp0_iter7_reg <= icmp_ln51_reg_2991_pp0_iter6_reg;
        icmp_ln51_reg_2991_pp0_iter8_reg <= icmp_ln51_reg_2991_pp0_iter7_reg;
        icmp_ln51_reg_2991_pp0_iter9_reg <= icmp_ln51_reg_2991_pp0_iter8_reg;
        trunc_ln51_reg_2995_pp0_iter2_reg <= trunc_ln51_reg_2995_pp0_iter1_reg;
        trunc_ln51_reg_2995_pp0_iter3_reg <= trunc_ln51_reg_2995_pp0_iter2_reg;
        trunc_ln51_reg_2995_pp0_iter4_reg <= trunc_ln51_reg_2995_pp0_iter3_reg;
        trunc_ln51_reg_2995_pp0_iter5_reg <= trunc_ln51_reg_2995_pp0_iter4_reg;
        trunc_ln51_reg_2995_pp0_iter6_reg <= trunc_ln51_reg_2995_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        icmp_ln65_reg_3047 <= icmp_ln65_fu_1048_p2;
        icmp_ln87_reg_3057 <= icmp_ln87_fu_1063_p2;
        rxD_im_reg_3025 <= {{data_in_dout[31:16]}};
        rxD_re_reg_3004 <= rxD_re_fu_1025_p1;
        trunc_ln93_reg_3061 <= trunc_ln93_fu_1069_p1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln51_fu_1004_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln51_reg_2991_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter9_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter9_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter9_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln97_fu_2279_p2 == 1'd0) & (icmp_ln95_fu_2262_p2 == 1'd1) & (detected_load_1_load_fu_2221_p1 == 1'd0) & (icmp_ln87_reg_3057_pp0_iter8_reg == 1'd1) & (icmp_ln65_reg_3047_pp0_iter8_reg == 1'd0) & (icmp_ln51_reg_2991_pp0_iter8_reg == 1'd1)) | ((icmp_ln95_fu_2262_p2 == 1'd0) & (detected_load_1_load_fu_2221_p1 == 1'd0) & (icmp_ln87_reg_3057_pp0_iter8_reg == 1'd1) & (icmp_ln65_reg_3047_pp0_iter8_reg == 1'd0) & (icmp_ln51_reg_2991_pp0_iter8_reg == 1'd1)))) begin
        ap_phi_mux_detected_1_phi_fu_536_p8 = 1'd0;
    end else if ((((detected_load_1_load_fu_2221_p1 == 1'd1) & (icmp_ln87_reg_3057_pp0_iter8_reg == 1'd1) & (icmp_ln65_reg_3047_pp0_iter8_reg == 1'd0) & (icmp_ln51_reg_2991_pp0_iter8_reg == 1'd1)) | ((icmp_ln97_fu_2279_p2 == 1'd1) & (icmp_ln95_fu_2262_p2 == 1'd1) & (detected_load_1_load_fu_2221_p1 == 1'd0) & (icmp_ln87_reg_3057_pp0_iter8_reg == 1'd1) & (icmp_ln65_reg_3047_pp0_iter8_reg == 1'd0) & (icmp_ln51_reg_2991_pp0_iter8_reg == 1'd1)))) begin
        ap_phi_mux_detected_1_phi_fu_536_p8 = 1'd1;
    end else begin
        ap_phi_mux_detected_1_phi_fu_536_p8 = ap_phi_reg_pp0_iter9_detected_1_reg_533;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_i_1 = 31'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_144;
    end
end

always @ (*) begin
    if (((icmp_ln51_reg_2991 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_grp1))) begin
        data_in_blk_n = data_in_empty_n;
    end else begin
        data_in_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln51_reg_2991 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        data_in_read = 1'b1;
    end else begin
        data_in_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln51_reg_2991 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_grp1))) begin
        data_out_blk_n = data_out_full_n;
    end else begin
        data_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln51_reg_2991 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        data_out_write = 1'b1;
    end else begin
        data_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln51_reg_2991_pp0_iter8_reg == 1'd0) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        detected_out_ap_vld = 1'b1;
    end else begin
        detected_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        grp_fu_2329_ce = 1'b1;
    end else begin
        grp_fu_2329_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_2337_ce = 1'b1;
    end else begin
        grp_fu_2337_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_2345_ce = 1'b1;
    end else begin
        grp_fu_2345_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_2353_ce = 1'b1;
    end else begin
        grp_fu_2353_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_2361_ce = 1'b1;
    end else begin
        grp_fu_2361_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp1) & (ap_predicate_op512_write_state11 == 1'b1))) begin
        startOffset_out_4_blk_n = startOffset_out_4_full_n;
    end else begin
        startOffset_out_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_predicate_op512_write_state11 == 1'b1))) begin
        startOffset_out_4_write = 1'b1;
    end else begin
        startOffset_out_4_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln51_reg_2991_pp0_iter8_reg == 1'd0) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        startOffset_out_ap_vld = 1'b1;
    end else begin
        startOffset_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln89_fu_2209_p2 = (mul_ln89_reg_3199 + mul_ln89_1_reg_3204);

assign add_ln98_fu_2300_p2 = (trunc_ln93_reg_3061_pp0_iter8_reg + xor_ln98_fu_2294_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001_grp1 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1_grp1)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage0_iter10_grp1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1_grp1)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage0_iter10_grp1)));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1_grp1)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage0_iter10_grp1)));
end

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1_grp1)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage0_iter10_grp1)));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state11_pp0_stage0_iter10_grp1 = ((startOffset_out_4_full_n == 1'b0) & (ap_predicate_op512_write_state11 == 1'b1));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1_grp1 = (((icmp_ln51_reg_2991 == 1'd1) & (data_out_full_n == 1'b0)) | ((icmp_ln51_reg_2991 == 1'd1) & (data_in_empty_n == 1'b0)));
end

always @ (*) begin
    ap_condition_2188 = ((icmp_ln87_reg_3057_pp0_iter5_reg == 1'd0) & (icmp_ln65_reg_3047_pp0_iter5_reg == 1'd0) & (icmp_ln51_reg_2991_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1));
end

always @ (*) begin
    ap_condition_2192 = ((icmp_ln87_reg_3057_pp0_iter5_reg == 1'd1) & (icmp_ln65_reg_3047_pp0_iter5_reg == 1'd0) & (icmp_ln51_reg_2991_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1));
end

always @ (*) begin
    ap_condition_2196 = ((icmp_ln65_reg_3047_pp0_iter5_reg == 1'd0) & (trunc_ln51_reg_2995_pp0_iter5_reg == 4'd10) & (icmp_ln51_reg_2991_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1));
end

always @ (*) begin
    ap_condition_2200 = ((icmp_ln65_reg_3047_pp0_iter5_reg == 1'd0) & (trunc_ln51_reg_2995_pp0_iter5_reg == 4'd11) & (icmp_ln51_reg_2991_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1));
end

always @ (*) begin
    ap_condition_2204 = ((icmp_ln65_reg_3047_pp0_iter5_reg == 1'd0) & (trunc_ln51_reg_2995_pp0_iter5_reg == 4'd12) & (icmp_ln51_reg_2991_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1));
end

always @ (*) begin
    ap_condition_2208 = ((icmp_ln65_reg_3047_pp0_iter5_reg == 1'd0) & (trunc_ln51_reg_2995_pp0_iter5_reg == 4'd13) & (icmp_ln51_reg_2991_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1));
end

always @ (*) begin
    ap_condition_2212 = ((icmp_ln65_reg_3047_pp0_iter5_reg == 1'd0) & (trunc_ln51_reg_2995_pp0_iter5_reg == 4'd14) & (icmp_ln51_reg_2991_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1));
end

always @ (*) begin
    ap_condition_2216 = ((icmp_ln65_reg_3047_pp0_iter5_reg == 1'd0) & (trunc_ln51_reg_2995_pp0_iter5_reg == 4'd15) & (icmp_ln51_reg_2991_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1));
end

always @ (*) begin
    ap_condition_2220 = ((icmp_ln65_reg_3047_pp0_iter5_reg == 1'd0) & (trunc_ln51_reg_2995_pp0_iter5_reg == 4'd1) & (icmp_ln51_reg_2991_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1));
end

always @ (*) begin
    ap_condition_2224 = ((icmp_ln65_reg_3047_pp0_iter5_reg == 1'd0) & (trunc_ln51_reg_2995_pp0_iter5_reg == 4'd2) & (icmp_ln51_reg_2991_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1));
end

always @ (*) begin
    ap_condition_2228 = ((icmp_ln65_reg_3047_pp0_iter5_reg == 1'd0) & (trunc_ln51_reg_2995_pp0_iter5_reg == 4'd3) & (icmp_ln51_reg_2991_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1));
end

always @ (*) begin
    ap_condition_2232 = ((icmp_ln65_reg_3047_pp0_iter5_reg == 1'd0) & (trunc_ln51_reg_2995_pp0_iter5_reg == 4'd4) & (icmp_ln51_reg_2991_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1));
end

always @ (*) begin
    ap_condition_2236 = ((icmp_ln65_reg_3047_pp0_iter5_reg == 1'd0) & (trunc_ln51_reg_2995_pp0_iter5_reg == 4'd5) & (icmp_ln51_reg_2991_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1));
end

always @ (*) begin
    ap_condition_2240 = ((icmp_ln65_reg_3047_pp0_iter5_reg == 1'd0) & (trunc_ln51_reg_2995_pp0_iter5_reg == 4'd6) & (icmp_ln51_reg_2991_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1));
end

always @ (*) begin
    ap_condition_2244 = ((icmp_ln65_reg_3047_pp0_iter5_reg == 1'd0) & (trunc_ln51_reg_2995_pp0_iter5_reg == 4'd7) & (icmp_ln51_reg_2991_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1));
end

always @ (*) begin
    ap_condition_2248 = ((icmp_ln65_reg_3047_pp0_iter5_reg == 1'd0) & (trunc_ln51_reg_2995_pp0_iter5_reg == 4'd8) & (icmp_ln51_reg_2991_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1));
end

always @ (*) begin
    ap_condition_2252 = ((icmp_ln65_reg_3047_pp0_iter5_reg == 1'd0) & (trunc_ln51_reg_2995_pp0_iter5_reg == 4'd9) & (icmp_ln51_reg_2991_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1));
end

always @ (*) begin
    ap_condition_2256 = ((icmp_ln65_reg_3047_pp0_iter5_reg == 1'd0) & (trunc_ln51_reg_2995_pp0_iter5_reg == 4'd0) & (icmp_ln51_reg_2991_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1));
end

always @ (*) begin
    ap_condition_2292 = ((icmp_ln87_reg_3057_pp0_iter8_reg == 1'd1) & (icmp_ln65_reg_3047_pp0_iter8_reg == 1'd0) & (icmp_ln51_reg_2991_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1));
end

always @ (*) begin
    ap_condition_2297 = ((icmp_ln87_reg_3057_pp0_iter6_reg == 1'd0) & (icmp_ln65_reg_3047_pp0_iter6_reg == 1'd0) & (icmp_ln51_reg_2991_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1));
end

always @ (*) begin
    ap_condition_2301 = ((icmp_ln87_reg_3057_pp0_iter6_reg == 1'd1) & (icmp_ln65_reg_3047_pp0_iter6_reg == 1'd0) & (icmp_ln51_reg_2991_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1));
end

always @ (*) begin
    ap_condition_2305 = ((icmp_ln65_reg_3047_pp0_iter6_reg == 1'd0) & (trunc_ln51_reg_2995_pp0_iter6_reg == 4'd10) & (icmp_ln51_reg_2991_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1));
end

always @ (*) begin
    ap_condition_2309 = ((icmp_ln65_reg_3047_pp0_iter6_reg == 1'd0) & (trunc_ln51_reg_2995_pp0_iter6_reg == 4'd11) & (icmp_ln51_reg_2991_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1));
end

always @ (*) begin
    ap_condition_2313 = ((icmp_ln65_reg_3047_pp0_iter6_reg == 1'd0) & (trunc_ln51_reg_2995_pp0_iter6_reg == 4'd12) & (icmp_ln51_reg_2991_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1));
end

always @ (*) begin
    ap_condition_2317 = ((icmp_ln65_reg_3047_pp0_iter6_reg == 1'd0) & (trunc_ln51_reg_2995_pp0_iter6_reg == 4'd13) & (icmp_ln51_reg_2991_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1));
end

always @ (*) begin
    ap_condition_2321 = ((icmp_ln65_reg_3047_pp0_iter6_reg == 1'd0) & (trunc_ln51_reg_2995_pp0_iter6_reg == 4'd14) & (icmp_ln51_reg_2991_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1));
end

always @ (*) begin
    ap_condition_2325 = ((icmp_ln65_reg_3047_pp0_iter6_reg == 1'd0) & (trunc_ln51_reg_2995_pp0_iter6_reg == 4'd15) & (icmp_ln51_reg_2991_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1));
end

always @ (*) begin
    ap_condition_2329 = ((icmp_ln65_reg_3047_pp0_iter6_reg == 1'd0) & (trunc_ln51_reg_2995_pp0_iter6_reg == 4'd1) & (icmp_ln51_reg_2991_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1));
end

always @ (*) begin
    ap_condition_2333 = ((icmp_ln65_reg_3047_pp0_iter6_reg == 1'd0) & (trunc_ln51_reg_2995_pp0_iter6_reg == 4'd2) & (icmp_ln51_reg_2991_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1));
end

always @ (*) begin
    ap_condition_2337 = ((icmp_ln65_reg_3047_pp0_iter6_reg == 1'd0) & (trunc_ln51_reg_2995_pp0_iter6_reg == 4'd3) & (icmp_ln51_reg_2991_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1));
end

always @ (*) begin
    ap_condition_2341 = ((icmp_ln65_reg_3047_pp0_iter6_reg == 1'd0) & (trunc_ln51_reg_2995_pp0_iter6_reg == 4'd4) & (icmp_ln51_reg_2991_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1));
end

always @ (*) begin
    ap_condition_2345 = ((icmp_ln65_reg_3047_pp0_iter6_reg == 1'd0) & (trunc_ln51_reg_2995_pp0_iter6_reg == 4'd5) & (icmp_ln51_reg_2991_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1));
end

always @ (*) begin
    ap_condition_2349 = ((icmp_ln65_reg_3047_pp0_iter6_reg == 1'd0) & (trunc_ln51_reg_2995_pp0_iter6_reg == 4'd6) & (icmp_ln51_reg_2991_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1));
end

always @ (*) begin
    ap_condition_2353 = ((icmp_ln65_reg_3047_pp0_iter6_reg == 1'd0) & (trunc_ln51_reg_2995_pp0_iter6_reg == 4'd7) & (icmp_ln51_reg_2991_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1));
end

always @ (*) begin
    ap_condition_2357 = ((icmp_ln65_reg_3047_pp0_iter6_reg == 1'd0) & (trunc_ln51_reg_2995_pp0_iter6_reg == 4'd8) & (icmp_ln51_reg_2991_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1));
end

always @ (*) begin
    ap_condition_2361 = ((icmp_ln65_reg_3047_pp0_iter6_reg == 1'd0) & (trunc_ln51_reg_2995_pp0_iter6_reg == 4'd9) & (icmp_ln51_reg_2991_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1));
end

always @ (*) begin
    ap_condition_2365 = ((icmp_ln65_reg_3047_pp0_iter6_reg == 1'd0) & (trunc_ln51_reg_2995_pp0_iter6_reg == 4'd0) & (icmp_ln51_reg_2991_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1));
end

always @ (*) begin
    ap_condition_2372 = ((icmp_ln97_fu_2279_p2 == 1'd1) & (icmp_ln95_fu_2262_p2 == 1'd1) & (detected_load_1_load_fu_2221_p1 == 1'd0) & (icmp_ln87_reg_3057_pp0_iter8_reg == 1'd1) & (icmp_ln65_reg_3047_pp0_iter8_reg == 1'd0) & (icmp_ln51_reg_2991_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter9_detected_1_reg_533 = 'bx;

always @ (*) begin
    ap_predicate_op512_write_state11 = ((icmp_ln97_reg_3227 == 1'd1) & (icmp_ln95_reg_3223 == 1'd1) & (detected_load_1_reg_3219 == 1'd0) & (icmp_ln87_reg_3057_pp0_iter9_reg == 1'd1) & (icmp_ln65_reg_3047_pp0_iter9_reg == 1'd0) & (icmp_ln51_reg_2991_pp0_iter9_reg == 1'd1));
end

assign ap_ready = ap_ready_sig;

assign corrSum_im_1_fu_1540_p2 = ($signed(sext_ln83_fu_1536_p1) + $signed(corrSum_im_fu_356));

assign corrSum_im_2_fu_1824_p2 = ($signed(corrSum_im_1_fu_1540_p2) - $signed(sext_ln111_fu_1820_p1));

assign corrSum_re_1_fu_1523_p2 = ($signed(sext_ln82_fu_1519_p1) + $signed(corrSum_re_fu_360));

assign corrSum_re_2_fu_1735_p2 = ($signed(corrSum_re_1_fu_1523_p2) - $signed(sext_ln110_fu_1731_p1));

assign data_out_din = data_in_dout;

assign detected_load_1_load_fu_2221_p1 = detected_fu_348;

assign detected_out = detected_fu_348;

assign empty_fu_2290_p1 = sustainedCount_fu_344[15:0];

assign grp_fu_2329_p0 = sext_ln78_fu_1059_p1;

assign grp_fu_2329_p1 = sext_ln78_fu_1059_p1;

assign grp_fu_2337_p0 = sext_ln75_fu_1255_p1;

assign grp_fu_2345_p0 = sext_ln75_fu_1255_p1;

assign grp_fu_2353_p0 = sext_ln79_fu_1265_p1;

assign grp_fu_2353_p1 = sext_ln79_fu_1265_p1;

assign grp_fu_2361_p0 = sext_ln79_1_fu_1475_p1;

assign grp_fu_2361_p1 = sext_ln79_1_fu_1475_p1;

assign i_2_fu_1010_p2 = (ap_sig_allocacmp_i_1 + 31'd1);

assign icmp_ln51_fu_1004_p2 = (($signed(zext_ln51_fu_1000_p1) < $signed(num_samples)) ? 1'b1 : 1'b0);

assign icmp_ln65_fu_1048_p2 = ((tmp_fu_1039_p4 == 27'd0) ? 1'b1 : 1'b0);

assign icmp_ln87_fu_1063_p2 = ((n_fu_1054_p2 > 31'd14) ? 1'b1 : 1'b0);

assign icmp_ln95_fu_2262_p2 = (($signed(sext_ln95_fu_2241_p1) < $signed(shl_ln95_1_fu_2254_p3)) ? 1'b1 : 1'b0);

assign icmp_ln97_fu_2279_p2 = (($signed(sustainedCount_3_fu_2273_p2) > $signed(32'd23)) ? 1'b1 : 1'b0);

assign mul_ln75_1_fu_1456_p0 = sext_ln75_2_fu_1452_p1;

assign mul_ln75_1_fu_1456_p1 = sext_ln75_3_reg_3078;

assign mul_ln76_fu_1461_p0 = sext_ln75_2_fu_1452_p1;

assign mul_ln76_fu_1461_p1 = sext_ln75_1_reg_3072;

assign mul_ln78_1_fu_1469_p0 = sext_ln78_1_fu_1466_p1;

assign mul_ln78_1_fu_1469_p1 = sext_ln78_1_fu_1466_p1;

assign mul_ln89_1_fu_554_p0 = sext_ln89_1_fu_1998_p1;

assign mul_ln89_1_fu_554_p1 = sext_ln89_1_fu_1998_p1;

assign mul_ln89_fu_550_p0 = sext_ln89_fu_1993_p1;

assign mul_ln89_fu_550_p1 = sext_ln89_fu_1993_p1;

assign mul_ln91_fu_558_p0 = sext_ln91_fu_2213_p1;

assign mul_ln91_fu_558_p1 = sext_ln91_fu_2213_p1;

assign n_fu_1054_p2 = ($signed(i_1_reg_2984) + $signed(31'd2147483632));

assign powSumAcc_2_fu_2134_p2 = ($signed(powSumAcc_3_fu_1982_p2) - $signed(sext_ln112_fu_2130_p1));

assign powSumAcc_3_fu_1982_p2 = ($signed(sext_ln84_fu_1978_p1) + $signed(powSumAcc_fu_352));

assign ps_fu_1503_p1 = grp_fu_2361_p3;

assign rxD_re_fu_1025_p1 = data_in_dout[15:0];

assign rx_im_fu_1317_p33 = 'bx;

assign rx_re_fu_1120_p33 = 'bx;

assign sext_ln110_fu_1731_p1 = $signed(shl_ln4_fu_1723_p3);

assign sext_ln111_fu_1820_p1 = $signed(shl_ln5_fu_1812_p3);

assign sext_ln112_fu_2130_p1 = $signed(shl_ln6_fu_2122_p3);

assign sext_ln75_1_fu_1259_p1 = rxD_re_reg_3004;

assign sext_ln75_2_fu_1452_p1 = rx_im_fu_1317_p35;

assign sext_ln75_3_fu_1262_p1 = rxD_im_reg_3025;

assign sext_ln75_fu_1255_p1 = rx_re_fu_1120_p35;

assign sext_ln78_1_fu_1466_p1 = rxD_im_reg_3025_pp0_iter2_reg;

assign sext_ln78_fu_1059_p1 = rxD_re_fu_1025_p1;

assign sext_ln79_1_fu_1475_p1 = rx_im_fu_1317_p35;

assign sext_ln79_fu_1265_p1 = rx_re_fu_1120_p35;

assign sext_ln82_fu_1519_p1 = $signed(shl_ln_fu_1512_p3);

assign sext_ln83_fu_1536_p1 = $signed(shl_ln1_fu_1529_p3);

assign sext_ln84_fu_1978_p1 = $signed(shl_ln2_fu_1971_p3);

assign sext_ln89_1_fu_1998_p1 = corrSum_im_1_reg_3189;

assign sext_ln89_fu_1993_p1 = corrSum_re_1_reg_3184;

assign sext_ln91_fu_2213_p1 = powSumAcc_3_reg_3194;

assign sext_ln95_fu_2241_p1 = $signed(shl_ln3_fu_2233_p3);

assign shl_ln1_fu_1529_p3 = {{cp_im_reg_3137}, {10'd0}};

assign shl_ln2_fu_1971_p3 = {{ps_reg_3163}, {10'd0}};

assign shl_ln3_fu_2233_p3 = {{tmp_3_fu_2224_p4}, {21'd0}};

assign shl_ln4_fu_1723_p3 = {{tmp_5_fu_1652_p35}, {10'd0}};

assign shl_ln5_fu_1812_p3 = {{tmp_6_fu_1741_p35}, {10'd0}};

assign shl_ln6_fu_2122_p3 = {{tmp_7_fu_2051_p35}, {10'd0}};

assign shl_ln95_1_fu_2254_p3 = {{tmp_4_fu_2245_p4}, {22'd0}};

assign shl_ln_fu_1512_p3 = {{cp_re_reg_3116}, {10'd0}};

assign startOffset_1_fu_2305_p2 = ($signed(add_ln98_fu_2300_p2) + $signed(16'd65506));

assign startOffset_out = startOffset_fu_340;

assign startOffset_out_4_din = startOffset_1_reg_3231;

assign sustainedCount_3_fu_2273_p2 = (sustainedCount_fu_344 + 32'd1);

assign tmp_3_fu_2224_p4 = {{mul_ln91_reg_3214[53:22]}};

assign tmp_4_fu_2245_p4 = {{add_ln89_reg_3209[53:22]}};

assign tmp_5_fu_1652_p33 = 'bx;

assign tmp_6_fu_1741_p33 = 'bx;

assign tmp_7_fu_2051_p33 = 'bx;

assign tmp_fu_1039_p4 = {{i_1_reg_2984[30:4]}};

assign trunc_ln51_fu_1016_p1 = ap_sig_allocacmp_i_1[3:0];

assign trunc_ln93_fu_1069_p1 = i_1_reg_2984[15:0];

assign xor_ln98_fu_2294_p2 = (empty_fu_2290_p1 ^ 16'd65535);

assign zext_ln51_fu_1000_p1 = ap_sig_allocacmp_i_1;

endmodule //module1_packet_detect_module1_packet_detect_Pipeline_STREAM_LOOP
