$date
	Sat Oct 31 09:51:54 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ROM_tb $end
$var wire 13 ! salida [12:0] $end
$var reg 7 " entrada [6:0] $end
$scope module r1 $end
$var wire 7 # entrada [6:0] $end
$var reg 13 $ salida [12:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b1111110 #
b1111110 "
b0 !
$end
#10
bz1 "
bz1 #
#30
b1000000001000 !
b1000000001000 $
b11z1 "
b11z1 #
#40
b0 !
b0 $
b1011 "
b1011 #
#50
b1001000010 !
b1001000010 $
b10zz1 "
b10zz1 #
#60
b1001001100000 !
b1001001100000 $
b11zz1 "
b11zz1 #
#70
b11010000010 !
b11010000010 $
b100zz1 "
b100zz1 #
#80
b11010000100 !
b11010000100 $
b101zz1 "
b101zz1 #
#90
b1011010100000 !
b1011010100000 $
b110zz1 "
b110zz1 #
#100
b1000000111000 !
b1000000111000 $
b111zz1 "
b111zz1 #
#110
b100000001000 !
b100000001000 $
b1000z11 "
b1000z11 #
#120
b1000000001000 !
b1000000001000 $
b1000z01 "
b1000z01 #
#130
b1001z11 "
b1001z11 #
#140
b100000001000 !
b100000001000 $
b1001z01 "
b1001z01 #
#150
b11011000010 !
b11011000010 $
b1010zz1 "
b1010zz1 #
#160
b1011011100000 !
b1011011100000 $
b1011zz1 "
b1011zz1 #
#170
b100000001000 !
b100000001000 $
b1100zz1 "
b1100zz1 #
#180
b1001 !
b1001 $
b1101zz1 "
b1101zz1 #
#190
b11100000010 !
b11100000010 $
b1110zz1 "
b1110zz1 #
#200
b1011100100000 !
b1011100100000 $
b1111zz1 "
b1111zz1 #
#210
