[
    {
        "BriefDescription": "Cycles L1D locked",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x63",
        "EventName": "CACHE_LOCK_CYCLES.L1D",
        "SampleAfterValue": "2000000",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "Cycles L1D and L2 locked",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x63",
        "EventName": "CACHE_LOCK_CYCLES.L1D_L2",
        "SampleAfterValue": "2000000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "L1D cache lines replaced in M state",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x51",
        "EventName": "L1D.M_EVICT",
        "SampleAfterValue": "2000000",
        "UMask": "0x4"
    },
    {
        "BriefDescription": "L1D cache lines allocated in the M state",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x51",
        "EventName": "L1D.M_REPL",
        "SampleAfterValue": "2000000",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "L1D snoop eviction of cache lines in M state",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x51",
        "EventName": "L1D.M_SNOOP_EVICT",
        "SampleAfterValue": "2000000",
        "UMask": "0x8"
    },
    {
        "BriefDescription": "L1 data cache lines allocated",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x51",
        "EventName": "L1D.REPL",
        "SampleAfterValue": "2000000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "L1D prefetch load lock accepted in fill buffer",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x52",
        "EventName": "L1D_CACHE_PREFETCH_LOCK_FB_HIT",
        "SampleAfterValue": "2000000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "L1D hardware prefetch misses",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x4E",
        "EventName": "L1D_PREFETCH.MISS",
        "SampleAfterValue": "200000",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "L1D hardware prefetch requests",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x4E",
        "EventName": "L1D_PREFETCH.REQUESTS",
        "SampleAfterValue": "200000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "L1D hardware prefetch requests triggered",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x4E",
        "EventName": "L1D_PREFETCH.TRIGGERS",
        "SampleAfterValue": "200000",
        "UMask": "0x4"
    },
    {
        "BriefDescription": "L1 writebacks to L2 in E state",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x28",
        "EventName": "L1D_WB_L2.E_STATE",
        "SampleAfterValue": "100000",
        "UMask": "0x4"
    },
    {
        "BriefDescription": "L1 writebacks to L2 in I state (misses)",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x28",
        "EventName": "L1D_WB_L2.I_STATE",
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "All L1 writebacks to L2",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x28",
        "EventName": "L1D_WB_L2.MESI",
        "SampleAfterValue": "100000",
        "UMask": "0xf"
    },
    {
        "BriefDescription": "L1 writebacks to L2 in M state",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x28",
        "EventName": "L1D_WB_L2.M_STATE",
        "SampleAfterValue": "100000",
        "UMask": "0x8"
    },
    {
        "BriefDescription": "L1 writebacks to L2 in S state",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x28",
        "EventName": "L1D_WB_L2.S_STATE",
        "SampleAfterValue": "100000",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "All L2 data requests",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x26",
        "EventName": "L2_DATA_RQSTS.ANY",
        "SampleAfterValue": "200000",
        "UMask": "0xff"
    },
    {
        "BriefDescription": "L2 data demand loads in E state",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x26",
        "EventName": "L2_DATA_RQSTS.DEMAND.E_STATE",
        "SampleAfterValue": "200000",
        "UMask": "0x4"
    },
    {
        "BriefDescription": "L2 data demand loads in I state (misses)",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x26",
        "EventName": "L2_DATA_RQSTS.DEMAND.I_STATE",
        "SampleAfterValue": "200000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "L2 data demand requests",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x26",
        "EventName": "L2_DATA_RQSTS.DEMAND.MESI",
        "SampleAfterValue": "200000",
        "UMask": "0xf"
    },
    {
        "BriefDescription": "L2 data demand loads in M state",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x26",
        "EventName": "L2_DATA_RQSTS.DEMAND.M_STATE",
        "SampleAfterValue": "200000",
        "UMask": "0x8"
    },
    {
        "BriefDescription": "L2 data demand loads in S state",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x26",
        "EventName": "L2_DATA_RQSTS.DEMAND.S_STATE",
        "SampleAfterValue": "200000",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "L2 data prefetches in E state",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x26",
        "EventName": "L2_DATA_RQSTS.PREFETCH.E_STATE",
        "SampleAfterValue": "200000",
        "UMask": "0x40"
    },
    {
        "BriefDescription": "L2 data prefetches in the I state (misses)",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x26",
        "EventName": "L2_DATA_RQSTS.PREFETCH.I_STATE",
        "SampleAfterValue": "200000",
        "UMask": "0x10"
    },
    {
        "BriefDescription": "All L2 data prefetches",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x26",
        "EventName": "L2_DATA_RQSTS.PREFETCH.MESI",
        "SampleAfterValue": "200000",
        "UMask": "0xf0"
    },
    {
        "BriefDescription": "L2 data prefetches in M state",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x26",
        "EventName": "L2_DATA_RQSTS.PREFETCH.M_STATE",
        "SampleAfterValue": "200000",
        "UMask": "0x80"
    },
    {
        "BriefDescription": "L2 data prefetches in the S state",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x26",
        "EventName": "L2_DATA_RQSTS.PREFETCH.S_STATE",
        "SampleAfterValue": "200000",
        "UMask": "0x20"
    },
    {
<<<<<<< HEAD
        "BriefDescription": "L2 lines allocated",
=======
        "BriefDescription": "L2 lines alloacated",
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xF1",
        "EventName": "L2_LINES_IN.ANY",
        "SampleAfterValue": "100000",
        "UMask": "0x7"
    },
    {
        "BriefDescription": "L2 lines allocated in the E state",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xF1",
        "EventName": "L2_LINES_IN.E_STATE",
        "SampleAfterValue": "100000",
        "UMask": "0x4"
    },
    {
        "BriefDescription": "L2 lines allocated in the S state",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xF1",
        "EventName": "L2_LINES_IN.S_STATE",
        "SampleAfterValue": "100000",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "L2 lines evicted",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xF2",
        "EventName": "L2_LINES_OUT.ANY",
        "SampleAfterValue": "100000",
        "UMask": "0xf"
    },
    {
        "BriefDescription": "L2 lines evicted by a demand request",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xF2",
        "EventName": "L2_LINES_OUT.DEMAND_CLEAN",
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "L2 modified lines evicted by a demand request",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xF2",
        "EventName": "L2_LINES_OUT.DEMAND_DIRTY",
        "SampleAfterValue": "100000",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "L2 lines evicted by a prefetch request",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xF2",
        "EventName": "L2_LINES_OUT.PREFETCH_CLEAN",
        "SampleAfterValue": "100000",
        "UMask": "0x4"
    },
    {
        "BriefDescription": "L2 modified lines evicted by a prefetch request",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xF2",
        "EventName": "L2_LINES_OUT.PREFETCH_DIRTY",
        "SampleAfterValue": "100000",
        "UMask": "0x8"
    },
    {
        "BriefDescription": "L2 instruction fetches",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x24",
        "EventName": "L2_RQSTS.IFETCHES",
        "SampleAfterValue": "200000",
        "UMask": "0x30"
    },
    {
        "BriefDescription": "L2 instruction fetch hits",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x24",
        "EventName": "L2_RQSTS.IFETCH_HIT",
        "SampleAfterValue": "200000",
        "UMask": "0x10"
    },
    {
        "BriefDescription": "L2 instruction fetch misses",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x24",
        "EventName": "L2_RQSTS.IFETCH_MISS",
        "SampleAfterValue": "200000",
        "UMask": "0x20"
    },
    {
        "BriefDescription": "L2 load hits",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x24",
        "EventName": "L2_RQSTS.LD_HIT",
        "SampleAfterValue": "200000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "L2 load misses",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x24",
        "EventName": "L2_RQSTS.LD_MISS",
        "SampleAfterValue": "200000",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "L2 requests",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x24",
        "EventName": "L2_RQSTS.LOADS",
        "SampleAfterValue": "200000",
        "UMask": "0x3"
    },
    {
        "BriefDescription": "All L2 misses",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x24",
        "EventName": "L2_RQSTS.MISS",
        "SampleAfterValue": "200000",
        "UMask": "0xaa"
    },
    {
        "BriefDescription": "All L2 prefetches",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x24",
        "EventName": "L2_RQSTS.PREFETCHES",
        "SampleAfterValue": "200000",
        "UMask": "0xc0"
    },
    {
        "BriefDescription": "L2 prefetch hits",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x24",
        "EventName": "L2_RQSTS.PREFETCH_HIT",
        "SampleAfterValue": "200000",
        "UMask": "0x40"
    },
    {
        "BriefDescription": "L2 prefetch misses",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x24",
        "EventName": "L2_RQSTS.PREFETCH_MISS",
        "SampleAfterValue": "200000",
        "UMask": "0x80"
    },
    {
        "BriefDescription": "All L2 requests",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x24",
        "EventName": "L2_RQSTS.REFERENCES",
        "SampleAfterValue": "200000",
        "UMask": "0xff"
    },
    {
        "BriefDescription": "L2 RFO requests",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x24",
        "EventName": "L2_RQSTS.RFOS",
        "SampleAfterValue": "200000",
        "UMask": "0xc"
    },
    {
        "BriefDescription": "L2 RFO hits",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x24",
        "EventName": "L2_RQSTS.RFO_HIT",
        "SampleAfterValue": "200000",
        "UMask": "0x4"
    },
    {
        "BriefDescription": "L2 RFO misses",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x24",
        "EventName": "L2_RQSTS.RFO_MISS",
        "SampleAfterValue": "200000",
        "UMask": "0x8"
    },
    {
        "BriefDescription": "All L2 transactions",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xF0",
        "EventName": "L2_TRANSACTIONS.ANY",
        "SampleAfterValue": "200000",
        "UMask": "0x80"
    },
    {
        "BriefDescription": "L2 fill transactions",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xF0",
        "EventName": "L2_TRANSACTIONS.FILL",
        "SampleAfterValue": "200000",
        "UMask": "0x20"
    },
    {
        "BriefDescription": "L2 instruction fetch transactions",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xF0",
        "EventName": "L2_TRANSACTIONS.IFETCH",
        "SampleAfterValue": "200000",
        "UMask": "0x4"
    },
    {
        "BriefDescription": "L1D writeback to L2 transactions",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xF0",
        "EventName": "L2_TRANSACTIONS.L1D_WB",
        "SampleAfterValue": "200000",
        "UMask": "0x10"
    },
    {
        "BriefDescription": "L2 Load transactions",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xF0",
        "EventName": "L2_TRANSACTIONS.LOAD",
        "SampleAfterValue": "200000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "L2 prefetch transactions",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xF0",
        "EventName": "L2_TRANSACTIONS.PREFETCH",
        "SampleAfterValue": "200000",
        "UMask": "0x8"
    },
    {
        "BriefDescription": "L2 RFO transactions",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xF0",
        "EventName": "L2_TRANSACTIONS.RFO",
        "SampleAfterValue": "200000",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "L2 writeback to LLC transactions",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xF0",
        "EventName": "L2_TRANSACTIONS.WB",
        "SampleAfterValue": "200000",
        "UMask": "0x40"
    },
    {
        "BriefDescription": "L2 demand lock RFOs in E state",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x27",
        "EventName": "L2_WRITE.LOCK.E_STATE",
        "SampleAfterValue": "100000",
        "UMask": "0x40"
    },
    {
        "BriefDescription": "All demand L2 lock RFOs that hit the cache",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x27",
        "EventName": "L2_WRITE.LOCK.HIT",
        "SampleAfterValue": "100000",
        "UMask": "0xe0"
    },
    {
        "BriefDescription": "L2 demand lock RFOs in I state (misses)",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x27",
        "EventName": "L2_WRITE.LOCK.I_STATE",
        "SampleAfterValue": "100000",
        "UMask": "0x10"
    },
    {
        "BriefDescription": "All demand L2 lock RFOs",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x27",
        "EventName": "L2_WRITE.LOCK.MESI",
        "SampleAfterValue": "100000",
        "UMask": "0xf0"
    },
    {
        "BriefDescription": "L2 demand lock RFOs in M state",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x27",
        "EventName": "L2_WRITE.LOCK.M_STATE",
        "SampleAfterValue": "100000",
        "UMask": "0x80"
    },
    {
        "BriefDescription": "L2 demand lock RFOs in S state",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x27",
        "EventName": "L2_WRITE.LOCK.S_STATE",
        "SampleAfterValue": "100000",
        "UMask": "0x20"
    },
    {
        "BriefDescription": "All L2 demand store RFOs that hit the cache",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x27",
        "EventName": "L2_WRITE.RFO.HIT",
        "SampleAfterValue": "100000",
        "UMask": "0xe"
    },
    {
        "BriefDescription": "L2 demand store RFOs in I state (misses)",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x27",
        "EventName": "L2_WRITE.RFO.I_STATE",
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "All L2 demand store RFOs",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x27",
        "EventName": "L2_WRITE.RFO.MESI",
        "SampleAfterValue": "100000",
        "UMask": "0xf"
    },
    {
        "BriefDescription": "L2 demand store RFOs in M state",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x27",
        "EventName": "L2_WRITE.RFO.M_STATE",
        "SampleAfterValue": "100000",
        "UMask": "0x8"
    },
    {
        "BriefDescription": "L2 demand store RFOs in S state",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x27",
        "EventName": "L2_WRITE.RFO.S_STATE",
        "SampleAfterValue": "100000",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "Longest latency cache miss",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x2E",
        "EventName": "LONGEST_LAT_CACHE.MISS",
        "SampleAfterValue": "100000",
        "UMask": "0x41"
    },
    {
        "BriefDescription": "Longest latency cache reference",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x2E",
        "EventName": "LONGEST_LAT_CACHE.REFERENCE",
        "SampleAfterValue": "200000",
        "UMask": "0x4f"
    },
    {
        "BriefDescription": "Memory instructions retired above 0 clocks (Precise Event)",
<<<<<<< HEAD
        "EventCode": "0xB",
        "EventName": "MEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_0",
        "MSRIndex": "0x3F6",
=======
        "Counter": "3",
        "EventCode": "0xB",
        "EventName": "MEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_0",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x0",
>>>>>>> b7ba80a49124 (Commit)
        "PEBS": "2",
        "SampleAfterValue": "2000000",
        "UMask": "0x10"
    },
    {
        "BriefDescription": "Memory instructions retired above 1024 clocks (Precise Event)",
<<<<<<< HEAD
=======
        "Counter": "3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB",
        "EventName": "MEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_1024",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x400",
        "PEBS": "2",
        "SampleAfterValue": "100",
        "UMask": "0x10"
    },
    {
        "BriefDescription": "Memory instructions retired above 128 clocks (Precise Event)",
<<<<<<< HEAD
=======
        "Counter": "3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB",
        "EventName": "MEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_128",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x80",
        "PEBS": "2",
        "SampleAfterValue": "1000",
        "UMask": "0x10"
    },
    {
        "BriefDescription": "Memory instructions retired above 16 clocks (Precise Event)",
<<<<<<< HEAD
=======
        "Counter": "3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB",
        "EventName": "MEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_16",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x10",
        "PEBS": "2",
        "SampleAfterValue": "10000",
        "UMask": "0x10"
    },
    {
        "BriefDescription": "Memory instructions retired above 16384 clocks (Precise Event)",
<<<<<<< HEAD
=======
        "Counter": "3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB",
        "EventName": "MEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_16384",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x4000",
        "PEBS": "2",
        "SampleAfterValue": "5",
        "UMask": "0x10"
    },
    {
        "BriefDescription": "Memory instructions retired above 2048 clocks (Precise Event)",
<<<<<<< HEAD
=======
        "Counter": "3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB",
        "EventName": "MEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_2048",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x800",
        "PEBS": "2",
        "SampleAfterValue": "50",
        "UMask": "0x10"
    },
    {
        "BriefDescription": "Memory instructions retired above 256 clocks (Precise Event)",
<<<<<<< HEAD
=======
        "Counter": "3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB",
        "EventName": "MEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_256",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x100",
        "PEBS": "2",
        "SampleAfterValue": "500",
        "UMask": "0x10"
    },
    {
        "BriefDescription": "Memory instructions retired above 32 clocks (Precise Event)",
<<<<<<< HEAD
=======
        "Counter": "3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB",
        "EventName": "MEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_32",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x20",
        "PEBS": "2",
        "SampleAfterValue": "5000",
        "UMask": "0x10"
    },
    {
        "BriefDescription": "Memory instructions retired above 32768 clocks (Precise Event)",
<<<<<<< HEAD
=======
        "Counter": "3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB",
        "EventName": "MEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_32768",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x8000",
        "PEBS": "2",
        "SampleAfterValue": "3",
        "UMask": "0x10"
    },
    {
        "BriefDescription": "Memory instructions retired above 4 clocks (Precise Event)",
<<<<<<< HEAD
=======
        "Counter": "3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB",
        "EventName": "MEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_4",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x4",
        "PEBS": "2",
        "SampleAfterValue": "50000",
        "UMask": "0x10"
    },
    {
        "BriefDescription": "Memory instructions retired above 4096 clocks (Precise Event)",
<<<<<<< HEAD
=======
        "Counter": "3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB",
        "EventName": "MEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_4096",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x1000",
        "PEBS": "2",
        "SampleAfterValue": "20",
        "UMask": "0x10"
    },
    {
        "BriefDescription": "Memory instructions retired above 512 clocks (Precise Event)",
<<<<<<< HEAD
=======
        "Counter": "3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB",
        "EventName": "MEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_512",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x200",
        "PEBS": "2",
        "SampleAfterValue": "200",
        "UMask": "0x10"
    },
    {
        "BriefDescription": "Memory instructions retired above 64 clocks (Precise Event)",
<<<<<<< HEAD
=======
        "Counter": "3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB",
        "EventName": "MEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_64",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x40",
        "PEBS": "2",
        "SampleAfterValue": "2000",
        "UMask": "0x10"
    },
    {
        "BriefDescription": "Memory instructions retired above 8 clocks (Precise Event)",
<<<<<<< HEAD
=======
        "Counter": "3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB",
        "EventName": "MEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_8",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x8",
        "PEBS": "2",
        "SampleAfterValue": "20000",
        "UMask": "0x10"
    },
    {
        "BriefDescription": "Memory instructions retired above 8192 clocks (Precise Event)",
<<<<<<< HEAD
=======
        "Counter": "3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB",
        "EventName": "MEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_8192",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x2000",
        "PEBS": "2",
        "SampleAfterValue": "10",
        "UMask": "0x10"
    },
    {
        "BriefDescription": "Instructions retired which contains a load (Precise Event)",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB",
        "EventName": "MEM_INST_RETIRED.LOADS",
        "PEBS": "1",
        "SampleAfterValue": "2000000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Instructions retired which contains a store (Precise Event)",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB",
        "EventName": "MEM_INST_RETIRED.STORES",
        "PEBS": "1",
        "SampleAfterValue": "2000000",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "Retired loads that miss L1D and hit an previously allocated LFB (Precise Event)",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xCB",
        "EventName": "MEM_LOAD_RETIRED.HIT_LFB",
        "PEBS": "1",
        "SampleAfterValue": "200000",
        "UMask": "0x40"
    },
    {
        "BriefDescription": "Retired loads that hit the L1 data cache (Precise Event)",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xCB",
        "EventName": "MEM_LOAD_RETIRED.L1D_HIT",
        "PEBS": "1",
        "SampleAfterValue": "2000000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Retired loads that hit the L2 cache (Precise Event)",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xCB",
        "EventName": "MEM_LOAD_RETIRED.L2_HIT",
        "PEBS": "1",
        "SampleAfterValue": "200000",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "Retired loads that miss the LLC cache (Precise Event)",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xCB",
        "EventName": "MEM_LOAD_RETIRED.LLC_MISS",
        "PEBS": "1",
        "SampleAfterValue": "10000",
        "UMask": "0x10"
    },
    {
        "BriefDescription": "Retired loads that hit valid versions in the LLC cache (Precise Event)",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xCB",
        "EventName": "MEM_LOAD_RETIRED.LLC_UNSHARED_HIT",
        "PEBS": "1",
        "SampleAfterValue": "40000",
        "UMask": "0x4"
    },
    {
        "BriefDescription": "Retired loads that hit sibling core's L2 in modified or unmodified states (Precise Event)",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xCB",
        "EventName": "MEM_LOAD_RETIRED.OTHER_CORE_L2_HIT_HITM",
        "PEBS": "1",
        "SampleAfterValue": "40000",
        "UMask": "0x8"
    },
    {
        "BriefDescription": "All offcore requests",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB0",
        "EventName": "OFFCORE_REQUESTS.ANY",
        "SampleAfterValue": "100000",
        "UMask": "0x80"
    },
    {
        "BriefDescription": "Offcore read requests",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB0",
        "EventName": "OFFCORE_REQUESTS.ANY.READ",
        "SampleAfterValue": "100000",
        "UMask": "0x8"
    },
    {
        "BriefDescription": "Offcore RFO requests",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB0",
        "EventName": "OFFCORE_REQUESTS.ANY.RFO",
        "SampleAfterValue": "100000",
        "UMask": "0x10"
    },
    {
        "BriefDescription": "Offcore demand code read requests",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB0",
        "EventName": "OFFCORE_REQUESTS.DEMAND.READ_CODE",
        "SampleAfterValue": "100000",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "Offcore demand data read requests",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB0",
        "EventName": "OFFCORE_REQUESTS.DEMAND.READ_DATA",
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Offcore demand RFO requests",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB0",
        "EventName": "OFFCORE_REQUESTS.DEMAND.RFO",
        "SampleAfterValue": "100000",
        "UMask": "0x4"
    },
    {
        "BriefDescription": "Offcore L1 data cache writebacks",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB0",
        "EventName": "OFFCORE_REQUESTS.L1D_WRITEBACK",
        "SampleAfterValue": "100000",
        "UMask": "0x40"
    },
    {
        "BriefDescription": "Outstanding offcore reads",
        "EventCode": "0x60",
        "EventName": "OFFCORE_REQUESTS_OUTSTANDING.ANY.READ",
        "SampleAfterValue": "2000000",
        "UMask": "0x8"
    },
    {
        "BriefDescription": "Cycles offcore reads busy",
        "CounterMask": "1",
        "EventCode": "0x60",
        "EventName": "OFFCORE_REQUESTS_OUTSTANDING.ANY.READ_NOT_EMPTY",
        "SampleAfterValue": "2000000",
        "UMask": "0x8"
    },
    {
        "BriefDescription": "Outstanding offcore demand code reads",
        "EventCode": "0x60",
        "EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND.READ_CODE",
        "SampleAfterValue": "2000000",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "Cycles offcore demand code read busy",
        "CounterMask": "1",
        "EventCode": "0x60",
        "EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND.READ_CODE_NOT_EMPTY",
        "SampleAfterValue": "2000000",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "Outstanding offcore demand data reads",
        "EventCode": "0x60",
        "EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND.READ_DATA",
        "SampleAfterValue": "2000000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Cycles offcore demand data read busy",
        "CounterMask": "1",
        "EventCode": "0x60",
        "EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND.READ_DATA_NOT_EMPTY",
        "SampleAfterValue": "2000000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Outstanding offcore demand RFOs",
        "EventCode": "0x60",
        "EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND.RFO",
        "SampleAfterValue": "2000000",
        "UMask": "0x4"
    },
    {
        "BriefDescription": "Cycles offcore demand RFOs busy",
        "CounterMask": "1",
        "EventCode": "0x60",
        "EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND.RFO_NOT_EMPTY",
        "SampleAfterValue": "2000000",
        "UMask": "0x4"
    },
    {
        "BriefDescription": "Offcore requests blocked due to Super Queue full",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB2",
        "EventName": "OFFCORE_REQUESTS_SQ_FULL",
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = ANY_DATA read and RESPONSE = ALL_LOCAL_DRAM AND REMOTE_CACHE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ANY_DATA.ALL_LOCAL_DRAM_AND_REMOTE_CACHE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x5011",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = ANY_DATA read and RESPONSE = ANY_CACHE_DRAM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ANY_DATA.ANY_CACHE_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x7f11",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = ANY_DATA read and RESPONSE = ANY_LOCATION",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ANY_DATA.ANY_LOCATION",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0xff11",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = ANY_DATA read and RESPONSE = IO_CSR_MMIO",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ANY_DATA.IO_CSR_MMIO",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x8011",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = ANY_DATA read and RESPONSE = LLC_HIT_NO_OTHER_CORE",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ANY_DATA.LLC_HIT_NO_OTHER_CORE",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x111",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = ANY_DATA read and RESPONSE = LLC_HIT_OTHER_CORE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ANY_DATA.LLC_HIT_OTHER_CORE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x211",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = ANY_DATA read and RESPONSE = LLC_HIT_OTHER_CORE_HITM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ANY_DATA.LLC_HIT_OTHER_CORE_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x411",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = ANY_DATA read and RESPONSE = LOCAL_CACHE",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ANY_DATA.LOCAL_CACHE",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x711",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = ANY_DATA read and RESPONSE = LOCAL_DRAM AND REMOTE_CACHE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ANY_DATA.LOCAL_DRAM_AND_REMOTE_CACHE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x1011",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = ANY_DATA read and RESPONSE = REMOTE_CACHE_HITM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ANY_DATA.REMOTE_CACHE_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x811",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = ANY IFETCH and RESPONSE = ALL_LOCAL_DRAM AND REMOTE_CACHE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ANY_IFETCH.ALL_LOCAL_DRAM_AND_REMOTE_CACHE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x5044",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = ANY IFETCH and RESPONSE = ANY_CACHE_DRAM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ANY_IFETCH.ANY_CACHE_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x7f44",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = ANY IFETCH and RESPONSE = ANY_LOCATION",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ANY_IFETCH.ANY_LOCATION",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0xff44",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = ANY IFETCH and RESPONSE = IO_CSR_MMIO",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ANY_IFETCH.IO_CSR_MMIO",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x8044",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = ANY IFETCH and RESPONSE = LLC_HIT_NO_OTHER_CORE",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ANY_IFETCH.LLC_HIT_NO_OTHER_CORE",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x144",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = ANY IFETCH and RESPONSE = LLC_HIT_OTHER_CORE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ANY_IFETCH.LLC_HIT_OTHER_CORE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x244",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = ANY IFETCH and RESPONSE = LLC_HIT_OTHER_CORE_HITM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ANY_IFETCH.LLC_HIT_OTHER_CORE_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x444",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = ANY IFETCH and RESPONSE = LOCAL_CACHE",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ANY_IFETCH.LOCAL_CACHE",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x744",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = ANY IFETCH and RESPONSE = LOCAL_DRAM AND REMOTE_CACHE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ANY_IFETCH.LOCAL_DRAM_AND_REMOTE_CACHE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x1044",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = ANY IFETCH and RESPONSE = REMOTE_CACHE_HITM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ANY_IFETCH.REMOTE_CACHE_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x844",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = ANY_REQUEST and RESPONSE = ALL_LOCAL_DRAM AND REMOTE_CACHE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ANY_REQUEST.ALL_LOCAL_DRAM_AND_REMOTE_CACHE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x50ff",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = ANY_REQUEST and RESPONSE = ANY_CACHE_DRAM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ANY_REQUEST.ANY_CACHE_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x7fff",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = ANY_REQUEST and RESPONSE = ANY_LOCATION",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ANY_REQUEST.ANY_LOCATION",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0xffff",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = ANY_REQUEST and RESPONSE = IO_CSR_MMIO",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ANY_REQUEST.IO_CSR_MMIO",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x80ff",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = ANY_REQUEST and RESPONSE = LLC_HIT_NO_OTHER_CORE",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ANY_REQUEST.LLC_HIT_NO_OTHER_CORE",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x1ff",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = ANY_REQUEST and RESPONSE = LLC_HIT_OTHER_CORE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ANY_REQUEST.LLC_HIT_OTHER_CORE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x2ff",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = ANY_REQUEST and RESPONSE = LLC_HIT_OTHER_CORE_HITM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ANY_REQUEST.LLC_HIT_OTHER_CORE_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x4ff",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = ANY_REQUEST and RESPONSE = LOCAL_CACHE",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ANY_REQUEST.LOCAL_CACHE",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x7ff",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = ANY_REQUEST and RESPONSE = LOCAL_DRAM AND REMOTE_CACHE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ANY_REQUEST.LOCAL_DRAM_AND_REMOTE_CACHE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x10ff",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = ANY_REQUEST and RESPONSE = REMOTE_CACHE_HITM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ANY_REQUEST.REMOTE_CACHE_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x8ff",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = ANY RFO and RESPONSE = ALL_LOCAL_DRAM AND REMOTE_CACHE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ANY_RFO.ALL_LOCAL_DRAM_AND_REMOTE_CACHE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x5022",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = ANY RFO and RESPONSE = ANY_CACHE_DRAM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ANY_RFO.ANY_CACHE_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x7f22",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = ANY RFO and RESPONSE = ANY_LOCATION",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ANY_RFO.ANY_LOCATION",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0xff22",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = ANY RFO and RESPONSE = IO_CSR_MMIO",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ANY_RFO.IO_CSR_MMIO",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x8022",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = ANY RFO and RESPONSE = LLC_HIT_NO_OTHER_CORE",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ANY_RFO.LLC_HIT_NO_OTHER_CORE",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x122",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = ANY RFO and RESPONSE = LLC_HIT_OTHER_CORE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ANY_RFO.LLC_HIT_OTHER_CORE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x222",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = ANY RFO and RESPONSE = LLC_HIT_OTHER_CORE_HITM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ANY_RFO.LLC_HIT_OTHER_CORE_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x422",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = ANY RFO and RESPONSE = LOCAL_CACHE",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ANY_RFO.LOCAL_CACHE",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x722",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = ANY RFO and RESPONSE = LOCAL_DRAM AND REMOTE_CACHE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ANY_RFO.LOCAL_DRAM_AND_REMOTE_CACHE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x1022",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = ANY RFO and RESPONSE = REMOTE_CACHE_HITM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ANY_RFO.REMOTE_CACHE_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x822",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = CORE_WB and RESPONSE = ALL_LOCAL_DRAM AND REMOTE_CACHE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.COREWB.ALL_LOCAL_DRAM_AND_REMOTE_CACHE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x5008",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = CORE_WB and RESPONSE = ANY_CACHE_DRAM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.COREWB.ANY_CACHE_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x7f08",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = CORE_WB and RESPONSE = ANY_LOCATION",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.COREWB.ANY_LOCATION",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0xff08",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = CORE_WB and RESPONSE = IO_CSR_MMIO",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.COREWB.IO_CSR_MMIO",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x8008",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = CORE_WB and RESPONSE = LLC_HIT_NO_OTHER_CORE",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.COREWB.LLC_HIT_NO_OTHER_CORE",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x108",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = CORE_WB and RESPONSE = LLC_HIT_OTHER_CORE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.COREWB.LLC_HIT_OTHER_CORE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x208",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = CORE_WB and RESPONSE = LLC_HIT_OTHER_CORE_HITM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.COREWB.LLC_HIT_OTHER_CORE_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x408",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = CORE_WB and RESPONSE = LOCAL_CACHE",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.COREWB.LOCAL_CACHE",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x708",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = CORE_WB and RESPONSE = LOCAL_DRAM AND REMOTE_CACHE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.COREWB.LOCAL_DRAM_AND_REMOTE_CACHE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x1008",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = CORE_WB and RESPONSE = REMOTE_CACHE_HITM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.COREWB.REMOTE_CACHE_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x808",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DATA_IFETCH and RESPONSE = ALL_LOCAL_DRAM AND REMOTE_CACHE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DATA_IFETCH.ALL_LOCAL_DRAM_AND_REMOTE_CACHE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x5077",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DATA_IFETCH and RESPONSE = ANY_CACHE_DRAM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DATA_IFETCH.ANY_CACHE_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x7f77",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DATA_IFETCH and RESPONSE = ANY_LOCATION",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DATA_IFETCH.ANY_LOCATION",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0xff77",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DATA_IFETCH and RESPONSE = IO_CSR_MMIO",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DATA_IFETCH.IO_CSR_MMIO",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x8077",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DATA_IFETCH and RESPONSE = LLC_HIT_NO_OTHER_CORE",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DATA_IFETCH.LLC_HIT_NO_OTHER_CORE",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x177",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DATA_IFETCH and RESPONSE = LLC_HIT_OTHER_CORE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DATA_IFETCH.LLC_HIT_OTHER_CORE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x277",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DATA_IFETCH and RESPONSE = LLC_HIT_OTHER_CORE_HITM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DATA_IFETCH.LLC_HIT_OTHER_CORE_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x477",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DATA_IFETCH and RESPONSE = LOCAL_CACHE",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DATA_IFETCH.LOCAL_CACHE",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x777",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DATA_IFETCH and RESPONSE = LOCAL_DRAM AND REMOTE_CACHE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DATA_IFETCH.LOCAL_DRAM_AND_REMOTE_CACHE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x1077",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DATA_IFETCH and RESPONSE = REMOTE_CACHE_HITM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DATA_IFETCH.REMOTE_CACHE_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x877",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DATA_IN and RESPONSE = ALL_LOCAL_DRAM AND REMOTE_CACHE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DATA_IN.ALL_LOCAL_DRAM_AND_REMOTE_CACHE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x5033",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DATA_IN and RESPONSE = ANY_CACHE_DRAM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DATA_IN.ANY_CACHE_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x7f33",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DATA_IN and RESPONSE = ANY_LOCATION",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DATA_IN.ANY_LOCATION",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0xff33",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DATA_IN and RESPONSE = IO_CSR_MMIO",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DATA_IN.IO_CSR_MMIO",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x8033",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DATA_IN and RESPONSE = LLC_HIT_NO_OTHER_CORE",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DATA_IN.LLC_HIT_NO_OTHER_CORE",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x133",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DATA_IN and RESPONSE = LLC_HIT_OTHER_CORE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DATA_IN.LLC_HIT_OTHER_CORE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x233",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DATA_IN and RESPONSE = LLC_HIT_OTHER_CORE_HITM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DATA_IN.LLC_HIT_OTHER_CORE_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x433",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DATA_IN and RESPONSE = LOCAL_CACHE",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DATA_IN.LOCAL_CACHE",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x733",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DATA_IN and RESPONSE = LOCAL_DRAM AND REMOTE_CACHE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DATA_IN.LOCAL_DRAM_AND_REMOTE_CACHE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x1033",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DATA_IN and RESPONSE = REMOTE_CACHE_HITM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DATA_IN.REMOTE_CACHE_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x833",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DEMAND_DATA and RESPONSE = ALL_LOCAL_DRAM AND REMOTE_CACHE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA.ALL_LOCAL_DRAM_AND_REMOTE_CACHE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x5003",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DEMAND_DATA and RESPONSE = ANY_CACHE_DRAM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA.ANY_CACHE_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x7f03",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DEMAND_DATA and RESPONSE = ANY_LOCATION",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA.ANY_LOCATION",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0xff03",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DEMAND_DATA and RESPONSE = IO_CSR_MMIO",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA.IO_CSR_MMIO",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x8003",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DEMAND_DATA and RESPONSE = LLC_HIT_NO_OTHER_CORE",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA.LLC_HIT_NO_OTHER_CORE",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x103",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DEMAND_DATA and RESPONSE = LLC_HIT_OTHER_CORE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA.LLC_HIT_OTHER_CORE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x203",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DEMAND_DATA and RESPONSE = LLC_HIT_OTHER_CORE_HITM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA.LLC_HIT_OTHER_CORE_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x403",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DEMAND_DATA and RESPONSE = LOCAL_CACHE",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA.LOCAL_CACHE",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x703",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DEMAND_DATA and RESPONSE = LOCAL_DRAM AND REMOTE_CACHE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA.LOCAL_DRAM_AND_REMOTE_CACHE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x1003",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DEMAND_DATA and RESPONSE = REMOTE_CACHE_HITM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA.REMOTE_CACHE_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x803",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DEMAND_DATA_RD and RESPONSE = ALL_LOCAL_DRAM AND REMOTE_CACHE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.ALL_LOCAL_DRAM_AND_REMOTE_CACHE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x5001",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DEMAND_DATA_RD and RESPONSE = ANY_CACHE_DRAM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.ANY_CACHE_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x7f01",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DEMAND_DATA_RD and RESPONSE = ANY_LOCATION",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.ANY_LOCATION",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0xff01",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DEMAND_DATA_RD and RESPONSE = IO_CSR_MMIO",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.IO_CSR_MMIO",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x8001",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DEMAND_DATA_RD and RESPONSE = LLC_HIT_NO_OTHER_CORE",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_HIT_NO_OTHER_CORE",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x101",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DEMAND_DATA_RD and RESPONSE = LLC_HIT_OTHER_CORE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_HIT_OTHER_CORE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x201",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DEMAND_DATA_RD and RESPONSE = LLC_HIT_OTHER_CORE_HITM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_HIT_OTHER_CORE_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x401",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DEMAND_DATA_RD and RESPONSE = LOCAL_CACHE",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.LOCAL_CACHE",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x701",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DEMAND_DATA_RD and RESPONSE = LOCAL_DRAM AND REMOTE_CACHE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.LOCAL_DRAM_AND_REMOTE_CACHE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x1001",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DEMAND_DATA_RD and RESPONSE = REMOTE_CACHE_HITM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.REMOTE_CACHE_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x801",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DEMAND_IFETCH and RESPONSE = ALL_LOCAL_DRAM AND REMOTE_CACHE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_IFETCH.ALL_LOCAL_DRAM_AND_REMOTE_CACHE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x5004",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DEMAND_IFETCH and RESPONSE = ANY_CACHE_DRAM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_IFETCH.ANY_CACHE_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x7f04",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DEMAND_IFETCH and RESPONSE = ANY_LOCATION",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_IFETCH.ANY_LOCATION",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0xff04",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DEMAND_IFETCH and RESPONSE = IO_CSR_MMIO",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_IFETCH.IO_CSR_MMIO",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x8004",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DEMAND_IFETCH and RESPONSE = LLC_HIT_NO_OTHER_CORE",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_IFETCH.LLC_HIT_NO_OTHER_CORE",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x104",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DEMAND_IFETCH and RESPONSE = LLC_HIT_OTHER_CORE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_IFETCH.LLC_HIT_OTHER_CORE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x204",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DEMAND_IFETCH and RESPONSE = LLC_HIT_OTHER_CORE_HITM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_IFETCH.LLC_HIT_OTHER_CORE_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x404",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DEMAND_IFETCH and RESPONSE = LOCAL_CACHE",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_IFETCH.LOCAL_CACHE",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x704",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DEMAND_IFETCH and RESPONSE = LOCAL_DRAM AND REMOTE_CACHE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_IFETCH.LOCAL_DRAM_AND_REMOTE_CACHE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x1004",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DEMAND_IFETCH and RESPONSE = REMOTE_CACHE_HITM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_IFETCH.REMOTE_CACHE_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x804",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DEMAND_RFO and RESPONSE = ALL_LOCAL_DRAM AND REMOTE_CACHE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.ALL_LOCAL_DRAM_AND_REMOTE_CACHE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x5002",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DEMAND_RFO and RESPONSE = ANY_CACHE_DRAM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.ANY_CACHE_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x7f02",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DEMAND_RFO and RESPONSE = ANY_LOCATION",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.ANY_LOCATION",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0xff02",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DEMAND_RFO and RESPONSE = IO_CSR_MMIO",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.IO_CSR_MMIO",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x8002",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DEMAND_RFO and RESPONSE = LLC_HIT_NO_OTHER_CORE",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.LLC_HIT_NO_OTHER_CORE",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x102",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DEMAND_RFO and RESPONSE = LLC_HIT_OTHER_CORE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.LLC_HIT_OTHER_CORE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x202",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DEMAND_RFO and RESPONSE = LLC_HIT_OTHER_CORE_HITM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.LLC_HIT_OTHER_CORE_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x402",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DEMAND_RFO and RESPONSE = LOCAL_CACHE",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.LOCAL_CACHE",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x702",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DEMAND_RFO and RESPONSE = LOCAL_DRAM AND REMOTE_CACHE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.LOCAL_DRAM_AND_REMOTE_CACHE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x1002",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DEMAND_RFO and RESPONSE = REMOTE_CACHE_HITM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.REMOTE_CACHE_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x802",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = OTHER and RESPONSE = ALL_LOCAL_DRAM AND REMOTE_CACHE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.OTHER.ALL_LOCAL_DRAM_AND_REMOTE_CACHE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x5080",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = OTHER and RESPONSE = ANY_CACHE_DRAM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.OTHER.ANY_CACHE_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x7f80",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = OTHER and RESPONSE = ANY_LOCATION",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.OTHER.ANY_LOCATION",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0xff80",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = OTHER and RESPONSE = IO_CSR_MMIO",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.OTHER.IO_CSR_MMIO",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x8080",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = OTHER and RESPONSE = LLC_HIT_NO_OTHER_CORE",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.OTHER.LLC_HIT_NO_OTHER_CORE",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x180",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = OTHER and RESPONSE = LLC_HIT_OTHER_CORE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.OTHER.LLC_HIT_OTHER_CORE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x280",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = OTHER and RESPONSE = LLC_HIT_OTHER_CORE_HITM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.OTHER.LLC_HIT_OTHER_CORE_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x480",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = OTHER and RESPONSE = LOCAL_CACHE",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.OTHER.LOCAL_CACHE",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x780",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = OTHER and RESPONSE = LOCAL_DRAM AND REMOTE_CACHE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.OTHER.LOCAL_DRAM_AND_REMOTE_CACHE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x1080",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = OTHER and RESPONSE = REMOTE_CACHE_HITM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.OTHER.REMOTE_CACHE_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x880",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PF_DATA and RESPONSE = ALL_LOCAL_DRAM AND REMOTE_CACHE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_DATA.ALL_LOCAL_DRAM_AND_REMOTE_CACHE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x5050",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PF_DATA and RESPONSE = ANY_CACHE_DRAM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_DATA.ANY_CACHE_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x7f50",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PF_DATA and RESPONSE = ANY_LOCATION",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_DATA.ANY_LOCATION",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0xff50",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PF_DATA and RESPONSE = IO_CSR_MMIO",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_DATA.IO_CSR_MMIO",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x8050",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PF_DATA and RESPONSE = LLC_HIT_NO_OTHER_CORE",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_DATA.LLC_HIT_NO_OTHER_CORE",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x150",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PF_DATA and RESPONSE = LLC_HIT_OTHER_CORE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_DATA.LLC_HIT_OTHER_CORE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x250",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PF_DATA and RESPONSE = LLC_HIT_OTHER_CORE_HITM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_DATA.LLC_HIT_OTHER_CORE_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x450",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PF_DATA and RESPONSE = LOCAL_CACHE",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_DATA.LOCAL_CACHE",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x750",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PF_DATA and RESPONSE = LOCAL_DRAM AND REMOTE_CACHE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_DATA.LOCAL_DRAM_AND_REMOTE_CACHE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x1050",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PF_DATA and RESPONSE = REMOTE_CACHE_HITM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_DATA.REMOTE_CACHE_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x850",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PF_DATA_RD and RESPONSE = ALL_LOCAL_DRAM AND REMOTE_CACHE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_DATA_RD.ALL_LOCAL_DRAM_AND_REMOTE_CACHE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x5010",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PF_DATA_RD and RESPONSE = ANY_CACHE_DRAM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_DATA_RD.ANY_CACHE_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x7f10",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PF_DATA_RD and RESPONSE = ANY_LOCATION",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_DATA_RD.ANY_LOCATION",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0xff10",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PF_DATA_RD and RESPONSE = IO_CSR_MMIO",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_DATA_RD.IO_CSR_MMIO",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x8010",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PF_DATA_RD and RESPONSE = LLC_HIT_NO_OTHER_CORE",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_DATA_RD.LLC_HIT_NO_OTHER_CORE",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x110",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PF_DATA_RD and RESPONSE = LLC_HIT_OTHER_CORE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_DATA_RD.LLC_HIT_OTHER_CORE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x210",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PF_DATA_RD and RESPONSE = LLC_HIT_OTHER_CORE_HITM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_DATA_RD.LLC_HIT_OTHER_CORE_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x410",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PF_DATA_RD and RESPONSE = LOCAL_CACHE",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_DATA_RD.LOCAL_CACHE",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x710",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PF_DATA_RD and RESPONSE = LOCAL_DRAM AND REMOTE_CACHE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_DATA_RD.LOCAL_DRAM_AND_REMOTE_CACHE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x1010",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PF_DATA_RD and RESPONSE = REMOTE_CACHE_HITM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_DATA_RD.REMOTE_CACHE_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x810",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PF_RFO and RESPONSE = ALL_LOCAL_DRAM AND REMOTE_CACHE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_IFETCH.ALL_LOCAL_DRAM_AND_REMOTE_CACHE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x5040",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PF_RFO and RESPONSE = ANY_CACHE_DRAM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_IFETCH.ANY_CACHE_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x7f40",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PF_RFO and RESPONSE = ANY_LOCATION",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_IFETCH.ANY_LOCATION",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0xff40",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PF_RFO and RESPONSE = IO_CSR_MMIO",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_IFETCH.IO_CSR_MMIO",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x8040",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PF_RFO and RESPONSE = LLC_HIT_NO_OTHER_CORE",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_IFETCH.LLC_HIT_NO_OTHER_CORE",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x140",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PF_RFO and RESPONSE = LLC_HIT_OTHER_CORE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_IFETCH.LLC_HIT_OTHER_CORE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x240",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PF_RFO and RESPONSE = LLC_HIT_OTHER_CORE_HITM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_IFETCH.LLC_HIT_OTHER_CORE_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x440",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PF_RFO and RESPONSE = LOCAL_CACHE",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_IFETCH.LOCAL_CACHE",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x740",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PF_RFO and RESPONSE = LOCAL_DRAM AND REMOTE_CACHE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_IFETCH.LOCAL_DRAM_AND_REMOTE_CACHE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x1040",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PF_RFO and RESPONSE = REMOTE_CACHE_HITM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_IFETCH.REMOTE_CACHE_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x840",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PF_IFETCH and RESPONSE = ALL_LOCAL_DRAM AND REMOTE_CACHE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_RFO.ALL_LOCAL_DRAM_AND_REMOTE_CACHE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x5020",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PF_IFETCH and RESPONSE = ANY_CACHE_DRAM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_RFO.ANY_CACHE_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x7f20",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PF_IFETCH and RESPONSE = ANY_LOCATION",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_RFO.ANY_LOCATION",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0xff20",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PF_IFETCH and RESPONSE = IO_CSR_MMIO",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_RFO.IO_CSR_MMIO",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x8020",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PF_IFETCH and RESPONSE = LLC_HIT_NO_OTHER_CORE",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_RFO.LLC_HIT_NO_OTHER_CORE",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x120",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PF_IFETCH and RESPONSE = LLC_HIT_OTHER_CORE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_RFO.LLC_HIT_OTHER_CORE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x220",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PF_IFETCH and RESPONSE = LLC_HIT_OTHER_CORE_HITM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_RFO.LLC_HIT_OTHER_CORE_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x420",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PF_IFETCH and RESPONSE = LOCAL_CACHE",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_RFO.LOCAL_CACHE",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x720",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PF_IFETCH and RESPONSE = LOCAL_DRAM AND REMOTE_CACHE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_RFO.LOCAL_DRAM_AND_REMOTE_CACHE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x1020",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PF_IFETCH and RESPONSE = REMOTE_CACHE_HITM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_RFO.REMOTE_CACHE_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x820",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PREFETCH and RESPONSE = ALL_LOCAL_DRAM AND REMOTE_CACHE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PREFETCH.ALL_LOCAL_DRAM_AND_REMOTE_CACHE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x5070",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PREFETCH and RESPONSE = ANY_CACHE_DRAM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PREFETCH.ANY_CACHE_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x7f70",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PREFETCH and RESPONSE = ANY_LOCATION",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PREFETCH.ANY_LOCATION",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0xff70",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PREFETCH and RESPONSE = IO_CSR_MMIO",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PREFETCH.IO_CSR_MMIO",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x8070",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PREFETCH and RESPONSE = LLC_HIT_NO_OTHER_CORE",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PREFETCH.LLC_HIT_NO_OTHER_CORE",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x170",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PREFETCH and RESPONSE = LLC_HIT_OTHER_CORE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PREFETCH.LLC_HIT_OTHER_CORE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x270",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PREFETCH and RESPONSE = LLC_HIT_OTHER_CORE_HITM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PREFETCH.LLC_HIT_OTHER_CORE_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x470",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PREFETCH and RESPONSE = LOCAL_CACHE",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PREFETCH.LOCAL_CACHE",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x770",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PREFETCH and RESPONSE = LOCAL_DRAM AND REMOTE_CACHE_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PREFETCH.LOCAL_DRAM_AND_REMOTE_CACHE_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x1070",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PREFETCH and RESPONSE = REMOTE_CACHE_HITM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PREFETCH.REMOTE_CACHE_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x870",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Super Queue LRU hints sent to LLC",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xF4",
        "EventName": "SQ_MISC.LRU_HINTS",
        "SampleAfterValue": "2000000",
        "UMask": "0x4"
    },
    {
        "BriefDescription": "Super Queue lock splits across a cache line",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xF4",
        "EventName": "SQ_MISC.SPLIT_LOCK",
        "SampleAfterValue": "2000000",
        "UMask": "0x10"
    },
    {
        "BriefDescription": "Loads delayed with at-Retirement block code",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x6",
        "EventName": "STORE_BLOCKS.AT_RET",
        "SampleAfterValue": "200000",
        "UMask": "0x4"
    },
    {
        "BriefDescription": "Cacheable loads delayed with L1D block code",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x6",
        "EventName": "STORE_BLOCKS.L1D_BLOCK",
        "SampleAfterValue": "200000",
        "UMask": "0x8"
    }
]
