INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/BS_ES/DSD/Online_Materials/git_folder_dsd/DSD/FPGA_Project/Xilinx_Vivado_Workflow/Nitin_COunter/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module updown_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/BS_ES/DSD/Online_Materials/git_folder_dsd/DSD/FPGA_Project/Xilinx_Vivado_Workflow/Nitin_COunter/counter_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_top
