# Reading F:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do adder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying F:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {F:/Desktop/Academics/Sem_1/671/Assignment/A4/EE671_A4_213076003/quartus_project/xor_gate.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:32 on Nov 06,2021
# vcom -reportprogress 300 -93 -work work F:/Desktop/Academics/Sem_1/671/Assignment/A4/EE671_A4_213076003/quartus_project/xor_gate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_gate
# -- Compiling architecture dataflow of xor_gate
# End time: 13:58:32 on Nov 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {F:/Desktop/Academics/Sem_1/671/Assignment/A4/EE671_A4_213076003/quartus_project/func.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:32 on Nov 06,2021
# vcom -reportprogress 300 -93 -work work F:/Desktop/Academics/Sem_1/671/Assignment/A4/EE671_A4_213076003/quartus_project/func.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity func
# -- Compiling architecture dataflow of func
# End time: 13:58:33 on Nov 06,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {F:/Desktop/Academics/Sem_1/671/Assignment/A4/EE671_A4_213076003/quartus_project/and_gate.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:33 on Nov 06,2021
# vcom -reportprogress 300 -93 -work work F:/Desktop/Academics/Sem_1/671/Assignment/A4/EE671_A4_213076003/quartus_project/and_gate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate
# -- Compiling architecture dataflow of and_gate
# End time: 13:58:33 on Nov 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {F:/Desktop/Academics/Sem_1/671/Assignment/A4/EE671_A4_213076003/quartus_project/adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:33 on Nov 06,2021
# vcom -reportprogress 300 -93 -work work F:/Desktop/Academics/Sem_1/671/Assignment/A4/EE671_A4_213076003/quartus_project/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder
# -- Compiling architecture structure of adder
# -- Loading entity and_gate
# -- Loading entity xor_gate
# -- Loading entity func
# End time: 13:58:33 on Nov 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {F:/Desktop/Academics/Sem_1/671/Assignment/A4/EE671_A4_213076003/quartus_project/tb_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:33 on Nov 06,2021
# vcom -reportprogress 300 -93 -work work F:/Desktop/Academics/Sem_1/671/Assignment/A4/EE671_A4_213076003/quartus_project/tb_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity tb_adder
# -- Compiling architecture behavior of tb_adder
# End time: 13:58:33 on Nov 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  tb_adder
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" tb_adder 
# Start time: 13:58:33 on Nov 06,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tb_adder(behavior)
# Loading work.adder(structure)
# Loading work.and_gate(dataflow)
# Loading work.xor_gate(dataflow)
# Loading work.func(dataflow)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 50 ns
# End time: 14:01:34 on Nov 06,2021, Elapsed time: 0:03:01
# Errors: 0, Warnings: 0
