Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Dec 10 12:05:31 2019
| Host         : ZIQIAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 128 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.713        0.000                      0                 7652        0.020        0.000                      0                 7652        3.750        0.000                       0                  1556  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.713        0.000                      0                 7589        0.020        0.000                      0                 7589        3.750        0.000                       0                  1556  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.826        0.000                      0                   63        0.631        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.713ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.713ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_funct3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ex_mem0/mem_wdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.038ns  (logic 2.685ns (33.405%)  route 5.353ns (66.595%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        1.550     5.071    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X45Y86         FDRE                                         r  cpu0/id_ex0/ex_funct3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.419     5.490 f  cpu0/id_ex0/ex_funct3_reg[1]/Q
                         net (fo=90, routed)          1.344     6.834    cpu0/id_ex0/mem_funct3_reg[2][1]
    SLICE_X40Y96         LUT3 (Prop_lut3_I0_O)        0.327     7.161 f  cpu0/id_ex0/reg1_o_reg[0]_i_14/O
                         net (fo=2, routed)           0.822     7.983    cpu0/id_ex0/ex0/reg2_i_mux2
    SLICE_X44Y88         LUT6 (Prop_lut6_I5_O)        0.332     8.315 r  cpu0/id_ex0/reg1_o_reg[30]_i_24/O
                         net (fo=33, routed)          0.400     8.715    cpu0/id_ex0/reg1_o_reg[30]_i_24_n_1
    SLICE_X42Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.839 r  cpu0/id_ex0/mem_wdata[3]_i_14/O
                         net (fo=1, routed)           0.474     9.313    cpu0/id_ex0/mem_wdata[3]_i_14_n_1
    SLICE_X41Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.893 r  cpu0/id_ex0/mem_wdata_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.893    cpu0/id_ex0/mem_wdata_reg[3]_i_10_n_1
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.007 r  cpu0/id_ex0/mem_wdata_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.007    cpu0/id_ex0/mem_wdata_reg[7]_i_10_n_1
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.246 r  cpu0/id_ex0/mem_wdata_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.612    10.858    cpu0/id_ex0/ex0/result_sum[10]
    SLICE_X46Y89         LUT6 (Prop_lut6_I5_O)        0.302    11.160 r  cpu0/id_ex0/mem_wdata[10]_i_10/O
                         net (fo=1, routed)           0.171    11.331    cpu0/id_ex0/mem_wdata[10]_i_10_n_1
    SLICE_X46Y89         LUT4 (Prop_lut4_I3_O)        0.124    11.455 r  cpu0/id_ex0/mem_wdata[10]_i_3/O
                         net (fo=1, routed)           0.496    11.951    cpu0/id_ex0/mem_wdata[10]_i_3_n_1
    SLICE_X46Y89         LUT6 (Prop_lut6_I4_O)        0.124    12.075 r  cpu0/id_ex0/mem_wdata[10]_i_1/O
                         net (fo=3, routed)           1.034    13.109    cpu0/ex_mem0/ex_opcode_reg[1][10]
    SLICE_X32Y88         FDRE                                         r  cpu0/ex_mem0/mem_wdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        1.432    14.773    cpu0/ex_mem0/EXCLK_IBUF_BUFG
    SLICE_X32Y88         FDRE                                         r  cpu0/ex_mem0/mem_wdata_reg[10]/C
                         clock pessimism              0.187    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X32Y88         FDRE (Setup_fdre_C_D)       -0.103    14.821    cpu0/ex_mem0/mem_wdata_reg[10]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -13.109    
  -------------------------------------------------------------------
                         slack                                  1.713    

Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/mem0/FSM_sequential_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.585ns  (logic 0.456ns (6.012%)  route 7.129ns (93.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        1.548     5.069    EXCLK_IBUF_BUFG
    SLICE_X35Y62         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDPE (Prop_fdpe_C_Q)         0.456     5.525 r  rst_reg/Q
                         net (fo=1092, routed)        7.129    12.653    cpu0/mem0/rst
    SLICE_X50Y80         FDRE                                         r  cpu0/mem0/FSM_sequential_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        1.431    14.772    cpu0/mem0/EXCLK_IBUF_BUFG
    SLICE_X50Y80         FDRE                                         r  cpu0/mem0/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.187    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X50Y80         FDRE (Setup_fdre_C_R)       -0.524    14.399    cpu0/mem0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.399    
                         arrival time                         -12.653    
  -------------------------------------------------------------------
                         slack                                  1.746    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_funct3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ex_mem0/mem_wdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.926ns  (logic 2.779ns (35.064%)  route 5.147ns (64.936%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        1.550     5.071    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X45Y86         FDRE                                         r  cpu0/id_ex0/ex_funct3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.419     5.490 f  cpu0/id_ex0/ex_funct3_reg[1]/Q
                         net (fo=90, routed)          1.344     6.834    cpu0/id_ex0/mem_funct3_reg[2][1]
    SLICE_X40Y96         LUT3 (Prop_lut3_I0_O)        0.327     7.161 f  cpu0/id_ex0/reg1_o_reg[0]_i_14/O
                         net (fo=2, routed)           0.822     7.983    cpu0/id_ex0/ex0/reg2_i_mux2
    SLICE_X44Y88         LUT6 (Prop_lut6_I5_O)        0.332     8.315 r  cpu0/id_ex0/reg1_o_reg[30]_i_24/O
                         net (fo=33, routed)          0.400     8.715    cpu0/id_ex0/reg1_o_reg[30]_i_24_n_1
    SLICE_X42Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.839 r  cpu0/id_ex0/mem_wdata[3]_i_14/O
                         net (fo=1, routed)           0.474     9.313    cpu0/id_ex0/mem_wdata[3]_i_14_n_1
    SLICE_X41Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.893 r  cpu0/id_ex0/mem_wdata_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.893    cpu0/id_ex0/mem_wdata_reg[3]_i_10_n_1
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.007 r  cpu0/id_ex0/mem_wdata_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.007    cpu0/id_ex0/mem_wdata_reg[7]_i_10_n_1
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.121 r  cpu0/id_ex0/mem_wdata_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.121    cpu0/id_ex0/mem_wdata_reg[11]_i_10_n_1
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.343 r  cpu0/id_ex0/mem_wdata_reg[15]_i_10/O[0]
                         net (fo=2, routed)           0.463    10.806    cpu0/id_ex0/ex0/result_sum[12]
    SLICE_X42Y90         LUT6 (Prop_lut6_I5_O)        0.299    11.105 r  cpu0/id_ex0/mem_wdata[12]_i_10/O
                         net (fo=1, routed)           0.303    11.408    cpu0/id_ex0/mem_wdata[12]_i_10_n_1
    SLICE_X42Y89         LUT4 (Prop_lut4_I3_O)        0.124    11.532 r  cpu0/id_ex0/mem_wdata[12]_i_3/O
                         net (fo=1, routed)           0.444    11.976    cpu0/id_ex0/mem_wdata[12]_i_3_n_1
    SLICE_X38Y89         LUT6 (Prop_lut6_I4_O)        0.124    12.100 r  cpu0/id_ex0/mem_wdata[12]_i_1/O
                         net (fo=3, routed)           0.896    12.996    cpu0/ex_mem0/ex_opcode_reg[1][12]
    SLICE_X32Y88         FDRE                                         r  cpu0/ex_mem0/mem_wdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        1.432    14.773    cpu0/ex_mem0/EXCLK_IBUF_BUFG
    SLICE_X32Y88         FDRE                                         r  cpu0/ex_mem0/mem_wdata_reg[12]/C
                         clock pessimism              0.187    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X32Y88         FDRE (Setup_fdre_C_D)       -0.103    14.821    cpu0/ex_mem0/mem_wdata_reg[12]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -12.996    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.834ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_funct3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ex_mem0/mem_wdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.991ns  (logic 3.227ns (40.383%)  route 4.764ns (59.617%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        1.550     5.071    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X45Y86         FDRE                                         r  cpu0/id_ex0/ex_funct3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.419     5.490 f  cpu0/id_ex0/ex_funct3_reg[1]/Q
                         net (fo=90, routed)          1.344     6.834    cpu0/id_ex0/mem_funct3_reg[2][1]
    SLICE_X40Y96         LUT3 (Prop_lut3_I0_O)        0.327     7.161 f  cpu0/id_ex0/reg1_o_reg[0]_i_14/O
                         net (fo=2, routed)           0.822     7.983    cpu0/id_ex0/ex0/reg2_i_mux2
    SLICE_X44Y88         LUT6 (Prop_lut6_I5_O)        0.332     8.315 r  cpu0/id_ex0/reg1_o_reg[30]_i_24/O
                         net (fo=33, routed)          0.400     8.715    cpu0/id_ex0/reg1_o_reg[30]_i_24_n_1
    SLICE_X42Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.839 r  cpu0/id_ex0/mem_wdata[3]_i_14/O
                         net (fo=1, routed)           0.474     9.313    cpu0/id_ex0/mem_wdata[3]_i_14_n_1
    SLICE_X41Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.893 r  cpu0/id_ex0/mem_wdata_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.893    cpu0/id_ex0/mem_wdata_reg[3]_i_10_n_1
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.007 r  cpu0/id_ex0/mem_wdata_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.007    cpu0/id_ex0/mem_wdata_reg[7]_i_10_n_1
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.121 r  cpu0/id_ex0/mem_wdata_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.121    cpu0/id_ex0/mem_wdata_reg[11]_i_10_n_1
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.235 r  cpu0/id_ex0/mem_wdata_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.235    cpu0/id_ex0/mem_wdata_reg[15]_i_10_n_1
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.349 r  cpu0/id_ex0/mem_wdata_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.349    cpu0/id_ex0/mem_wdata_reg[19]_i_10_n_1
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.463 r  cpu0/id_ex0/mem_wdata_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.463    cpu0/id_ex0/mem_wdata_reg[23]_i_10_n_1
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.577 r  cpu0/id_ex0/mem_wdata_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.577    cpu0/id_ex0/mem_wdata_reg[27]_i_10_n_1
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.911 r  cpu0/id_ex0/reg1_o_reg[30]_i_11/O[1]
                         net (fo=2, routed)           0.569    11.480    cpu0/id_ex0/ex0/result_sum[29]
    SLICE_X47Y97         LUT6 (Prop_lut6_I4_O)        0.303    11.783 r  cpu0/id_ex0/mem_wdata[29]_i_3/O
                         net (fo=1, routed)           0.482    12.266    cpu0/id_ex0/mem_wdata[29]_i_3_n_1
    SLICE_X47Y97         LUT6 (Prop_lut6_I3_O)        0.124    12.390 r  cpu0/id_ex0/mem_wdata[29]_i_1/O
                         net (fo=3, routed)           0.672    13.062    cpu0/ex_mem0/ex_opcode_reg[1][29]
    SLICE_X34Y97         FDRE                                         r  cpu0/ex_mem0/mem_wdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        1.435    14.776    cpu0/ex_mem0/EXCLK_IBUF_BUFG
    SLICE_X34Y97         FDRE                                         r  cpu0/ex_mem0/mem_wdata_reg[29]/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X34Y97         FDRE (Setup_fdre_C_D)       -0.031    14.896    cpu0/ex_mem0/mem_wdata_reg[29]
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                         -13.062    
  -------------------------------------------------------------------
                         slack                                  1.834    

Slack (MET) :             1.838ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_funct3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ex_mem0/mem_wdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.935ns  (logic 2.571ns (32.400%)  route 5.364ns (67.600%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        1.550     5.071    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X45Y86         FDRE                                         r  cpu0/id_ex0/ex_funct3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.419     5.490 f  cpu0/id_ex0/ex_funct3_reg[1]/Q
                         net (fo=90, routed)          1.344     6.834    cpu0/id_ex0/mem_funct3_reg[2][1]
    SLICE_X40Y96         LUT3 (Prop_lut3_I0_O)        0.327     7.161 f  cpu0/id_ex0/reg1_o_reg[0]_i_14/O
                         net (fo=2, routed)           0.822     7.983    cpu0/id_ex0/ex0/reg2_i_mux2
    SLICE_X44Y88         LUT6 (Prop_lut6_I5_O)        0.332     8.315 r  cpu0/id_ex0/reg1_o_reg[30]_i_24/O
                         net (fo=33, routed)          0.400     8.715    cpu0/id_ex0/reg1_o_reg[30]_i_24_n_1
    SLICE_X42Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.839 r  cpu0/id_ex0/mem_wdata[3]_i_14/O
                         net (fo=1, routed)           0.474     9.313    cpu0/id_ex0/mem_wdata[3]_i_14_n_1
    SLICE_X41Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.893 r  cpu0/id_ex0/mem_wdata_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.893    cpu0/id_ex0/mem_wdata_reg[3]_i_10_n_1
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.132 r  cpu0/id_ex0/mem_wdata_reg[7]_i_10/O[2]
                         net (fo=2, routed)           0.703    10.835    cpu0/id_ex0/ex0/result_sum[6]
    SLICE_X48Y89         LUT6 (Prop_lut6_I5_O)        0.302    11.137 r  cpu0/id_ex0/mem_wdata[6]_i_10/O
                         net (fo=1, routed)           0.161    11.299    cpu0/id_ex0/mem_wdata[6]_i_10_n_1
    SLICE_X48Y89         LUT4 (Prop_lut4_I3_O)        0.124    11.423 r  cpu0/id_ex0/mem_wdata[6]_i_3/O
                         net (fo=1, routed)           0.642    12.065    cpu0/id_ex0/mem_wdata[6]_i_3_n_1
    SLICE_X45Y88         LUT6 (Prop_lut6_I4_O)        0.124    12.189 r  cpu0/id_ex0/mem_wdata[6]_i_1/O
                         net (fo=3, routed)           0.817    13.006    cpu0/ex_mem0/ex_opcode_reg[1][6]
    SLICE_X33Y89         FDRE                                         r  cpu0/ex_mem0/mem_wdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        1.433    14.774    cpu0/ex_mem0/EXCLK_IBUF_BUFG
    SLICE_X33Y89         FDRE                                         r  cpu0/ex_mem0/mem_wdata_reg[6]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X33Y89         FDRE (Setup_fdre_C_D)       -0.081    14.844    cpu0/ex_mem0/mem_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -13.006    
  -------------------------------------------------------------------
                         slack                                  1.838    

Slack (MET) :             1.848ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_funct3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ex_mem0/mem_wdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.944ns  (logic 2.799ns (35.232%)  route 5.145ns (64.768%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        1.550     5.071    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X45Y86         FDRE                                         r  cpu0/id_ex0/ex_funct3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.419     5.490 f  cpu0/id_ex0/ex_funct3_reg[1]/Q
                         net (fo=90, routed)          1.344     6.834    cpu0/id_ex0/mem_funct3_reg[2][1]
    SLICE_X40Y96         LUT3 (Prop_lut3_I0_O)        0.327     7.161 f  cpu0/id_ex0/reg1_o_reg[0]_i_14/O
                         net (fo=2, routed)           0.822     7.983    cpu0/id_ex0/ex0/reg2_i_mux2
    SLICE_X44Y88         LUT6 (Prop_lut6_I5_O)        0.332     8.315 r  cpu0/id_ex0/reg1_o_reg[30]_i_24/O
                         net (fo=33, routed)          0.400     8.715    cpu0/id_ex0/reg1_o_reg[30]_i_24_n_1
    SLICE_X42Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.839 r  cpu0/id_ex0/mem_wdata[3]_i_14/O
                         net (fo=1, routed)           0.474     9.313    cpu0/id_ex0/mem_wdata[3]_i_14_n_1
    SLICE_X41Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.893 r  cpu0/id_ex0/mem_wdata_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.893    cpu0/id_ex0/mem_wdata_reg[3]_i_10_n_1
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.007 r  cpu0/id_ex0/mem_wdata_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.007    cpu0/id_ex0/mem_wdata_reg[7]_i_10_n_1
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.121 r  cpu0/id_ex0/mem_wdata_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.121    cpu0/id_ex0/mem_wdata_reg[11]_i_10_n_1
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.360 r  cpu0/id_ex0/mem_wdata_reg[15]_i_10/O[2]
                         net (fo=2, routed)           0.423    10.783    cpu0/id_ex0/ex0/result_sum[14]
    SLICE_X45Y92         LUT6 (Prop_lut6_I5_O)        0.302    11.085 r  cpu0/id_ex0/mem_wdata[14]_i_10/O
                         net (fo=1, routed)           0.403    11.488    cpu0/id_ex0/mem_wdata[14]_i_10_n_1
    SLICE_X45Y92         LUT4 (Prop_lut4_I3_O)        0.124    11.612 r  cpu0/id_ex0/mem_wdata[14]_i_3/O
                         net (fo=1, routed)           0.604    12.216    cpu0/id_ex0/mem_wdata[14]_i_3_n_1
    SLICE_X38Y91         LUT6 (Prop_lut6_I4_O)        0.124    12.340 r  cpu0/id_ex0/mem_wdata[14]_i_1/O
                         net (fo=3, routed)           0.675    13.015    cpu0/ex_mem0/ex_opcode_reg[1][14]
    SLICE_X32Y88         FDRE                                         r  cpu0/ex_mem0/mem_wdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        1.432    14.773    cpu0/ex_mem0/EXCLK_IBUF_BUFG
    SLICE_X32Y88         FDRE                                         r  cpu0/ex_mem0/mem_wdata_reg[14]/C
                         clock pessimism              0.187    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X32Y88         FDRE (Setup_fdre_C_D)       -0.061    14.863    cpu0/ex_mem0/mem_wdata_reg[14]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -13.015    
  -------------------------------------------------------------------
                         slack                                  1.848    

Slack (MET) :             1.849ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_funct3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ex_mem0/mem_wdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.946ns  (logic 2.336ns (29.398%)  route 5.610ns (70.602%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        1.550     5.071    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X45Y86         FDRE                                         r  cpu0/id_ex0/ex_funct3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.419     5.490 f  cpu0/id_ex0/ex_funct3_reg[1]/Q
                         net (fo=90, routed)          1.344     6.834    cpu0/id_ex0/mem_funct3_reg[2][1]
    SLICE_X40Y96         LUT3 (Prop_lut3_I0_O)        0.327     7.161 f  cpu0/id_ex0/reg1_o_reg[0]_i_14/O
                         net (fo=2, routed)           0.822     7.983    cpu0/id_ex0/ex0/reg2_i_mux2
    SLICE_X44Y88         LUT6 (Prop_lut6_I5_O)        0.332     8.315 r  cpu0/id_ex0/reg1_o_reg[30]_i_24/O
                         net (fo=33, routed)          0.400     8.715    cpu0/id_ex0/reg1_o_reg[30]_i_24_n_1
    SLICE_X42Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.839 r  cpu0/id_ex0/mem_wdata[3]_i_14/O
                         net (fo=1, routed)           0.474     9.313    cpu0/id_ex0/mem_wdata[3]_i_14_n_1
    SLICE_X41Y89         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     9.897 r  cpu0/id_ex0/mem_wdata_reg[3]_i_10/O[2]
                         net (fo=2, routed)           0.710    10.607    cpu0/id_ex0/ex0/result_sum[2]
    SLICE_X48Y87         LUT6 (Prop_lut6_I0_O)        0.302    10.909 r  cpu0/id_ex0/mem_wdata[2]_i_10/O
                         net (fo=1, routed)           0.622    11.530    cpu0/id_ex0/mem_wdata[2]_i_10_n_1
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.124    11.654 r  cpu0/id_ex0/mem_wdata[2]_i_3/O
                         net (fo=1, routed)           0.302    11.957    cpu0/id_ex0/mem_wdata[2]_i_3_n_1
    SLICE_X48Y88         LUT6 (Prop_lut6_I4_O)        0.124    12.081 r  cpu0/id_ex0/mem_wdata[2]_i_1/O
                         net (fo=3, routed)           0.936    13.017    cpu0/ex_mem0/ex_opcode_reg[1][2]
    SLICE_X32Y88         FDRE                                         r  cpu0/ex_mem0/mem_wdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        1.432    14.773    cpu0/ex_mem0/EXCLK_IBUF_BUFG
    SLICE_X32Y88         FDRE                                         r  cpu0/ex_mem0/mem_wdata_reg[2]/C
                         clock pessimism              0.187    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X32Y88         FDRE (Setup_fdre_C_D)       -0.058    14.866    cpu0/ex_mem0/mem_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                         -13.017    
  -------------------------------------------------------------------
                         slack                                  1.849    

Slack (MET) :             1.849ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_funct3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ex_mem0/mem_wdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.122ns  (logic 3.333ns (41.034%)  route 4.789ns (58.966%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        1.550     5.071    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X45Y86         FDRE                                         r  cpu0/id_ex0/ex_funct3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.419     5.490 f  cpu0/id_ex0/ex_funct3_reg[1]/Q
                         net (fo=90, routed)          1.344     6.834    cpu0/id_ex0/mem_funct3_reg[2][1]
    SLICE_X40Y96         LUT3 (Prop_lut3_I0_O)        0.327     7.161 f  cpu0/id_ex0/reg1_o_reg[0]_i_14/O
                         net (fo=2, routed)           0.822     7.983    cpu0/id_ex0/ex0/reg2_i_mux2
    SLICE_X44Y88         LUT6 (Prop_lut6_I5_O)        0.332     8.315 r  cpu0/id_ex0/reg1_o_reg[30]_i_24/O
                         net (fo=33, routed)          0.400     8.715    cpu0/id_ex0/reg1_o_reg[30]_i_24_n_1
    SLICE_X42Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.839 r  cpu0/id_ex0/mem_wdata[3]_i_14/O
                         net (fo=1, routed)           0.474     9.313    cpu0/id_ex0/mem_wdata[3]_i_14_n_1
    SLICE_X41Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.893 r  cpu0/id_ex0/mem_wdata_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.893    cpu0/id_ex0/mem_wdata_reg[3]_i_10_n_1
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.007 r  cpu0/id_ex0/mem_wdata_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.007    cpu0/id_ex0/mem_wdata_reg[7]_i_10_n_1
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.121 r  cpu0/id_ex0/mem_wdata_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.121    cpu0/id_ex0/mem_wdata_reg[11]_i_10_n_1
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.235 r  cpu0/id_ex0/mem_wdata_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.235    cpu0/id_ex0/mem_wdata_reg[15]_i_10_n_1
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.349 r  cpu0/id_ex0/mem_wdata_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.349    cpu0/id_ex0/mem_wdata_reg[19]_i_10_n_1
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.463 r  cpu0/id_ex0/mem_wdata_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.463    cpu0/id_ex0/mem_wdata_reg[23]_i_10_n_1
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.577 r  cpu0/id_ex0/mem_wdata_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.577    cpu0/id_ex0/mem_wdata_reg[27]_i_10_n_1
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.890 r  cpu0/id_ex0/reg1_o_reg[30]_i_11/O[3]
                         net (fo=3, routed)           0.474    11.364    cpu0/id_ex0/ex0/p_1_in2_in
    SLICE_X43Y96         LUT6 (Prop_lut6_I0_O)        0.306    11.670 r  cpu0/id_ex0/reg1_o_reg[0]_i_9/O
                         net (fo=2, routed)           0.762    12.432    cpu0/id_ex0/reg1_o_reg[0]_i_9_n_1
    SLICE_X49Y89         LUT6 (Prop_lut6_I3_O)        0.124    12.556 r  cpu0/id_ex0/mem_wdata[0]_i_2/O
                         net (fo=1, routed)           0.513    13.069    cpu0/id_ex0/mem_wdata[0]_i_2_n_1
    SLICE_X47Y89         LUT6 (Prop_lut6_I2_O)        0.124    13.193 r  cpu0/id_ex0/mem_wdata[0]_i_1/O
                         net (fo=1, routed)           0.000    13.193    cpu0/ex_mem0/ex_opcode_reg[1][0]
    SLICE_X47Y89         FDRE                                         r  cpu0/ex_mem0/mem_wdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        1.436    14.777    cpu0/ex_mem0/EXCLK_IBUF_BUFG
    SLICE_X47Y89         FDRE                                         r  cpu0/ex_mem0/mem_wdata_reg[0]/C
                         clock pessimism              0.272    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X47Y89         FDRE (Setup_fdre_C_D)        0.029    15.043    cpu0/ex_mem0/mem_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -13.193    
  -------------------------------------------------------------------
                         slack                                  1.849    

Slack (MET) :             1.850ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_funct3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ex_mem0/mem_wdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.939ns  (logic 3.209ns (40.419%)  route 4.730ns (59.581%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        1.550     5.071    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X45Y86         FDRE                                         r  cpu0/id_ex0/ex_funct3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.419     5.490 f  cpu0/id_ex0/ex_funct3_reg[1]/Q
                         net (fo=90, routed)          1.344     6.834    cpu0/id_ex0/mem_funct3_reg[2][1]
    SLICE_X40Y96         LUT3 (Prop_lut3_I0_O)        0.327     7.161 f  cpu0/id_ex0/reg1_o_reg[0]_i_14/O
                         net (fo=2, routed)           0.822     7.983    cpu0/id_ex0/ex0/reg2_i_mux2
    SLICE_X44Y88         LUT6 (Prop_lut6_I5_O)        0.332     8.315 r  cpu0/id_ex0/reg1_o_reg[30]_i_24/O
                         net (fo=33, routed)          0.400     8.715    cpu0/id_ex0/reg1_o_reg[30]_i_24_n_1
    SLICE_X42Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.839 r  cpu0/id_ex0/mem_wdata[3]_i_14/O
                         net (fo=1, routed)           0.474     9.313    cpu0/id_ex0/mem_wdata[3]_i_14_n_1
    SLICE_X41Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.893 r  cpu0/id_ex0/mem_wdata_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.893    cpu0/id_ex0/mem_wdata_reg[3]_i_10_n_1
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.007 r  cpu0/id_ex0/mem_wdata_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.007    cpu0/id_ex0/mem_wdata_reg[7]_i_10_n_1
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.121 r  cpu0/id_ex0/mem_wdata_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.121    cpu0/id_ex0/mem_wdata_reg[11]_i_10_n_1
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.235 r  cpu0/id_ex0/mem_wdata_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.235    cpu0/id_ex0/mem_wdata_reg[15]_i_10_n_1
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.349 r  cpu0/id_ex0/mem_wdata_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.349    cpu0/id_ex0/mem_wdata_reg[19]_i_10_n_1
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.463 r  cpu0/id_ex0/mem_wdata_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.463    cpu0/id_ex0/mem_wdata_reg[23]_i_10_n_1
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.577 r  cpu0/id_ex0/mem_wdata_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.577    cpu0/id_ex0/mem_wdata_reg[27]_i_10_n_1
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.890 r  cpu0/id_ex0/reg1_o_reg[30]_i_11/O[3]
                         net (fo=3, routed)           0.525    11.415    cpu0/id_ex0/ex0/p_1_in2_in
    SLICE_X40Y98         LUT6 (Prop_lut6_I4_O)        0.306    11.721 r  cpu0/id_ex0/mem_wdata[31]_i_2/O
                         net (fo=1, routed)           0.444    12.165    cpu0/id_ex0/mem_wdata[31]_i_2_n_1
    SLICE_X40Y98         LUT6 (Prop_lut6_I2_O)        0.124    12.289 r  cpu0/id_ex0/mem_wdata[31]_i_1/O
                         net (fo=3, routed)           0.722    13.010    cpu0/ex_mem0/ex_opcode_reg[1][31]
    SLICE_X32Y95         FDRE                                         r  cpu0/ex_mem0/mem_wdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        1.435    14.776    cpu0/ex_mem0/EXCLK_IBUF_BUFG
    SLICE_X32Y95         FDRE                                         r  cpu0/ex_mem0/mem_wdata_reg[31]/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X32Y95         FDRE (Setup_fdre_C_D)       -0.067    14.860    cpu0/ex_mem0/mem_wdata_reg[31]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -13.010    
  -------------------------------------------------------------------
                         slack                                  1.850    

Slack (MET) :             1.881ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_funct3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ex_mem0/mem_wdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.906ns  (logic 2.543ns (32.164%)  route 5.363ns (67.836%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        1.550     5.071    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X45Y86         FDRE                                         r  cpu0/id_ex0/ex_funct3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.419     5.490 f  cpu0/id_ex0/ex_funct3_reg[1]/Q
                         net (fo=90, routed)          1.344     6.834    cpu0/id_ex0/mem_funct3_reg[2][1]
    SLICE_X40Y96         LUT3 (Prop_lut3_I0_O)        0.327     7.161 f  cpu0/id_ex0/reg1_o_reg[0]_i_14/O
                         net (fo=2, routed)           0.822     7.983    cpu0/id_ex0/ex0/reg2_i_mux2
    SLICE_X44Y88         LUT6 (Prop_lut6_I5_O)        0.332     8.315 r  cpu0/id_ex0/reg1_o_reg[30]_i_24/O
                         net (fo=33, routed)          0.400     8.715    cpu0/id_ex0/reg1_o_reg[30]_i_24_n_1
    SLICE_X42Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.839 r  cpu0/id_ex0/mem_wdata[3]_i_14/O
                         net (fo=1, routed)           0.474     9.313    cpu0/id_ex0/mem_wdata[3]_i_14_n_1
    SLICE_X41Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.893 r  cpu0/id_ex0/mem_wdata_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.893    cpu0/id_ex0/mem_wdata_reg[3]_i_10_n_1
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.227 r  cpu0/id_ex0/mem_wdata_reg[7]_i_10/O[1]
                         net (fo=2, routed)           0.736    10.963    cpu0/id_ex0/ex0/result_sum[5]
    SLICE_X50Y89         LUT6 (Prop_lut6_I5_O)        0.303    11.266 r  cpu0/id_ex0/mem_wdata[5]_i_4/O
                         net (fo=1, routed)           0.638    11.905    cpu0/id_ex0/mem_wdata[5]_i_4_n_1
    SLICE_X50Y89         LUT6 (Prop_lut6_I4_O)        0.124    12.029 r  cpu0/id_ex0/mem_wdata[5]_i_1/O
                         net (fo=3, routed)           0.949    12.977    cpu0/ex_mem0/ex_opcode_reg[1][5]
    SLICE_X33Y89         FDRE                                         r  cpu0/ex_mem0/mem_wdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        1.433    14.774    cpu0/ex_mem0/EXCLK_IBUF_BUFG
    SLICE_X33Y89         FDRE                                         r  cpu0/ex_mem0/mem_wdata_reg[5]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X33Y89         FDRE (Setup_fdre_C_D)       -0.067    14.858    cpu0/ex_mem0/mem_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -12.977    
  -------------------------------------------------------------------
                         slack                                  1.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 cpu0/if0/cache_waddr_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_6_8/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        0.550     1.433    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X35Y71         FDRE                                         r  cpu0/if0/cache_waddr_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  cpu0/if0/cache_waddr_o_reg[4]/Q
                         net (fo=207, routed)         0.092     1.667    cpu0/icache0/cache_data_reg_64_127_6_8/ADDRD4
    SLICE_X34Y71         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_6_8/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        0.817     1.944    cpu0/icache0/cache_data_reg_64_127_6_8/WCLK
    SLICE_X34Y71         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_6_8/RAMA/CLK
                         clock pessimism             -0.498     1.446    
    SLICE_X34Y71         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.646    cpu0/icache0/cache_data_reg_64_127_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 cpu0/if0/cache_waddr_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_6_8/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        0.550     1.433    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X35Y71         FDRE                                         r  cpu0/if0/cache_waddr_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  cpu0/if0/cache_waddr_o_reg[4]/Q
                         net (fo=207, routed)         0.092     1.667    cpu0/icache0/cache_data_reg_64_127_6_8/ADDRD4
    SLICE_X34Y71         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_6_8/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        0.817     1.944    cpu0/icache0/cache_data_reg_64_127_6_8/WCLK
    SLICE_X34Y71         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_6_8/RAMB/CLK
                         clock pessimism             -0.498     1.446    
    SLICE_X34Y71         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.646    cpu0/icache0/cache_data_reg_64_127_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 cpu0/if0/cache_waddr_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_6_8/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        0.550     1.433    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X35Y71         FDRE                                         r  cpu0/if0/cache_waddr_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  cpu0/if0/cache_waddr_o_reg[4]/Q
                         net (fo=207, routed)         0.092     1.667    cpu0/icache0/cache_data_reg_64_127_6_8/ADDRD4
    SLICE_X34Y71         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_6_8/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        0.817     1.944    cpu0/icache0/cache_data_reg_64_127_6_8/WCLK
    SLICE_X34Y71         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_6_8/RAMC/CLK
                         clock pessimism             -0.498     1.446    
    SLICE_X34Y71         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.646    cpu0/icache0/cache_data_reg_64_127_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 cpu0/if0/cache_waddr_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_6_8/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        0.550     1.433    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X35Y71         FDRE                                         r  cpu0/if0/cache_waddr_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  cpu0/if0/cache_waddr_o_reg[4]/Q
                         net (fo=207, routed)         0.092     1.667    cpu0/icache0/cache_data_reg_64_127_6_8/ADDRD4
    SLICE_X34Y71         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_6_8/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        0.817     1.944    cpu0/icache0/cache_data_reg_64_127_6_8/WCLK
    SLICE_X34Y71         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_6_8/RAMD/CLK
                         clock pessimism             -0.498     1.446    
    SLICE_X34Y71         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.646    cpu0/icache0/cache_data_reg_64_127_6_8/RAMD
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 cpu0/if0/cache_waddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_6_8/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.057%)  route 0.159ns (52.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        0.550     1.433    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X35Y71         FDRE                                         r  cpu0/if0/cache_waddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  cpu0/if0/cache_waddr_o_reg[3]/Q
                         net (fo=210, routed)         0.159     1.733    cpu0/icache0/cache_data_reg_64_127_6_8/ADDRD3
    SLICE_X34Y71         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_6_8/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        0.817     1.944    cpu0/icache0/cache_data_reg_64_127_6_8/WCLK
    SLICE_X34Y71         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_6_8/RAMA/CLK
                         clock pessimism             -0.498     1.446    
    SLICE_X34Y71         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.686    cpu0/icache0/cache_data_reg_64_127_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 cpu0/if0/cache_waddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_6_8/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.057%)  route 0.159ns (52.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        0.550     1.433    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X35Y71         FDRE                                         r  cpu0/if0/cache_waddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  cpu0/if0/cache_waddr_o_reg[3]/Q
                         net (fo=210, routed)         0.159     1.733    cpu0/icache0/cache_data_reg_64_127_6_8/ADDRD3
    SLICE_X34Y71         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_6_8/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        0.817     1.944    cpu0/icache0/cache_data_reg_64_127_6_8/WCLK
    SLICE_X34Y71         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_6_8/RAMB/CLK
                         clock pessimism             -0.498     1.446    
    SLICE_X34Y71         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.686    cpu0/icache0/cache_data_reg_64_127_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 cpu0/if0/cache_waddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_6_8/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.057%)  route 0.159ns (52.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        0.550     1.433    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X35Y71         FDRE                                         r  cpu0/if0/cache_waddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  cpu0/if0/cache_waddr_o_reg[3]/Q
                         net (fo=210, routed)         0.159     1.733    cpu0/icache0/cache_data_reg_64_127_6_8/ADDRD3
    SLICE_X34Y71         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_6_8/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        0.817     1.944    cpu0/icache0/cache_data_reg_64_127_6_8/WCLK
    SLICE_X34Y71         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_6_8/RAMC/CLK
                         clock pessimism             -0.498     1.446    
    SLICE_X34Y71         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.686    cpu0/icache0/cache_data_reg_64_127_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 cpu0/if0/cache_waddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_6_8/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.057%)  route 0.159ns (52.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        0.550     1.433    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X35Y71         FDRE                                         r  cpu0/if0/cache_waddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  cpu0/if0/cache_waddr_o_reg[3]/Q
                         net (fo=210, routed)         0.159     1.733    cpu0/icache0/cache_data_reg_64_127_6_8/ADDRD3
    SLICE_X34Y71         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_6_8/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        0.817     1.944    cpu0/icache0/cache_data_reg_64_127_6_8/WCLK
    SLICE_X34Y71         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_6_8/RAMD/CLK
                         clock pessimism             -0.498     1.446    
    SLICE_X34Y71         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.686    cpu0/icache0/cache_data_reg_64_127_6_8/RAMD
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 cpu0/if0/cache_winst_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_0_63_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        0.552     1.435    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X43Y70         FDRE                                         r  cpu0/if0/cache_winst_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  cpu0/if0/cache_winst_o_reg[3]/Q
                         net (fo=3, routed)           0.068     1.644    cpu0/icache0/cache_data_reg_0_63_3_5/DIA
    SLICE_X42Y70         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        0.820     1.947    cpu0/icache0/cache_data_reg_0_63_3_5/WCLK
    SLICE_X42Y70         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_3_5/RAMA/CLK
                         clock pessimism             -0.499     1.448    
    SLICE_X42Y70         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.595    cpu0/icache0/cache_data_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 cpu0/if0/cache_winst_o_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_0_63_27_29/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.734%)  route 0.080ns (36.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        0.551     1.434    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X39Y72         FDRE                                         r  cpu0/if0/cache_winst_o_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  cpu0/if0/cache_winst_o_reg[27]/Q
                         net (fo=3, routed)           0.080     1.655    cpu0/icache0/cache_data_reg_0_63_27_29/DIA
    SLICE_X38Y72         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_27_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        0.816     1.944    cpu0/icache0/cache_data_reg_0_63_27_29/WCLK
    SLICE_X38Y72         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_27_29/RAMA/CLK
                         clock pessimism             -0.497     1.447    
    SLICE_X38Y72         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.594    cpu0/icache0/cache_data_reg_0_63_27_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10  ram0/ram_bram/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y12  ram0/ram_bram/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y9   ram0/ram_bram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y15  ram0/ram_bram/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y15  ram0/ram_bram/ram_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y12  ram0/ram_bram/ram_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8   ram0/ram_bram/ram_reg_2_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11  ram0/ram_bram/ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y17  ram0/ram_bram/ram_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y19  ram0/ram_bram/ram_reg_3_6/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y70  cpu0/icache0/cache_data_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y70  cpu0/icache0/cache_data_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y70  cpu0/icache0/cache_data_reg_0_63_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y70  cpu0/icache0/cache_data_reg_0_63_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y80  cpu0/icache0/cache_tag_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y80  cpu0/icache0/cache_tag_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y80  cpu0/icache0/cache_tag_reg_0_63_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y80  cpu0/icache0/cache_tag_reg_0_63_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y79  cpu0/icache0/cache_tag_reg_0_63_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y79  cpu0/icache0/cache_tag_reg_0_63_6_8/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y93  cpu0/regfile0/regs_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y93  cpu0/regfile0/regs_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y93  cpu0/regfile0/regs_reg_r1_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y93  cpu0/regfile0/regs_reg_r1_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y93  cpu0/regfile0/regs_reg_r1_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y93  cpu0/regfile0/regs_reg_r1_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y93  cpu0/regfile0/regs_reg_r1_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y93  cpu0/regfile0/regs_reg_r1_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y95  cpu0/regfile0/regs_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y95  cpu0/regfile0/regs_reg_r1_0_31_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.631ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.826ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.456ns (9.869%)  route 4.165ns (90.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        1.548     5.069    EXCLK_IBUF_BUFG
    SLICE_X35Y62         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDPE (Prop_fdpe_C_Q)         0.456     5.525 f  rst_reg/Q
                         net (fo=1092, routed)        4.165     9.689    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X57Y76         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        1.428    14.769    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X57Y76         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism              0.187    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X57Y76         FDCE (Recov_fdce_C_CLR)     -0.405    14.515    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  4.826    

Slack (MET) :             4.826ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.456ns (9.869%)  route 4.165ns (90.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        1.548     5.069    EXCLK_IBUF_BUFG
    SLICE_X35Y62         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDPE (Prop_fdpe_C_Q)         0.456     5.525 f  rst_reg/Q
                         net (fo=1092, routed)        4.165     9.689    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X57Y76         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        1.428    14.769    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X57Y76         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism              0.187    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X57Y76         FDCE (Recov_fdce_C_CLR)     -0.405    14.515    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  4.826    

Slack (MET) :             4.826ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.456ns (9.869%)  route 4.165ns (90.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        1.548     5.069    EXCLK_IBUF_BUFG
    SLICE_X35Y62         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDPE (Prop_fdpe_C_Q)         0.456     5.525 f  rst_reg/Q
                         net (fo=1092, routed)        4.165     9.689    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X57Y76         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        1.428    14.769    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X57Y76         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism              0.187    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X57Y76         FDCE (Recov_fdce_C_CLR)     -0.405    14.515    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  4.826    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.456ns (9.869%)  route 4.165ns (90.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        1.548     5.069    EXCLK_IBUF_BUFG
    SLICE_X35Y62         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDPE (Prop_fdpe_C_Q)         0.456     5.525 f  rst_reg/Q
                         net (fo=1092, routed)        4.165     9.689    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X56Y76         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        1.428    14.769    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X56Y76         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/C
                         clock pessimism              0.187    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X56Y76         FDCE (Recov_fdce_C_CLR)     -0.319    14.601    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  4.912    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.456ns (9.869%)  route 4.165ns (90.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        1.548     5.069    EXCLK_IBUF_BUFG
    SLICE_X35Y62         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDPE (Prop_fdpe_C_Q)         0.456     5.525 f  rst_reg/Q
                         net (fo=1092, routed)        4.165     9.689    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X56Y76         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        1.428    14.769    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X56Y76         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/C
                         clock pessimism              0.187    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X56Y76         FDCE (Recov_fdce_C_CLR)     -0.319    14.601    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  4.912    

Slack (MET) :             5.166ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 0.456ns (10.657%)  route 3.823ns (89.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        1.548     5.069    EXCLK_IBUF_BUFG
    SLICE_X35Y62         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDPE (Prop_fdpe_C_Q)         0.456     5.525 f  rst_reg/Q
                         net (fo=1092, routed)        3.823     9.348    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X55Y76         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        1.427    14.768    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X55Y76         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/C
                         clock pessimism              0.187    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X55Y76         FDCE (Recov_fdce_C_CLR)     -0.405    14.514    hci0/uart_blk/uart_rx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                  5.166    

Slack (MET) :             5.166ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 0.456ns (10.657%)  route 3.823ns (89.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        1.548     5.069    EXCLK_IBUF_BUFG
    SLICE_X35Y62         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDPE (Prop_fdpe_C_Q)         0.456     5.525 f  rst_reg/Q
                         net (fo=1092, routed)        3.823     9.348    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X55Y76         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        1.427    14.768    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X55Y76         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/C
                         clock pessimism              0.187    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X55Y76         FDCE (Recov_fdce_C_CLR)     -0.405    14.514    hci0/uart_blk/uart_rx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                  5.166    

Slack (MET) :             5.166ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 0.456ns (10.657%)  route 3.823ns (89.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        1.548     5.069    EXCLK_IBUF_BUFG
    SLICE_X35Y62         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDPE (Prop_fdpe_C_Q)         0.456     5.525 f  rst_reg/Q
                         net (fo=1092, routed)        3.823     9.348    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X55Y76         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        1.427    14.768    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X55Y76         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/C
                         clock pessimism              0.187    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X55Y76         FDCE (Recov_fdce_C_CLR)     -0.405    14.514    hci0/uart_blk/uart_rx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                  5.166    

Slack (MET) :             5.166ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 0.456ns (10.657%)  route 3.823ns (89.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        1.548     5.069    EXCLK_IBUF_BUFG
    SLICE_X35Y62         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDPE (Prop_fdpe_C_Q)         0.456     5.525 f  rst_reg/Q
                         net (fo=1092, routed)        3.823     9.348    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X55Y76         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        1.427    14.768    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X55Y76         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/C
                         clock pessimism              0.187    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X55Y76         FDCE (Recov_fdce_C_CLR)     -0.405    14.514    hci0/uart_blk/uart_rx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                  5.166    

Slack (MET) :             5.205ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 0.456ns (10.745%)  route 3.788ns (89.255%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        1.548     5.069    EXCLK_IBUF_BUFG
    SLICE_X35Y62         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDPE (Prop_fdpe_C_Q)         0.456     5.525 f  rst_reg/Q
                         net (fo=1092, routed)        3.788     9.313    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X55Y70         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        1.431    14.772    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X55Y70         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/C
                         clock pessimism              0.187    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X55Y70         FDCE (Recov_fdce_C_CLR)     -0.405    14.518    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -9.313    
  -------------------------------------------------------------------
                         slack                                  5.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.141ns (17.527%)  route 0.663ns (82.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        0.557     1.440    EXCLK_IBUF_BUFG
    SLICE_X35Y62         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDPE (Prop_fdpe_C_Q)         0.141     1.581 f  rst_reg/Q
                         net (fo=1092, routed)        0.663     2.245    hci0/uart_blk/rst
    SLICE_X49Y65         FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        0.827     1.955    hci0/uart_blk/clk
    SLICE_X49Y65         FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism             -0.249     1.706    
    SLICE_X49Y65         FDCE (Remov_fdce_C_CLR)     -0.092     1.614    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.141ns (15.154%)  route 0.789ns (84.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        0.557     1.440    EXCLK_IBUF_BUFG
    SLICE_X35Y62         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDPE (Prop_fdpe_C_Q)         0.141     1.581 f  rst_reg/Q
                         net (fo=1092, routed)        0.789     2.371    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X45Y64         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        0.826     1.954    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X45Y64         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_reg/C
                         clock pessimism             -0.249     1.705    
    SLICE_X45Y64         FDPE (Remov_fdpe_C_PRE)     -0.095     1.610    hci0/uart_blk/uart_tx_blk/q_tx_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.141ns (13.867%)  route 0.876ns (86.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        0.557     1.440    EXCLK_IBUF_BUFG
    SLICE_X35Y62         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDPE (Prop_fdpe_C_Q)         0.141     1.581 f  rst_reg/Q
                         net (fo=1092, routed)        0.876     2.457    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X50Y63         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        0.829     1.957    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X50Y63         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X50Y63         FDCE (Remov_fdce_C_CLR)     -0.067     1.641    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.141ns (13.867%)  route 0.876ns (86.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        0.557     1.440    EXCLK_IBUF_BUFG
    SLICE_X35Y62         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDPE (Prop_fdpe_C_Q)         0.141     1.581 f  rst_reg/Q
                         net (fo=1092, routed)        0.876     2.457    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X50Y63         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        0.829     1.957    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X50Y63         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X50Y63         FDCE (Remov_fdce_C_CLR)     -0.067     1.641    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.141ns (13.867%)  route 0.876ns (86.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        0.557     1.440    EXCLK_IBUF_BUFG
    SLICE_X35Y62         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDPE (Prop_fdpe_C_Q)         0.141     1.581 f  rst_reg/Q
                         net (fo=1092, routed)        0.876     2.457    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X50Y63         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        0.829     1.957    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X50Y63         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X50Y63         FDCE (Remov_fdce_C_CLR)     -0.067     1.641    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.141ns (13.867%)  route 0.876ns (86.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        0.557     1.440    EXCLK_IBUF_BUFG
    SLICE_X35Y62         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDPE (Prop_fdpe_C_Q)         0.141     1.581 f  rst_reg/Q
                         net (fo=1092, routed)        0.876     2.457    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X50Y63         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        0.829     1.957    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X50Y63         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X50Y63         FDCE (Remov_fdce_C_CLR)     -0.067     1.641    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.141ns (13.867%)  route 0.876ns (86.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        0.557     1.440    EXCLK_IBUF_BUFG
    SLICE_X35Y62         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDPE (Prop_fdpe_C_Q)         0.141     1.581 f  rst_reg/Q
                         net (fo=1092, routed)        0.876     2.457    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X50Y63         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        0.829     1.957    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X50Y63         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X50Y63         FDCE (Remov_fdce_C_CLR)     -0.067     1.641    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.141ns (13.867%)  route 0.876ns (86.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        0.557     1.440    EXCLK_IBUF_BUFG
    SLICE_X35Y62         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDPE (Prop_fdpe_C_Q)         0.141     1.581 f  rst_reg/Q
                         net (fo=1092, routed)        0.876     2.457    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X50Y63         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        0.829     1.957    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X50Y63         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X50Y63         FDCE (Remov_fdce_C_CLR)     -0.067     1.641    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.141ns (13.867%)  route 0.876ns (86.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        0.557     1.440    EXCLK_IBUF_BUFG
    SLICE_X35Y62         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDPE (Prop_fdpe_C_Q)         0.141     1.581 f  rst_reg/Q
                         net (fo=1092, routed)        0.876     2.457    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X50Y63         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        0.829     1.957    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X50Y63         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X50Y63         FDCE (Remov_fdce_C_CLR)     -0.067     1.641    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.141ns (13.867%)  route 0.876ns (86.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        0.557     1.440    EXCLK_IBUF_BUFG
    SLICE_X35Y62         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDPE (Prop_fdpe_C_Q)         0.141     1.581 f  rst_reg/Q
                         net (fo=1092, routed)        0.876     2.457    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X51Y63         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1555, routed)        0.829     1.957    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X51Y63         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X51Y63         FDCE (Remov_fdce_C_CLR)     -0.092     1.616    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.841    





