// Seed: 2069083625
module module_0 (
    output uwire id_0,
    input supply1 id_1,
    output tri id_2,
    input wor id_3
);
  parameter id_5 = (1);
  logic id_6;
  wire  id_7;
endmodule
module module_1 #(
    parameter id_6 = 32'd63
) (
    input tri1 id_0,
    output wor id_1,
    output supply0 id_2,
    input tri1 id_3,
    output tri1 id_4,
    input wor id_5,
    input supply1 _id_6,
    input wor id_7,
    input supply0 id_8
    , id_22,
    output tri0 id_9,
    output supply0 id_10,
    output wor id_11,
    input uwire id_12,
    input wor id_13,
    input uwire id_14,
    output wire id_15,
    input uwire id_16,
    inout wire id_17,
    output uwire id_18,
    output supply0 id_19,
    input tri0 id_20
);
  wire [id_6  >  1 : -1] id_23;
  module_0 modCall_1 (
      id_2,
      id_16,
      id_2,
      id_3
  );
endmodule
