m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Quartus/intelFPGA_lite/practice3/simulation/modelsim
vcounter
Z1 !s110 1613787241
!i10b 1
!s100 6RI1A[i0HHmG7^WP@`dWM1
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I9W;I70_U^TC=QS0:F7Q5a3
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1613746024
8D:/Quartus/intelFPGA_lite/practice3/counter.v
FD:/Quartus/intelFPGA_lite/practice3/counter.v
!i122 2
L0 1 47
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1613787241.000000
!s107 D:/Quartus/intelFPGA_lite/practice3/counter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Quartus/intelFPGA_lite/practice3|D:/Quartus/intelFPGA_lite/practice3/counter.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work +incdir+D:/Quartus/intelFPGA_lite/practice3
Z8 tCvgOpt 0
vfrec_divider
R1
!i10b 1
!s100 do`IHUFQo8fBkGSF:?HAV0
R2
I`aOc3FVS80QJAB`3FJ@_D2
R3
R0
w1613743226
8D:/Quartus/intelFPGA_lite/practice3/frec_divider.v
FD:/Quartus/intelFPGA_lite/practice3/frec_divider.v
!i122 1
L0 1 37
R4
r1
!s85 0
31
R5
!s107 D:/Quartus/intelFPGA_lite/practice3/frec_divider.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Quartus/intelFPGA_lite/practice3|D:/Quartus/intelFPGA_lite/practice3/frec_divider.v|
!i113 1
R6
R7
R8
vpractice3
R1
!i10b 1
!s100 2?6?:TJY8Qfn_OhFM>MEI1
R2
I8k2NOOJ<KIaS]VhhAaV4^0
R3
R0
w1613786708
8D:/Quartus/intelFPGA_lite/practice3/practice3.v
FD:/Quartus/intelFPGA_lite/practice3/practice3.v
!i122 0
L0 1 109
R4
r1
!s85 0
31
R5
!s107 D:/Quartus/intelFPGA_lite/practice3/practice3.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Quartus/intelFPGA_lite/practice3|D:/Quartus/intelFPGA_lite/practice3/practice3.v|
!i113 1
R6
R7
R8
vtestbench_counters
R1
!i10b 1
!s100 XX9gbf1z_F7ZLD5kjoYMd1
R2
Ih6o@I7VTM<^RkQ0;;HW>12
R3
R0
w1613696769
8D:/Quartus/intelFPGA_lite/practice3/testbench_counters.v
FD:/Quartus/intelFPGA_lite/practice3/testbench_counters.v
!i122 3
L0 2 45
R4
r1
!s85 0
31
R5
!s107 D:/Quartus/intelFPGA_lite/practice3/testbench_counters.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Quartus/intelFPGA_lite/practice3|D:/Quartus/intelFPGA_lite/practice3/testbench_counters.v|
!i113 1
R6
R7
R8
