<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.3 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -tsi
DekaTop.tsi -s 3 -n 3 -fastpaths -xml DekaTop.twx DekaTop.ncd -o DekaTop.twr
DekaTop.pcf -ucf ucf.ucf

</twCmdLine><twDesign>DekaTop.ncd</twDesign><twDesignPath>DekaTop.ncd</twDesignPath><twPCF>DekaTop.pcf</twPCF><twPcfPath>DekaTop.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="ftg256"><twDevName>xc6slx16</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2012-10-12</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="PERIOD=100Mhz;" ScopeName="">NET &quot;CLK_100_IBUFG&quot; PERIOD = 10 ns HIGH 50%;</twConstName><twItemCnt>116</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>99</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.340</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point GPIO1 (SLICE_X6Y40.AX), 3 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.895</twSlack><twSrc BELType="FF">mcu0/U0/iomodule_0/IO_Addr_Strobe</twSrc><twDest BELType="FF">GPIO1</twDest><twTotPathDel>2.141</twTotPathDel><twClkSkew dest = "0.861" src = "-1.035">-1.896</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.350" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.360</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mcu0/U0/iomodule_0/IO_Addr_Strobe</twSrc><twDest BELType='FF'>GPIO1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">CLK_167_BUFG</twSrcClk><twPathDel><twSite>SLICE_X26Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>IO_Addr_Strobe</twComp><twBEL>mcu0/U0/iomodule_0/IO_Addr_Strobe</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y40.A5</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">1.550</twDelInfo><twComp>IO_Addr_Strobe</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>][3353_1136</twComp><twBEL>lut6478_1135</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y40.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.119</twDelInfo><twComp>][3353_1136</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y40.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.058</twDelInfo><twComp>GPIO1_OBUF</twComp><twBEL>GPIO1</twBEL></twPathDel><twLogDel>0.472</twLogDel><twRouteDel>1.669</twRouteDel><twTotDel>2.141</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLK_100_IBUFG_BUFG</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.406</twSlack><twSrc BELType="FF">mcu0/U0/iomodule_0/IO_Address_31</twSrc><twDest BELType="FF">GPIO1</twDest><twTotPathDel>1.631</twTotPathDel><twClkSkew dest = "0.861" src = "-1.036">-1.897</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.350" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.360</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mcu0/U0/iomodule_0/IO_Address_31</twSrc><twDest BELType='FF'>GPIO1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">CLK_167_BUFG</twSrcClk><twPathDel><twSite>SLICE_X28Y40.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>IO_Address&lt;30&gt;</twComp><twBEL>mcu0/U0/iomodule_0/IO_Address_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y40.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.076</twDelInfo><twComp>IO_Address&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>][3353_1136</twComp><twBEL>lut6478_1135</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y40.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.119</twDelInfo><twComp>][3353_1136</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y40.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.058</twDelInfo><twComp>GPIO1_OBUF</twComp><twBEL>GPIO1</twBEL></twPathDel><twLogDel>0.436</twLogDel><twRouteDel>1.195</twRouteDel><twTotDel>1.631</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLK_100_IBUFG_BUFG</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.919</twSlack><twSrc BELType="FF">GPIO1</twSrc><twDest BELType="FF">GPIO1</twDest><twTotPathDel>2.046</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GPIO1</twSrc><twDest BELType='FF'>GPIO1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_100_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X6Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>GPIO1_OBUF</twComp><twBEL>GPIO1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y40.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>GPIO1_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>][3353_1136</twComp><twBEL>lut6478_1135</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y40.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>][3353_1136</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y40.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>GPIO1_OBUF</twComp><twBEL>GPIO1</twBEL></twPathDel><twLogDel>0.792</twLogDel><twRouteDel>1.254</twRouteDel><twTotDel>2.046</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLK_100_IBUFG_BUFG</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point IO_Address_r_3 (SLICE_X25Y19.CX), 3 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.008</twSlack><twSrc BELType="FF">mcu0/U0/iomodule_0/IO_Addr_Strobe</twSrc><twDest BELType="FF">IO_Address_r_3</twDest><twTotPathDel>2.017</twTotPathDel><twClkSkew dest = "0.850" src = "-1.035">-1.885</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.350" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.360</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mcu0/U0/iomodule_0/IO_Addr_Strobe</twSrc><twDest BELType='FF'>IO_Address_r_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">CLK_167_BUFG</twSrcClk><twPathDel><twSite>SLICE_X26Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>IO_Addr_Strobe</twComp><twBEL>mcu0/U0/iomodule_0/IO_Addr_Strobe</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y19.D2</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>IO_Addr_Strobe</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y19.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>IO_Address_r&lt;0&gt;</twComp><twBEL>lut4615_506</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y19.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>][2712_507</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y19.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>IO_Address_r&lt;0&gt;</twComp><twBEL>IO_Address_r_3</twBEL></twPathDel><twLogDel>0.534</twLogDel><twRouteDel>1.483</twRouteDel><twTotDel>2.017</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLK_100_IBUFG_BUFG</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.163</twSlack><twSrc BELType="FF">mcu0/U0/iomodule_0/IO_Address_3</twSrc><twDest BELType="FF">IO_Address_r_3</twDest><twTotPathDel>1.849</twTotPathDel><twClkSkew dest = "0.850" src = "-1.022">-1.872</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.350" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.360</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mcu0/U0/iomodule_0/IO_Address_3</twSrc><twDest BELType='FF'>IO_Address_r_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">CLK_167_BUFG</twSrcClk><twPathDel><twSite>SLICE_X28Y33.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>IO_Address&lt;6&gt;</twComp><twBEL>mcu0/U0/iomodule_0/IO_Address_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y19.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>IO_Address&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y19.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>IO_Address_r&lt;0&gt;</twComp><twBEL>lut4615_506</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y19.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>][2712_507</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y19.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>IO_Address_r&lt;0&gt;</twComp><twBEL>IO_Address_r_3</twBEL></twPathDel><twLogDel>0.498</twLogDel><twRouteDel>1.351</twRouteDel><twTotDel>1.849</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLK_100_IBUFG_BUFG</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.910</twSlack><twSrc BELType="FF">IO_Address_r_3</twSrc><twDest BELType="FF">IO_Address_r_3</twDest><twTotPathDel>2.055</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>IO_Address_r_3</twSrc><twDest BELType='FF'>IO_Address_r_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_100_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X25Y19.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>IO_Address_r&lt;0&gt;</twComp><twBEL>IO_Address_r_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y19.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>IO_Address_r&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y19.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>IO_Address_r&lt;0&gt;</twComp><twBEL>lut4615_506</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y19.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>][2712_507</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y19.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>IO_Address_r&lt;0&gt;</twComp><twBEL>IO_Address_r_3</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>1.288</twRouteDel><twTotDel>2.055</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLK_100_IBUFG_BUFG</twDestClk><twPctLog>37.3</twPctLog><twPctRoute>62.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point IO_EN_r (SLICE_X22Y21.A1), 2 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.073</twSlack><twSrc BELType="FF">mcu0/U0/iomodule_0/IO_Addr_Strobe</twSrc><twDest BELType="FF">IO_EN_r</twDest><twTotPathDel>1.943</twTotPathDel><twClkSkew dest = "0.841" src = "-1.035">-1.876</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.350" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.360</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mcu0/U0/iomodule_0/IO_Addr_Strobe</twSrc><twDest BELType='FF'>IO_EN_r</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">CLK_167_BUFG</twSrcClk><twPathDel><twSite>SLICE_X26Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>IO_Addr_Strobe</twComp><twBEL>mcu0/U0/iomodule_0/IO_Addr_Strobe</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>IO_Addr_Strobe</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>IO_Address_r&lt;8&gt;</twComp><twBEL>lut4796_611</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y21.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>lut4796_611</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y21.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>IO_EN_r</twComp><twBEL>lut6489_1140</twBEL><twBEL>IO_EN_r</twBEL></twPathDel><twLogDel>0.666</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>1.943</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLK_100_IBUFG_BUFG</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.314</twSlack><twSrc BELType="FF">ram_arbit/U_MEMCNT/OK_STROBE</twSrc><twDest BELType="FF">IO_EN_r</twDest><twTotPathDel>1.704</twTotPathDel><twClkSkew dest = "0.841" src = "-1.037">-1.878</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.350" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.360</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ram_arbit/U_MEMCNT/OK_STROBE</twSrc><twDest BELType='FF'>IO_EN_r</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">CLK_167_BUFG</twSrcClk><twPathDel><twSite>SLICE_X28Y24.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>ram_arbit/U_MEMCNT/wait_timer&lt;3&gt;</twComp><twBEL>ram_arbit/U_MEMCNT/OK_STROBE</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>ram_arbit/U_MEMCNT/OK_STROBE</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>IO_Address_r&lt;8&gt;</twComp><twBEL>lut4796_611</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y21.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>lut4796_611</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y21.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>IO_EN_r</twComp><twBEL>lut6489_1140</twBEL><twBEL>IO_EN_r</twBEL></twPathDel><twLogDel>0.670</twLogDel><twRouteDel>1.034</twRouteDel><twTotDel>1.704</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLK_100_IBUFG_BUFG</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;CLK_100_IBUFG&quot; PERIOD = 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point IO_Address_r_13 (SLICE_X28Y21.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.416</twSlack><twSrc BELType="FF">IO_Address_r_13</twSrc><twDest BELType="FF">IO_Address_r_13</twDest><twTotPathDel>0.416</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>IO_Address_r_13</twSrc><twDest BELType='FF'>IO_Address_r_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">CLK_100_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X28Y21.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>IO_Address_r&lt;13&gt;</twComp><twBEL>IO_Address_r_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y21.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.026</twDelInfo><twComp>IO_Address_r&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y21.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>IO_Address_r&lt;13&gt;</twComp><twBEL>lut4675_470</twBEL><twBEL>IO_Address_r_13</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.026</twRouteDel><twTotDel>0.416</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLK_100_IBUFG_BUFG</twDestClk><twPctLog>93.8</twPctLog><twPctRoute>6.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point IO_Address_r_21 (SLICE_X27Y23.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.430</twSlack><twSrc BELType="FF">IO_Address_r_21</twSrc><twDest BELType="FF">IO_Address_r_21</twDest><twTotPathDel>0.430</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>IO_Address_r_21</twSrc><twDest BELType='FF'>IO_Address_r_21</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">CLK_100_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X27Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>IO_Address_r&lt;14&gt;</twComp><twBEL>IO_Address_r_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.017</twDelInfo><twComp>IO_Address_r&lt;21&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y23.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>IO_Address_r&lt;14&gt;</twComp><twBEL>lut4723_478</twBEL><twBEL>IO_Address_r_21</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.017</twRouteDel><twTotDel>0.430</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLK_100_IBUFG_BUFG</twDestClk><twPctLog>96.0</twPctLog><twPctRoute>4.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point IO_Address_r_18 (SLICE_X29Y21.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.430</twSlack><twSrc BELType="FF">IO_Address_r_18</twSrc><twDest BELType="FF">IO_Address_r_18</twDest><twTotPathDel>0.430</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>IO_Address_r_18</twSrc><twDest BELType='FF'>IO_Address_r_18</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">CLK_100_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X29Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>IO_Address_r&lt;18&gt;</twComp><twBEL>IO_Address_r_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y21.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.017</twDelInfo><twComp>IO_Address_r&lt;18&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y21.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>IO_Address_r&lt;18&gt;</twComp><twBEL>lut4705_472</twBEL><twBEL>IO_Address_r_18</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.017</twRouteDel><twTotDel>0.430</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLK_100_IBUFG_BUFG</twDestClk><twPctLog>96.0</twPctLog><twPctRoute>4.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="28"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;CLK_100_IBUFG&quot; PERIOD = 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="29" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="DCM_MEMCNT/CLKIN" logResource="DCM_MEMCNT/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="DCM_MEMCNT_ML_NEW_DIVCLK"/><twPinLimit anchorID="30" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="DCM_MEMCNT/CLKIN" logResource="DCM_MEMCNT/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="DCM_MEMCNT_ML_NEW_DIVCLK"/><twPinLimit anchorID="31" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="U_VIDEO/clocking_inst/DCM_SP_inst/CLKIN" logResource="U_VIDEO/clocking_inst/DCM_SP_inst/CLKIN" locationPin="DCM_X0Y0.CLKIN" clockNet="U_VIDEO/clocking_inst/DCM_SP_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="32" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;U_VIDEO/clk_vga&quot; derived from  NET &quot;CLK_100_IBUFG&quot; PERIOD = 10 ns HIGH 50%;  multiplied by 4.00 to 40 nS and duty cycle corrected to HIGH 20 nS  </twConstName><twItemCnt>10794</twItemCnt><twErrCntSetup>25</twErrCntSetup><twErrCntEndPt>25</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>173</twEndPtCnt><twPathErrCnt>9730</twPathErrCnt><twMinPer>131.936</twMinPer></twConstHead><twPathRptBanner iPaths="1474" iCriticalPaths="1426" sType="EndPoint">Paths for end point U_VIDEO/Inst_dvid/TDMS_encoder_blue/dc_bias_3 (SLICE_X6Y37.A1), 1474 paths
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.746</twSlack><twSrc BELType="FF">mcu0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6</twSrc><twDest BELType="FF">U_VIDEO/Inst_dvid/TDMS_encoder_blue/dc_bias_3</twDest><twTotPathDel>7.347</twTotPathDel><twClkSkew dest = "-1.625" src = "-1.417">0.208</twClkSkew><twDelConst>2.500</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.460" fPhaseErr="0.424" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.691</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcu0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6</twSrc><twDest BELType='FF'>U_VIDEO/Inst_dvid/TDMS_encoder_blue/dc_bias_3</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X4Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.500">CLK_167_BUFG</twSrcClk><twPathDel><twSite>SLICE_X4Y37.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>GPO_0&lt;6&gt;</twComp><twBEL>mcu0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>GPO_0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>GPO_0&lt;2&gt;</twComp><twBEL>lut5905_354</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y36.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>lut5905_354</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>][3226_996</twComp><twBEL>lut5909_358</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y37.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>lut5909_358</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>GPO_0&lt;6&gt;</twComp><twBEL>lut5910_359</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>lut5910_359</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut5961_386</twComp><twBEL>lut5915_371</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y38.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>lut5915_371</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut5941_380</twComp><twBEL>lut5935_376</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y38.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>lut5935_376</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut5941_380</twComp><twBEL>lut5945_383</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y38.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>lut5945_383</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>lut5946_384</twComp><twBEL>lut5946_384</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y38.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>lut5946_384</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y38.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>lut5946_384</twComp><twBEL>U_VIDEO/Inst_dvid/TDMS_encoder_blue/Maccum_dc_bias_lut&lt;3&gt;_F</twBEL><twBEL>U_VIDEO/Inst_dvid/TDMS_encoder_blue/Maccum_dc_bias_lut&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y37.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>U_VIDEO/Inst_dvid/TDMS_encoder_blue/Maccum_dc_bias_lut&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y37.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>U_VIDEO/Inst_dvid/TDMS_encoder_blue/dc_bias&lt;3&gt;</twComp><twBEL>lut5979_957</twBEL><twBEL>U_VIDEO/Inst_dvid/TDMS_encoder_blue/dc_bias_3</twBEL></twPathDel><twLogDel>2.714</twLogDel><twRouteDel>4.633</twRouteDel><twTotDel>7.347</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">U_VIDEO/clk_vga_BUFG</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.727</twSlack><twSrc BELType="FF">mcu0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6</twSrc><twDest BELType="FF">U_VIDEO/Inst_dvid/TDMS_encoder_blue/dc_bias_3</twDest><twTotPathDel>7.328</twTotPathDel><twClkSkew dest = "-1.625" src = "-1.417">0.208</twClkSkew><twDelConst>2.500</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.460" fPhaseErr="0.424" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.691</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcu0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6</twSrc><twDest BELType='FF'>U_VIDEO/Inst_dvid/TDMS_encoder_blue/dc_bias_3</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X4Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.500">CLK_167_BUFG</twSrcClk><twPathDel><twSite>SLICE_X4Y37.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>GPO_0&lt;6&gt;</twComp><twBEL>mcu0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>GPO_0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>GPO_0&lt;2&gt;</twComp><twBEL>lut5905_354</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y36.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>lut5905_354</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>][3226_996</twComp><twBEL>lut5909_358</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y37.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>lut5909_358</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>GPO_0&lt;6&gt;</twComp><twBEL>lut5910_359</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y37.D5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>lut5910_359</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>GPO_0&lt;6&gt;</twComp><twBEL>lut5918_361</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y38.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>lut5918_361</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut5941_380</twComp><twBEL>lut5935_376</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y38.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>lut5935_376</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut5941_380</twComp><twBEL>lut5945_383</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y38.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>lut5945_383</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>lut5946_384</twComp><twBEL>lut5946_384</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y38.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>lut5946_384</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y38.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>lut5946_384</twComp><twBEL>U_VIDEO/Inst_dvid/TDMS_encoder_blue/Maccum_dc_bias_lut&lt;3&gt;_F</twBEL><twBEL>U_VIDEO/Inst_dvid/TDMS_encoder_blue/Maccum_dc_bias_lut&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y37.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>U_VIDEO/Inst_dvid/TDMS_encoder_blue/Maccum_dc_bias_lut&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y37.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>U_VIDEO/Inst_dvid/TDMS_encoder_blue/dc_bias&lt;3&gt;</twComp><twBEL>lut5979_957</twBEL><twBEL>U_VIDEO/Inst_dvid/TDMS_encoder_blue/dc_bias_3</twBEL></twPathDel><twLogDel>2.660</twLogDel><twRouteDel>4.668</twRouteDel><twTotDel>7.328</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">U_VIDEO/clk_vga_BUFG</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.720</twSlack><twSrc BELType="FF">mcu0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_4</twSrc><twDest BELType="FF">U_VIDEO/Inst_dvid/TDMS_encoder_blue/dc_bias_3</twDest><twTotPathDel>7.318</twTotPathDel><twClkSkew dest = "-1.625" src = "-1.414">0.211</twClkSkew><twDelConst>2.500</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.460" fPhaseErr="0.424" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.691</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcu0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_4</twSrc><twDest BELType='FF'>U_VIDEO/Inst_dvid/TDMS_encoder_blue/dc_bias_3</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X4Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.500">CLK_167_BUFG</twSrcClk><twPathDel><twSite>SLICE_X4Y36.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>GPO_0&lt;2&gt;</twComp><twBEL>mcu0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.B2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>GPO_0&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>GPO_0&lt;2&gt;</twComp><twBEL>lut5905_354</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y36.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>lut5905_354</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>][3226_996</twComp><twBEL>lut5909_358</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y37.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>lut5909_358</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>GPO_0&lt;6&gt;</twComp><twBEL>lut5910_359</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>lut5910_359</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut5961_386</twComp><twBEL>lut5915_371</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y38.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>lut5915_371</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut5941_380</twComp><twBEL>lut5935_376</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y38.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>lut5935_376</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut5941_380</twComp><twBEL>lut5945_383</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y38.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>lut5945_383</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>lut5946_384</twComp><twBEL>lut5946_384</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y38.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>lut5946_384</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y38.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>lut5946_384</twComp><twBEL>U_VIDEO/Inst_dvid/TDMS_encoder_blue/Maccum_dc_bias_lut&lt;3&gt;_F</twBEL><twBEL>U_VIDEO/Inst_dvid/TDMS_encoder_blue/Maccum_dc_bias_lut&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y37.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>U_VIDEO/Inst_dvid/TDMS_encoder_blue/Maccum_dc_bias_lut&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y37.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>U_VIDEO/Inst_dvid/TDMS_encoder_blue/dc_bias&lt;3&gt;</twComp><twBEL>lut5979_957</twBEL><twBEL>U_VIDEO/Inst_dvid/TDMS_encoder_blue/dc_bias_3</twBEL></twPathDel><twLogDel>2.714</twLogDel><twRouteDel>4.604</twRouteDel><twTotDel>7.318</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">U_VIDEO/clk_vga_BUFG</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="432" iCriticalPaths="415" sType="EndPoint">Paths for end point U_VIDEO/Inst_dvid/Mshreg_latched_blue_7 (SLICE_X6Y36.CI), 432 paths
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.586</twSlack><twSrc BELType="FF">mcu0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6</twSrc><twDest BELType="FF">U_VIDEO/Inst_dvid/Mshreg_latched_blue_7</twDest><twTotPathDel>7.190</twTotPathDel><twClkSkew dest = "-1.622" src = "-1.417">0.205</twClkSkew><twDelConst>2.500</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.460" fPhaseErr="0.424" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.691</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcu0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6</twSrc><twDest BELType='FF'>U_VIDEO/Inst_dvid/Mshreg_latched_blue_7</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X4Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.500">CLK_167_BUFG</twSrcClk><twPathDel><twSite>SLICE_X4Y37.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>GPO_0&lt;6&gt;</twComp><twBEL>mcu0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>GPO_0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>GPO_0&lt;2&gt;</twComp><twBEL>lut5905_354</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y36.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>lut5905_354</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>][3226_996</twComp><twBEL>lut5909_358</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y37.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>lut5909_358</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>GPO_0&lt;6&gt;</twComp><twBEL>lut5910_359</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>lut5910_359</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut5961_386</twComp><twBEL>lut5915_371</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y37.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>lut5915_371</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y37.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>lut5961_386</twComp><twBEL>lut5916_372</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y36.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>lut5916_372</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>][3205_970</twComp><twBEL>U_VIDEO/Inst_dvid/TDMS_encoder_blue/GND_40_o_GND_40_o_OR_50_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y37.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>U_VIDEO/Inst_dvid/TDMS_encoder_blue/GND_40_o_GND_40_o_OR_50_o</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y37.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>GPO_0&lt;7&gt;</twComp><twBEL>lut6017_976</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y36.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>lut6017_976</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>][3226_996</twComp><twBEL>lut6018_977</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>lut6018_977</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>][3226_996</twComp><twBEL>lut6019_978</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y36.CI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>][3211_979</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y36.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.065</twDelInfo><twComp>U_VIDEO/Inst_dvid/latched_blue&lt;6&gt;</twComp><twBEL>U_VIDEO/Inst_dvid/Mshreg_latched_blue_7</twBEL></twPathDel><twLogDel>2.804</twLogDel><twRouteDel>4.386</twRouteDel><twTotDel>7.190</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">U_VIDEO/clk_vga_BUFG</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.578</twSlack><twSrc BELType="FF">mcu0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6</twSrc><twDest BELType="FF">U_VIDEO/Inst_dvid/Mshreg_latched_blue_7</twDest><twTotPathDel>7.182</twTotPathDel><twClkSkew dest = "-1.622" src = "-1.417">0.205</twClkSkew><twDelConst>2.500</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.460" fPhaseErr="0.424" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.691</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcu0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6</twSrc><twDest BELType='FF'>U_VIDEO/Inst_dvid/Mshreg_latched_blue_7</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X4Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.500">CLK_167_BUFG</twSrcClk><twPathDel><twSite>SLICE_X4Y37.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>GPO_0&lt;6&gt;</twComp><twBEL>mcu0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>GPO_0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>GPO_0&lt;2&gt;</twComp><twBEL>lut5905_354</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y36.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>lut5905_354</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>][3226_996</twComp><twBEL>lut5909_358</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y37.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>lut5909_358</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>GPO_0&lt;6&gt;</twComp><twBEL>lut5910_359</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y37.D5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>lut5910_359</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>GPO_0&lt;6&gt;</twComp><twBEL>lut5918_361</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y36.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>lut5918_361</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y36.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>][3205_970</twComp><twBEL>lut5928_373</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y36.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>lut5928_373</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>][3205_970</twComp><twBEL>U_VIDEO/Inst_dvid/TDMS_encoder_blue/GND_40_o_GND_40_o_OR_50_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y37.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>U_VIDEO/Inst_dvid/TDMS_encoder_blue/GND_40_o_GND_40_o_OR_50_o</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y37.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>GPO_0&lt;7&gt;</twComp><twBEL>lut6017_976</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y36.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>lut6017_976</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>][3226_996</twComp><twBEL>lut6018_977</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>lut6018_977</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>][3226_996</twComp><twBEL>lut6019_978</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y36.CI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>][3211_979</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y36.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.065</twDelInfo><twComp>U_VIDEO/Inst_dvid/latched_blue&lt;6&gt;</twComp><twBEL>U_VIDEO/Inst_dvid/Mshreg_latched_blue_7</twBEL></twPathDel><twLogDel>2.750</twLogDel><twRouteDel>4.432</twRouteDel><twTotDel>7.182</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">U_VIDEO/clk_vga_BUFG</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.560</twSlack><twSrc BELType="FF">mcu0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_4</twSrc><twDest BELType="FF">U_VIDEO/Inst_dvid/Mshreg_latched_blue_7</twDest><twTotPathDel>7.161</twTotPathDel><twClkSkew dest = "-1.622" src = "-1.414">0.208</twClkSkew><twDelConst>2.500</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.460" fPhaseErr="0.424" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.691</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcu0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_4</twSrc><twDest BELType='FF'>U_VIDEO/Inst_dvid/Mshreg_latched_blue_7</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X4Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.500">CLK_167_BUFG</twSrcClk><twPathDel><twSite>SLICE_X4Y36.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>GPO_0&lt;2&gt;</twComp><twBEL>mcu0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.B2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>GPO_0&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>GPO_0&lt;2&gt;</twComp><twBEL>lut5905_354</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y36.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>lut5905_354</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>][3226_996</twComp><twBEL>lut5909_358</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y37.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>lut5909_358</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>GPO_0&lt;6&gt;</twComp><twBEL>lut5910_359</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>lut5910_359</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut5961_386</twComp><twBEL>lut5915_371</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y37.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>lut5915_371</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y37.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>lut5961_386</twComp><twBEL>lut5916_372</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y36.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>lut5916_372</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>][3205_970</twComp><twBEL>U_VIDEO/Inst_dvid/TDMS_encoder_blue/GND_40_o_GND_40_o_OR_50_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y37.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>U_VIDEO/Inst_dvid/TDMS_encoder_blue/GND_40_o_GND_40_o_OR_50_o</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y37.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>GPO_0&lt;7&gt;</twComp><twBEL>lut6017_976</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y36.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>lut6017_976</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>][3226_996</twComp><twBEL>lut6018_977</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>lut6018_977</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>][3226_996</twComp><twBEL>lut6019_978</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y36.CI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>][3211_979</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y36.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.065</twDelInfo><twComp>U_VIDEO/Inst_dvid/latched_blue&lt;6&gt;</twComp><twBEL>U_VIDEO/Inst_dvid/Mshreg_latched_blue_7</twBEL></twPathDel><twLogDel>2.804</twLogDel><twRouteDel>4.357</twRouteDel><twTotDel>7.161</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">U_VIDEO/clk_vga_BUFG</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1439" iCriticalPaths="1393" sType="EndPoint">Paths for end point U_VIDEO/Inst_dvid/TDMS_encoder_blue/dc_bias_3 (SLICE_X6Y37.A5), 1439 paths
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.537</twSlack><twSrc BELType="FF">mcu0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6</twSrc><twDest BELType="FF">U_VIDEO/Inst_dvid/TDMS_encoder_blue/dc_bias_3</twDest><twTotPathDel>7.138</twTotPathDel><twClkSkew dest = "-1.625" src = "-1.417">0.208</twClkSkew><twDelConst>2.500</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.460" fPhaseErr="0.424" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.691</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcu0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6</twSrc><twDest BELType='FF'>U_VIDEO/Inst_dvid/TDMS_encoder_blue/dc_bias_3</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X4Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.500">CLK_167_BUFG</twSrcClk><twPathDel><twSite>SLICE_X4Y37.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>GPO_0&lt;6&gt;</twComp><twBEL>mcu0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>GPO_0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>GPO_0&lt;2&gt;</twComp><twBEL>lut5905_354</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y36.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>lut5905_354</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>][3226_996</twComp><twBEL>lut5909_358</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y37.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>lut5909_358</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>GPO_0&lt;6&gt;</twComp><twBEL>lut5910_359</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>lut5910_359</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut5961_386</twComp><twBEL>lut5915_371</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y38.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>lut5915_371</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut5941_380</twComp><twBEL>lut5935_376</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y38.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>lut5935_376</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut5941_380</twComp><twBEL>lut5945_383</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y38.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>lut5945_383</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>U_VIDEO/Inst_dvid/TDMS_encoder_blue/dc_bias&lt;1&gt;</twComp><twBEL>lut5967_392</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y38.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>lut5967_392</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y38.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>U_VIDEO/Inst_dvid/TDMS_encoder_blue/dc_bias&lt;1&gt;</twComp><twBEL>U_VIDEO/Inst_dvid/TDMS_encoder_blue/Maccum_dc_bias_lut&lt;2&gt;_F</twBEL><twBEL>U_VIDEO/Inst_dvid/TDMS_encoder_blue/Maccum_dc_bias_lut&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>U_VIDEO/Inst_dvid/TDMS_encoder_blue/Maccum_dc_bias_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y37.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>U_VIDEO/Inst_dvid/TDMS_encoder_blue/dc_bias&lt;3&gt;</twComp><twBEL>lut5979_957</twBEL><twBEL>U_VIDEO/Inst_dvid/TDMS_encoder_blue/dc_bias_3</twBEL></twPathDel><twLogDel>2.686</twLogDel><twRouteDel>4.452</twRouteDel><twTotDel>7.138</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">U_VIDEO/clk_vga_BUFG</twDestClk><twPctLog>37.6</twPctLog><twPctRoute>62.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.518</twSlack><twSrc BELType="FF">mcu0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6</twSrc><twDest BELType="FF">U_VIDEO/Inst_dvid/TDMS_encoder_blue/dc_bias_3</twDest><twTotPathDel>7.119</twTotPathDel><twClkSkew dest = "-1.625" src = "-1.417">0.208</twClkSkew><twDelConst>2.500</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.460" fPhaseErr="0.424" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.691</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcu0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6</twSrc><twDest BELType='FF'>U_VIDEO/Inst_dvid/TDMS_encoder_blue/dc_bias_3</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X4Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.500">CLK_167_BUFG</twSrcClk><twPathDel><twSite>SLICE_X4Y37.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>GPO_0&lt;6&gt;</twComp><twBEL>mcu0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>GPO_0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>GPO_0&lt;2&gt;</twComp><twBEL>lut5905_354</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y36.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>lut5905_354</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>][3226_996</twComp><twBEL>lut5909_358</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y37.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>lut5909_358</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>GPO_0&lt;6&gt;</twComp><twBEL>lut5910_359</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y37.D5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>lut5910_359</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>GPO_0&lt;6&gt;</twComp><twBEL>lut5918_361</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y38.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>lut5918_361</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut5941_380</twComp><twBEL>lut5935_376</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y38.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>lut5935_376</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut5941_380</twComp><twBEL>lut5945_383</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y38.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>lut5945_383</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>U_VIDEO/Inst_dvid/TDMS_encoder_blue/dc_bias&lt;1&gt;</twComp><twBEL>lut5967_392</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y38.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>lut5967_392</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y38.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>U_VIDEO/Inst_dvid/TDMS_encoder_blue/dc_bias&lt;1&gt;</twComp><twBEL>U_VIDEO/Inst_dvid/TDMS_encoder_blue/Maccum_dc_bias_lut&lt;2&gt;_F</twBEL><twBEL>U_VIDEO/Inst_dvid/TDMS_encoder_blue/Maccum_dc_bias_lut&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>U_VIDEO/Inst_dvid/TDMS_encoder_blue/Maccum_dc_bias_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y37.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>U_VIDEO/Inst_dvid/TDMS_encoder_blue/dc_bias&lt;3&gt;</twComp><twBEL>lut5979_957</twBEL><twBEL>U_VIDEO/Inst_dvid/TDMS_encoder_blue/dc_bias_3</twBEL></twPathDel><twLogDel>2.632</twLogDel><twRouteDel>4.487</twRouteDel><twTotDel>7.119</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">U_VIDEO/clk_vga_BUFG</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.511</twSlack><twSrc BELType="FF">mcu0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_4</twSrc><twDest BELType="FF">U_VIDEO/Inst_dvid/TDMS_encoder_blue/dc_bias_3</twDest><twTotPathDel>7.109</twTotPathDel><twClkSkew dest = "-1.625" src = "-1.414">0.211</twClkSkew><twDelConst>2.500</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.460" fPhaseErr="0.424" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.691</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcu0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_4</twSrc><twDest BELType='FF'>U_VIDEO/Inst_dvid/TDMS_encoder_blue/dc_bias_3</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X4Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.500">CLK_167_BUFG</twSrcClk><twPathDel><twSite>SLICE_X4Y36.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>GPO_0&lt;2&gt;</twComp><twBEL>mcu0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.B2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>GPO_0&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>GPO_0&lt;2&gt;</twComp><twBEL>lut5905_354</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y36.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>lut5905_354</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>][3226_996</twComp><twBEL>lut5909_358</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y37.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>lut5909_358</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>GPO_0&lt;6&gt;</twComp><twBEL>lut5910_359</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>lut5910_359</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut5961_386</twComp><twBEL>lut5915_371</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y38.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>lut5915_371</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut5941_380</twComp><twBEL>lut5935_376</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y38.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>lut5935_376</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut5941_380</twComp><twBEL>lut5945_383</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y38.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>lut5945_383</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>U_VIDEO/Inst_dvid/TDMS_encoder_blue/dc_bias&lt;1&gt;</twComp><twBEL>lut5967_392</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y38.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>lut5967_392</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y38.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>U_VIDEO/Inst_dvid/TDMS_encoder_blue/dc_bias&lt;1&gt;</twComp><twBEL>U_VIDEO/Inst_dvid/TDMS_encoder_blue/Maccum_dc_bias_lut&lt;2&gt;_F</twBEL><twBEL>U_VIDEO/Inst_dvid/TDMS_encoder_blue/Maccum_dc_bias_lut&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>U_VIDEO/Inst_dvid/TDMS_encoder_blue/Maccum_dc_bias_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y37.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>U_VIDEO/Inst_dvid/TDMS_encoder_blue/dc_bias&lt;3&gt;</twComp><twBEL>lut5979_957</twBEL><twBEL>U_VIDEO/Inst_dvid/TDMS_encoder_blue/dc_bias_3</twBEL></twPathDel><twLogDel>2.686</twLogDel><twRouteDel>4.423</twRouteDel><twTotDel>7.109</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">U_VIDEO/clk_vga_BUFG</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;U_VIDEO/clk_vga&quot; derived from
 NET &quot;CLK_100_IBUFG&quot; PERIOD = 10 ns HIGH 50%;
 multiplied by 4.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_VIDEO/Inst_dvid/TDMS_encoder_green/dc_bias_2 (SLICE_X8Y41.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.406</twSlack><twSrc BELType="FF">U_VIDEO/Inst_dvid/TDMS_encoder_green/dc_bias_3</twSrc><twDest BELType="FF">U_VIDEO/Inst_dvid/TDMS_encoder_green/dc_bias_2</twDest><twTotPathDel>0.406</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_VIDEO/Inst_dvid/TDMS_encoder_green/dc_bias_3</twSrc><twDest BELType='FF'>U_VIDEO/Inst_dvid/TDMS_encoder_green/dc_bias_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">U_VIDEO/clk_vga_BUFG</twSrcClk><twPathDel><twSite>SLICE_X8Y41.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>U_VIDEO/Inst_dvid/TDMS_encoder_green/dc_bias&lt;3&gt;</twComp><twBEL>U_VIDEO/Inst_dvid/TDMS_encoder_green/dc_bias_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.085</twDelInfo><twComp>U_VIDEO/Inst_dvid/TDMS_encoder_green/dc_bias&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y41.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>U_VIDEO/Inst_dvid/TDMS_encoder_green/dc_bias&lt;3&gt;</twComp><twBEL>lut6073_1008</twBEL><twBEL>U_VIDEO/Inst_dvid/TDMS_encoder_green/dc_bias_2</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.085</twRouteDel><twTotDel>0.406</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">U_VIDEO/clk_vga_BUFG</twDestClk><twPctLog>79.1</twPctLog><twPctRoute>20.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_VIDEO/Inst_vga/r_vCounter_11 (SLICE_X4Y31.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.422</twSlack><twSrc BELType="FF">U_VIDEO/Inst_vga/r_vCounter_11</twSrc><twDest BELType="FF">U_VIDEO/Inst_vga/r_vCounter_11</twDest><twTotPathDel>0.422</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_VIDEO/Inst_vga/r_vCounter_11</twSrc><twDest BELType='FF'>U_VIDEO/Inst_vga/r_vCounter_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">U_VIDEO/clk_vga_BUFG</twSrcClk><twPathDel><twSite>SLICE_X4Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>U_VIDEO/Inst_vga/Madd_r_vCounter[11]_GND_54_o_add_2_OUT_xor&lt;11&gt;_rt</twComp><twBEL>U_VIDEO/Inst_vga/r_vCounter_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y31.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.032</twDelInfo><twComp>U_VIDEO/Inst_vga/Madd_r_vCounter[11]_GND_54_o_add_2_OUT_xor&lt;11&gt;_rt</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y31.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>U_VIDEO/Inst_vga/Madd_r_vCounter[11]_GND_54_o_add_2_OUT_xor&lt;11&gt;_rt</twComp><twBEL>lut6367_1085</twBEL><twBEL>U_VIDEO/Inst_vga/r_vCounter_11</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.032</twRouteDel><twTotDel>0.422</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">U_VIDEO/clk_vga_BUFG</twDestClk><twPctLog>92.4</twPctLog><twPctRoute>7.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_VIDEO/Inst_vga/r_vCounter_10 (SLICE_X4Y24.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.432</twSlack><twSrc BELType="FF">U_VIDEO/Inst_vga/r_vCounter_10</twSrc><twDest BELType="FF">U_VIDEO/Inst_vga/r_vCounter_10</twDest><twTotPathDel>0.432</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_VIDEO/Inst_vga/r_vCounter_10</twSrc><twDest BELType='FF'>U_VIDEO/Inst_vga/r_vCounter_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">U_VIDEO/clk_vga_BUFG</twSrcClk><twPathDel><twSite>SLICE_X4Y24.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>U_VIDEO/Inst_vga/r_vCounter&lt;10&gt;</twComp><twBEL>U_VIDEO/Inst_vga/r_vCounter_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y24.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.042</twDelInfo><twComp>U_VIDEO/Inst_vga/r_vCounter&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y24.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>U_VIDEO/Inst_vga/r_vCounter&lt;10&gt;</twComp><twBEL>lut6376_1089</twBEL><twBEL>U_VIDEO/Inst_vga/r_vCounter_10</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.042</twRouteDel><twTotDel>0.432</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">U_VIDEO/clk_vga_BUFG</twDestClk><twPctLog>90.3</twPctLog><twPctRoute>9.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="57"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;U_VIDEO/clk_vga&quot; derived from
 NET &quot;CLK_100_IBUFG&quot; PERIOD = 10 ns HIGH 50%;
 multiplied by 4.00 to 40 nS and duty cycle corrected to HIGH 20 nS 
</twPinLimitBanner><twPinLimit anchorID="58" type="MINPERIOD" name="Tdcmper_CLKDV" slack="34.620" period="40.000" constraintValue="40.000" deviceLimit="5.380" freqLimit="185.874" physResource="U_VIDEO/clocking_inst/DCM_SP_inst/CLKDV" logResource="U_VIDEO/clocking_inst/DCM_SP_inst/CLKDV" locationPin="DCM_X0Y0.CLKDV" clockNet="U_VIDEO/clk_vga"/><twPinLimit anchorID="59" type="MINPERIOD" name="Tbcper_I" slack="38.270" period="40.000" constraintValue="40.000" deviceLimit="1.730" freqLimit="578.035" physResource="U_VIDEO/clk_vga_BUFG/I0" logResource="U_VIDEO/clk_vga_BUFG/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="U_VIDEO/clk_vga"/><twPinLimit anchorID="60" type="MINPERIOD" name="Tcp" slack="39.000" period="40.000" constraintValue="40.000" deviceLimit="1.000" freqLimit="1000.000" physResource="U_VIDEO/Inst_dvid/latched_blue&lt;6&gt;/CLK" logResource="U_VIDEO/Inst_dvid/Mshreg_latched_blue_2/CLK" locationPin="SLICE_X6Y36.CLK" clockNet="U_VIDEO/clk_vga_BUFG"/></twPinLimitRpt></twConst><twConst anchorID="61" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;U_VIDEO/clk_dvi&quot; derived from  NET &quot;CLK_100_IBUFG&quot; PERIOD = 10 ns HIGH 50%;  divided by 1.25 to 8 nS and duty cycle corrected to HIGH 4 nS  </twConstName><twItemCnt>372</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>102</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.164</twMinPer></twConstHead><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point U_VIDEO/Inst_dvid/shift_blue_6 (SLICE_X6Y39.C3), 10 paths
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.836</twSlack><twSrc BELType="FF">U_VIDEO/Inst_dvid/shift_clock_2</twSrc><twDest BELType="FF">U_VIDEO/Inst_dvid/shift_blue_6</twDest><twTotPathDel>3.937</twTotPathDel><twClkSkew dest = "0.444" src = "0.456">0.012</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_VIDEO/Inst_dvid/shift_clock_2</twSrc><twDest BELType='FF'>U_VIDEO/Inst_dvid/shift_blue_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X10Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_VIDEO/clk_dvi_BUFG</twSrcClk><twPathDel><twSite>SLICE_X10Y27.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_clock&lt;3&gt;</twComp><twBEL>U_VIDEO/Inst_dvid/shift_clock_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y27.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_clock&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_clock&lt;9&gt;</twComp><twBEL>lut5593_801</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y36.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>lut5593_801</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_green&lt;9&gt;</twComp><twBEL>lut5594_802</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y39.C3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>lut5594_802</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y39.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_blue&lt;8&gt;</twComp><twBEL>lut5613_813</twBEL><twBEL>U_VIDEO/Inst_dvid/shift_blue_6</twBEL></twPathDel><twLogDel>1.200</twLogDel><twRouteDel>2.737</twRouteDel><twTotDel>3.937</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U_VIDEO/clk_dvi_BUFG</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.838</twSlack><twSrc BELType="FF">U_VIDEO/Inst_dvid/shift_clock_6</twSrc><twDest BELType="FF">U_VIDEO/Inst_dvid/shift_blue_6</twDest><twTotPathDel>3.933</twTotPathDel><twClkSkew dest = "0.444" src = "0.458">0.014</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_VIDEO/Inst_dvid/shift_clock_6</twSrc><twDest BELType='FF'>U_VIDEO/Inst_dvid/shift_blue_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X10Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_VIDEO/clk_dvi_BUFG</twSrcClk><twPathDel><twSite>SLICE_X10Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_clock&lt;7&gt;</twComp><twBEL>U_VIDEO/Inst_dvid/shift_clock_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y27.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_clock&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_clock&lt;9&gt;</twComp><twBEL>lut5593_801</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y36.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>lut5593_801</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_green&lt;9&gt;</twComp><twBEL>lut5594_802</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y39.C3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>lut5594_802</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y39.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_blue&lt;8&gt;</twComp><twBEL>lut5613_813</twBEL><twBEL>U_VIDEO/Inst_dvid/shift_blue_6</twBEL></twPathDel><twLogDel>1.200</twLogDel><twRouteDel>2.733</twRouteDel><twTotDel>3.933</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U_VIDEO/clk_dvi_BUFG</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.895</twSlack><twSrc BELType="FF">U_VIDEO/Inst_dvid/shift_clock_9</twSrc><twDest BELType="FF">U_VIDEO/Inst_dvid/shift_blue_6</twDest><twTotPathDel>3.878</twTotPathDel><twClkSkew dest = "0.444" src = "0.456">0.012</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_VIDEO/Inst_dvid/shift_clock_9</twSrc><twDest BELType='FF'>U_VIDEO/Inst_dvid/shift_blue_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X11Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_VIDEO/clk_dvi_BUFG</twSrcClk><twPathDel><twSite>SLICE_X11Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_clock&lt;9&gt;</twComp><twBEL>U_VIDEO/Inst_dvid/shift_clock_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_clock&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_clock&lt;9&gt;</twComp><twBEL>lut5593_801</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y36.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>lut5593_801</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_green&lt;9&gt;</twComp><twBEL>lut5594_802</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y39.C3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>lut5594_802</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y39.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_blue&lt;8&gt;</twComp><twBEL>lut5613_813</twBEL><twBEL>U_VIDEO/Inst_dvid/shift_blue_6</twBEL></twPathDel><twLogDel>1.144</twLogDel><twRouteDel>2.734</twRouteDel><twTotDel>3.878</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U_VIDEO/clk_dvi_BUFG</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point U_VIDEO/Inst_dvid/shift_blue_8 (SLICE_X6Y39.D2), 10 paths
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.847</twSlack><twSrc BELType="FF">U_VIDEO/Inst_dvid/shift_clock_2</twSrc><twDest BELType="FF">U_VIDEO/Inst_dvid/shift_blue_8</twDest><twTotPathDel>3.926</twTotPathDel><twClkSkew dest = "0.444" src = "0.456">0.012</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_VIDEO/Inst_dvid/shift_clock_2</twSrc><twDest BELType='FF'>U_VIDEO/Inst_dvid/shift_blue_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X10Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_VIDEO/clk_dvi_BUFG</twSrcClk><twPathDel><twSite>SLICE_X10Y27.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_clock&lt;3&gt;</twComp><twBEL>U_VIDEO/Inst_dvid/shift_clock_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y27.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_clock&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_clock&lt;9&gt;</twComp><twBEL>lut5593_801</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y36.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>lut5593_801</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_green&lt;9&gt;</twComp><twBEL>lut5594_802</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y39.D2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>lut5594_802</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y39.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_blue&lt;8&gt;</twComp><twBEL>lut5601_806</twBEL><twBEL>U_VIDEO/Inst_dvid/shift_blue_8</twBEL></twPathDel><twLogDel>1.200</twLogDel><twRouteDel>2.726</twRouteDel><twTotDel>3.926</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U_VIDEO/clk_dvi_BUFG</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.849</twSlack><twSrc BELType="FF">U_VIDEO/Inst_dvid/shift_clock_6</twSrc><twDest BELType="FF">U_VIDEO/Inst_dvid/shift_blue_8</twDest><twTotPathDel>3.922</twTotPathDel><twClkSkew dest = "0.444" src = "0.458">0.014</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_VIDEO/Inst_dvid/shift_clock_6</twSrc><twDest BELType='FF'>U_VIDEO/Inst_dvid/shift_blue_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X10Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_VIDEO/clk_dvi_BUFG</twSrcClk><twPathDel><twSite>SLICE_X10Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_clock&lt;7&gt;</twComp><twBEL>U_VIDEO/Inst_dvid/shift_clock_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y27.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_clock&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_clock&lt;9&gt;</twComp><twBEL>lut5593_801</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y36.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>lut5593_801</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_green&lt;9&gt;</twComp><twBEL>lut5594_802</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y39.D2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>lut5594_802</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y39.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_blue&lt;8&gt;</twComp><twBEL>lut5601_806</twBEL><twBEL>U_VIDEO/Inst_dvid/shift_blue_8</twBEL></twPathDel><twLogDel>1.200</twLogDel><twRouteDel>2.722</twRouteDel><twTotDel>3.922</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U_VIDEO/clk_dvi_BUFG</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.906</twSlack><twSrc BELType="FF">U_VIDEO/Inst_dvid/shift_clock_9</twSrc><twDest BELType="FF">U_VIDEO/Inst_dvid/shift_blue_8</twDest><twTotPathDel>3.867</twTotPathDel><twClkSkew dest = "0.444" src = "0.456">0.012</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_VIDEO/Inst_dvid/shift_clock_9</twSrc><twDest BELType='FF'>U_VIDEO/Inst_dvid/shift_blue_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X11Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_VIDEO/clk_dvi_BUFG</twSrcClk><twPathDel><twSite>SLICE_X11Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_clock&lt;9&gt;</twComp><twBEL>U_VIDEO/Inst_dvid/shift_clock_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_clock&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_clock&lt;9&gt;</twComp><twBEL>lut5593_801</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y36.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>lut5593_801</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_green&lt;9&gt;</twComp><twBEL>lut5594_802</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y39.D2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>lut5594_802</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y39.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_blue&lt;8&gt;</twComp><twBEL>lut5601_806</twBEL><twBEL>U_VIDEO/Inst_dvid/shift_blue_8</twBEL></twPathDel><twLogDel>1.144</twLogDel><twRouteDel>2.723</twRouteDel><twTotDel>3.867</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U_VIDEO/clk_dvi_BUFG</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point U_VIDEO/Inst_dvid/shift_green_8 (SLICE_X8Y39.D2), 10 paths
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.888</twSlack><twSrc BELType="FF">U_VIDEO/Inst_dvid/shift_clock_2</twSrc><twDest BELType="FF">U_VIDEO/Inst_dvid/shift_green_8</twDest><twTotPathDel>3.872</twTotPathDel><twClkSkew dest = "0.431" src = "0.456">0.025</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_VIDEO/Inst_dvid/shift_clock_2</twSrc><twDest BELType='FF'>U_VIDEO/Inst_dvid/shift_green_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X10Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_VIDEO/clk_dvi_BUFG</twSrcClk><twPathDel><twSite>SLICE_X10Y27.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_clock&lt;3&gt;</twComp><twBEL>U_VIDEO/Inst_dvid/shift_clock_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y27.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_clock&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_clock&lt;9&gt;</twComp><twBEL>lut5593_801</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y36.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>lut5593_801</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_green&lt;9&gt;</twComp><twBEL>lut5594_802</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y39.D2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>lut5594_802</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y39.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_green&lt;8&gt;</twComp><twBEL>lut5661_844</twBEL><twBEL>U_VIDEO/Inst_dvid/shift_green_8</twBEL></twPathDel><twLogDel>1.252</twLogDel><twRouteDel>2.620</twRouteDel><twTotDel>3.872</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U_VIDEO/clk_dvi_BUFG</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.890</twSlack><twSrc BELType="FF">U_VIDEO/Inst_dvid/shift_clock_6</twSrc><twDest BELType="FF">U_VIDEO/Inst_dvid/shift_green_8</twDest><twTotPathDel>3.868</twTotPathDel><twClkSkew dest = "0.431" src = "0.458">0.027</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_VIDEO/Inst_dvid/shift_clock_6</twSrc><twDest BELType='FF'>U_VIDEO/Inst_dvid/shift_green_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X10Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_VIDEO/clk_dvi_BUFG</twSrcClk><twPathDel><twSite>SLICE_X10Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_clock&lt;7&gt;</twComp><twBEL>U_VIDEO/Inst_dvid/shift_clock_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y27.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_clock&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_clock&lt;9&gt;</twComp><twBEL>lut5593_801</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y36.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>lut5593_801</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_green&lt;9&gt;</twComp><twBEL>lut5594_802</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y39.D2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>lut5594_802</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y39.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_green&lt;8&gt;</twComp><twBEL>lut5661_844</twBEL><twBEL>U_VIDEO/Inst_dvid/shift_green_8</twBEL></twPathDel><twLogDel>1.252</twLogDel><twRouteDel>2.616</twRouteDel><twTotDel>3.868</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U_VIDEO/clk_dvi_BUFG</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.947</twSlack><twSrc BELType="FF">U_VIDEO/Inst_dvid/shift_clock_9</twSrc><twDest BELType="FF">U_VIDEO/Inst_dvid/shift_green_8</twDest><twTotPathDel>3.813</twTotPathDel><twClkSkew dest = "0.431" src = "0.456">0.025</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_VIDEO/Inst_dvid/shift_clock_9</twSrc><twDest BELType='FF'>U_VIDEO/Inst_dvid/shift_green_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X11Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_VIDEO/clk_dvi_BUFG</twSrcClk><twPathDel><twSite>SLICE_X11Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_clock&lt;9&gt;</twComp><twBEL>U_VIDEO/Inst_dvid/shift_clock_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_clock&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_clock&lt;9&gt;</twComp><twBEL>lut5593_801</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y36.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>lut5593_801</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_green&lt;9&gt;</twComp><twBEL>lut5594_802</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y39.D2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>lut5594_802</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y39.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_green&lt;8&gt;</twComp><twBEL>lut5661_844</twBEL><twBEL>U_VIDEO/Inst_dvid/shift_green_8</twBEL></twPathDel><twLogDel>1.196</twLogDel><twRouteDel>2.617</twRouteDel><twTotDel>3.813</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U_VIDEO/clk_dvi_BUFG</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;U_VIDEO/clk_dvi&quot; derived from
 NET &quot;CLK_100_IBUFG&quot; PERIOD = 10 ns HIGH 50%;
 divided by 1.25 to 8 nS and duty cycle corrected to HIGH 4 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_VIDEO/Inst_dvid/shift_green_8 (SLICE_X8Y39.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.039</twSlack><twSrc BELType="FF">U_VIDEO/Inst_dvid/latched_green_8</twSrc><twDest BELType="FF">U_VIDEO/Inst_dvid/shift_green_8</twDest><twTotPathDel>0.639</twTotPathDel><twClkSkew dest = "0.964" src = "0.739">-0.225</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.375</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_VIDEO/Inst_dvid/latched_green_8</twSrc><twDest BELType='FF'>U_VIDEO/Inst_dvid/shift_green_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_VIDEO/clk_vga_BUFG</twSrcClk><twPathDel><twSite>SLICE_X9Y39.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>U_VIDEO/Inst_dvid/latched_green&lt;8&gt;</twComp><twBEL>U_VIDEO/Inst_dvid/latched_green_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y39.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.251</twDelInfo><twComp>U_VIDEO/Inst_dvid/latched_green&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y39.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_green&lt;8&gt;</twComp><twBEL>lut5661_844</twBEL><twBEL>U_VIDEO/Inst_dvid/shift_green_8</twBEL></twPathDel><twLogDel>0.388</twLogDel><twRouteDel>0.251</twRouteDel><twTotDel>0.639</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U_VIDEO/clk_dvi_BUFG</twDestClk><twPctLog>60.7</twPctLog><twPctRoute>39.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_VIDEO/Inst_dvid/shift_blue_9 (SLICE_X8Y36.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.064</twSlack><twSrc BELType="FF">U_VIDEO/Inst_dvid/latched_blue_9</twSrc><twDest BELType="FF">U_VIDEO/Inst_dvid/shift_blue_9</twDest><twTotPathDel>0.651</twTotPathDel><twClkSkew dest = "0.971" src = "0.759">-0.212</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.375</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_VIDEO/Inst_dvid/latched_blue_9</twSrc><twDest BELType='FF'>U_VIDEO/Inst_dvid/shift_blue_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_VIDEO/clk_vga_BUFG</twSrcClk><twPathDel><twSite>SLICE_X6Y36.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>U_VIDEO/Inst_dvid/latched_blue&lt;6&gt;</twComp><twBEL>U_VIDEO/Inst_dvid/latched_blue_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y36.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.227</twDelInfo><twComp>U_VIDEO/Inst_dvid/latched_blue&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y36.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_green&lt;9&gt;</twComp><twBEL>lut5595_803</twBEL><twBEL>U_VIDEO/Inst_dvid/shift_blue_9</twBEL></twPathDel><twLogDel>0.424</twLogDel><twRouteDel>0.227</twRouteDel><twTotDel>0.651</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U_VIDEO/clk_dvi_BUFG</twDestClk><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_VIDEO/Inst_dvid/shift_blue_2 (SLICE_X6Y39.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.075</twSlack><twSrc BELType="FF">U_VIDEO/Inst_dvid/latched_blue_2</twSrc><twDest BELType="FF">U_VIDEO/Inst_dvid/shift_blue_2</twDest><twTotPathDel>0.668</twTotPathDel><twClkSkew dest = "0.977" src = "0.759">-0.218</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.375</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_VIDEO/Inst_dvid/latched_blue_2</twSrc><twDest BELType='FF'>U_VIDEO/Inst_dvid/shift_blue_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_VIDEO/clk_vga_BUFG</twSrcClk><twPathDel><twSite>SLICE_X6Y36.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.266</twDelInfo><twComp>U_VIDEO/Inst_dvid/latched_blue&lt;6&gt;</twComp><twBEL>U_VIDEO/Inst_dvid/latched_blue_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y39.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.271</twDelInfo><twComp>U_VIDEO/Inst_dvid/latched_blue&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y39.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>U_VIDEO/Inst_dvid/shift_blue&lt;8&gt;</twComp><twBEL>lut5637_829</twBEL><twBEL>U_VIDEO/Inst_dvid/shift_blue_2</twBEL></twPathDel><twLogDel>0.397</twLogDel><twRouteDel>0.271</twRouteDel><twTotDel>0.668</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U_VIDEO/clk_dvi_BUFG</twDestClk><twPctLog>59.4</twPctLog><twPctRoute>40.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="86"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;U_VIDEO/clk_dvi&quot; derived from
 NET &quot;CLK_100_IBUFG&quot; PERIOD = 10 ns HIGH 50%;
 divided by 1.25 to 8 nS and duty cycle corrected to HIGH 4 nS 
</twPinLimitBanner><twPinLimit anchorID="87" type="MINPERIOD" name="Tdcmper_CLKFX" slack="5.330" period="8.000" constraintValue="8.000" deviceLimit="2.670" freqLimit="374.532" physResource="U_VIDEO/clocking_inst/DCM_SP_inst/CLKFX" logResource="U_VIDEO/clocking_inst/DCM_SP_inst/CLKFX" locationPin="DCM_X0Y0.CLKFX" clockNet="U_VIDEO/clk_dvi"/><twPinLimit anchorID="88" type="MINPERIOD" name="Tbcper_I" slack="6.270" period="8.000" constraintValue="8.000" deviceLimit="1.730" freqLimit="578.035" physResource="U_VIDEO/clk_dvi_BUFG/I0" logResource="U_VIDEO/clk_dvi_BUFG/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="U_VIDEO/clk_dvi"/><twPinLimit anchorID="89" type="MINPERIOD" name="Tockper" slack="6.361" period="8.000" constraintValue="8.000" deviceLimit="1.639" freqLimit="610.128" physResource="U_VIDEO/blue_s/CLK0" logResource="U_VIDEO/Inst_dvid/ODDR2_blue/CK0" locationPin="OLOGIC_X1Y61.CLK0" clockNet="U_VIDEO/clk_dvi_BUFG"/></twPinLimitRpt></twConst><twConst anchorID="90" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;U_VIDEO/clk_dvin&quot; derived from  NET &quot;CLK_100_IBUFG&quot; PERIOD = 10 ns HIGH 50%;  divided by 1.25 to 8 nS and duty cycle corrected to HIGH 4 nS  </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.670</twMinPer></twConstHead><twPinLimitRpt anchorID="91"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;U_VIDEO/clk_dvin&quot; derived from
 NET &quot;CLK_100_IBUFG&quot; PERIOD = 10 ns HIGH 50%;
 divided by 1.25 to 8 nS and duty cycle corrected to HIGH 4 nS 
</twPinLimitBanner><twPinLimit anchorID="92" type="MINPERIOD" name="Tdcmper_CLKFX" slack="5.330" period="8.000" constraintValue="8.000" deviceLimit="2.670" freqLimit="374.532" physResource="U_VIDEO/clocking_inst/DCM_SP_inst/CLKFX180" logResource="U_VIDEO/clocking_inst/DCM_SP_inst/CLKFX180" locationPin="DCM_X0Y0.CLKFX180" clockNet="U_VIDEO/clk_dvin"/><twPinLimit anchorID="93" type="MINPERIOD" name="Tbcper_I" slack="6.270" period="8.000" constraintValue="8.000" deviceLimit="1.730" freqLimit="578.035" physResource="U_VIDEO/clk_dvin_BUFG/I0" logResource="U_VIDEO/clk_dvin_BUFG/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="U_VIDEO/clk_dvin"/><twPinLimit anchorID="94" type="MINPERIOD" name="Tockper" slack="6.597" period="8.000" constraintValue="8.000" deviceLimit="1.403" freqLimit="712.758" physResource="U_VIDEO/blue_s/CLK1" logResource="U_VIDEO/Inst_dvid/ODDR2_blue/CK1" locationPin="OLOGIC_X1Y61.CLK1" clockNet="U_VIDEO/clk_dvin_BUFG"/></twPinLimitRpt></twConst><twConst anchorID="95" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;CLK_167&quot; derived from  NET &quot;CLK_100_IBUFG&quot; PERIOD = 10 ns HIGH 50%;  divided by 1.33 to 7.500 nS and duty cycle corrected to HIGH 3.750 nS  </twConstName><twItemCnt>136409</twItemCnt><twErrCntSetup>214</twErrCntSetup><twErrCntEndPt>214</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4262</twEndPtCnt><twPathErrCnt>1002</twPathErrCnt><twMinPer>21.369</twMinPer></twConstHead><twPathRptBanner iPaths="12" iCriticalPaths="3" sType="EndPoint">Paths for end point ram_arbit/U_MEMCNT/MEM_A_2 (SLICE_X24Y20.CE), 12 paths
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.623</twSlack><twSrc BELType="FF">IO_Read_Strobe_r</twSrc><twDest BELType="FF">ram_arbit/U_MEMCNT/MEM_A_2</twDest><twTotPathDel>3.091</twTotPathDel><twClkSkew dest = "-1.721" src = "1.951">3.672</twClkSkew><twDelConst>2.500</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.350" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.360</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>IO_Read_Strobe_r</twSrc><twDest BELType='FF'>ram_arbit/U_MEMCNT/MEM_A_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X23Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">CLK_100_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X23Y20.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>IO_Read_Strobe_r</twComp><twBEL>IO_Read_Strobe_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y20.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>IO_Read_Strobe_r</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>IO_Write_Strobe_r</twComp><twBEL>lut5307_662_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y23.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>lut5307_6621</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>IO_Address_r&lt;14&gt;</twComp><twBEL>][2869_664</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y20.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>][2869_664</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y20.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>ram_arbit/U_MEMCNT/MEM_A&lt;3&gt;</twComp><twBEL>ram_arbit/U_MEMCNT/MEM_A_2</twBEL></twPathDel><twLogDel>1.188</twLogDel><twRouteDel>1.903</twRouteDel><twTotDel>3.091</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="22.500">CLK_167_BUFG</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.563</twSlack><twSrc BELType="FF">IO_Write_Strobe_r</twSrc><twDest BELType="FF">ram_arbit/U_MEMCNT/MEM_A_2</twDest><twTotPathDel>3.031</twTotPathDel><twClkSkew dest = "-1.721" src = "1.951">3.672</twClkSkew><twDelConst>2.500</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.350" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.360</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>IO_Write_Strobe_r</twSrc><twDest BELType='FF'>ram_arbit/U_MEMCNT/MEM_A_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">CLK_100_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X22Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>IO_Write_Strobe_r</twComp><twBEL>IO_Write_Strobe_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y20.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>IO_Write_Strobe_r</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>IO_Write_Strobe_r</twComp><twBEL>lut5307_662_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y23.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>lut5307_6621</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>IO_Address_r&lt;14&gt;</twComp><twBEL>][2869_664</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y20.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>][2869_664</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y20.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>ram_arbit/U_MEMCNT/MEM_A&lt;3&gt;</twComp><twBEL>ram_arbit/U_MEMCNT/MEM_A_2</twBEL></twPathDel><twLogDel>1.244</twLogDel><twRouteDel>1.787</twRouteDel><twTotDel>3.031</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="22.500">CLK_167_BUFG</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.386</twSlack><twSrc BELType="FF">IO_EN_r</twSrc><twDest BELType="FF">ram_arbit/U_MEMCNT/MEM_A_2</twDest><twTotPathDel>2.857</twTotPathDel><twClkSkew dest = "-1.721" src = "1.948">3.669</twClkSkew><twDelConst>2.500</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.350" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.360</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>IO_EN_r</twSrc><twDest BELType='FF'>ram_arbit/U_MEMCNT/MEM_A_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">CLK_100_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X22Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>IO_EN_r</twComp><twBEL>IO_EN_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y20.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>IO_EN_r</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>IO_Write_Strobe_r</twComp><twBEL>lut5307_662_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y23.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>lut5307_6621</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>IO_Address_r&lt;14&gt;</twComp><twBEL>][2869_664</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y20.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>][2869_664</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y20.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>ram_arbit/U_MEMCNT/MEM_A&lt;3&gt;</twComp><twBEL>ram_arbit/U_MEMCNT/MEM_A_2</twBEL></twPathDel><twLogDel>1.244</twLogDel><twRouteDel>1.613</twRouteDel><twTotDel>2.857</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="22.500">CLK_167_BUFG</twDestClk><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="3" sType="EndPoint">Paths for end point ram_arbit/U_MEMCNT/MEM_A_3 (SLICE_X24Y20.CE), 12 paths
</twPathRptBanner><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.584</twSlack><twSrc BELType="FF">IO_Read_Strobe_r</twSrc><twDest BELType="FF">ram_arbit/U_MEMCNT/MEM_A_3</twDest><twTotPathDel>3.052</twTotPathDel><twClkSkew dest = "-1.721" src = "1.951">3.672</twClkSkew><twDelConst>2.500</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.350" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.360</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>IO_Read_Strobe_r</twSrc><twDest BELType='FF'>ram_arbit/U_MEMCNT/MEM_A_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X23Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">CLK_100_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X23Y20.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>IO_Read_Strobe_r</twComp><twBEL>IO_Read_Strobe_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y20.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>IO_Read_Strobe_r</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>IO_Write_Strobe_r</twComp><twBEL>lut5307_662_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y23.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>lut5307_6621</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>IO_Address_r&lt;14&gt;</twComp><twBEL>][2869_664</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y20.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>][2869_664</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y20.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>ram_arbit/U_MEMCNT/MEM_A&lt;3&gt;</twComp><twBEL>ram_arbit/U_MEMCNT/MEM_A_3</twBEL></twPathDel><twLogDel>1.149</twLogDel><twRouteDel>1.903</twRouteDel><twTotDel>3.052</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="22.500">CLK_167_BUFG</twDestClk><twPctLog>37.6</twPctLog><twPctRoute>62.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.524</twSlack><twSrc BELType="FF">IO_Write_Strobe_r</twSrc><twDest BELType="FF">ram_arbit/U_MEMCNT/MEM_A_3</twDest><twTotPathDel>2.992</twTotPathDel><twClkSkew dest = "-1.721" src = "1.951">3.672</twClkSkew><twDelConst>2.500</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.350" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.360</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>IO_Write_Strobe_r</twSrc><twDest BELType='FF'>ram_arbit/U_MEMCNT/MEM_A_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">CLK_100_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X22Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>IO_Write_Strobe_r</twComp><twBEL>IO_Write_Strobe_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y20.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>IO_Write_Strobe_r</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>IO_Write_Strobe_r</twComp><twBEL>lut5307_662_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y23.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>lut5307_6621</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>IO_Address_r&lt;14&gt;</twComp><twBEL>][2869_664</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y20.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>][2869_664</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y20.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>ram_arbit/U_MEMCNT/MEM_A&lt;3&gt;</twComp><twBEL>ram_arbit/U_MEMCNT/MEM_A_3</twBEL></twPathDel><twLogDel>1.205</twLogDel><twRouteDel>1.787</twRouteDel><twTotDel>2.992</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="22.500">CLK_167_BUFG</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.347</twSlack><twSrc BELType="FF">IO_EN_r</twSrc><twDest BELType="FF">ram_arbit/U_MEMCNT/MEM_A_3</twDest><twTotPathDel>2.818</twTotPathDel><twClkSkew dest = "-1.721" src = "1.948">3.669</twClkSkew><twDelConst>2.500</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.350" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.360</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>IO_EN_r</twSrc><twDest BELType='FF'>ram_arbit/U_MEMCNT/MEM_A_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">CLK_100_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X22Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>IO_EN_r</twComp><twBEL>IO_EN_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y20.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>IO_EN_r</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>IO_Write_Strobe_r</twComp><twBEL>lut5307_662_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y23.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>lut5307_6621</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>IO_Address_r&lt;14&gt;</twComp><twBEL>][2869_664</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y20.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>][2869_664</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y20.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>ram_arbit/U_MEMCNT/MEM_A&lt;3&gt;</twComp><twBEL>ram_arbit/U_MEMCNT/MEM_A_3</twBEL></twPathDel><twLogDel>1.205</twLogDel><twRouteDel>1.613</twRouteDel><twTotDel>2.818</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="22.500">CLK_167_BUFG</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="3" sType="EndPoint">Paths for end point ram_arbit/U_MEMCNT/MEM_A_1 (SLICE_X26Y20.CE), 12 paths
</twPathRptBanner><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.572</twSlack><twSrc BELType="FF">IO_Read_Strobe_r</twSrc><twDest BELType="FF">ram_arbit/U_MEMCNT/MEM_A_1</twDest><twTotPathDel>3.046</twTotPathDel><twClkSkew dest = "-1.715" src = "1.951">3.666</twClkSkew><twDelConst>2.500</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.350" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.360</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>IO_Read_Strobe_r</twSrc><twDest BELType='FF'>ram_arbit/U_MEMCNT/MEM_A_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X23Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">CLK_100_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X23Y20.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>IO_Read_Strobe_r</twComp><twBEL>IO_Read_Strobe_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y20.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>IO_Read_Strobe_r</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>IO_Write_Strobe_r</twComp><twBEL>lut5307_662_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y23.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>lut5307_6621</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>IO_Address_r&lt;14&gt;</twComp><twBEL>][2869_664</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y20.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>][2869_664</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y20.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>ram_arbit/U_MEMCNT/MEM_A&lt;1&gt;</twComp><twBEL>ram_arbit/U_MEMCNT/MEM_A_1</twBEL></twPathDel><twLogDel>1.148</twLogDel><twRouteDel>1.898</twRouteDel><twTotDel>3.046</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="22.500">CLK_167_BUFG</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.512</twSlack><twSrc BELType="FF">IO_Write_Strobe_r</twSrc><twDest BELType="FF">ram_arbit/U_MEMCNT/MEM_A_1</twDest><twTotPathDel>2.986</twTotPathDel><twClkSkew dest = "-1.715" src = "1.951">3.666</twClkSkew><twDelConst>2.500</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.350" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.360</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>IO_Write_Strobe_r</twSrc><twDest BELType='FF'>ram_arbit/U_MEMCNT/MEM_A_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">CLK_100_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X22Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>IO_Write_Strobe_r</twComp><twBEL>IO_Write_Strobe_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y20.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>IO_Write_Strobe_r</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>IO_Write_Strobe_r</twComp><twBEL>lut5307_662_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y23.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>lut5307_6621</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>IO_Address_r&lt;14&gt;</twComp><twBEL>][2869_664</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y20.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>][2869_664</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y20.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>ram_arbit/U_MEMCNT/MEM_A&lt;1&gt;</twComp><twBEL>ram_arbit/U_MEMCNT/MEM_A_1</twBEL></twPathDel><twLogDel>1.204</twLogDel><twRouteDel>1.782</twRouteDel><twTotDel>2.986</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="22.500">CLK_167_BUFG</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.335</twSlack><twSrc BELType="FF">IO_EN_r</twSrc><twDest BELType="FF">ram_arbit/U_MEMCNT/MEM_A_1</twDest><twTotPathDel>2.812</twTotPathDel><twClkSkew dest = "-1.715" src = "1.948">3.663</twClkSkew><twDelConst>2.500</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.350" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.360</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>IO_EN_r</twSrc><twDest BELType='FF'>ram_arbit/U_MEMCNT/MEM_A_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">CLK_100_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X22Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>IO_EN_r</twComp><twBEL>IO_EN_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y20.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>IO_EN_r</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>IO_Write_Strobe_r</twComp><twBEL>lut5307_662_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y23.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>lut5307_6621</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>IO_Address_r&lt;14&gt;</twComp><twBEL>][2869_664</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y20.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>][2869_664</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y20.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>ram_arbit/U_MEMCNT/MEM_A&lt;1&gt;</twComp><twBEL>ram_arbit/U_MEMCNT/MEM_A_1</twBEL></twPathDel><twLogDel>1.204</twLogDel><twRouteDel>1.608</twRouteDel><twTotDel>2.812</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="22.500">CLK_167_BUFG</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;CLK_167&quot; derived from
 NET &quot;CLK_100_IBUFG&quot; PERIOD = 10 ns HIGH 50%;
 divided by 1.33 to 7.500 nS and duty cycle corrected to HIGH 3.750 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel_0 (SLICE_X22Y18.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.244</twSlack><twSrc BELType="FF">mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/FDRE_I</twSrc><twDest BELType="FF">mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel_0</twDest><twTotPathDel>0.248</twTotPathDel><twClkSkew dest = "0.043" src = "0.039">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/FDRE_I</twSrc><twDest BELType='FF'>mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">CLK_167_BUFG</twSrcClk><twPathDel><twSite>SLICE_X22Y19.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Data_Enable</twComp><twBEL>mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/FDRE_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y18.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Data_Enable</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y18.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.104</twDelInfo><twComp>mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel&lt;0&gt;</twComp><twBEL>mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel_0</twBEL></twPathDel><twLogDel>0.130</twLogDel><twRouteDel>0.118</twRouteDel><twTotDel>0.248</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">CLK_167_BUFG</twDestClk><twPctLog>52.4</twPctLog><twPctRoute>47.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel_1 (SLICE_X22Y18.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.246</twSlack><twSrc BELType="FF">mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/FDRE_I</twSrc><twDest BELType="FF">mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel_1</twDest><twTotPathDel>0.250</twTotPathDel><twClkSkew dest = "0.043" src = "0.039">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/FDRE_I</twSrc><twDest BELType='FF'>mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">CLK_167_BUFG</twSrcClk><twPathDel><twSite>SLICE_X22Y19.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Data_Enable</twComp><twBEL>mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/FDRE_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y18.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Data_Enable</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y18.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel&lt;0&gt;</twComp><twBEL>mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel_1</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.118</twRouteDel><twTotDel>0.250</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">CLK_167_BUFG</twDestClk><twPctLog>52.8</twPctLog><twPctRoute>47.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel_2 (SLICE_X22Y18.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.256</twSlack><twSrc BELType="FF">mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/FDRE_I</twSrc><twDest BELType="FF">mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel_2</twDest><twTotPathDel>0.260</twTotPathDel><twClkSkew dest = "0.043" src = "0.039">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/FDRE_I</twSrc><twDest BELType='FF'>mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">CLK_167_BUFG</twSrcClk><twPathDel><twSite>SLICE_X22Y19.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Data_Enable</twComp><twBEL>mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/FDRE_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y18.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Data_Enable</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y18.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.092</twDelInfo><twComp>mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel&lt;0&gt;</twComp><twBEL>mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel_2</twBEL></twPathDel><twLogDel>0.142</twLogDel><twRouteDel>0.118</twRouteDel><twTotDel>0.260</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">CLK_167_BUFG</twDestClk><twPctLog>54.6</twPctLog><twPctRoute>45.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="120"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;CLK_167&quot; derived from
 NET &quot;CLK_100_IBUFG&quot; PERIOD = 10 ns HIGH 50%;
 divided by 1.33 to 7.500 nS and duty cycle corrected to HIGH 3.750 nS 
</twPinLimitBanner><twPinLimit anchorID="121" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="4.376" period="7.500" constraintValue="7.500" deviceLimit="3.124" freqLimit="320.102" physResource="mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA" logResource="mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA" locationPin="RAMB16_X1Y4.CLKA" clockNet="CLK_167_BUFG"/><twPinLimit anchorID="122" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.376" period="7.500" constraintValue="7.500" deviceLimit="3.124" freqLimit="320.102" physResource="mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB" logResource="mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB" locationPin="RAMB16_X1Y4.CLKB" clockNet="CLK_167_BUFG"/><twPinLimit anchorID="123" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="4.376" period="7.500" constraintValue="7.500" deviceLimit="3.124" freqLimit="320.102" physResource="mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1/CLKA" logResource="mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1/CLKA" locationPin="RAMB16_X1Y8.CLKA" clockNet="CLK_167_BUFG"/></twPinLimitRpt></twConst><twConst anchorID="124" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC &quot;TS_CLK_100&quot; = PERIOD CLK_100 100Mhz INPUT_JITTER 95ps;" ScopeName="">TS_CLK_100 = PERIOD TIMEGRP &quot;CLK_100&quot; 100 MHz HIGH 50% INPUT_JITTER 0.095 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.340</twMinPer></twConstHead><twPinLimitRpt anchorID="125"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_100 = PERIOD TIMEGRP &quot;CLK_100&quot; 100 MHz HIGH 50% INPUT_JITTER 0.095 ns;</twPinLimitBanner><twPinLimit anchorID="126" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="DCM_MEMCNT/CLKIN" logResource="DCM_MEMCNT/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="DCM_MEMCNT_ML_NEW_DIVCLK"/><twPinLimit anchorID="127" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="DCM_MEMCNT/CLKIN" logResource="DCM_MEMCNT/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="DCM_MEMCNT_ML_NEW_DIVCLK"/><twPinLimit anchorID="128" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="U_VIDEO/clocking_inst/DCM_SP_inst/CLKIN" logResource="U_VIDEO/clocking_inst/DCM_SP_inst/CLKIN" locationPin="DCM_X0Y0.CLKIN" clockNet="U_VIDEO/clocking_inst/DCM_SP_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="129" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC &quot;TS_CLK_100&quot; = PERIOD CLK_100 100Mhz INPUT_JITTER 95ps;" ScopeName="">TS_U_VIDEO_clk_dvi = PERIOD TIMEGRP &quot;U_VIDEO_clk_dvi&quot; TS_CLK_100 * 1.25 HIGH         50% INPUT_JITTER 0.095 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.730</twMinPer></twConstHead><twPinLimitRpt anchorID="130"><twPinLimitBanner>Component Switching Limit Checks: TS_U_VIDEO_clk_dvi = PERIOD TIMEGRP &quot;U_VIDEO_clk_dvi&quot; TS_CLK_100 * 1.25 HIGH
        50% INPUT_JITTER 0.095 ns;</twPinLimitBanner><twPinLimit anchorID="131" type="MINPERIOD" name="Tbcper_I" slack="6.270" period="8.000" constraintValue="8.000" deviceLimit="1.730" freqLimit="578.035" physResource="U_VIDEO/clk_dvi_BUFG/I0" logResource="U_VIDEO/clk_dvi_BUFG/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="U_VIDEO/clk_dvi"/><twPinLimit anchorID="132" type="MINPERIOD" name="Tockper" slack="6.361" period="8.000" constraintValue="8.000" deviceLimit="1.639" freqLimit="610.128" physResource="U_VIDEO/blue_s/CLK0" logResource="U_VIDEO/Inst_dvid/ODDR2_blue/CK0" locationPin="OLOGIC_X1Y61.CLK0" clockNet="U_VIDEO/clk_dvi_BUFG"/><twPinLimit anchorID="133" type="MINPERIOD" name="Tockper" slack="6.361" period="8.000" constraintValue="8.000" deviceLimit="1.639" freqLimit="610.128" physResource="U_VIDEO/green_s/CLK0" logResource="U_VIDEO/Inst_dvid/ODDR2_green/CK0" locationPin="OLOGIC_X4Y63.CLK0" clockNet="U_VIDEO/clk_dvi_BUFG"/></twPinLimitRpt></twConst><twConst anchorID="134" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC &quot;TS_CLK_100&quot; = PERIOD CLK_100 100Mhz INPUT_JITTER 95ps;" ScopeName="">TS_U_VIDEO_clk_dvin = PERIOD TIMEGRP &quot;U_VIDEO_clk_dvin&quot; TS_CLK_100 * 1.25         PHASE 4 ns HIGH 50% INPUT_JITTER 0.095 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.730</twMinPer></twConstHead><twPinLimitRpt anchorID="135"><twPinLimitBanner>Component Switching Limit Checks: TS_U_VIDEO_clk_dvin = PERIOD TIMEGRP &quot;U_VIDEO_clk_dvin&quot; TS_CLK_100 * 1.25
        PHASE 4 ns HIGH 50% INPUT_JITTER 0.095 ns;</twPinLimitBanner><twPinLimit anchorID="136" type="MINPERIOD" name="Tbcper_I" slack="6.270" period="8.000" constraintValue="8.000" deviceLimit="1.730" freqLimit="578.035" physResource="U_VIDEO/clk_dvin_BUFG/I0" logResource="U_VIDEO/clk_dvin_BUFG/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="U_VIDEO/clk_dvin"/><twPinLimit anchorID="137" type="MINPERIOD" name="Tockper" slack="6.597" period="8.000" constraintValue="8.000" deviceLimit="1.403" freqLimit="712.758" physResource="U_VIDEO/blue_s/CLK1" logResource="U_VIDEO/Inst_dvid/ODDR2_blue/CK1" locationPin="OLOGIC_X1Y61.CLK1" clockNet="U_VIDEO/clk_dvin_BUFG"/><twPinLimit anchorID="138" type="MINPERIOD" name="Tockper" slack="6.597" period="8.000" constraintValue="8.000" deviceLimit="1.403" freqLimit="712.758" physResource="U_VIDEO/green_s/CLK1" logResource="U_VIDEO/Inst_dvid/ODDR2_green/CK1" locationPin="OLOGIC_X4Y63.CLK1" clockNet="U_VIDEO/clk_dvin_BUFG"/></twPinLimitRpt></twConst><twConst anchorID="139" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC &quot;TS_CLK_100&quot; = PERIOD CLK_100 100Mhz INPUT_JITTER 95ps;" ScopeName="">TS_U_VIDEO_clk_vga = PERIOD TIMEGRP &quot;U_VIDEO_clk_vga&quot; TS_CLK_100 / 4 HIGH 50%         INPUT_JITTER 0.095 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.730</twMinPer></twConstHead><twPinLimitRpt anchorID="140"><twPinLimitBanner>Component Switching Limit Checks: TS_U_VIDEO_clk_vga = PERIOD TIMEGRP &quot;U_VIDEO_clk_vga&quot; TS_CLK_100 / 4 HIGH 50%
        INPUT_JITTER 0.095 ns;</twPinLimitBanner><twPinLimit anchorID="141" type="MINPERIOD" name="Tbcper_I" slack="38.270" period="40.000" constraintValue="40.000" deviceLimit="1.730" freqLimit="578.035" physResource="U_VIDEO/clk_vga_BUFG/I0" logResource="U_VIDEO/clk_vga_BUFG/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="U_VIDEO/clk_vga"/><twPinLimit anchorID="142" type="MINPERIOD" name="Tcp" slack="39.000" period="40.000" constraintValue="40.000" deviceLimit="1.000" freqLimit="1000.000" physResource="U_VIDEO/Inst_dvid/latched_blue&lt;6&gt;/CLK" logResource="U_VIDEO/Inst_dvid/Mshreg_latched_blue_2/CLK" locationPin="SLICE_X6Y36.CLK" clockNet="U_VIDEO/clk_vga_BUFG"/><twPinLimit anchorID="143" type="MINPERIOD" name="Tcp" slack="39.000" period="40.000" constraintValue="40.000" deviceLimit="1.000" freqLimit="1000.000" physResource="U_VIDEO/Inst_dvid/latched_blue&lt;6&gt;/CLK" logResource="U_VIDEO/Inst_dvid/Mshreg_latched_red_9/CLK" locationPin="SLICE_X6Y36.CLK" clockNet="U_VIDEO/clk_vga_BUFG"/></twPinLimitRpt></twConst><twConst anchorID="144" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC &quot;TS_CLK_100&quot; = PERIOD CLK_100 100Mhz INPUT_JITTER 95ps;" ScopeName="">TS_CLK_167 = PERIOD TIMEGRP &quot;CLK_167&quot; TS_CLK_100 * 1.33333333 HIGH 50%         INPUT_JITTER 0.095 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.124</twMinPer></twConstHead><twPinLimitRpt anchorID="145"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_167 = PERIOD TIMEGRP &quot;CLK_167&quot; TS_CLK_100 * 1.33333333 HIGH 50%
        INPUT_JITTER 0.095 ns;</twPinLimitBanner><twPinLimit anchorID="146" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="4.376" period="7.500" constraintValue="7.500" deviceLimit="3.124" freqLimit="320.102" physResource="mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA" logResource="mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA" locationPin="RAMB16_X1Y4.CLKA" clockNet="CLK_167_BUFG"/><twPinLimit anchorID="147" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.376" period="7.500" constraintValue="7.500" deviceLimit="3.124" freqLimit="320.102" physResource="mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB" logResource="mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB" locationPin="RAMB16_X1Y4.CLKB" clockNet="CLK_167_BUFG"/><twPinLimit anchorID="148" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="4.376" period="7.500" constraintValue="7.500" deviceLimit="3.124" freqLimit="320.102" physResource="mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1/CLKA" logResource="mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1/CLKA" locationPin="RAMB16_X1Y8.CLKA" clockNet="CLK_167_BUFG"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="149"><twConstRollup name="CLK_100_IBUFG" fullName="NET &quot;CLK_100_IBUFG&quot; PERIOD = 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="5.340" actualRollup="32.984" errors="0" errorRollup="239" items="116" itemsRollup="147575"/><twConstRollup name="U_VIDEO/clk_vga" fullName="PERIOD analysis for net &quot;U_VIDEO/clk_vga&quot; derived from  NET &quot;CLK_100_IBUFG&quot; PERIOD = 10 ns HIGH 50%;  multiplied by 4.00 to 40 nS and duty cycle corrected to HIGH 20 nS  " type="child" depth="1" requirement="40.000" prefType="period" actual="131.936" actualRollup="N/A" errors="25" errorRollup="0" items="10794" itemsRollup="0"/><twConstRollup name="U_VIDEO/clk_dvi" fullName="PERIOD analysis for net &quot;U_VIDEO/clk_dvi&quot; derived from  NET &quot;CLK_100_IBUFG&quot; PERIOD = 10 ns HIGH 50%;  divided by 1.25 to 8 nS and duty cycle corrected to HIGH 4 nS  " type="child" depth="1" requirement="8.000" prefType="period" actual="4.164" actualRollup="N/A" errors="0" errorRollup="0" items="372" itemsRollup="0"/><twConstRollup name="U_VIDEO/clk_dvin" fullName="PERIOD analysis for net &quot;U_VIDEO/clk_dvin&quot; derived from  NET &quot;CLK_100_IBUFG&quot; PERIOD = 10 ns HIGH 50%;  divided by 1.25 to 8 nS and duty cycle corrected to HIGH 4 nS  " type="child" depth="1" requirement="8.000" prefType="period" actual="2.670" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="CLK_167" fullName="PERIOD analysis for net &quot;CLK_167&quot; derived from  NET &quot;CLK_100_IBUFG&quot; PERIOD = 10 ns HIGH 50%;  divided by 1.33 to 7.500 nS and duty cycle corrected to HIGH 3.750 nS  " type="child" depth="1" requirement="7.500" prefType="period" actual="21.369" actualRollup="N/A" errors="214" errorRollup="0" items="136409" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="150"><twConstRollup name="TS_CLK_100" fullName="TS_CLK_100 = PERIOD TIMEGRP &quot;CLK_100&quot; 100 MHz HIGH 50% INPUT_JITTER 0.095 ns;" type="origin" depth="0" requirement="10.000" prefType="period" actual="5.340" actualRollup="4.165" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_U_VIDEO_clk_dvi" fullName="TS_U_VIDEO_clk_dvi = PERIOD TIMEGRP &quot;U_VIDEO_clk_dvi&quot; TS_CLK_100 * 1.25 HIGH         50% INPUT_JITTER 0.095 ns;" type="child" depth="1" requirement="8.000" prefType="period" actual="1.730" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_U_VIDEO_clk_dvin" fullName="TS_U_VIDEO_clk_dvin = PERIOD TIMEGRP &quot;U_VIDEO_clk_dvin&quot; TS_CLK_100 * 1.25         PHASE 4 ns HIGH 50% INPUT_JITTER 0.095 ns;" type="child" depth="1" requirement="8.000" prefType="period" actual="1.730" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_U_VIDEO_clk_vga" fullName="TS_U_VIDEO_clk_vga = PERIOD TIMEGRP &quot;U_VIDEO_clk_vga&quot; TS_CLK_100 / 4 HIGH 50%         INPUT_JITTER 0.095 ns;" type="child" depth="1" requirement="40.000" prefType="period" actual="1.730" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_CLK_167" fullName="TS_CLK_167 = PERIOD TIMEGRP &quot;CLK_167&quot; TS_CLK_100 * 1.33333333 HIGH 50%         INPUT_JITTER 0.095 ns;" type="child" depth="1" requirement="7.500" prefType="period" actual="3.124" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="151">2</twUnmetConstCnt><twDataSheet anchorID="152" twNameLen="15"><twClk2SUList anchorID="153" twDestWidth="7"><twDest>CLK_100</twDest><twClk2SU><twSrc>CLK_100</twSrc><twRiseRise>8.246</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="154"><twErrCnt>239</twErrCnt><twScore>743136</twScore><twSetupScore>743136</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>147691</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>5496</twConnCnt></twConstCov><twStats anchorID="155"><twMinPer>131.936</twMinPer><twFootnote number="1" /><twMaxFreq>7.579</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Mar 22 02:18:34 2013 </twTimestamp></twFoot><twClientInfo anchorID="156"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 242 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
