/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [6:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [17:0] celloutsig_0_20z;
  reg [4:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [5:0] celloutsig_0_25z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [13:0] celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [6:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire [20:0] celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire celloutsig_0_63z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  reg [4:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [15:0] celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_38z = ~celloutsig_0_18z;
  assign celloutsig_0_16z = ~celloutsig_0_0z;
  assign celloutsig_1_18z = ~celloutsig_1_9z;
  assign celloutsig_0_24z = ~celloutsig_0_14z[2];
  assign celloutsig_0_52z = celloutsig_0_46z | celloutsig_0_26z[2];
  assign celloutsig_0_62z = celloutsig_0_9z | celloutsig_0_52z;
  assign celloutsig_1_4z = celloutsig_1_0z[4] | celloutsig_1_1z[2];
  assign celloutsig_1_5z = celloutsig_1_1z[8] | celloutsig_1_3z;
  assign celloutsig_0_27z = celloutsig_0_22z | celloutsig_0_26z[5];
  assign celloutsig_0_28z = celloutsig_0_26z[5] | celloutsig_0_23z;
  assign celloutsig_0_39z = ~(celloutsig_0_24z ^ celloutsig_0_36z);
  assign celloutsig_0_4z = ~(celloutsig_0_3z[2] ^ in_data[46]);
  assign celloutsig_0_6z = ~(celloutsig_0_3z[2] ^ in_data[52]);
  assign celloutsig_0_17z = ~(celloutsig_0_9z ^ _00_);
  assign celloutsig_0_30z = ~(celloutsig_0_20z[10] ^ celloutsig_0_3z[2]);
  reg [6:0] _17_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _17_ <= 7'h00;
    else _17_ <= { celloutsig_0_5z[6:1], celloutsig_0_7z };
  assign { _01_[6:1], _00_ } = _17_;
  assign celloutsig_1_7z = { in_data[183:175], celloutsig_1_2z[3], celloutsig_1_0z, celloutsig_1_5z } / { 1'h1, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z[3] };
  assign celloutsig_0_26z = { celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_24z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, celloutsig_0_21z[3:0], celloutsig_0_11z };
  assign celloutsig_0_41z = ! { celloutsig_0_33z[7:2], celloutsig_0_32z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_32z, celloutsig_0_30z, celloutsig_0_3z };
  assign celloutsig_0_18z = ! { celloutsig_0_13z[2:1], celloutsig_0_0z };
  assign celloutsig_0_36z = celloutsig_0_33z[11:5] < { celloutsig_0_33z[7], celloutsig_0_26z };
  assign celloutsig_0_44z = { celloutsig_0_19z, celloutsig_0_10z } < celloutsig_0_40z[4:0];
  assign celloutsig_0_46z = celloutsig_0_33z[8:2] < { celloutsig_0_30z, celloutsig_0_2z, celloutsig_0_36z, celloutsig_0_39z, celloutsig_0_30z, celloutsig_0_6z, celloutsig_0_36z };
  assign celloutsig_0_63z = { celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_41z, celloutsig_0_44z, celloutsig_0_22z, celloutsig_0_38z, celloutsig_0_16z, celloutsig_0_62z } < { celloutsig_0_18z, _01_[6:1], _00_ };
  assign celloutsig_1_3z = celloutsig_1_0z < celloutsig_1_0z;
  assign celloutsig_1_19z = celloutsig_1_0z[3:0] < celloutsig_1_8z[8:5];
  assign celloutsig_0_9z = { celloutsig_0_5z[19:11], celloutsig_0_7z } < { in_data[70:63], celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_12z = { _01_[2:1], _00_, celloutsig_0_0z } < celloutsig_0_5z[20:17];
  assign celloutsig_0_32z = { celloutsig_0_20z[6:4], celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_28z, celloutsig_0_16z, celloutsig_0_4z } < { celloutsig_0_25z, celloutsig_0_25z };
  assign celloutsig_1_9z = in_data[164] & ~(celloutsig_1_2z[2]);
  assign celloutsig_0_7z = celloutsig_0_4z & ~(celloutsig_0_5z[4]);
  assign celloutsig_0_11z = celloutsig_0_9z & ~(celloutsig_0_6z);
  assign celloutsig_0_29z = celloutsig_0_27z & ~(celloutsig_0_0z);
  assign celloutsig_0_40z = { in_data[87:84], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_22z } % { 1'h1, celloutsig_0_39z, celloutsig_0_0z, celloutsig_0_19z };
  assign celloutsig_0_5z = { in_data[69:51], celloutsig_0_0z, celloutsig_0_4z } % { 1'h1, in_data[31:16], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_1z = in_data[139:130] % { 1'h1, in_data[157:149] };
  assign celloutsig_0_14z = { _01_[5:3], celloutsig_0_7z } | { _01_[3:1], _00_ };
  assign celloutsig_0_19z = celloutsig_0_5z[6:3] | { celloutsig_0_14z[3:2], celloutsig_0_7z, celloutsig_0_11z };
  assign celloutsig_0_20z = { celloutsig_0_19z[1], celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_15z } | { celloutsig_0_15z[0], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_33z = { celloutsig_0_3z[6:4], celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_25z } | { _01_[5:1], _00_, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_29z };
  assign celloutsig_0_23z = | celloutsig_0_15z[4:2];
  assign celloutsig_0_0z = ~^ in_data[9:5];
  assign celloutsig_0_10z = ~^ { celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_22z = ~^ { celloutsig_0_5z[15:9], celloutsig_0_7z };
  assign celloutsig_0_2z = ~^ in_data[4:2];
  assign celloutsig_1_2z = celloutsig_1_1z[7:4] >> in_data[119:116];
  assign celloutsig_1_8z = { celloutsig_1_1z[6:0], celloutsig_1_2z[3], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z[3] } >> { celloutsig_1_7z[13:4], celloutsig_1_3z };
  assign celloutsig_0_13z = { celloutsig_0_5z[1:0], celloutsig_0_3z } >> in_data[43:35];
  assign celloutsig_0_3z = in_data[16:10] >> { in_data[47:42], celloutsig_0_2z };
  assign celloutsig_0_15z = celloutsig_0_5z[19:14] ~^ { celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_25z = in_data[31:26] ~^ { celloutsig_0_3z[6:3], celloutsig_0_7z, celloutsig_0_17z };
  always_latch
    if (clkin_data[64]) celloutsig_1_0z = 5'h00;
    else if (!clkin_data[128]) celloutsig_1_0z = in_data[157:153];
  always_latch
    if (clkin_data[32]) celloutsig_0_21z = 5'h00;
    else if (!clkin_data[96]) celloutsig_0_21z = { celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_11z };
  assign _01_[0] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_62z, celloutsig_0_63z };
endmodule
